{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559961259058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559961259066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 20:34:18 2019 " "Processing started: Fri Jun 07 20:34:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559961259066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961259066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GAME_ARMV4_MODULE -c GAME_ARMV4_MODULE " "Command: quartus_map --read_settings_files=on --write_settings_files=off GAME_ARMV4_MODULE -c GAME_ARMV4_MODULE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961259066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559961260850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559961260850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_processing_unit_module/stored_images_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic_processing_unit_module/stored_images_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STORED_IMAGES_DECODER " "Found entity 1: STORED_IMAGES_DECODER" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/STORED_IMAGES_DECODER.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/STORED_IMAGES_DECODER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_processing_unit_module/graphic_instruction_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic_processing_unit_module/graphic_instruction_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GRAPHIC_INSTRUCTION_CONTROL_UNIT " "Found entity 1: GRAPHIC_INSTRUCTION_CONTROL_UNIT" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_INSTRUCTION_CONTROL_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_INSTRUCTION_CONTROL_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_processing_unit_module/new_instruction_verificator.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic_processing_unit_module/new_instruction_verificator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NEW_INSTRUCTION_VERIFICATOR " "Found entity 1: NEW_INSTRUCTION_VERIFICATOR" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/NEW_INSTRUCTION_VERIFICATOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/NEW_INSTRUCTION_VERIFICATOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_processing_unit_module/graphic_register_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic_processing_unit_module/graphic_register_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GRAPHIC_REGISTER_MODULE " "Found entity 1: GRAPHIC_REGISTER_MODULE" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_REGISTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_processing_unit_module/graphic_instruction_memory_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic_processing_unit_module/graphic_instruction_memory_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GRAPHIC_INSTRUCTION_MEMORY_MODULE " "Found entity 1: GRAPHIC_INSTRUCTION_MEMORY_MODULE" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_INSTRUCTION_MEMORY_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_INSTRUCTION_MEMORY_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_processing_unit_module/area_verificator_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic_processing_unit_module/area_verificator_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AREA_VERIFICATOR_MODULE " "Found entity 1: AREA_VERIFICATOR_MODULE" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/AREA_VERIFICATOR_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/AREA_VERIFICATOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_module/register_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_module/register_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_MODULE " "Found entity 1: REGISTER_MODULE" {  } { { "MEMORY_MODULE/REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/MEMORY_MODULE/REGISTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_module/register_file_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_module/register_file_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE_MODULE " "Found entity 1: REGISTER_FILE_MODULE" {  } { { "MEMORY_MODULE/REGISTER_FILE_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/MEMORY_MODULE/REGISTER_FILE_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_module/memory_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_module/memory_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORY_MODULE " "Found entity 1: MEMORY_MODULE" {  } { { "MEMORY_MODULE/MEMORY_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/MEMORY_MODULE/MEMORY_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_MODULE " "Found entity 1: COUNTER_MODULE" {  } { { "VGA_CONTROLLER_MODULE/COUNTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/COUNTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278622 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CLK_HALF_DIV_MODULE.sv(7) " "Verilog HDL information at CLK_HALF_DIV_MODULE.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559961278631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/clk_half_div_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/clk_half_div_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_HALF_DIV_MODULE " "Found entity 1: CLK_HALF_DIV_MODULE" {  } { { "VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i ENABLE_MODULE.sv(2) " "Verilog HDL Declaration information at ENABLE_MODULE.sv(2): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "ENABLE_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/ENABLE_MODULE.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559961278644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file enable_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ENABLE_MODULE " "Found entity 1: ENABLE_MODULE" {  } { { "ENABLE_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/ENABLE_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal_comparator_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file equal_comparator_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EQUAL_COMPARATOR_MODULE " "Found entity 1: EQUAL_COMPARATOR_MODULE" {  } { { "EQUAL_COMPARATOR_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/EQUAL_COMPARATOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/two_bits_select_four_n_bits_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/two_bits_select_four_n_bits_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE " "Found entity 1: TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/two_bits_select_four_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/two_bits_select_four_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TWO_BITS_SELECT_FOUR_DEMUX_MODULE " "Found entity 1: TWO_BITS_SELECT_FOUR_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_subtrator_module/full_one_bit_subtractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_subtrator_module/full_one_bit_subtractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ONE_BIT_SUBTRACTOR_MODULE " "Found entity 1: FULL_ONE_BIT_SUBTRACTOR_MODULE" {  } { { "N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_subtrator_module/full_n_bits_subtractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_subtrator_module/full_n_bits_subtractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_N_BITS_SUBTRACTOR_MODULE " "Found entity 1: FULL_N_BITS_SUBTRACTOR_MODULE" {  } { { "N_BITS_SUBTRATOR_MODULE/FULL_N_BITS_SUBTRACTOR_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_N_BITS_SUBTRACTOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/one_bit_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/one_bit_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_BIT_MUX_MODULE " "Found entity 1: ONE_BIT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/n_bits_one_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/n_bits_one_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ONE_SELECT_MUX_MODULE " "Found entity 1: N_BITS_ONE_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/four_n_bits_inputs_two_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/four_n_bits_inputs_two_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE " "Found entity 1: FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/two_complementer_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/two_complementer_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TWO_COMPLEMENTER_MODULE " "Found entity 1: TWO_COMPLEMENTER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/TWO_COMPLEMENTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ADD_SUB_MODULE/TWO_COMPLEMENTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i ONE_COMPLEMENTER_MODULE.sv(3) " "Verilog HDL Declaration information at ONE_COMPLEMENTER_MODULE.sv(3): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559961278803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/one_complementer_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/one_complementer_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_COMPLEMENTER_MODULE " "Found entity 1: ONE_COMPLEMENTER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/one_bit_adder_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/one_bit_adder_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_BIT_ADDER_MODULE " "Found entity 1: ONE_BIT_ADDER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/ONE_BIT_ADDER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ADD_SUB_MODULE/ONE_BIT_ADDER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/adder_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/adder_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_MODULE " "Found entity 1: ADDER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/ADDER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ADD_SUB_MODULE/ADDER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_XOR " "Found entity 1: N_XOR" {  } { { "LOGIC_MODULES/N_XOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_XOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_OR " "Found entity 1: N_OR" {  } { { "LOGIC_MODULES/N_OR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_NOT " "Found entity 1: N_NOT" {  } { { "LOGIC_MODULES/N_NOT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_NOT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i N_INPUTS_OR.sv(3) " "Verilog HDL Declaration information at N_INPUTS_OR.sv(3): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "LOGIC_MODULES/N_INPUTS_OR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_INPUTS_OR.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559961278888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_inputs_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_inputs_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_INPUTS_OR " "Found entity 1: N_INPUTS_OR" {  } { { "LOGIC_MODULES/N_INPUTS_OR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_INPUTS_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i N_INPUTS_AND.sv(3) " "Verilog HDL Declaration information at N_INPUTS_AND.sv(3): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "LOGIC_MODULES/N_INPUTS_AND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_INPUTS_AND.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559961278905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_inputs_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_inputs_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_INPUTS_AND " "Found entity 1: N_INPUTS_AND" {  } { { "LOGIC_MODULES/N_INPUTS_AND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_INPUTS_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_logic_shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_logic_shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_LOGIC_SHIFT_RIGHT " "Found entity 1: N_BITS_LOGIC_SHIFT_RIGHT" {  } { { "LOGIC_MODULES/N_BITS_LOGIC_SHIFT_RIGHT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_BITS_LOGIC_SHIFT_RIGHT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_logic_shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_logic_shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_LOGIC_SHIFT_LEFT " "Found entity 1: N_BITS_LOGIC_SHIFT_LEFT" {  } { { "LOGIC_MODULES/N_BITS_LOGIC_SHIFT_LEFT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_BITS_LOGIC_SHIFT_LEFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_aritmetic_shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_aritmetic_shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ARITMETIC_SHIFT_RIGHT " "Found entity 1: N_BITS_ARITMETIC_SHIFT_RIGHT" {  } { { "LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_RIGHT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_RIGHT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_AND " "Found entity 1: N_AND" {  } { { "LOGIC_MODULES/N_AND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _XOR " "Found entity 1: _XOR" {  } { { "LOGIC_MODULES/_XOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_XOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961278990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961278990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_xnor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_xnor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _XNOR " "Found entity 1: _XNOR" {  } { { "LOGIC_MODULES/_XNOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_XNOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _OR " "Found entity 1: _OR" {  } { { "LOGIC_MODULES/_OR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _NOT " "Found entity 1: _NOT" {  } { { "LOGIC_MODULES/_NOT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_NOT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_nor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_nor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _NOR " "Found entity 1: _NOR" {  } { { "LOGIC_MODULES/_NOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_NOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_nand.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_nand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _NAND " "Found entity 1: _NAND" {  } { { "LOGIC_MODULES/_NAND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_NAND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _AND " "Found entity 1: _AND" {  } { { "LOGIC_MODULES/_AND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/n_bits_add_sub_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/n_bits_add_sub_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ADD_SUB_MODULE " "Found entity 1: N_BITS_ADD_SUB_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/N_BITS_ADD_SUB_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ADD_SUB_MODULE/N_BITS_ADD_SUB_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TESTBENCH_MODULE " "Found entity 1: TESTBENCH_MODULE" {  } { { "TESTBENCH_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/TESTBENCH_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/eight_n_bits_inputs_three_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/eight_n_bits_inputs_three_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE " "Found entity 1: EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/sixteen_n_bits_inputs_four_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/sixteen_n_bits_inputs_four_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE " "Found entity 1: SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_aritmetic_shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_aritmetic_shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ARITMETIC_SHIFT_LEFT " "Found entity 1: N_BITS_ARITMETIC_SHIFT_LEFT" {  } { { "LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_LEFT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_LEFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_alu_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_alu_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ALU_MODULE " "Found entity 1: N_BITS_ALU_MODULE" {  } { { "N_BITS_ALU_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ALU_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279230 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SYNC_MODULE.sv(10) " "Verilog HDL information at SYNC_MODULE.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559961279258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/sync_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/sync_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYNC_MODULE " "Found entity 1: SYNC_MODULE" {  } { { "VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/vga_controller_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/vga_controller_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONTROLLER_MODULE " "Found entity 1: VGA_CONTROLLER_MODULE" {  } { { "VGA_CONTROLLER_MODULE/VGA_CONTROLLER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/VGA_CONTROLLER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/four_bits_select_sixteen_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/four_bits_select_sixteen_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE " "Found entity 1: FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/thirty_two_n_bits_inputs_five_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/thirty_two_n_bits_inputs_five_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 THIRTY_TWO_N_BITS_INPUTS_FIVE_BITS_SELECT_MUX_MODULE " "Found entity 1: THIRTY_TWO_N_BITS_INPUTS_FIVE_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/THIRTY_TWO_N_BITS_INPUTS_FIVE_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/THIRTY_TWO_N_BITS_INPUTS_FIVE_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/sixty_four_n_bits_inputs_six_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/sixty_four_n_bits_inputs_six_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIXTY_FOUR_N_BITS_INPUTS_SIX_BITS_SELECT_MUX_MODULE " "Found entity 1: SIXTY_FOUR_N_BITS_INPUTS_SIX_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/SIXTY_FOUR_N_BITS_INPUTS_SIX_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/SIXTY_FOUR_N_BITS_INPUTS_SIX_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/six_bits_select_sixty_four_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/six_bits_select_sixty_four_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE " "Found entity 1: SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/one_bits_select_two_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/one_bits_select_two_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_BITS_SELECT_TWO_DEMUX_MODULE " "Found entity 1: ONE_BITS_SELECT_TWO_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/ONE_BITS_SELECT_TWO_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/ONE_BITS_SELECT_TWO_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/five_bits_select_thirty_two_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/five_bits_select_thirty_two_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIVE_BITS_SELECT_THIRTY_TWO_DEMUX_MODULE " "Found entity 1: FIVE_BITS_SELECT_THIRTY_TWO_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/FIVE_BITS_SELECT_THIRTY_TWO_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/FIVE_BITS_SELECT_THIRTY_TWO_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_processing_unit_module/graphic_processing_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic_processing_unit_module/graphic_processing_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GRAPHIC_PROCESSING_UNIT " "Found entity 1: GRAPHIC_PROCESSING_UNIT" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_module/instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_module/instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_MEMORY " "Found entity 1: INSTRUCTION_MEMORY" {  } { { "MEMORY_MODULE/INSTRUCTION_MEMORY.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/MEMORY_MODULE/INSTRUCTION_MEMORY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_processing_unit_module/color_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic_processing_unit_module/color_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COLOR_DECODER " "Found entity 1: COLOR_DECODER" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/COLOR_DECODER.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/COLOR_DECODER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_module/one_bit_register_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_module/one_bit_register_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_BIT_REGISTER_MODULE " "Found entity 1: ONE_BIT_REGISTER_MODULE" {  } { { "MEMORY_MODULE/ONE_BIT_REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/MEMORY_MODULE/ONE_BIT_REGISTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559961279535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961279535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GRAPHIC_PROCESSING_UNIT " "Elaborating entity \"GRAPHIC_PROCESSING_UNIT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559961279990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CONTROLLER_MODULE VGA_CONTROLLER_MODULE:VGA_CM " "Elaborating entity \"VGA_CONTROLLER_MODULE\" for hierarchy \"VGA_CONTROLLER_MODULE:VGA_CM\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "VGA_CM" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961280027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_HALF_DIV_MODULE VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV " "Elaborating entity \"CLK_HALF_DIV_MODULE\" for hierarchy \"VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\"" {  } { { "VGA_CONTROLLER_MODULE/VGA_CONTROLLER_MODULE.sv" "F_DIV" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/VGA_CONTROLLER_MODULE.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961280033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC_MODULE VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE " "Elaborating entity \"SYNC_MODULE\" for hierarchy \"VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\"" {  } { { "VGA_CONTROLLER_MODULE/VGA_CONTROLLER_MODULE.sv" "H_SYNC_MODULE" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/VGA_CONTROLLER_MODULE.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961280041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_N_BITS_SUBTRACTOR_MODULE VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|FULL_N_BITS_SUBTRACTOR_MODULE:POSITION_SUB " "Elaborating entity \"FULL_N_BITS_SUBTRACTOR_MODULE\" for hierarchy \"VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|FULL_N_BITS_SUBTRACTOR_MODULE:POSITION_SUB\"" {  } { { "VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" "POSITION_SUB" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961280047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ONE_BIT_SUBTRACTOR_MODULE VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|FULL_N_BITS_SUBTRACTOR_MODULE:POSITION_SUB\|FULL_ONE_BIT_SUBTRACTOR_MODULE:FIRST_FOBSM " "Elaborating entity \"FULL_ONE_BIT_SUBTRACTOR_MODULE\" for hierarchy \"VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|FULL_N_BITS_SUBTRACTOR_MODULE:POSITION_SUB\|FULL_ONE_BIT_SUBTRACTOR_MODULE:FIRST_FOBSM\"" {  } { { "N_BITS_SUBTRATOR_MODULE/FULL_N_BITS_SUBTRACTOR_MODULE.sv" "FIRST_FOBSM" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_N_BITS_SUBTRACTOR_MODULE.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961280052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_XOR VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|FULL_N_BITS_SUBTRACTOR_MODULE:POSITION_SUB\|FULL_ONE_BIT_SUBTRACTOR_MODULE:FIRST_FOBSM\|_XOR:FIRST_XOR " "Elaborating entity \"_XOR\" for hierarchy \"VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|FULL_N_BITS_SUBTRACTOR_MODULE:POSITION_SUB\|FULL_ONE_BIT_SUBTRACTOR_MODULE:FIRST_FOBSM\|_XOR:FIRST_XOR\"" {  } { { "N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" "FIRST_XOR" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961280057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_NOT VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|FULL_N_BITS_SUBTRACTOR_MODULE:POSITION_SUB\|FULL_ONE_BIT_SUBTRACTOR_MODULE:FIRST_FOBSM\|_NOT:FIRST_NOT " "Elaborating entity \"_NOT\" for hierarchy \"VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|FULL_N_BITS_SUBTRACTOR_MODULE:POSITION_SUB\|FULL_ONE_BIT_SUBTRACTOR_MODULE:FIRST_FOBSM\|_NOT:FIRST_NOT\"" {  } { { "N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" "FIRST_NOT" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961280064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_AND VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|FULL_N_BITS_SUBTRACTOR_MODULE:POSITION_SUB\|FULL_ONE_BIT_SUBTRACTOR_MODULE:FIRST_FOBSM\|_AND:FIRST_AND " "Elaborating entity \"_AND\" for hierarchy \"VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|FULL_N_BITS_SUBTRACTOR_MODULE:POSITION_SUB\|FULL_ONE_BIT_SUBTRACTOR_MODULE:FIRST_FOBSM\|_AND:FIRST_AND\"" {  } { { "N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" "FIRST_AND" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961280071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_OR VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|FULL_N_BITS_SUBTRACTOR_MODULE:POSITION_SUB\|FULL_ONE_BIT_SUBTRACTOR_MODULE:FIRST_FOBSM\|_OR:OR " "Elaborating entity \"_OR\" for hierarchy \"VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|FULL_N_BITS_SUBTRACTOR_MODULE:POSITION_SUB\|FULL_ONE_BIT_SUBTRACTOR_MODULE:FIRST_FOBSM\|_OR:OR\"" {  } { { "N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" "OR" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961280090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENABLE_MODULE VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|ENABLE_MODULE:EM " "Elaborating entity \"ENABLE_MODULE\" for hierarchy \"VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|ENABLE_MODULE:EM\"" {  } { { "VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" "EM" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961280395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GRAPHIC_INSTRUCTION_CONTROL_UNIT GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU " "Elaborating entity \"GRAPHIC_INSTRUCTION_CONTROL_UNIT\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "GICU" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961280843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQUAL_COMPARATOR_MODULE GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|EQUAL_COMPARATOR_MODULE:SYS_X_RESET " "Elaborating entity \"EQUAL_COMPARATOR_MODULE\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|EQUAL_COMPARATOR_MODULE:SYS_X_RESET\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_INSTRUCTION_CONTROL_UNIT.sv" "SYS_X_RESET" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_INSTRUCTION_CONTROL_UNIT.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961280846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_XNOR GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|EQUAL_COMPARATOR_MODULE:SYS_X_RESET\|_XNOR:generate_block_identifier\[0\].XNOR " "Elaborating entity \"_XNOR\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|EQUAL_COMPARATOR_MODULE:SYS_X_RESET\|_XNOR:generate_block_identifier\[0\].XNOR\"" {  } { { "EQUAL_COMPARATOR_MODULE.sv" "generate_block_identifier\[0\].XNOR" { Text "C:/Users/aaron/Desktop/ARMv4/EQUAL_COMPARATOR_MODULE.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961280851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_INPUTS_AND GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|EQUAL_COMPARATOR_MODULE:SYS_X_RESET\|N_INPUTS_AND:NIA " "Elaborating entity \"N_INPUTS_AND\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|EQUAL_COMPARATOR_MODULE:SYS_X_RESET\|N_INPUTS_AND:NIA\"" {  } { { "EQUAL_COMPARATOR_MODULE.sv" "NIA" { Text "C:/Users/aaron/Desktop/ARMv4/EQUAL_COMPARATOR_MODULE.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961280893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEW_INSTRUCTION_VERIFICATOR GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|NEW_INSTRUCTION_VERIFICATOR:NIV " "Elaborating entity \"NEW_INSTRUCTION_VERIFICATOR\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_INSTRUCTION_CONTROL_UNIT.sv" "NIV" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_INSTRUCTION_CONTROL_UNIT.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961281068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQUAL_COMPARATOR_MODULE GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\|EQUAL_COMPARATOR_MODULE:EQU_CMP " "Elaborating entity \"EQUAL_COMPARATOR_MODULE\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\|EQUAL_COMPARATOR_MODULE:EQU_CMP\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/NEW_INSTRUCTION_VERIFICATOR.sv" "EQU_CMP" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/NEW_INSTRUCTION_VERIFICATOR.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961281072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_INPUTS_AND GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\|EQUAL_COMPARATOR_MODULE:EQU_CMP\|N_INPUTS_AND:NIA " "Elaborating entity \"N_INPUTS_AND\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\|EQUAL_COMPARATOR_MODULE:EQU_CMP\|N_INPUTS_AND:NIA\"" {  } { { "EQUAL_COMPARATOR_MODULE.sv" "NIA" { Text "C:/Users/aaron/Desktop/ARMv4/EQUAL_COMPARATOR_MODULE.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961281204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_MODULE GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\|REGISTER_MODULE:MM " "Elaborating entity \"REGISTER_MODULE\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\|REGISTER_MODULE:MM\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/NEW_INSTRUCTION_VERIFICATOR.sv" "MM" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/NEW_INSTRUCTION_VERIFICATOR.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961281355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONE_BIT_REGISTER_MODULE GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\|REGISTER_MODULE:MM\|ONE_BIT_REGISTER_MODULE:GENERATE_BLOCK_IDENTIFIER\[0\].OBRM " "Elaborating entity \"ONE_BIT_REGISTER_MODULE\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\|REGISTER_MODULE:MM\|ONE_BIT_REGISTER_MODULE:GENERATE_BLOCK_IDENTIFIER\[0\].OBRM\"" {  } { { "MEMORY_MODULE/REGISTER_MODULE.sv" "GENERATE_BLOCK_IDENTIFIER\[0\].OBRM" { Text "C:/Users/aaron/Desktop/ARMv4/MEMORY_MODULE/REGISTER_MODULE.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961281361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_MODULE GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|COUNTER_MODULE:NEW_INS_CM " "Elaborating entity \"COUNTER_MODULE\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|COUNTER_MODULE:NEW_INS_CM\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_INSTRUCTION_CONTROL_UNIT.sv" "NEW_INS_CM" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_INSTRUCTION_CONTROL_UNIT.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961281565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GRAPHIC_INSTRUCTION_MEMORY_MODULE GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY " "Elaborating entity \"GRAPHIC_INSTRUCTION_MEMORY_MODULE\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_INSTRUCTION_CONTROL_UNIT.sv" "GRAPHIC_INSTRUCTION_MEMORY" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_INSTRUCTION_CONTROL_UNIT.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961281570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE:SBSSFDM " "Elaborating entity \"SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE:SBSSFDM\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_INSTRUCTION_MEMORY_MODULE.sv" "SBSSFDM" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_INSTRUCTION_MEMORY_MODULE.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961281584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE:SBSSFDM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:MAIN_DEMUX " "Elaborating entity \"FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE:SBSSFDM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:MAIN_DEMUX\"" {  } { { "N_BITS_DEMUX_MODULE/SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE.sv" "MAIN_DEMUX" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961281592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWO_BITS_SELECT_FOUR_DEMUX_MODULE GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE:SBSSFDM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:MAIN_DEMUX\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX " "Elaborating entity \"TWO_BITS_SELECT_FOUR_DEMUX_MODULE\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE:SBSSFDM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:MAIN_DEMUX\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX\"" {  } { { "N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv" "MAIN_DEMUX" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961281598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_INPUTS_AND GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE:SBSSFDM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:MAIN_DEMUX\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX\|N_INPUTS_AND:FISRT_AND " "Elaborating entity \"N_INPUTS_AND\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE:SBSSFDM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:MAIN_DEMUX\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX\|N_INPUTS_AND:FISRT_AND\"" {  } { { "N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" "FISRT_AND" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961281612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GRAPHIC_REGISTER_MODULE GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM " "Elaborating entity \"GRAPHIC_REGISTER_MODULE\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_INSTRUCTION_MEMORY_MODULE.sv" "FIRST_GRM" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_INSTRUCTION_MEMORY_MODULE.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961287402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AREA_VERIFICATOR_MODULE GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|AREA_VERIFICATOR_MODULE:AVM " "Elaborating entity \"AREA_VERIFICATOR_MODULE\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|AREA_VERIFICATOR_MODULE:AVM\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_REGISTER_MODULE.sv" "AVM" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_REGISTER_MODULE.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961287620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_NOR GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|AREA_VERIFICATOR_MODULE:AVM\|_NOR:X_AREA_NOR " "Elaborating entity \"_NOR\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|AREA_VERIFICATOR_MODULE:AVM\|_NOR:X_AREA_NOR\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/AREA_VERIFICATOR_MODULE.sv" "X_AREA_NOR" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/AREA_VERIFICATOR_MODULE.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961289045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_BITS_ONE_SELECT_MUX_MODULE GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|N_BITS_ONE_SELECT_MUX_MODULE:MUX " "Elaborating entity \"N_BITS_ONE_SELECT_MUX_MODULE\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|N_BITS_ONE_SELECT_MUX_MODULE:MUX\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_REGISTER_MODULE.sv" "MUX" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_REGISTER_MODULE.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961289060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONE_BIT_MUX_MODULE GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|N_BITS_ONE_SELECT_MUX_MODULE:MUX\|ONE_BIT_MUX_MODULE:generate_block_identifier\[0\].OBMM " "Elaborating entity \"ONE_BIT_MUX_MODULE\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|N_BITS_ONE_SELECT_MUX_MODULE:MUX\|ONE_BIT_MUX_MODULE:generate_block_identifier\[0\].OBMM\"" {  } { { "N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv" "generate_block_identifier\[0\].OBMM" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961289065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_INPUTS_AND GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|N_INPUTS_AND:INVISIBLE_AND " "Elaborating entity \"N_INPUTS_AND\" for hierarchy \"GRAPHIC_INSTRUCTION_CONTROL_UNIT:GICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|N_INPUTS_AND:INVISIBLE_AND\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_REGISTER_MODULE.sv" "INVISIBLE_AND" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_REGISTER_MODULE.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961289410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STORED_IMAGES_DECODER STORED_IMAGES_DECODER:SID " "Elaborating entity \"STORED_IMAGES_DECODER\" for hierarchy \"STORED_IMAGES_DECODER:SID\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "SID" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961419521 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "SPRITE " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"SPRITE\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559961419525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_BITS_ONE_SELECT_MUX_MODULE N_BITS_ONE_SELECT_MUX_MODULE:COLOR_MUX " "Elaborating entity \"N_BITS_ONE_SELECT_MUX_MODULE\" for hierarchy \"N_BITS_ONE_SELECT_MUX_MODULE:COLOR_MUX\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "COLOR_MUX" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961419564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COLOR_DECODER COLOR_DECODER:CD " "Elaborating entity \"COLOR_DECODER\" for hierarchy \"COLOR_DECODER:CD\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "CD" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961419665 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559961440754 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] VCC " "Pin \"G\[0\]\" is stuck at VCC" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559961441186 "|GRAPHIC_PROCESSING_UNIT|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] VCC " "Pin \"G\[1\]\" is stuck at VCC" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559961441186 "|GRAPHIC_PROCESSING_UNIT|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[2\] VCC " "Pin \"G\[2\]\" is stuck at VCC" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559961441186 "|GRAPHIC_PROCESSING_UNIT|G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[3\] VCC " "Pin \"G\[3\]\" is stuck at VCC" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559961441186 "|GRAPHIC_PROCESSING_UNIT|G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[4\] VCC " "Pin \"G\[4\]\" is stuck at VCC" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559961441186 "|GRAPHIC_PROCESSING_UNIT|G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[5\] VCC " "Pin \"G\[5\]\" is stuck at VCC" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559961441186 "|GRAPHIC_PROCESSING_UNIT|G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[6\] VCC " "Pin \"G\[6\]\" is stuck at VCC" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559961441186 "|GRAPHIC_PROCESSING_UNIT|G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[7\] VCC " "Pin \"G\[7\]\" is stuck at VCC" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559961441186 "|GRAPHIC_PROCESSING_UNIT|G[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559961441186 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559961441340 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaron/Desktop/ARMv4/output_files/GAME_ARMV4_MODULE.map.smsg " "Generated suppressed messages file C:/Users/aaron/Desktop/ARMv4/output_files/GAME_ARMV4_MODULE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961442010 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559961456748 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559961456748 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[0\] " "No output dependent on input pin \"INSTRUCTION\[0\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[1\] " "No output dependent on input pin \"INSTRUCTION\[1\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[2\] " "No output dependent on input pin \"INSTRUCTION\[2\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[3\] " "No output dependent on input pin \"INSTRUCTION\[3\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[4\] " "No output dependent on input pin \"INSTRUCTION\[4\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[5\] " "No output dependent on input pin \"INSTRUCTION\[5\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[6\] " "No output dependent on input pin \"INSTRUCTION\[6\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[7\] " "No output dependent on input pin \"INSTRUCTION\[7\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[8\] " "No output dependent on input pin \"INSTRUCTION\[8\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[9\] " "No output dependent on input pin \"INSTRUCTION\[9\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[10\] " "No output dependent on input pin \"INSTRUCTION\[10\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[11\] " "No output dependent on input pin \"INSTRUCTION\[11\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[12\] " "No output dependent on input pin \"INSTRUCTION\[12\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[13\] " "No output dependent on input pin \"INSTRUCTION\[13\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[14\] " "No output dependent on input pin \"INSTRUCTION\[14\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[15\] " "No output dependent on input pin \"INSTRUCTION\[15\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[16\] " "No output dependent on input pin \"INSTRUCTION\[16\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[17\] " "No output dependent on input pin \"INSTRUCTION\[17\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[18\] " "No output dependent on input pin \"INSTRUCTION\[18\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[19\] " "No output dependent on input pin \"INSTRUCTION\[19\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[20\] " "No output dependent on input pin \"INSTRUCTION\[20\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[21\] " "No output dependent on input pin \"INSTRUCTION\[21\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[22\] " "No output dependent on input pin \"INSTRUCTION\[22\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[23\] " "No output dependent on input pin \"INSTRUCTION\[23\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[24\] " "No output dependent on input pin \"INSTRUCTION\[24\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[25\] " "No output dependent on input pin \"INSTRUCTION\[25\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[26\] " "No output dependent on input pin \"INSTRUCTION\[26\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[27\] " "No output dependent on input pin \"INSTRUCTION\[27\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[28\] " "No output dependent on input pin \"INSTRUCTION\[28\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[29\] " "No output dependent on input pin \"INSTRUCTION\[29\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[30\] " "No output dependent on input pin \"INSTRUCTION\[30\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTION\[31\] " "No output dependent on input pin \"INSTRUCTION\[31\]\"" {  } { { "GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_PROCESSING_UNIT_MODULE/GRAPHIC_PROCESSING_UNIT.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559961457024 "|GRAPHIC_PROCESSING_UNIT|INSTRUCTION[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559961457024 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559961457026 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559961457026 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559961457026 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559961457026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5117 " "Peak virtual memory: 5117 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559961457179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 20:37:37 2019 " "Processing ended: Fri Jun 07 20:37:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559961457179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:19 " "Elapsed time: 00:03:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559961457179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:42 " "Total CPU time (on all processors): 00:03:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559961457179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559961457179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1559961460537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559961460545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 20:37:39 2019 " "Processing started: Fri Jun 07 20:37:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559961460545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559961460545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off GAME_ARMV4_MODULE -c GAME_ARMV4_MODULE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off GAME_ARMV4_MODULE -c GAME_ARMV4_MODULE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559961460545 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559961461760 ""}
{ "Info" "0" "" "Project  = GAME_ARMV4_MODULE" {  } {  } 0 0 "Project  = GAME_ARMV4_MODULE" 0 0 "Fitter" 0 0 1559961461761 ""}
{ "Info" "0" "" "Revision = GAME_ARMV4_MODULE" {  } {  } 0 0 "Revision = GAME_ARMV4_MODULE" 0 0 "Fitter" 0 0 1559961461761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1559961462086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559961462086 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GAME_ARMV4_MODULE 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"GAME_ARMV4_MODULE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559961462099 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559961462184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559961462184 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559961462837 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559961462878 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559961463689 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 63 " "No exact pin location assignment(s) for 32 pins of 63 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1559961464051 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1559961480374 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559961480746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559961480751 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559961480751 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559961480752 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559961480752 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559961480752 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559961480753 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GAME_ARMV4_MODULE.sdc " "Synopsys Design Constraints File file not found: 'GAME_ARMV4_MODULE.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559961481999 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559961482000 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1559961482003 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559961482004 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559961482004 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559961482007 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1559961482007 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559961482007 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BTN " "Node \"BTN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BTN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559961482067 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1559961482067 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559961482067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559961492949 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1559961493224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559961496014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559961498436 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559961501380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559961501380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559961504373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Users/aaron/Desktop/ARMv4/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559961514304 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559961514304 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1559961520990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1559961527915 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559961527915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559961527923 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.65 " "Total time spent on timing analysis during the Fitter is 0.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559961532565 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559961532631 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559961533229 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559961533229 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559961533907 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559961537609 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1559961538064 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaron/Desktop/ARMv4/output_files/GAME_ARMV4_MODULE.fit.smsg " "Generated suppressed messages file C:/Users/aaron/Desktop/ARMv4/output_files/GAME_ARMV4_MODULE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559961538348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6366 " "Peak virtual memory: 6366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559961539977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 20:38:59 2019 " "Processing ended: Fri Jun 07 20:38:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559961539977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559961539977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:49 " "Total CPU time (on all processors): 00:01:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559961539977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559961539977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559961542566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559961542574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 20:39:02 2019 " "Processing started: Fri Jun 07 20:39:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559961542574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559961542574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off GAME_ARMV4_MODULE -c GAME_ARMV4_MODULE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off GAME_ARMV4_MODULE -c GAME_ARMV4_MODULE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559961542574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1559961544615 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559961554963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559961555852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 20:39:15 2019 " "Processing ended: Fri Jun 07 20:39:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559961555852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559961555852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559961555852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559961555852 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559961556786 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559961558362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559961558370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 20:39:17 2019 " "Processing started: Fri Jun 07 20:39:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559961558370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1559961558370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta GAME_ARMV4_MODULE -c GAME_ARMV4_MODULE " "Command: quartus_sta GAME_ARMV4_MODULE -c GAME_ARMV4_MODULE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1559961558370 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1559961559148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1559961561175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1559961561175 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961561256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961561256 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GAME_ARMV4_MODULE.sdc " "Synopsys Design Constraints File file not found: 'GAME_ARMV4_MODULE.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1559961562227 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961562227 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\] VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\] " "create_clock -period 1.000 -name VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\] VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559961562229 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT " "create_clock -period 1.000 -name VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559961562229 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559961562229 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559961562229 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1559961562231 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559961562238 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1559961562239 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1559961562291 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559961562334 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559961562334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.143 " "Worst-case setup slack is -4.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.143              -4.143 CLK  " "   -4.143              -4.143 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.990             -29.870 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT  " "   -2.990             -29.870 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.531             -42.543 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\]  " "   -2.531             -42.543 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961562344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.376 " "Worst-case hold slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT  " "    0.376               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.791               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\]  " "    0.791               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.850               0.000 CLK  " "    1.850               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961562355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.545 " "Worst-case recovery slack is -5.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.545              -5.545 CLK  " "   -5.545              -5.545 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961562394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.834 " "Worst-case removal slack is -2.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.834              -2.834 CLK  " "   -2.834              -2.834 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961562403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.886 " "Worst-case minimum pulse width slack is -0.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.886              -2.889 CLK  " "   -0.886              -2.889 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.551 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\]  " "   -0.394              -9.551 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.100 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT  " "   -0.394              -5.100 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961562413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961562413 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1559961562478 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559961562524 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559961564175 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559961564268 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559961564279 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559961564279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.017 " "Worst-case setup slack is -4.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.017              -4.017 CLK  " "   -4.017              -4.017 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.897             -28.940 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT  " "   -2.897             -28.940 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.507             -42.156 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\]  " "   -2.507             -42.156 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961564287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.431 " "Worst-case hold slack is 0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT  " "    0.431               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.752               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\]  " "    0.752               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.800               0.000 CLK  " "    1.800               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961564296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.534 " "Worst-case recovery slack is -5.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.534              -5.534 CLK  " "   -5.534              -5.534 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961564350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.662 " "Worst-case removal slack is -2.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.662              -2.662 CLK  " "   -2.662              -2.662 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961564359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.891 " "Worst-case minimum pulse width slack is -0.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.891              -3.065 CLK  " "   -0.891              -3.065 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.769 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\]  " "   -0.394              -9.769 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.130 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT  " "   -0.394              -5.130 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961564366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961564366 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1559961564390 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559961564598 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559961565915 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559961566050 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559961566054 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559961566054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.141 " "Worst-case setup slack is -3.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.141              -3.141 CLK  " "   -3.141              -3.141 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.587             -15.858 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT  " "   -1.587             -15.858 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.164             -18.961 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\]  " "   -1.164             -18.961 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961566064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.040 " "Worst-case hold slack is 0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT  " "    0.040               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\]  " "    0.403               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.639               0.000 CLK  " "    1.639               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961566076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.217 " "Worst-case recovery slack is -3.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.217              -3.217 CLK  " "   -3.217              -3.217 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961566106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.178 " "Worst-case removal slack is -2.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.178              -2.178 CLK  " "   -2.178              -2.178 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961566160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.783 " "Worst-case minimum pulse width slack is -0.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.783              -2.354 CLK  " "   -0.783              -2.354 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\]  " "    0.088               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT  " "    0.142               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961566283 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1559961566326 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559961566544 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559961566546 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559961566546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.696 " "Worst-case setup slack is -2.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.696              -2.696 CLK  " "   -2.696              -2.696 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.373             -13.718 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT  " "   -1.373             -13.718 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.033             -16.889 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\]  " "   -1.033             -16.889 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961566592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.025 " "Worst-case hold slack is 0.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT  " "    0.025               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\]  " "    0.357               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.347               0.000 CLK  " "    1.347               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961566634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.824 " "Worst-case recovery slack is -2.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.824              -2.824 CLK  " "   -2.824              -2.824 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961566693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.036 " "Worst-case removal slack is -2.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.036              -2.036 CLK  " "   -2.036              -2.036 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961566711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.742 " "Worst-case minimum pulse width slack is -0.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742              -2.229 CLK  " "   -0.742              -2.229 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\]  " "    0.115               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|SYNC_MODULE:H_SYNC_MODULE\|COUNT\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT  " "    0.143               0.000 VGA_CONTROLLER_MODULE:VGA_CM\|CLK_HALF_DIV_MODULE:F_DIV\|COUNT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559961566729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559961566729 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559961568988 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559961568991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5164 " "Peak virtual memory: 5164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559961569183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 20:39:29 2019 " "Processing ended: Fri Jun 07 20:39:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559961569183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559961569183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559961569183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1559961569183 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1559961570807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559961570814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 20:39:30 2019 " "Processing started: Fri Jun 07 20:39:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559961570814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1559961570814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off GAME_ARMV4_MODULE -c GAME_ARMV4_MODULE " "Command: quartus_eda --read_settings_files=off --write_settings_files=off GAME_ARMV4_MODULE -c GAME_ARMV4_MODULE" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1559961570815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1559961573299 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1559961573366 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GAME_ARMV4_MODULE.svo C:/Users/aaron/Desktop/ARMv4/simulation/modelsim/ simulation " "Generated file GAME_ARMV4_MODULE.svo in folder \"C:/Users/aaron/Desktop/ARMv4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559961573629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559961573877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 20:39:33 2019 " "Processing ended: Fri Jun 07 20:39:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559961573877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559961573877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559961573877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1559961573877 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus Prime Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1559961574611 ""}
