Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun May 18 19:27:52 2025
| Host         : georges running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    60 |
|    Minimum number of control sets                        |    60 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    60 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    53 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              47 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              92 |           32 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             424 |          140 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------+------------------------------+------------------+----------------+--------------+
|    Clock Signal   |        Enable Signal       |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+----------------------------+------------------------------+------------------+----------------+--------------+
| ~CLK_BUFG         |                            |                              |                1 |              1 |         1.00 |
|  CLK_BUFG         |                            |                              |                2 |              2 |         1.00 |
|  CLK_BUFG         |                            | u_pc/modulo5[7]_i_1_n_0      |                2 |              7 |         3.50 |
| ~CLK_BUFG         | u_diex/OUTC_reg[1]_0[0]    | IRST_IBUF                    |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[1]_3[0]   | IRST_IBUF                    |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_diex/E[0]                | IRST_IBUF                    |                4 |              8 |         2.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[1]_2[0]   | IRST_IBUF                    |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[1]_1[0]   | IRST_IBUF                    |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_7[0]  | IRST_IBUF                    |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_6[0]  | IRST_IBUF                    |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_5[0]  | IRST_IBUF                    |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_4[0]  | IRST_IBUF                    |                5 |              8 |         1.60 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_3[0]  | IRST_IBUF                    |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_2[0]  | IRST_IBUF                    |                4 |              8 |         2.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_10[0] | IRST_IBUF                    |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_1[0]  | IRST_IBUF                    |                7 |              8 |         1.14 |
| ~CLK_BUFG         | u_memre/OUTA_reg[3]_1[0]   | IRST_IBUF                    |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_diex/OUTC_reg[1]_1[0]    | IRST_IBUF                    |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_5[0]  | IRST_IBUF                    |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/E[0]               | IRST_IBUF                    |                4 |              8 |         2.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[0]_0[0]   | IRST_IBUF                    |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_8[0]  | IRST_IBUF                    |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_memre/OUTA_reg[0]_5[0]   | IRST_IBUF                    |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_9[0]  | IRST_IBUF                    |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_2[0]  | IRST_IBUF                    |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_6[0]  | IRST_IBUF                    |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_7[0]  | IRST_IBUF                    |                5 |              8 |         1.60 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_8[0]  | IRST_IBUF                    |                5 |              8 |         1.60 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[2]_9[0]  | IRST_IBUF                    |                4 |              8 |         2.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[1]_3[0]   | IRST_IBUF                    |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[3]_0[0]   | IRST_IBUF                    |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[1]_1[0]   | IRST_IBUF                    |                3 |              8 |         2.67 |
|  CLK_BUFG         | u_pc/cnt[7]_i_1_n_0        | IRST_IBUF                    |                5 |              8 |         1.60 |
| ~CLK_BUFG         | u_memre/OUTA_reg[0]_0[0]   | IRST_IBUF                    |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[1]_4[0]   | IRST_IBUF                    |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[3]_0[0]   | IRST_IBUF                    |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[3]_3[0]   | IRST_IBUF                    |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[3]_4[0]   | IRST_IBUF                    |                5 |              8 |         1.60 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[4]_0[0]   | IRST_IBUF                    |                4 |              8 |         2.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[4]_1[0]   | IRST_IBUF                    |                3 |              8 |         2.67 |
| ~CLK_BUFG         | u_exmem/OUTB_reg[6]_0[0]   | IRST_IBUF                    |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTOP_reg[0]_0[0]  | IRST_IBUF                    |                4 |              8 |         2.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[0]_1[0]   | IRST_IBUF                    |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[0]_6[0]   | IRST_IBUF                    |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[0]_7[0]   | IRST_IBUF                    |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[0]_2[0]   | IRST_IBUF                    |                4 |              8 |         2.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[0]_4[0]   | IRST_IBUF                    |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[0]_8[0]   | IRST_IBUF                    |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_memre/E[0]               | IRST_IBUF                    |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[0]_3[0]   | IRST_IBUF                    |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[3]_2[0]   | IRST_IBUF                    |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_memre/OUTA_reg[1]_0[0]   | IRST_IBUF                    |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[3]_1[0]   | IRST_IBUF                    |                1 |              8 |         8.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[0]_1[0]   | IRST_IBUF                    |                4 |              8 |         2.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[1]_0[0]   | IRST_IBUF                    |                2 |              8 |         4.00 |
| ~CLK_BUFG         | u_exmem/OUTA_reg[1]_2[0]   | IRST_IBUF                    |                2 |              8 |         4.00 |
|  CLK_BUFG         |                            | u_pc/aleasFreeCnt[7]_i_1_n_0 |                2 |             11 |         5.50 |
| ~CLK_BUFG         |                            | IRST_IBUF                    |                8 |             16 |         2.00 |
|  PCLOCK_IBUF_BUFG |                            |                              |               13 |             44 |         3.38 |
|  CLK_BUFG         |                            | u_pc/FLUSH_CMD               |               20 |             58 |         2.90 |
+-------------------+----------------------------+------------------------------+------------------+----------------+--------------+


