<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\imaoca09\OneDrive\source\tangnano\dpad_left_usb__dl166_9k\impl\gwsynthesis\dpad_left_usb__dl166_9k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\imaoca09\OneDrive\source\tangnano\dpad_left_usb__dl166_9k\src\cpu.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct 30 21:57:51 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2701</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>512</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>23</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>counter[23]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>counter_23_s0/Q </td>
</tr>
<tr>
<td>counter[21]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>counter_21_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>272.671(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>counter[23]</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;">35.266(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>counter[21]</td>
<td>50.000(MHz)</td>
<td>65.175(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>counter[23]</td>
<td>Setup</td>
<td>-160.465</td>
<td>23</td>
</tr>
<tr>
<td>counter[23]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>counter[21]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>counter[21]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-8.463</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[6]_3_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>28.116</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-8.188</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[4]_3_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>27.841</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-8.167</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[5]_2_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>27.819</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-8.008</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[6]_2_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>27.660</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-7.775</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[5]_3_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>27.427</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-7.694</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[4]_2_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>27.346</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-7.681</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[3]_3_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>27.334</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-7.555</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[1]_2_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>27.207</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-7.529</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[3]_2_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>27.182</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-7.494</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[1]_3_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>27.147</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-7.391</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[2]_2_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>27.043</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-7.373</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[0]_3_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>27.026</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-7.302</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[2]_3_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>26.954</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-7.200</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[0]_1_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>26.853</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-6.894</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[0]_0_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>26.547</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-6.861</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[1]_1_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>26.513</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-6.750</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[0]_2_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>26.403</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-6.541</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[5]_1_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>26.194</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-6.068</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[4]_1_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>25.721</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-5.914</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[6]_1_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>25.567</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-5.897</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[3]_1_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>25.549</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-5.308</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[2]_1_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>24.960</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-4.794</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>c_flag_s0/CE</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>24.803</td>
</tr>
<tr>
<td>24</td>
<td>1.336</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[7]_3_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>18.317</td>
</tr>
<tr>
<td>25</td>
<td>1.614</td>
<td>ram_ram_RAMREG_8_G[0]_s1/Q</td>
<td>regs[7]_2_s0/D</td>
<td>counter[21]:[R]</td>
<td>counter[23]:[R]</td>
<td>20.000</td>
<td>-0.083</td>
<td>18.039</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.709</td>
<td>y_0_s2/Q</td>
<td>y_0_s2/D</td>
<td>counter[21]:[R]</td>
<td>counter[21]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>2</td>
<td>0.711</td>
<td>y_1_s2/Q</td>
<td>y_1_s2/D</td>
<td>counter[21]:[R]</td>
<td>counter[21]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>3</td>
<td>0.729</td>
<td>counter_2_s0/Q</td>
<td>counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>4</td>
<td>0.729</td>
<td>counter_6_s0/Q</td>
<td>counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>5</td>
<td>0.729</td>
<td>counter_8_s0/Q</td>
<td>counter_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>6</td>
<td>0.729</td>
<td>counter_12_s0/Q</td>
<td>counter_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>7</td>
<td>0.729</td>
<td>counter_18_s0/Q</td>
<td>counter_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>8</td>
<td>0.729</td>
<td>counter_20_s0/Q</td>
<td>counter_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>9</td>
<td>0.731</td>
<td>counter_14_s0/Q</td>
<td>counter_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>10</td>
<td>0.852</td>
<td>counter_1_s0/Q</td>
<td>counter_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>11</td>
<td>0.870</td>
<td>n974_s/I1</td>
<td>counter_21_s0/D</td>
<td>counter[21]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.929</td>
</tr>
<tr>
<td>12</td>
<td>0.892</td>
<td>counter_0_s0/Q</td>
<td>counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>13</td>
<td>0.940</td>
<td>n972_s/I1</td>
<td>counter_23_s0/D</td>
<td>counter[23]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.999</td>
</tr>
<tr>
<td>14</td>
<td>0.946</td>
<td>regs[3]_3_s0/Q</td>
<td>regs[3]_0_s0/D</td>
<td>counter[23]:[R]</td>
<td>counter[23]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.946</td>
</tr>
<tr>
<td>15</td>
<td>0.959</td>
<td>counter_5_s0/Q</td>
<td>counter_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.959</td>
</tr>
<tr>
<td>16</td>
<td>0.959</td>
<td>counter_7_s0/Q</td>
<td>counter_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.959</td>
</tr>
<tr>
<td>17</td>
<td>0.962</td>
<td>counter_15_s0/Q</td>
<td>counter_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>18</td>
<td>0.964</td>
<td>counter_3_s0/Q</td>
<td>counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.964</td>
</tr>
<tr>
<td>19</td>
<td>0.964</td>
<td>counter_4_s0/Q</td>
<td>counter_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.964</td>
</tr>
<tr>
<td>20</td>
<td>0.964</td>
<td>counter_9_s0/Q</td>
<td>counter_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.964</td>
</tr>
<tr>
<td>21</td>
<td>0.964</td>
<td>counter_10_s0/Q</td>
<td>counter_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.964</td>
</tr>
<tr>
<td>22</td>
<td>0.964</td>
<td>counter_11_s0/Q</td>
<td>counter_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.964</td>
</tr>
<tr>
<td>23</td>
<td>0.964</td>
<td>counter_16_s0/Q</td>
<td>counter_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.964</td>
</tr>
<tr>
<td>24</td>
<td>0.964</td>
<td>counter_17_s0/Q</td>
<td>counter_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.964</td>
</tr>
<tr>
<td>25</td>
<td>0.964</td>
<td>counter_19_s0/Q</td>
<td>counter_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.964</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.770</td>
<td>9.020</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>counter[21]</td>
<td>x_1_s1</td>
</tr>
<tr>
<td>2</td>
<td>7.770</td>
<td>9.020</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>counter[21]</td>
<td>x_0_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.770</td>
<td>9.020</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>counter[21]</td>
<td>y_2_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.770</td>
<td>9.020</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>counter[21]</td>
<td>ram_ram_RAMREG_0_G[0]_s1</td>
</tr>
<tr>
<td>5</td>
<td>7.770</td>
<td>9.020</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>counter[21]</td>
<td>ram_ram_RAMREG_1_G[0]_s1</td>
</tr>
<tr>
<td>6</td>
<td>7.770</td>
<td>9.020</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>counter[21]</td>
<td>ram_ram_RAMREG_33_G[0]_s1</td>
</tr>
<tr>
<td>7</td>
<td>7.770</td>
<td>9.020</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>counter[21]</td>
<td>ram_ram_RAMREG_97_G[0]_s1</td>
</tr>
<tr>
<td>8</td>
<td>7.770</td>
<td>9.020</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>counter[21]</td>
<td>ram_ram_RAMREG_96_G[0]_s1</td>
</tr>
<tr>
<td>9</td>
<td>7.770</td>
<td>9.020</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>counter[21]</td>
<td>ram_ram_RAMREG_32_G[0]_s1</td>
</tr>
<tr>
<td>10</td>
<td>7.770</td>
<td>9.020</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>counter[21]</td>
<td>ram_ram_RAMREG_95_G[0]_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[6]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.411</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>23.841</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>c_flag_s4/I0</td>
</tr>
<tr>
<td>24.873</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">c_flag_s4/F</td>
</tr>
<tr>
<td>26.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>n797_s2/I1</td>
</tr>
<tr>
<td>27.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">n797_s2/F</td>
</tr>
<tr>
<td>29.022</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>n797_s0/I1</td>
</tr>
<tr>
<td>29.844</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">n797_s0/F</td>
</tr>
<tr>
<td>29.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">regs[6]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>regs[6]_3_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[6]_3_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>regs[6]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.011, 49.833%; route: 13.646, 48.536%; tC2Q: 0.458, 1.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[4]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.411</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>23.841</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>c_flag_s4/I0</td>
</tr>
<tr>
<td>24.873</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">c_flag_s4/F</td>
</tr>
<tr>
<td>26.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>n797_s2/I1</td>
</tr>
<tr>
<td>27.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">n797_s2/F</td>
</tr>
<tr>
<td>28.538</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>n805_s0/I1</td>
</tr>
<tr>
<td>29.570</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">n805_s0/F</td>
</tr>
<tr>
<td>29.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" font-weight:bold;">regs[4]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>regs[4]_3_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[4]_3_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>regs[4]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.221, 51.079%; route: 13.162, 47.275%; tC2Q: 0.458, 1.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[5]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.411</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>23.841</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>c_flag_s4/I0</td>
</tr>
<tr>
<td>24.873</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">c_flag_s4/F</td>
</tr>
<tr>
<td>26.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>n798_s11/I3</td>
</tr>
<tr>
<td>27.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">n798_s11/F</td>
</tr>
<tr>
<td>28.449</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td>n802_s0/I0</td>
</tr>
<tr>
<td>29.548</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td style=" background: #97FFFF;">n802_s0/F</td>
</tr>
<tr>
<td>29.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td style=" font-weight:bold;">regs[5]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td>regs[5]_2_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[5]_2_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[2][A]</td>
<td>regs[5]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.355, 51.601%; route: 13.006, 46.751%; tC2Q: 0.458, 1.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[6]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.411</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>23.841</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>c_flag_s4/I0</td>
</tr>
<tr>
<td>24.873</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">c_flag_s4/F</td>
</tr>
<tr>
<td>26.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>n798_s11/I3</td>
</tr>
<tr>
<td>27.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">n798_s11/F</td>
</tr>
<tr>
<td>28.763</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>n798_s0/I1</td>
</tr>
<tr>
<td>29.389</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">n798_s0/F</td>
</tr>
<tr>
<td>29.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">regs[6]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>regs[6]_2_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[6]_2_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>regs[6]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.882, 50.187%; route: 13.320, 48.156%; tC2Q: 0.458, 1.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[5]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.411</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>23.841</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>c_flag_s4/I0</td>
</tr>
<tr>
<td>24.873</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">c_flag_s4/F</td>
</tr>
<tr>
<td>26.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>n797_s2/I1</td>
</tr>
<tr>
<td>27.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">n797_s2/F</td>
</tr>
<tr>
<td>28.057</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>n801_s0/I1</td>
</tr>
<tr>
<td>29.156</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td style=" background: #97FFFF;">n801_s0/F</td>
</tr>
<tr>
<td>29.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td style=" font-weight:bold;">regs[5]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>regs[5]_3_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[5]_3_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>regs[5]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.288, 52.094%; route: 12.681, 46.235%; tC2Q: 0.458, 1.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[4]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.411</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>23.841</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>c_flag_s4/I0</td>
</tr>
<tr>
<td>24.873</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">c_flag_s4/F</td>
</tr>
<tr>
<td>26.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>n798_s11/I3</td>
</tr>
<tr>
<td>27.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">n798_s11/F</td>
</tr>
<tr>
<td>28.449</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>n806_s0/I1</td>
</tr>
<tr>
<td>29.075</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">n806_s0/F</td>
</tr>
<tr>
<td>29.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">regs[4]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>regs[4]_2_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[4]_2_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>regs[4]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.882, 50.764%; route: 13.006, 47.560%; tC2Q: 0.458, 1.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[3]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.411</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>23.841</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>c_flag_s4/I0</td>
</tr>
<tr>
<td>24.873</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">c_flag_s4/F</td>
</tr>
<tr>
<td>26.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>n797_s2/I1</td>
</tr>
<tr>
<td>27.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">n797_s2/F</td>
</tr>
<tr>
<td>28.030</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>n809_s0/I1</td>
</tr>
<tr>
<td>29.062</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">n809_s0/F</td>
</tr>
<tr>
<td>29.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" font-weight:bold;">regs[3]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>regs[3]_3_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[3]_3_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>regs[3]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.221, 52.027%; route: 12.655, 46.296%; tC2Q: 0.458, 1.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[1]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.411</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>23.841</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>c_flag_s4/I0</td>
</tr>
<tr>
<td>24.873</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">c_flag_s4/F</td>
</tr>
<tr>
<td>26.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>n798_s11/I3</td>
</tr>
<tr>
<td>27.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">n798_s11/F</td>
</tr>
<tr>
<td>28.114</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>n818_s0/I1</td>
</tr>
<tr>
<td>28.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td style=" background: #97FFFF;">n818_s0/F</td>
</tr>
<tr>
<td>28.936</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td style=" font-weight:bold;">regs[1]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>regs[1]_2_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[1]_2_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>regs[1]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.078, 51.743%; route: 12.671, 46.572%; tC2Q: 0.458, 1.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[3]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.411</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>23.841</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>c_flag_s4/I0</td>
</tr>
<tr>
<td>24.873</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">c_flag_s4/F</td>
</tr>
<tr>
<td>26.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>n798_s11/I3</td>
</tr>
<tr>
<td>27.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">n798_s11/F</td>
</tr>
<tr>
<td>28.284</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td>n810_s0/I1</td>
</tr>
<tr>
<td>28.910</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td style=" background: #97FFFF;">n810_s0/F</td>
</tr>
<tr>
<td>28.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td style=" font-weight:bold;">regs[3]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td>regs[3]_2_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[3]_2_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C14[0][B]</td>
<td>regs[3]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.882, 51.071%; route: 12.841, 47.243%; tC2Q: 0.458, 1.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[1]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.411</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>23.841</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>c_flag_s4/I0</td>
</tr>
<tr>
<td>24.873</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">c_flag_s4/F</td>
</tr>
<tr>
<td>26.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>n797_s2/I1</td>
</tr>
<tr>
<td>27.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">n797_s2/F</td>
</tr>
<tr>
<td>28.053</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>n817_s0/I1</td>
</tr>
<tr>
<td>28.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">n817_s0/F</td>
</tr>
<tr>
<td>28.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td style=" font-weight:bold;">regs[1]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>regs[1]_3_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[1]_3_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>regs[1]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.011, 51.612%; route: 12.677, 46.699%; tC2Q: 0.458, 1.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[2]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.411</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>23.841</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>c_flag_s4/I0</td>
</tr>
<tr>
<td>24.873</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">c_flag_s4/F</td>
</tr>
<tr>
<td>26.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>n798_s11/I3</td>
</tr>
<tr>
<td>27.244</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">n798_s11/F</td>
</tr>
<tr>
<td>27.673</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>n814_s0/I1</td>
</tr>
<tr>
<td>28.772</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td style=" background: #97FFFF;">n814_s0/F</td>
</tr>
<tr>
<td>28.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td style=" font-weight:bold;">regs[2]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>regs[2]_2_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[2]_2_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>regs[2]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.317, 52.941%; route: 12.268, 45.364%; tC2Q: 0.458, 1.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[0]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.411</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>23.841</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>c_flag_s4/I0</td>
</tr>
<tr>
<td>24.873</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">c_flag_s4/F</td>
</tr>
<tr>
<td>26.828</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][A]</td>
<td>n835_s3/I1</td>
</tr>
<tr>
<td>27.927</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][A]</td>
<td style=" background: #97FFFF;">n835_s3/F</td>
</tr>
<tr>
<td>27.932</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>n835_s0/I2</td>
</tr>
<tr>
<td>28.754</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td style=" background: #97FFFF;">n835_s0/F</td>
</tr>
<tr>
<td>28.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td style=" font-weight:bold;">regs[0]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>regs[0]_3_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[0]_3_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>regs[0]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.078, 52.091%; route: 12.489, 46.213%; tC2Q: 0.458, 1.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[2]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.411</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>23.841</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>c_flag_s4/I0</td>
</tr>
<tr>
<td>24.873</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">c_flag_s4/F</td>
</tr>
<tr>
<td>26.183</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>n797_s2/I1</td>
</tr>
<tr>
<td>27.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">n797_s2/F</td>
</tr>
<tr>
<td>28.057</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>n813_s0/I1</td>
</tr>
<tr>
<td>28.683</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td style=" background: #97FFFF;">n813_s0/F</td>
</tr>
<tr>
<td>28.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td style=" font-weight:bold;">regs[2]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>regs[2]_3_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[2]_3_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>regs[2]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.815, 51.254%; route: 12.681, 47.046%; tC2Q: 0.458, 1.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.417</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>24.413</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td>n799_s2/I1</td>
</tr>
<tr>
<td>25.512</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C15[1][B]</td>
<td style=" background: #97FFFF;">n799_s2/F</td>
</tr>
<tr>
<td>26.993</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td>n837_s3/I0</td>
</tr>
<tr>
<td>27.619</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td style=" background: #97FFFF;">n837_s3/F</td>
</tr>
<tr>
<td>27.955</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>n837_s0/I2</td>
</tr>
<tr>
<td>28.581</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">n837_s0/F</td>
</tr>
<tr>
<td>28.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" font-weight:bold;">regs[0]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>regs[0]_1_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[0]_1_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>regs[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.482, 50.207%; route: 12.913, 48.086%; tC2Q: 0.458, 1.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[0]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>18.146</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/SUM</td>
</tr>
<tr>
<td>18.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>n799_s11/I0</td>
</tr>
<tr>
<td>19.626</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" background: #97FFFF;">n799_s11/F</td>
</tr>
<tr>
<td>20.045</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>n799_s9/I0</td>
</tr>
<tr>
<td>20.867</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">n799_s9/F</td>
</tr>
<tr>
<td>21.209</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>n799_s6/I0</td>
</tr>
<tr>
<td>22.241</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">n799_s6/F</td>
</tr>
<tr>
<td>24.057</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>n811_s1/I1</td>
</tr>
<tr>
<td>25.156</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">n811_s1/F</td>
</tr>
<tr>
<td>26.626</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>n838_s3/I3</td>
</tr>
<tr>
<td>27.448</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">n838_s3/F</td>
</tr>
<tr>
<td>27.454</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>n838_s0/I2</td>
</tr>
<tr>
<td>28.276</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">n838_s0/F</td>
</tr>
<tr>
<td>28.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">regs[0]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>regs[0]_0_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[0]_0_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>regs[0]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.095, 49.327%; route: 12.994, 48.946%; tC2Q: 0.458, 1.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[1]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.417</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>24.413</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td>n799_s2/I1</td>
</tr>
<tr>
<td>25.512</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C15[1][B]</td>
<td style=" background: #97FFFF;">n799_s2/F</td>
</tr>
<tr>
<td>27.143</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td>n819_s0/I1</td>
</tr>
<tr>
<td>28.242</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">n819_s0/F</td>
</tr>
<tr>
<td>28.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" font-weight:bold;">regs[1]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td>regs[1]_1_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[1]_1_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[2][A]</td>
<td>regs[1]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.329, 50.273%; route: 12.726, 47.998%; tC2Q: 0.458, 1.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[0]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.411</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>23.841</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>c_flag_s4/I0</td>
</tr>
<tr>
<td>24.873</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">c_flag_s4/F</td>
</tr>
<tr>
<td>26.678</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n836_s3/I2</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n836_s3/F</td>
</tr>
<tr>
<td>27.505</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>n836_s0/I2</td>
</tr>
<tr>
<td>28.131</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">n836_s0/F</td>
</tr>
<tr>
<td>28.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">regs[0]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>regs[0]_2_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[0]_2_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>regs[0]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.605, 51.528%; route: 12.340, 46.736%; tC2Q: 0.458, 1.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[5]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.417</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>24.413</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td>n799_s2/I1</td>
</tr>
<tr>
<td>25.512</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C15[1][B]</td>
<td style=" background: #97FFFF;">n799_s2/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[1][B]</td>
<td>n803_s0/I1</td>
</tr>
<tr>
<td>27.922</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C12[1][B]</td>
<td style=" background: #97FFFF;">n803_s0/F</td>
</tr>
<tr>
<td>27.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[1][B]</td>
<td style=" font-weight:bold;">regs[5]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[1][B]</td>
<td>regs[5]_1_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[5]_1_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C12[1][B]</td>
<td>regs[5]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.329, 50.886%; route: 12.406, 47.364%; tC2Q: 0.458, 1.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[4]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.417</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>24.413</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td>n799_s2/I1</td>
</tr>
<tr>
<td>25.512</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C15[1][B]</td>
<td style=" background: #97FFFF;">n799_s2/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>n807_s0/I1</td>
</tr>
<tr>
<td>27.449</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">n807_s0/F</td>
</tr>
<tr>
<td>27.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">regs[4]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>regs[4]_1_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[4]_1_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>regs[4]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.856, 49.983%; route: 12.406, 48.235%; tC2Q: 0.458, 1.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[6]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>17.995</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/COUT</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>n396_s/CIN</td>
</tr>
<tr>
<td>18.558</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>19.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>n799_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">n799_s12/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>n799_s10/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">n799_s10/F</td>
</tr>
<tr>
<td>21.557</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>n799_s7/I0</td>
</tr>
<tr>
<td>22.379</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">n799_s7/F</td>
</tr>
<tr>
<td>22.385</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n799_s5/I0</td>
</tr>
<tr>
<td>23.417</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n799_s5/F</td>
</tr>
<tr>
<td>24.413</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td>n799_s2/I1</td>
</tr>
<tr>
<td>25.512</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C15[1][B]</td>
<td style=" background: #97FFFF;">n799_s2/F</td>
</tr>
<tr>
<td>26.670</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>n799_s0/I1</td>
</tr>
<tr>
<td>27.296</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">n799_s0/F</td>
</tr>
<tr>
<td>27.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" font-weight:bold;">regs[6]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>regs[6]_1_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[6]_1_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>regs[6]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.856, 50.283%; route: 12.253, 47.924%; tC2Q: 0.458, 1.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>18.146</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/SUM</td>
</tr>
<tr>
<td>18.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>n799_s11/I0</td>
</tr>
<tr>
<td>19.626</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" background: #97FFFF;">n799_s11/F</td>
</tr>
<tr>
<td>20.045</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>n799_s9/I0</td>
</tr>
<tr>
<td>20.867</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">n799_s9/F</td>
</tr>
<tr>
<td>21.209</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>n799_s6/I0</td>
</tr>
<tr>
<td>22.241</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">n799_s6/F</td>
</tr>
<tr>
<td>24.057</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>n811_s1/I1</td>
</tr>
<tr>
<td>25.156</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">n811_s1/F</td>
</tr>
<tr>
<td>26.456</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td>n811_s0/I1</td>
</tr>
<tr>
<td>27.278</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td style=" background: #97FFFF;">n811_s0/F</td>
</tr>
<tr>
<td>27.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td style=" font-weight:bold;">regs[3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td>regs[3]_1_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[3]_1_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[0][B]</td>
<td>regs[3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.273, 48.036%; route: 12.818, 50.170%; tC2Q: 0.458, 1.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.671</td>
<td>2.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s16/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s16/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n314_s14/I0</td>
</tr>
<tr>
<td>9.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n314_s14/O</td>
</tr>
<tr>
<td>9.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>n314_s13/I0</td>
</tr>
<tr>
<td>10.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">n314_s13/O</td>
</tr>
<tr>
<td>10.968</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>n812_s2/I0</td>
</tr>
<tr>
<td>12.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">n812_s2/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>n820_s4/I1</td>
</tr>
<tr>
<td>13.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">n820_s4/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n392_s16/I1</td>
</tr>
<tr>
<td>14.484</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n392_s16/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n392_s15/I0</td>
</tr>
<tr>
<td>17.026</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n392_s15/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>n397_s/I1</td>
</tr>
<tr>
<td>18.146</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">n397_s/SUM</td>
</tr>
<tr>
<td>18.565</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>n799_s11/I0</td>
</tr>
<tr>
<td>19.626</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" background: #97FFFF;">n799_s11/F</td>
</tr>
<tr>
<td>20.045</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>n799_s9/I0</td>
</tr>
<tr>
<td>20.867</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">n799_s9/F</td>
</tr>
<tr>
<td>21.209</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>n799_s6/I0</td>
</tr>
<tr>
<td>22.241</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">n799_s6/F</td>
</tr>
<tr>
<td>24.057</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>n811_s1/I1</td>
</tr>
<tr>
<td>25.156</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">n811_s1/F</td>
</tr>
<tr>
<td>25.657</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>n815_s0/I2</td>
</tr>
<tr>
<td>26.689</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td style=" background: #97FFFF;">n815_s0/F</td>
</tr>
<tr>
<td>26.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td style=" font-weight:bold;">regs[2]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>regs[2]_1_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[2]_1_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>regs[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.483, 50.011%; route: 12.019, 48.153%; tC2Q: 0.458, 1.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>c_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.681</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>n312_s16/I2</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n312_s16/F</td>
</tr>
<tr>
<td>9.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>n312_s14/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n312_s14/O</td>
</tr>
<tr>
<td>9.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>n312_s13/I0</td>
</tr>
<tr>
<td>10.092</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n312_s13/O</td>
</tr>
<tr>
<td>10.983</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>n810_s3/I0</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C14[0][A]</td>
<td style=" background: #97FFFF;">n810_s3/F</td>
</tr>
<tr>
<td>12.903</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>n815_s4/I1</td>
</tr>
<tr>
<td>13.929</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">n815_s4/F</td>
</tr>
<tr>
<td>14.352</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][A]</td>
<td>n390_s17/I0</td>
</tr>
<tr>
<td>15.174</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C12[3][A]</td>
<td style=" background: #97FFFF;">n390_s17/F</td>
</tr>
<tr>
<td>16.473</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>n390_s15/I2</td>
</tr>
<tr>
<td>17.534</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">n390_s15/F</td>
</tr>
<tr>
<td>17.953</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td>n395_s/I1</td>
</tr>
<tr>
<td>18.503</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">n395_s/COUT</td>
</tr>
<tr>
<td>18.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[2][A]</td>
<td>n394_s/CIN</td>
</tr>
<tr>
<td>19.066</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">n394_s/SUM</td>
</tr>
<tr>
<td>19.556</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>n797_s22/I0</td>
</tr>
<tr>
<td>20.358</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">n797_s22/F</td>
</tr>
<tr>
<td>20.785</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>n797_s13/I0</td>
</tr>
<tr>
<td>21.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">n797_s13/F</td>
</tr>
<tr>
<td>21.618</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>n797_s7/I2</td>
</tr>
<tr>
<td>22.244</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C16[0][A]</td>
<td style=" background: #97FFFF;">n797_s7/F</td>
</tr>
<tr>
<td>23.058</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>c_flag_s5/I0</td>
</tr>
<tr>
<td>23.880</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">c_flag_s5/F</td>
</tr>
<tr>
<td>25.169</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[2][B]</td>
<td>c_flag_s3/I1</td>
</tr>
<tr>
<td>26.195</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C11[2][B]</td>
<td style=" background: #97FFFF;">c_flag_s3/F</td>
</tr>
<tr>
<td>26.532</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">c_flag_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>c_flag_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>c_flag_s0</td>
</tr>
<tr>
<td>21.738</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>c_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.731, 47.297%; route: 12.614, 50.855%; tC2Q: 0.458, 1.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[7]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.681</td>
<td>2.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>n312_s16/I2</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n312_s16/F</td>
</tr>
<tr>
<td>9.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>n312_s14/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n312_s14/O</td>
</tr>
<tr>
<td>9.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>n312_s13/I0</td>
</tr>
<tr>
<td>10.092</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n312_s13/O</td>
</tr>
<tr>
<td>10.983</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>n810_s3/I0</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C14[0][A]</td>
<td style=" background: #97FFFF;">n810_s3/F</td>
</tr>
<tr>
<td>12.903</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>n815_s4/I1</td>
</tr>
<tr>
<td>13.935</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">n815_s4/F</td>
</tr>
<tr>
<td>14.751</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>n797_s12/I1</td>
</tr>
<tr>
<td>15.573</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C14[2][B]</td>
<td style=" background: #97FFFF;">n797_s12/F</td>
</tr>
<tr>
<td>15.589</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>n797_s6/I2</td>
</tr>
<tr>
<td>16.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C14[2][A]</td>
<td style=" background: #97FFFF;">n797_s6/F</td>
</tr>
<tr>
<td>17.778</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>n867_s2/I0</td>
</tr>
<tr>
<td>18.804</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">n867_s2/F</td>
</tr>
<tr>
<td>19.223</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>n867_s0/I1</td>
</tr>
<tr>
<td>20.045</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">n867_s0/F</td>
</tr>
<tr>
<td>20.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">regs[7]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>regs[7]_3_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[7]_3_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>regs[7]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.345, 45.559%; route: 9.513, 51.938%; tC2Q: 0.458, 2.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram_ram_RAMREG_8_G[0]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[7]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>ram_ram_RAMREG_8_G[0]_s1/CLK</td>
</tr>
<tr>
<td>2.187</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">ram_ram_RAMREG_8_G[0]_s1/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s19/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s19/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>ram_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s9/O</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>ram_RAMOUT_0_G[0]_s4/I0</td>
</tr>
<tr>
<td>5.534</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>5.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>ram_RAMOUT_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>5.697</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">ram_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>8.662</td>
<td>2.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>n869_s11/I2</td>
</tr>
<tr>
<td>9.694</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">n869_s11/F</td>
</tr>
<tr>
<td>11.167</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>n869_s19/I3</td>
</tr>
<tr>
<td>11.989</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">n869_s19/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>n867_s10/I1</td>
</tr>
<tr>
<td>13.632</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">n867_s10/F</td>
</tr>
<tr>
<td>14.442</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>n867_s9/I0</td>
</tr>
<tr>
<td>15.541</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">n867_s9/F</td>
</tr>
<tr>
<td>16.356</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>n868_s7/I3</td>
</tr>
<tr>
<td>17.158</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">n868_s7/F</td>
</tr>
<tr>
<td>17.577</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[3][A]</td>
<td>n868_s3/I2</td>
</tr>
<tr>
<td>18.399</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C18[3][A]</td>
<td style=" background: #97FFFF;">n868_s3/F</td>
</tr>
<tr>
<td>18.735</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>n868_s0/I2</td>
</tr>
<tr>
<td>19.767</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">n868_s0/F</td>
</tr>
<tr>
<td>19.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">regs[7]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>21.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>regs[7]_2_s0/CLK</td>
</tr>
<tr>
<td>21.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regs[7]_2_s0</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>regs[7]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.005, 44.376%; route: 9.576, 53.083%; tC2Q: 0.458, 2.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>y_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[21]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>y_0_s2/CLK</td>
</tr>
<tr>
<td>1.563</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R17C22[0][A]</td>
<td style=" font-weight:bold;">y_0_s2/Q</td>
</tr>
<tr>
<td>1.567</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>n290_s13/I2</td>
</tr>
<tr>
<td>1.939</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">n290_s13/F</td>
</tr>
<tr>
<td>1.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" font-weight:bold;">y_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>y_0_s2/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>y_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>y_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[21]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>y_1_s2/CLK</td>
</tr>
<tr>
<td>1.563</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R18C22[1][A]</td>
<td style=" font-weight:bold;">y_1_s2/Q</td>
</tr>
<tr>
<td>1.569</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>n288_s12/I0</td>
</tr>
<tr>
<td>1.941</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td style=" background: #97FFFF;">n288_s12/F</td>
</tr>
<tr>
<td>1.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td style=" font-weight:bold;">y_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>y_1_s2/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>y_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">counter_2_s0/Q</td>
</tr>
<tr>
<td>1.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C23[1][A]</td>
<td>n993_s/I1</td>
</tr>
<tr>
<td>1.757</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">n993_s/SUM</td>
</tr>
<tr>
<td>1.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">counter_6_s0/Q</td>
</tr>
<tr>
<td>1.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C24[0][A]</td>
<td>n989_s/I1</td>
</tr>
<tr>
<td>1.757</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">n989_s/SUM</td>
</tr>
<tr>
<td>1.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">counter_8_s0/Q</td>
</tr>
<tr>
<td>1.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C24[1][A]</td>
<td>n987_s/I1</td>
</tr>
<tr>
<td>1.757</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">n987_s/SUM</td>
</tr>
<tr>
<td>1.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>1.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C25[0][A]</td>
<td>n983_s/I1</td>
</tr>
<tr>
<td>1.757</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" background: #97FFFF;">n983_s/SUM</td>
</tr>
<tr>
<td>1.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">counter_18_s0/Q</td>
</tr>
<tr>
<td>1.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>n977_s/I1</td>
</tr>
<tr>
<td>1.757</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">n977_s/SUM</td>
</tr>
<tr>
<td>1.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>counter_20_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">counter_20_s0/Q</td>
</tr>
<tr>
<td>1.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C26[1][A]</td>
<td>n975_s/I1</td>
</tr>
<tr>
<td>1.757</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">n975_s/SUM</td>
</tr>
<tr>
<td>1.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>counter_20_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">counter_14_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C25[1][A]</td>
<td>n981_s/I1</td>
</tr>
<tr>
<td>1.760</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">n981_s/SUM</td>
</tr>
<tr>
<td>1.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" font-weight:bold;">counter_1_s0/Q</td>
</tr>
<tr>
<td>1.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C23[0][B]</td>
<td>n994_s/I0</td>
</tr>
<tr>
<td>1.880</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">n994_s/SUM</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" font-weight:bold;">counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>n974_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[21]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">n974_s/I1</td>
</tr>
<tr>
<td>1.929</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">n974_s/SUM</td>
</tr>
<tr>
<td>1.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_21_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 20.423%; route: 0.000, 0.000%; tC2Q: 1.535, 79.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>n995_s2/I0</td>
</tr>
<tr>
<td>1.921</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">n995_s2/F</td>
</tr>
<tr>
<td>1.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" font-weight:bold;">counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>n972_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[23]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>1.605</td>
<td>1.605</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">n972_s/I1</td>
</tr>
<tr>
<td>1.999</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">n972_s/SUM</td>
</tr>
<tr>
<td>1.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">counter_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_23_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 19.706%; route: 0.000, 0.000%; tC2Q: 1.605, 80.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>regs[3]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regs[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>counter[23]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>counter[23]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>1.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>regs[3]_3_s0/CLK</td>
</tr>
<tr>
<td>1.633</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C14[0][B]</td>
<td style=" font-weight:bold;">regs[3]_3_s0/Q</td>
</tr>
<tr>
<td>1.874</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>n812_s0/I0</td>
</tr>
<tr>
<td>2.246</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">n812_s0/F</td>
</tr>
<tr>
<td>2.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">regs[3]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>counter[23]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R16C26[2][B]</td>
<td>counter_23_s0/Q</td>
</tr>
<tr>
<td>1.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>regs[3]_0_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>regs[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.300, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.312%; route: 0.241, 25.462%; tC2Q: 0.333, 35.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.300, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td style=" font-weight:bold;">counter_5_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td>n990_s/I1</td>
</tr>
<tr>
<td>1.988</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">n990_s/SUM</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td style=" font-weight:bold;">counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 41.102%; route: 0.231, 24.124%; tC2Q: 0.333, 34.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">counter_7_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C24[0][B]</td>
<td>n988_s/I1</td>
</tr>
<tr>
<td>1.988</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">n988_s/SUM</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 41.102%; route: 0.231, 24.124%; tC2Q: 0.333, 34.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R16C25[1][B]</td>
<td style=" font-weight:bold;">counter_15_s0/Q</td>
</tr>
<tr>
<td>1.597</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[1][B]</td>
<td>n980_s/I1</td>
</tr>
<tr>
<td>1.991</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">n980_s/SUM</td>
</tr>
<tr>
<td>1.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" font-weight:bold;">counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td style=" font-weight:bold;">counter_3_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C23[1][B]</td>
<td>n992_s/I1</td>
</tr>
<tr>
<td>1.993</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">n992_s/SUM</td>
</tr>
<tr>
<td>1.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td style=" font-weight:bold;">counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.883%; route: 0.236, 24.529%; tC2Q: 0.333, 34.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td style=" font-weight:bold;">counter_4_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C23[2][A]</td>
<td>n991_s/I1</td>
</tr>
<tr>
<td>1.993</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td style=" background: #97FFFF;">n991_s/SUM</td>
</tr>
<tr>
<td>1.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td style=" font-weight:bold;">counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.883%; route: 0.236, 24.529%; tC2Q: 0.333, 34.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td>counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td style=" font-weight:bold;">counter_9_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C24[1][B]</td>
<td>n986_s/I1</td>
</tr>
<tr>
<td>1.993</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td style=" background: #97FFFF;">n986_s/SUM</td>
</tr>
<tr>
<td>1.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td style=" font-weight:bold;">counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td>counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[1][B]</td>
<td>counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.883%; route: 0.236, 24.529%; tC2Q: 0.333, 34.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td style=" font-weight:bold;">counter_10_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C24[2][A]</td>
<td>n985_s/I1</td>
</tr>
<tr>
<td>1.993</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td style=" background: #97FFFF;">n985_s/SUM</td>
</tr>
<tr>
<td>1.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td style=" font-weight:bold;">counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.883%; route: 0.236, 24.529%; tC2Q: 0.333, 34.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td style=" font-weight:bold;">counter_11_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C24[2][B]</td>
<td>n984_s/I1</td>
</tr>
<tr>
<td>1.993</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td style=" background: #97FFFF;">n984_s/SUM</td>
</tr>
<tr>
<td>1.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td style=" font-weight:bold;">counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.883%; route: 0.236, 24.529%; tC2Q: 0.333, 34.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td>counter_16_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" font-weight:bold;">counter_16_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>n979_s/I1</td>
</tr>
<tr>
<td>1.993</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">n979_s/SUM</td>
</tr>
<tr>
<td>1.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" font-weight:bold;">counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td>counter_16_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[2][A]</td>
<td>counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.883%; route: 0.236, 24.529%; tC2Q: 0.333, 34.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>counter_17_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" font-weight:bold;">counter_17_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>n978_s/I1</td>
</tr>
<tr>
<td>1.993</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">n978_s/SUM</td>
</tr>
<tr>
<td>1.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" font-weight:bold;">counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>counter_17_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.883%; route: 0.236, 24.529%; tC2Q: 0.333, 34.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>counter_19_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" font-weight:bold;">counter_19_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C26[0][B]</td>
<td>n976_s/I1</td>
</tr>
<tr>
<td>1.993</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" background: #97FFFF;">n976_s/SUM</td>
</tr>
<tr>
<td>1.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" font-weight:bold;">counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>counter_19_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.883%; route: 0.236, 24.529%; tC2Q: 0.333, 34.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.770</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>counter[21]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>x_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>x_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>21.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>x_1_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.770</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>counter[21]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>x_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>x_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>21.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>x_0_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.770</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>counter[21]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>y_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>y_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>21.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>y_2_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.770</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>counter[21]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ram_ram_RAMREG_0_G[0]_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>ram_ram_RAMREG_0_G[0]_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>21.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>ram_ram_RAMREG_0_G[0]_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.770</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>counter[21]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ram_ram_RAMREG_1_G[0]_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>ram_ram_RAMREG_1_G[0]_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>21.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>ram_ram_RAMREG_1_G[0]_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.770</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>counter[21]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ram_ram_RAMREG_33_G[0]_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>ram_ram_RAMREG_33_G[0]_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>21.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>ram_ram_RAMREG_33_G[0]_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.770</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>counter[21]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ram_ram_RAMREG_97_G[0]_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>ram_ram_RAMREG_97_G[0]_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>21.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>ram_ram_RAMREG_97_G[0]_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.770</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>counter[21]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ram_ram_RAMREG_96_G[0]_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>ram_ram_RAMREG_96_G[0]_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>21.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>ram_ram_RAMREG_96_G[0]_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.770</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>counter[21]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ram_ram_RAMREG_32_G[0]_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>ram_ram_RAMREG_32_G[0]_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>21.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>ram_ram_RAMREG_32_G[0]_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.770</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>counter[21]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ram_ram_RAMREG_95_G[0]_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>ram_ram_RAMREG_95_G[0]_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>counter[21]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>counter_21_s0/Q</td>
</tr>
<tr>
<td>21.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>ram_ram_RAMREG_95_G[0]_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>139</td>
<td>counter[21]</td>
<td>-8.463</td>
<td>2.547</td>
</tr>
<tr>
<td>71</td>
<td>regs[7][3]</td>
<td>-8.356</td>
<td>2.181</td>
</tr>
<tr>
<td>67</td>
<td>y[3]</td>
<td>6.328</td>
<td>2.043</td>
</tr>
<tr>
<td>65</td>
<td>ram_RAMOUT_0_G[0]_3</td>
<td>-8.463</td>
<td>3.592</td>
</tr>
<tr>
<td>51</td>
<td>ram_RAMOUT_15_G[0]_3</td>
<td>-7.321</td>
<td>3.039</td>
</tr>
<tr>
<td>46</td>
<td>counter[15]</td>
<td>17.210</td>
<td>4.971</td>
</tr>
<tr>
<td>43</td>
<td>ram_RAMOUT_30_G[0]_3</td>
<td>-7.346</td>
<td>2.998</td>
</tr>
<tr>
<td>42</td>
<td>ram_RAMOUT_45_G[0]_3</td>
<td>-7.474</td>
<td>2.859</td>
</tr>
<tr>
<td>36</td>
<td>regs[7][2]</td>
<td>-7.620</td>
<td>1.991</td>
</tr>
<tr>
<td>34</td>
<td>counter[23]</td>
<td>-8.356</td>
<td>2.508</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C26</td>
<td>81.94%</td>
</tr>
<tr>
<td>R16C24</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C25</td>
<td>80.56%</td>
</tr>
<tr>
<td>R14C18</td>
<td>72.22%</td>
</tr>
<tr>
<td>R16C15</td>
<td>70.83%</td>
</tr>
<tr>
<td>R14C13</td>
<td>69.44%</td>
</tr>
<tr>
<td>R14C25</td>
<td>68.06%</td>
</tr>
<tr>
<td>R14C23</td>
<td>66.67%</td>
</tr>
<tr>
<td>R13C12</td>
<td>66.67%</td>
</tr>
<tr>
<td>R12C35</td>
<td>65.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
