# RTL2GDS-flow
Mixed signal RISC-V based SOC Physical design implemantation using open source tools
RISC-V based SOC design picorv32 Synthesis using yosys, following pre-requisites are required 
open the VM 
<img width="640" alt="image" src="https://github.com/ashawari11/RTL2GDS-flow/assets/113604711/5cb1b378-7f8a-46ef-bbb8-b236132d4b56">

then go to following directory-
Desktop/work/tools/openlane_working_dir/openlane
