Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: ASM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ASM.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ASM"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ASM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\clk_divider.v" into library work
Parsing module <clk_divider>.
Analyzing Verilog file "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\binary_to_segment.v" into library work
Parsing module <binary_to_segment>.
Analyzing Verilog file "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\seven_segment.v" into library work
Parsing module <seven_segment>.
Analyzing Verilog file "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\degital_lock.v" into library work
Parsing module <ASM>.
WARNING:HDLCompiler:327 - "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\degital_lock.v" Line 235: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\degital_lock.v" Line 240: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\degital_lock.v" Line 245: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\degital_lock.v" Line 250: Concatenation with unsized literal; will interpret as 32 bits

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:327 - "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\degital_lock.v" Line 235: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\degital_lock.v" Line 240: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\degital_lock.v" Line 245: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\degital_lock.v" Line 250: Concatenation with unsized literal; will interpret as 32 bits

Elaborating module <ASM>.

Elaborating module <clk_divider>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\clk_divider.v" Line 42: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:189 - "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\degital_lock.v" Line 60: Size mismatch in connection of port <toggle_value>. Formal port size is 28-bit while actual signal size is 22-bit.

Elaborating module <seven_segment>.

Elaborating module <binary_to_segment>.
WARNING:HDLCompiler:189 - "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\seven_segment.v" Line 46: Size mismatch in connection of port <toggle_value>. Formal port size is 28-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:413 - "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\seven_segment.v" Line 50: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:634 - "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\seven_segment.v" Line 29: Net <rst> does not have a driver.
WARNING:HDLCompiler:413 - "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\degital_lock.v" Line 240: Result of 50-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\degital_lock.v" Line 245: Result of 45-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\degital_lock.v" Line 250: Result of 40-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:634 - "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\degital_lock.v" Line 42: Net <unlocked> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ASM>.
    Related source file is "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\degital_lock.v".
        IDLE = 6'b000000
        UNLOCKED = 6'b000010
        GETFIRSTDIGIT = 6'b000100
        GETSECONDIGIT = 6'b000101
        GETTHIRDDIGIT = 6'b000110
        GETFOURTHDIGIT = 6'b000111
        C = 5'b01101
        L = 5'b01110
        tire = 5'b01111
        blank = 5'b00000
        d = 5'b10000
WARNING:Xst:653 - Signal <unlocked> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <password>.
    Found 6-bit register for signal <current_state>.
    Found 1-bit register for signal <inpassword<15>>.
    Found 1-bit register for signal <inpassword<14>>.
    Found 1-bit register for signal <inpassword<13>>.
    Found 1-bit register for signal <inpassword<12>>.
    Found 1-bit register for signal <inpassword<11>>.
    Found 1-bit register for signal <inpassword<10>>.
    Found 1-bit register for signal <inpassword<9>>.
    Found 1-bit register for signal <inpassword<8>>.
    Found 1-bit register for signal <inpassword<7>>.
    Found 1-bit register for signal <inpassword<6>>.
    Found 1-bit register for signal <inpassword<5>>.
    Found 1-bit register for signal <inpassword<4>>.
    Found 1-bit register for signal <inpassword<3>>.
    Found 1-bit register for signal <inpassword<2>>.
    Found 1-bit register for signal <inpassword<1>>.
    Found 1-bit register for signal <inpassword<0>>.
    Found 6-bit register for signal <led>.
    Found 20-bit register for signal <ssd>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | divided_clk (rising_edge)                      |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <changing>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit comparator equal for signal <password[15]_inpassword[15]_equal_27_o> created at line 151
    Summary:
	inferred  58 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ASM> synthesized.

Synthesizing Unit <clk_divider>.
    Related source file is "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\clk_divider.v".
    Found 28-bit register for signal <cnt>.
    Found 1-bit register for signal <divided_clk>.
    Found 28-bit adder for signal <cnt[27]_GND_2_o_add_2_OUT> created at line 42.
    Found 28-bit comparator equal for signal <cnt[27]_toggle_value[27]_equal_2_o> created at line 37
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <clk_divider> synthesized.

Synthesizing Unit <seven_segment>.
    Related source file is "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\seven_segment.v".
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <AN>.
    Found 7-bit register for signal <seven_out>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_4_o_add_1_OUT> created at line 50.
    Found 4x4-bit Read Only RAM for signal <count[1]_GND_4_o_wide_mux_2_OUT>
    Found 7-bit 4-to-1 multiplexer for signal <count[1]_seven_out3[6]_wide_mux_3_OUT> created at line 51.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <seven_segment> synthesized.

Synthesizing Unit <binary_to_segment>.
    Related source file is "\\ad\eng\users\h\i\hirokik\Desktop\EC311\project\ec311_project\binary_to_segment.v".
    Found 32x7-bit Read Only RAM for signal <seven_out>
    Summary:
	inferred   1 RAM(s).
Unit <binary_to_segment> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 32x7-bit single-port Read Only RAM                    : 4
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 2-bit adder                                           : 1
 28-bit adder                                          : 2
# Registers                                            : 26
 1-bit register                                        : 18
 16-bit register                                       : 1
 2-bit register                                        : 1
 20-bit register                                       : 1
 28-bit register                                       : 2
 4-bit register                                        : 1
 6-bit register                                        : 1
 7-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 3
 16-bit comparator equal                               : 1
 28-bit comparator equal                               : 2
# Multiplexers                                         : 24
 1-bit 2-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 4
 28-bit 2-to-1 multiplexer                             : 2
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <changing> (without init value) has a constant value of 1 in block <ASM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <led_3> (without init value) has a constant value of 0 in block <ASM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <led_4> (without init value) has a constant value of 0 in block <ASM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <led_5> (without init value) has a constant value of 0 in block <ASM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <led<5:3>> (without init value) have a constant value of 0 in block <ASM>.

Synthesizing (advanced) Unit <binary_to_segment>.
INFO:Xst:3231 - The small RAM <Mram_seven_out> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <binary_in>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seven_out>     |          |
    -----------------------------------------------------------------------
Unit <binary_to_segment> synthesized (advanced).

Synthesizing (advanced) Unit <clk_divider>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clk_divider> synthesized (advanced).

Synthesizing (advanced) Unit <seven_segment>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3231 - The small RAM <Mram_count[1]_GND_4_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seven_segment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 32x7-bit single-port distributed Read Only RAM        : 4
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 28-bit up counter                                     : 2
# Registers                                            : 68
 Flip-Flops                                            : 68
# Comparators                                          : 3
 16-bit comparator equal                               : 1
 28-bit comparator equal                               : 2
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 4
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <changing> (without init value) has a constant value of 1 in block <ASM>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000
 000010 | 001
 000100 | 011
 000101 | 010
 000110 | 110
 000111 | 111
--------------------
WARNING:Xst:1710 - FF/Latch <ssd_9> (without init value) has a constant value of 0 in block <ASM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ssd_19> (without init value) has a constant value of 0 in block <ASM>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ssd_4> in Unit <ASM> is equivalent to the following FF/Latch, which will be removed : <ssd_14> 

Optimizing unit <ASM> ...

Optimizing unit <seven_segment> ...
WARNING:Xst:1710 - FF/Latch <inpassword_1> (without init value) has a constant value of 0 in block <ASM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inpassword_3> (without init value) has a constant value of 0 in block <ASM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inpassword_2> (without init value) has a constant value of 0 in block <ASM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inpassword_0> (without init value) has a constant value of 0 in block <ASM>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ASM, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 122
 Flip-Flops                                            : 122

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ASM.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 295
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 85
#      LUT3                        : 4
#      LUT4                        : 38
#      LUT5                        : 11
#      LUT6                        : 23
#      MUXCY                       : 74
#      VCC                         : 1
#      XORCY                       : 56
# FlipFlops/Latches                : 122
#      FD                          : 45
#      FDC                         : 32
#      FDCE                        : 28
#      FDE                         : 17
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 7
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             122  out of  18224     0%  
 Number of Slice LUTs:                  163  out of   9112     1%  
    Number used as Logic:               163  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    169
   Number with an unused Flip Flop:      47  out of    169    27%  
   Number with an unused LUT:             6  out of    169     3%  
   Number of fully used LUT-FF pairs:   116  out of    169    68%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  25  out of    232    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
slowerClk/divided_clk              | BUFG                   | 51    |
clk                                | BUFGP                  | 58    |
sevenSEG/slowerClk/divided_clk     | NONE(sevenSEG/count_1) | 13    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.296ns (Maximum Frequency: 232.774MHz)
   Minimum input arrival time before clock: 3.869ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'slowerClk/divided_clk'
  Clock period: 3.464ns (frequency: 288.723MHz)
  Total number of paths / destination ports: 258 / 84
-------------------------------------------------------------------------
Delay:               3.464ns (Levels of Logic = 1)
  Source:            current_state_FSM_FFd2 (FF)
  Destination:       ssd_0 (FF)
  Source Clock:      slowerClk/divided_clk rising
  Destination Clock: slowerClk/divided_clk rising

  Data Path: current_state_FSM_FFd2 to ssd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             44   0.447   1.463  current_state_FSM_FFd2 (current_state_FSM_FFd2)
     LUT3:I2->O           17   0.205   1.027  _n0574_inv1 (_n0574_inv)
     FDE:CE                    0.322          ssd_0
    ----------------------------------------
    Total                      3.464ns (0.974ns logic, 2.490ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.296ns (frequency: 232.774MHz)
  Total number of paths / destination ports: 25174 / 58
-------------------------------------------------------------------------
Delay:               4.296ns (Levels of Logic = 35)
  Source:            slowerClk/cnt_0 (FF)
  Destination:       slowerClk/cnt_27 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: slowerClk/cnt_0 to slowerClk/cnt_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  slowerClk/cnt_0 (slowerClk/cnt_0)
     LUT6:I0->O            1   0.203   0.000  slowerClk/Mcompar_cnt[27]_toggle_value[27]_equal_2_o_lut<0> (slowerClk/Mcompar_cnt[27]_toggle_value[27]_equal_2_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  slowerClk/Mcompar_cnt[27]_toggle_value[27]_equal_2_o_cy<0> (slowerClk/Mcompar_cnt[27]_toggle_value[27]_equal_2_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcompar_cnt[27]_toggle_value[27]_equal_2_o_cy<1> (slowerClk/Mcompar_cnt[27]_toggle_value[27]_equal_2_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcompar_cnt[27]_toggle_value[27]_equal_2_o_cy<2> (slowerClk/Mcompar_cnt[27]_toggle_value[27]_equal_2_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcompar_cnt[27]_toggle_value[27]_equal_2_o_cy<3> (slowerClk/Mcompar_cnt[27]_toggle_value[27]_equal_2_o_cy<3>)
     MUXCY:CI->O          30   0.019   1.264  slowerClk/Mcompar_cnt[27]_toggle_value[27]_equal_2_o_cy<4> (slowerClk/cnt[27]_toggle_value[27]_equal_2_o)
     LUT2:I1->O            1   0.205   0.000  slowerClk/Mcount_cnt_lut<0> (slowerClk/Mcount_cnt_lut<0>)
     MUXCY:S->O            1   0.172   0.000  slowerClk/Mcount_cnt_cy<0> (slowerClk/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<1> (slowerClk/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<2> (slowerClk/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<3> (slowerClk/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<4> (slowerClk/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<5> (slowerClk/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<6> (slowerClk/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<7> (slowerClk/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<8> (slowerClk/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<9> (slowerClk/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<10> (slowerClk/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<11> (slowerClk/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<12> (slowerClk/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<13> (slowerClk/Mcount_cnt_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<14> (slowerClk/Mcount_cnt_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<15> (slowerClk/Mcount_cnt_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<16> (slowerClk/Mcount_cnt_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<17> (slowerClk/Mcount_cnt_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<18> (slowerClk/Mcount_cnt_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<19> (slowerClk/Mcount_cnt_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<20> (slowerClk/Mcount_cnt_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<21> (slowerClk/Mcount_cnt_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<22> (slowerClk/Mcount_cnt_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<23> (slowerClk/Mcount_cnt_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<24> (slowerClk/Mcount_cnt_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  slowerClk/Mcount_cnt_cy<25> (slowerClk/Mcount_cnt_cy<25>)
     MUXCY:CI->O           0   0.019   0.000  slowerClk/Mcount_cnt_cy<26> (slowerClk/Mcount_cnt_cy<26>)
     XORCY:CI->O           1   0.180   0.000  slowerClk/Mcount_cnt_xor<27> (slowerClk/Mcount_cnt27)
     FDC:D                     0.102          slowerClk/cnt_27
    ----------------------------------------
    Total                      4.296ns (2.051ns logic, 2.245ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sevenSEG/slowerClk/divided_clk'
  Clock period: 2.906ns (frequency: 344.151MHz)
  Total number of paths / destination ports: 29 / 13
-------------------------------------------------------------------------
Delay:               2.906ns (Levels of Logic = 2)
  Source:            sevenSEG/count_1 (FF)
  Destination:       sevenSEG/seven_out_5 (FF)
  Source Clock:      sevenSEG/slowerClk/divided_clk rising
  Destination Clock: sevenSEG/slowerClk/divided_clk rising

  Data Path: sevenSEG/count_1 to sevenSEG/seven_out_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.447   1.369  sevenSEG/count_1 (sevenSEG/count_1)
     LUT6:I0->O            1   0.203   0.580  sevenSEG/Mmux_count[1]_seven_out3[6]_wide_mux_3_OUT64 (sevenSEG/Mmux_count[1]_seven_out3[6]_wide_mux_3_OUT63)
     LUT6:I5->O            1   0.205   0.000  sevenSEG/Mmux_count[1]_seven_out3[6]_wide_mux_3_OUT65 (sevenSEG/count[1]_seven_out3[6]_wide_mux_3_OUT<5>)
     FD:D                      0.102          sevenSEG/seven_out_5
    ----------------------------------------
    Total                      2.906ns (0.957ns logic, 1.949ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'slowerClk/divided_clk'
  Total number of paths / destination ports: 135 / 94
-------------------------------------------------------------------------
Offset:              3.869ns (Levels of Logic = 2)
  Source:            ent (PAD)
  Destination:       password_0 (FF)
  Destination Clock: slowerClk/divided_clk rising

  Data Path: ent to password_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   1.118  ent_IBUF (ent_IBUF)
     LUT5:I0->O           16   0.203   1.004  _n0292_inv1 (_n0292_inv)
     FDCE:CE                   0.322          password_0
    ----------------------------------------
    Total                      3.869ns (1.747ns logic, 2.122ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              3.265ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       slowerClk/cnt_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to slowerClk/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.613  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          slowerClk/cnt_0
    ----------------------------------------
    Total                      3.265ns (1.652ns logic, 1.613ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'slowerClk/divided_clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            led_2 (FF)
  Destination:       led<2> (PAD)
  Source Clock:      slowerClk/divided_clk rising

  Data Path: led_2 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  led_2 (led_2)
     OBUF:I->O                 2.571          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sevenSEG/slowerClk/divided_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            sevenSEG/AN_3 (FF)
  Destination:       AN<3> (PAD)
  Source Clock:      sevenSEG/slowerClk/divided_clk rising

  Data Path: sevenSEG/AN_3 to AN<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  sevenSEG/AN_3 (sevenSEG/AN_3)
     OBUF:I->O                 2.571          AN_3_OBUF (AN<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.296|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sevenSEG/slowerClk/divided_clk
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
sevenSEG/slowerClk/divided_clk|    2.906|         |         |         |
slowerClk/divided_clk         |    3.342|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock slowerClk/divided_clk
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
slowerClk/divided_clk|    3.464|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.78 secs
 
--> 

Total memory usage is 256544 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :    4 (   0 filtered)

