\section{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver}{\pageref{group___s_t_m32_f4xx___std_periph___driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+I\+SC}{\pageref{group___m_i_s_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+I\+S\+C\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___m_i_s_c___private___functions}}{}
\item \contentsline{section}{M\+I\+S\+C\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___m_i_s_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+I\+S\+C\+\_\+\+Vector\+\_\+\+Table\+\_\+\+Base}{\pageref{group___m_i_s_c___vector___table___base}}{}
\item \contentsline{section}{M\+I\+S\+C\+\_\+\+System\+\_\+\+Low\+\_\+\+Power}{\pageref{group___m_i_s_c___system___low___power}}{}
\item \contentsline{section}{M\+I\+S\+C\+\_\+\+Preemption\+\_\+\+Priority\+\_\+\+Group}{\pageref{group___m_i_s_c___preemption___priority___group}}{}
\item \contentsline{section}{M\+I\+S\+C\+\_\+\+Sys\+Tick\+\_\+clock\+\_\+source}{\pageref{group___m_i_s_c___sys_tick__clock__source}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO}{\pageref{group___g_p_i_o}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___g_p_i_o___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and Configuration}{\pageref{group___g_p_i_o___group1}}{}
\item \contentsline{section}{G\+P\+IO Read and Write}{\pageref{group___g_p_i_o___group2}}{}
\item \contentsline{section}{G\+P\+IO Alternate functions configuration function}{\pageref{group___g_p_i_o___group3}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___g_p_i_o___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+\_\+pins\+\_\+define}{\pageref{group___g_p_i_o__pins__define}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Pin\+\_\+sources}{\pageref{group___g_p_i_o___pin__sources}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Alternat\+\_\+function\+\_\+selection\+\_\+define}{\pageref{group___g_p_i_o___alternat__function__selection__define}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Legacy}{\pageref{group___g_p_i_o___legacy}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{I2C}{\pageref{group___i2_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2\+C\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___i2_c___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and Configuration functions}{\pageref{group___i2_c___group1}}{}
\item \contentsline{section}{Data transfers functions}{\pageref{group___i2_c___group2}}{}
\item \contentsline{section}{P\+EC management functions}{\pageref{group___i2_c___group3}}{}
\item \contentsline{section}{D\+MA transfers management functions}{\pageref{group___i2_c___group4}}{}
\item \contentsline{section}{Interrupts events and flags management functions}{\pageref{group___i2_c___group5}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2\+C\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___i2_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2\+C\+\_\+\+Digital\+\_\+\+Filter}{\pageref{group___i2_c___digital___filter}}{}
\item \contentsline{section}{I2\+C\+\_\+mode}{\pageref{group___i2_c__mode}}{}
\item \contentsline{section}{I2\+C\+\_\+duty\+\_\+cycle\+\_\+in\+\_\+fast\+\_\+mode}{\pageref{group___i2_c__duty__cycle__in__fast__mode}}{}
\item \contentsline{section}{I2\+C\+\_\+acknowledgement}{\pageref{group___i2_c__acknowledgement}}{}
\item \contentsline{section}{I2\+C\+\_\+transfer\+\_\+direction}{\pageref{group___i2_c__transfer__direction}}{}
\item \contentsline{section}{I2\+C\+\_\+acknowledged\+\_\+address}{\pageref{group___i2_c__acknowledged__address}}{}
\item \contentsline{section}{I2\+C\+\_\+registers}{\pageref{group___i2_c__registers}}{}
\item \contentsline{section}{I2\+C\+\_\+\+N\+A\+C\+K\+\_\+position}{\pageref{group___i2_c___n_a_c_k__position}}{}
\item \contentsline{section}{I2\+C\+\_\+\+S\+M\+Bus\+\_\+alert\+\_\+pin\+\_\+level}{\pageref{group___i2_c___s_m_bus__alert__pin__level}}{}
\item \contentsline{section}{I2\+C\+\_\+\+P\+E\+C\+\_\+position}{\pageref{group___i2_c___p_e_c__position}}{}
\item \contentsline{section}{I2\+C\+\_\+interrupts\+\_\+definition}{\pageref{group___i2_c__interrupts__definition}}{}
\item \contentsline{section}{I2\+C\+\_\+flags\+\_\+definition}{\pageref{group___i2_c__flags__definition}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Events}{\pageref{group___i2_c___events}}{}
\item \contentsline{section}{I2\+C\+\_\+own\+\_\+address1}{\pageref{group___i2_c__own__address1}}{}
\item \contentsline{section}{I2\+C\+\_\+clock\+\_\+speed}{\pageref{group___i2_c__clock__speed}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{R\+CC}{\pageref{group___r_c_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___r_c_c___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Internal and external clocks, P\+LL, C\+SS and M\+CO configuration functions}{\pageref{group___r_c_c___group1}}{}
\item \contentsline{section}{System A\+HB and A\+PB busses clocks configuration functions}{\pageref{group___r_c_c___group2}}{}
\item \contentsline{section}{Peripheral clocks configuration functions}{\pageref{group___r_c_c___group3}}{}
\item \contentsline{section}{Interrupts and flags management functions}{\pageref{group___r_c_c___group4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___r_c_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+H\+S\+E\+\_\+configuration}{\pageref{group___r_c_c___h_s_e__configuration}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+Dual\+\_\+\+Mode\+\_\+\+Selection}{\pageref{group___r_c_c___l_s_e___dual___mode___selection}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+Div\+R\+\_\+\+Factor}{\pageref{group___r_c_c___p_l_l_s_a_i_div_r___factor}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___p_l_l___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+System\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___system___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+H\+B\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___a_h_b___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+P\+B1\+\_\+\+A\+P\+B2\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___a_p_b1___a_p_b2___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Interrupt\+\_\+\+Source}{\pageref{group___r_c_c___interrupt___source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+Configuration}{\pageref{group___r_c_c___l_s_e___configuration}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+Clock\+\_\+\+Source}{\pageref{group___r_c_c___r_t_c___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+T\+I\+M\+\_\+\+P\+Rescaler\+\_\+\+Selection}{\pageref{group___r_c_c___t_i_m___p_rescaler___selection}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+H\+B1\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_h_b1___peripherals}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+H\+B2\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_h_b2___peripherals}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+H\+B3\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_h_b3___peripherals}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+P\+B1\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_p_b1___peripherals}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+A\+P\+B2\+\_\+\+Peripherals}{\pageref{group___r_c_c___a_p_b2___peripherals}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+M\+C\+O1\+\_\+\+Clock\+\_\+\+Source\+\_\+\+Prescaler}{\pageref{group___r_c_c___m_c_o1___clock___source___prescaler}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+M\+C\+O2\+\_\+\+Clock\+\_\+\+Source\+\_\+\+Prescaler}{\pageref{group___r_c_c___m_c_o2___clock___source___prescaler}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Flag}{\pageref{group___r_c_c___flag}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{S\+PI}{\pageref{group___s_p_i}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+P\+I\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___s_p_i___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and Configuration functions}{\pageref{group___s_p_i___group1}}{}
\item \contentsline{section}{Data transfers functions}{\pageref{group___s_p_i___group2}}{}
\item \contentsline{section}{Hardware C\+RC Calculation functions}{\pageref{group___s_p_i___group3}}{}
\item \contentsline{section}{D\+MA transfers management functions}{\pageref{group___s_p_i___group4}}{}
\item \contentsline{section}{Interrupts and flags management functions}{\pageref{group___s_p_i___group5}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+P\+I\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___s_p_i___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+P\+I\+\_\+data\+\_\+direction}{\pageref{group___s_p_i__data__direction}}{}
\item \contentsline{section}{S\+P\+I\+\_\+mode}{\pageref{group___s_p_i__mode}}{}
\item \contentsline{section}{S\+P\+I\+\_\+data\+\_\+size}{\pageref{group___s_p_i__data__size}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+Clock\+\_\+\+Polarity}{\pageref{group___s_p_i___clock___polarity}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+Clock\+\_\+\+Phase}{\pageref{group___s_p_i___clock___phase}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+Slave\+\_\+\+Select\+\_\+management}{\pageref{group___s_p_i___slave___select__management}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+Baud\+Rate\+\_\+\+Prescaler}{\pageref{group___s_p_i___baud_rate___prescaler}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+M\+S\+B\+\_\+\+L\+S\+B\+\_\+transmission}{\pageref{group___s_p_i___m_s_b___l_s_b__transmission}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+I2\+S\+\_\+\+Mode}{\pageref{group___s_p_i___i2_s___mode}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+I2\+S\+\_\+\+Standard}{\pageref{group___s_p_i___i2_s___standard}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+I2\+S\+\_\+\+Data\+\_\+\+Format}{\pageref{group___s_p_i___i2_s___data___format}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+I2\+S\+\_\+\+M\+C\+L\+K\+\_\+\+Output}{\pageref{group___s_p_i___i2_s___m_c_l_k___output}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+I2\+S\+\_\+\+Audio\+\_\+\+Frequency}{\pageref{group___s_p_i___i2_s___audio___frequency}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+I2\+S\+\_\+\+Clock\+\_\+\+Polarity}{\pageref{group___s_p_i___i2_s___clock___polarity}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+I2\+S\+\_\+\+D\+M\+A\+\_\+transfer\+\_\+requests}{\pageref{group___s_p_i___i2_s___d_m_a__transfer__requests}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+N\+S\+S\+\_\+internal\+\_\+software\+\_\+management}{\pageref{group___s_p_i___n_s_s__internal__software__management}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+C\+R\+C\+\_\+\+Transmit\+\_\+\+Receive}{\pageref{group___s_p_i___c_r_c___transmit___receive}}{}
\item \contentsline{section}{S\+P\+I\+\_\+direction\+\_\+transmit\+\_\+receive}{\pageref{group___s_p_i__direction__transmit__receive}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+I2\+S\+\_\+interrupts\+\_\+definition}{\pageref{group___s_p_i___i2_s__interrupts__definition}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+I2\+S\+\_\+flags\+\_\+definition}{\pageref{group___s_p_i___i2_s__flags__definition}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+C\+R\+C\+\_\+polynomial}{\pageref{group___s_p_i___c_r_c__polynomial}}{}
\item \contentsline{section}{S\+P\+I\+\_\+\+I2\+S\+\_\+\+Legacy}{\pageref{group___s_p_i___i2_s___legacy}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{U\+S\+A\+RT}{\pageref{group___u_s_a_r_t}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___u_s_a_r_t___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and Configuration functions}{\pageref{group___u_s_a_r_t___group1}}{}
\item \contentsline{section}{Data transfers functions}{\pageref{group___u_s_a_r_t___group2}}{}
\item \contentsline{section}{Multi\+Processor Communication functions}{\pageref{group___u_s_a_r_t___group3}}{}
\item \contentsline{section}{L\+IN mode functions}{\pageref{group___u_s_a_r_t___group4}}{}
\item \contentsline{section}{Halfduplex mode function}{\pageref{group___u_s_a_r_t___group5}}{}
\item \contentsline{section}{Smartcard mode functions}{\pageref{group___u_s_a_r_t___group6}}{}
\item \contentsline{section}{Ir\+DA mode functions}{\pageref{group___u_s_a_r_t___group7}}{}
\item \contentsline{section}{D\+MA transfers management functions}{\pageref{group___u_s_a_r_t___group8}}{}
\item \contentsline{section}{Interrupts and flags management functions}{\pageref{group___u_s_a_r_t___group9}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___u_s_a_r_t___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Word\+\_\+\+Length}{\pageref{group___u_s_a_r_t___word___length}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Stop\+\_\+\+Bits}{\pageref{group___u_s_a_r_t___stop___bits}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Parity}{\pageref{group___u_s_a_r_t___parity}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Mode}{\pageref{group___u_s_a_r_t___mode}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Hardware\+\_\+\+Flow\+\_\+\+Control}{\pageref{group___u_s_a_r_t___hardware___flow___control}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Clock}{\pageref{group___u_s_a_r_t___clock}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Clock\+\_\+\+Polarity}{\pageref{group___u_s_a_r_t___clock___polarity}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Clock\+\_\+\+Phase}{\pageref{group___u_s_a_r_t___clock___phase}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Last\+\_\+\+Bit}{\pageref{group___u_s_a_r_t___last___bit}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Interrupt\+\_\+definition}{\pageref{group___u_s_a_r_t___interrupt__definition}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Legacy}{\pageref{group___u_s_a_r_t___legacy}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+\_\+\+Requests}{\pageref{group___u_s_a_r_t___d_m_a___requests}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+\_\+methods}{\pageref{group___u_s_a_r_t___wake_up__methods}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+\_\+\+Break\+\_\+\+Detection\+\_\+\+Length}{\pageref{group___u_s_a_r_t___l_i_n___break___detection___length}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+\_\+\+Low\+\_\+\+Power}{\pageref{group___u_s_a_r_t___ir_d_a___low___power}}{}
\item \contentsline{section}{U\+S\+A\+R\+T\+\_\+\+Flags}{\pageref{group___u_s_a_r_t___flags}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
