*        %GOTO PWA1;             /*  BILINGUAL MAPPING MACRO
         MACRO
         IGFPWA
*                                */
*%PWA1: ;
*/*********************************************************************
*
*  MCH PROCESSOR WORK AREA
*
*  OS/VS2 RELEASE 2, 3/29/73
*
*  METHOD OF ACCESS:
*                    BAL - DSECT ONLY.  USING ON 'PWA' ESTABLISHES
*                          ADDRESSABILITY.
*
*                    PL/S - DCL PWAPTR PTR
*
**********************************************************************/
*%GOTO PWA2; /*
         SPACE 1
PWA      DSECT
PWASA1   DS    XL72 .              STANDARD REGISTER SAVE AREA 1
PWASA2   DS    XL72 .              STANDARD REGISTER SAVE AREA 2
PWASA3   DS    XL72 .              STANDARD REGISTER SAVE AREA 3
PWASA4   DS    XL72 .              STANDARD REGISTER SAVE AREA 4
PWAESA   DS    XL72 .              EXTRA REGISTER SAVE AREA (FOR
*                                    IGFPEXIT)
PWASRTHB DS    D .                 THRESHOLD BLOCK FOR SYSTEM RECOVERY
*                                    (SR) EVENTS
PWADGTHB DS    D .                 THRESHOLD BLOCK FOR DEGRADATION
*                                    (DG) EVENTS
PWAFRRCD DS    F .                 FRR ERROR CODE FIELD
PWAFRRCT DS    F .                 FRR STACK INDEX
*
PWAFRR1  DS    0XL16 .             FRR STACK ENTRY 1
PWAFRR12 DS    F .                 FRR STACK REGISTER 12 FIELD
PWAFRR13 DS    F .                 FRR STACK REGISTER 13 FIELD
PWAFRR15 DS    F .                 FRR STACK REGISTER 15 FIELD
PWAFRR10 DS    F .                 FRR STACK REGISTER 0 FIELD
*
PWAFRR2  DS    0XL16 .             FRR STACK ENTRY 2
PWAFRR22 DS    F .                 FRR STACK REGISTER 12 FIELD
PWAFRR23 DS    F .                 FRR STACK REGISTER 13 FIELD
PWAFRR25 DS    F .                 FRR STACK REGISTER 15 FIELD
PWAFRR20 DS    F .                 FRR STACK REGISTER 0 FIELD
*
PWAFRR3  DS    0XL16 .             FRR STACK ENTRY 3
PWAFRR32 DS    F .                 FRR STACK REGISTER 12 FIELD
PWAFRR33 DS    F .                 FRR STACK REGISTER 13 FIELD
PWAFRR35 DS    F .                 FRR STACK REGISTER 15 FIELD
PWAFRR30 DS    F .                 FRR STACK REGISTER 0 FIELD
*
PWAFRR4  DS    0XL16 .             FRR STACK ENTRY 4
PWAFRR42 DS    F .                 FRR STACK REGISTER 12 FIELD
PWAFRR43 DS    F .                 FRR STACK REGISTER 13 FIELD
PWAFRR45 DS    F .                 FRR STACK REGISTER 15 FIELD
PWAFRR40 DS    F .                 FRR STACK REGISTER 0 FIELD
*
PWASOSW  DS    XL8 .               AREA TO SAVE RECURSIVE OLD PSW IF
*                                    MACHINE CHECK, PROGRAM CHECK, OR
*                                    RESTART INTERRUPTION OCCURS IN MCH
PWAINTC  DS    XL8 .               AREA TO SAVE INTERRUPT CODE FROM
*                                    RECURSIVE MACHINE CHECK OR PROGRAM
*                                    CHECK IN MCH
PWASFLC  DS    XL232 .             AREA TO SAVE FIXED LOGOUT AREA (FLC
*                                    LOCATIONS 0-231) FROM THE ORIGINAL
*                                    (NOT RECURSIVE) MACHINE CHECK
*                                    INTERRUPTION
PWACR14  DS    F .                 RESUME CONTROL REG 14 IMAGE (INPUT
*                                    TO AND OUTPUT FROM MODEL DEPENDENT
*                                    CR MAINTENANCE RTN, IGF01MMM)
PWACR15  DS    F .                 RESUME CONTROL REG 15 IMAGE (INPUT
*                                    TO AND OUTPUT FROM MODEL DEPENDENT
*                                    CR MAINTENANCE RTN, IGF01MMM)
PWARGPR  DS    XL64 .              RESUME GPR'S (USED AT ENTRY POINT
*                                    IGFPEXI2 TO ACCOMPLISH RETURN FROM
*                                    IGFPEXIT)
PWARPSW  DS    XL8 .               RESUME PSW (USED AT ENTRY POINT
*                                    IGFPEXI2 TO ACCOMPLISH RETURN FROM
*                                    IGFPEXIT)
PWAMFAFL DS    XL1 .               MALFUNCTION ALERT RECEIVED FLAGS
PWAINIT  DS    XL1 .               CPU INITIALIZATION COMPLETE FLAGS
*                                    (INDICATES STIDC'S AND STIDP HAVE
*                                    BEEN EXECUTED ON THIS CPU)
PWAFLAGS DS    XL1 .               PROCESSOR FLAGS
*
PWAREST  EQU   X'80' .             RESTART INTERRUPTION QUEUED
PWACCHED EQU   X'40' .             IGFPMSCA CALLED IGFCCHED,   @G552PLM
*                                  TURNED OFF ON RET           @G552PLM
*                                  BITS 2-7 RESERVED           @G552PLM
PWANRHED EQU X'20' .               IGFPNRFH SCHEDULED.         @G559P2L
PWAENABL EQU X'10' .               BUFFER/TLB  RESTORE         @G556P2P
*                                  REQUESTED                   @G556P2P
*                                  BITS 4-7 RESERVED           @G556P2P
*
PWAEDSRB DS    XL1 .               IGFCCHED SRB LOCK BYTE      @G552PLM
PWACNTR  DS    XL1 .               RECURSIVE MACHINE CHK COUNT @G551P2M
         DS    XL1 .               RESERVED FOR FUTURE USE     @G552PLM
PWACPUAD DS    H .                 AREA FOR IGFPTERM TO SAVE CPU ADDR
*                                    OF SIGNALLED CPU DURING PROCESSOR
*                                    TERMINATION
         DS    0F
PWATEST  DS    XL8 .               RESERVED FOR TESTING
         DS    0D
PWAWRK   DS    XL32 .              WORK AREA FOR TEMPORARY USE
PWACCSRB DS    XL44 .              IGFCCHED SRB                @G552PLM
PWANRSRB DS    XL44 .              IGFPNRFH SRB                @G559P2L
         DS    0D   .                                          @G55CP2P
PWAPDTHB DS    XL16 .              THRESHOLD BLOCK FOR         @G55CP2P
*                                  INSTRUCTION PROCESSING      @G55CP2P
*                                  DAMAGE   EVENTS             @G55CP2P
PWASDTHB DS    XL16 .              THRESHOLD BLOCK FOR         @G55CP2P
*                                  SYSTEM DAMAGE               @G55CP2P
*                                           EVENTS             @G55CP2P
PWAIVTHB DS    XL16 .              THRESHOLD BLOCK FOR         @G55CP2P
*                                  INVALID REGISTER OR PSW     @G55CP2P
*                                           EVENTS             @G55CP2P
PWATCTHB DS    XL16 .              THRESHOLD BLOCK FOR         @G55CP2P
*                                  TOD CLOCK DAMAGE EVENTS     @G55CP2P
PWAPTTHB DS    XL16 .              THRESHOLD BLOCK FOR         @G55CP2P
*                                  CPU TIMER DAMAGE EVENTS     @G55CP2P
PWACCTHB DS    XL16 .              THRESHOLD BLOCK FOR         @G55CP2P
*                                  CLOCK COMPARATOR DMG        @G55CP2P
*                                           EVENTS             @G55CP2P
*                                                                     *
*    END OF MCH PROCESSOR WORK AREA                                   *
*                                                                     *
         MEND
*        */
*%PWA2: ;
*
* DECLARE
*  1 PWA BASED(PWAPTR) BDY(DWORD),
*   2 PWASA1 (18) FIXED(31),       /* STANDARD REGISTER SAVE AREA 1  */
*   2 PWASA2 (18) FIXED(31),       /* STANDARD REGISTER SAVE AREA 2  */
*   2 PWASA3 (18) FIXED(31),       /* STANDARD REGISTER SAVE AREA 3  */
*   2 PWASA4 (18) FIXED(31),       /* STANDARD REGISTER SAVE AREA 4  */
*   2 PWAESA (18) FIXED(31),       /* EXTRA REGISTER SAVE AREA (FOR
*                                     IGFPEXIT                       */
*   2 PWASRTHB CHAR(8) BDY(DWORD), /* THRESHOLD BLOCK FOR SYSTEM
*                                     RECOVERY (SR) EVENTS           */
*   2 PWADGTHB CHAR(8) BDY(DWORD), /* THRESHOLD BLOCK FOR DEGRADATION
*                                     (DG) EVENTS                    */
*   2 PWAFRRCD FIXED(31),          /* FRR ERROR CODE FIELD           */
*   2 PWAFRRCT FIXED(31),          /* FRR STACK INDEX                */
*   2 PWAFRR (4),                  /* FRR STACK ENTRIES              */
*    3 PWAFRR12 FIXED(31),         /* FRR STACK REGISTER FIELD 12    */
*    3 PWAFRR13 FIXED(31),         /* FRR STACK REGISTER FIELD 13    */
*    3 PWAFRR15 FIXED(31),         /* FRR STACK REGISTER FIELD 15    */
*    3 PWAFRR00 FIXED(31),         /* FRR STACK REGISTER FIELD 0     */
*   2 PWASOSW CHAR(8) BDY(WORD),   /* AREA TO SAVE RECURSIVE OLD PSW IF
*                                     MACHINE CHECK, PROGRAM CHECH, OR
*                                     RESTART INTERRUPTION OCCURS IN
*                                     MCH                            */
*   2 PWAINTC CHAR(8) BDY(WORD),   /* AREA TO SAVE INTERRUPT CODE FROM
*                                     RECURSIVE MACHINE CHECK OR
*                                     PROGRAM CHECK IN MCH           */
*   2 PWASFLC CHAR(232) BDY(WORD), /* AREA TO SAVE FIXED LOGOUT AREA
*                                     (FLC LOCATIONS 0-231) FROM THE
*                                     ORIGINAL (NOT RECURSIVE) MACHINE
*                                     CHECK INTERRUPTION             */
*   2 PWACR14 BIT(32) BDY(WORD),   /* RESUME CONTROL REG 14 IMAGE
*                                     (INPUT TO AND OUTPUT FROM MODEL
*                                     DEPENDENT CR MAINTENANCE RTN,
*                                     IGF01MMM)                      */
*   2 PWACR15 BIT(32) BDY(WORD),   /* RESUME CONTROL REG 15 IMAGE
*                                     (INPUT TO AND OUTPUT FROM MODEL
*                                     DEPENDENT CR MAINTENANCE RTN,
*                                     IGF01MMM)                      */
*   2 PWARGPR (16) FIXED(31),      /* RESUME GRP'S (USED AT ENTRY POINT
*                                     IGFPEXI2 TO ACCOMPLISH RETURN
*                                     FROM IGFPEXIT)                 */
*   2 PWARPSW CHAR(8) BDY(WORD),   /* RESUME PSW (USED AT ENTRY POINT
*                                     IGFPEXI2 TO ACCOMPLISH RETURN
*                                     FROM IGFPEXIT)                 */
*   2 PWAMFAFL CHAR(1),            /* MALFUNCTION ALERT RECEIVED
*                                     FLAGS                          */
*   2 PWAINIT CHAR(1),             /* CPU INITIALIZATION COMPLETE FLAGS
*                                     (INDICATES STIDC'S AND STIDP HAVE
*                                     BEEN EXECUTED ON THIS CPU)     */
*   2 PWAFLAGS BIT(8),             /* PROCESSOR FLAGS                */
*    3 PWAREST BIT(1),             /* RESTART INTERRUPTION QUEUED    */
*    3 PWACCHED BIT(1),            /* IGFPMSCA CALLED IGFCCHED
*                                     TURNED OF ON RETURN    @G552PLM*/
*    3 PWANRHED BIT(1),            /* ON -IGFPNRFH SCHEDULED.@G559P2L*/
*    3 PWAENABL BIT(1),            /* ON - BUFFER/TLB
*                                     RESTORE REQUESTED      @G556P2P*/
*    3 * BIT(4),                   /* RESERVD FOR FUTURE USE @G556P2P*/
*   2 PWAEDSRB CHAR(1),            /* IGFCCHED SRB LOCK BYTE @G552PLM*/
*   2 PWACNTR BIT(8),              /* RECURSIVE MCH CHK COUNT@G551P2M*/
*   2 * CHAR(1),                   /* RESERVED FOR FUTURE USE        */
*   2 PWACPUAD CHAR(2) BDY(HWORD), /* AREA FOR IGFPTERM TO SAVE CPU
*                                     ADDR OF SIGNALLED CPU DURING
*                                     PROCESSOR TERMINATION          */
*   2 PWATEST CHAR(8) BDY(WORD),   /* RESERVED FOR TESTING           */
*   2 PWAWRK CHAR (32) BDY(DWORD), /* WORK AREA FOR TEMP USE @G552PLM*/
*   2 PWACCSRB CHAR(44),           /* IGFCCHED SRB           @G552PLM*/
*   2 PWANRSRB CHAR(44),           /* IGFPNRFH SRB           @G559P2L*/
*   2 PWAPDTHB CHAR(16) BDY(DWORD),/* THRESHOLD BLOCK FOR INSTRUCTION
*                                     PROCESSING      EVENTS @G55CP2P*/
*   2 PWASDTHB CHAR(16) BDY(DWORD),/* THRESHOLD BLOCK FOR SYSTEM
*                                     DAMAGE     EVENTS      @G55CP2P*/
*   2 PWAIVTHB CHAR(16) BDY(DWORD),/* THRESHOLD BLOCK INVALID PSW OR
*                                     REGISTER       EVENTS  @G55CP2P*/
*   2 PWATCTHB CHAR(16) BDY(DWORD),/* THRESHOLD BLOCK FOR TOD CLOCK
*                                     DAMAGE EVENTS          @G55CP2P*/
*   2 PWAPTTHB CHAR(16) BDY(DWORD),/* THRESHOLD BLOCK FOR CPU TIMER
*                                     DAMAGE EVENTS          @G55CP2P*/
*   2 PWACCTHB CHAR(16) BDY(DWORD);/* THRESHOLD BLOCK CLOCK COM-
*                                     PARATOR DMG EVENTS     @G55CP2P*/
*/*
*  END OF MCH PROCESSOR WORK AREA
**/
