
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/vendor/lowrisc_ibex/rtl/ibex_if_stage.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Copyright 2018 ETH Zurich and University of Bologna, see also CREDITS.md.</pre>
<pre style="margin:0; padding:0 ">   3: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   4: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   5: </pre>
<pre style="margin:0; padding:0 ">   6: /**</pre>
<pre style="margin:0; padding:0 ">   7:  * Instruction Fetch Stage</pre>
<pre style="margin:0; padding:0 ">   8:  *</pre>
<pre style="margin:0; padding:0 ">   9:  * Instruction fetch unit: Selection of the next PC, and buffering (sampling) of</pre>
<pre style="margin:0; padding:0 ">  10:  * the read instruction.</pre>
<pre style="margin:0; padding:0 ">  11:  */</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  12: module ibex_if_stage #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:     parameter int unsigned DmHaltAddr      = 32'h1A110800,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14:     parameter int unsigned DmExceptionAddr = 32'h1A110808</pre>
<pre style="margin:0; padding:0 ">  15: ) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:     input  logic                   clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:     input  logic                   rst_ni,</pre>
<pre style="margin:0; padding:0 ">  18: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:     input  logic [31:0]            boot_addr_i,              // also used for mtvec</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:     input  logic                   req_i,                    // instruction request control</pre>
<pre style="margin:0; padding:0 ">  21: </pre>
<pre style="margin:0; padding:0 ">  22:     // instruction cache interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:     output logic                  instr_req_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:     output logic [31:0]           instr_addr_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:     input  logic                  instr_gnt_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:     input  logic                  instr_rvalid_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27:     input  logic [31:0]           instr_rdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:     input  logic                  instr_err_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:     input  logic                  instr_pmp_err_i,</pre>
<pre style="margin:0; padding:0 ">  30: </pre>
<pre style="margin:0; padding:0 ">  31:     // output of ID stage</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:     output logic                  instr_valid_id_o,         // instr in IF-ID is valid</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:     output logic                  instr_new_id_o,           // instr in IF-ID is new</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:     output logic [31:0]           instr_rdata_id_o,         // instr for ID stage</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:     output logic [15:0]           instr_rdata_c_id_o,       // compressed instr for ID stage</pre>
<pre style="margin:0; padding:0 ">  36:                                                             // (mtval), meaningful only if</pre>
<pre style="margin:0; padding:0 ">  37:                                                             // instr_is_compressed_id_o = 1'b1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:     output logic                  instr_is_compressed_id_o, // compressed decoder thinks this</pre>
<pre style="margin:0; padding:0 ">  39:                                                             // is a compressed instr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:     output logic                  instr_fetch_err_o,        // bus error on fetch</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:     output logic                  illegal_c_insn_id_o,      // compressed decoder thinks this</pre>
<pre style="margin:0; padding:0 ">  42:                                                             // is an invalid instr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:     output logic [31:0]           pc_if_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:     output logic [31:0]           pc_id_o,</pre>
<pre style="margin:0; padding:0 ">  45: </pre>
<pre style="margin:0; padding:0 ">  46:     // control signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:     input  logic                  instr_valid_clear_i,      // clear instr valid bit in IF-ID</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:     input  logic                  pc_set_i,                 // set the PC to a new value</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:     input  ibex_pkg::pc_sel_e     pc_mux_i,                 // selector for PC multiplexer</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:     input  ibex_pkg::exc_pc_sel_e exc_pc_mux_i,             // selects ISR address</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:     input  ibex_pkg::exc_cause_e  exc_cause,                // selects ISR address for</pre>
<pre style="margin:0; padding:0 ">  52:                                                             // vectorized interrupt lines</pre>
<pre style="margin:0; padding:0 ">  53:     // jump and branch target</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:     input  logic [31:0]           jump_target_ex_i,         // jump target address</pre>
<pre style="margin:0; padding:0 ">  55: </pre>
<pre style="margin:0; padding:0 ">  56:     // CSRs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:     input  logic [31:0]           csr_mepc_i,               // PC to restore after handling</pre>
<pre style="margin:0; padding:0 ">  58:                                                             // the interrupt/exception</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:     input  logic [31:0]           csr_depc_i,               // PC to restore after handling</pre>
<pre style="margin:0; padding:0 ">  60:                                                             // the debug request</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:     input  logic [31:0]           csr_mtvec_i,              // base PC to jump to on exception</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:     output logic                  csr_mtvec_init_o,         // tell CS regfile to init mtvec</pre>
<pre style="margin:0; padding:0 ">  63: </pre>
<pre style="margin:0; padding:0 ">  64:     // pipeline stall</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:     input  logic                  id_in_ready_i,            // ID stage is ready for new instr</pre>
<pre style="margin:0; padding:0 ">  66: </pre>
<pre style="margin:0; padding:0 ">  67:     // misc signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:     output logic                  if_busy_o,                // IF stage is busy fetching instr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:     output logic                  perf_imiss_o              // instr fetch miss</pre>
<pre style="margin:0; padding:0 ">  70: );</pre>
<pre style="margin:0; padding:0 ">  71: </pre>
<pre style="margin:0; padding:0 ">  72:   import ibex_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  73: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:   logic              offset_in_init_d, offset_in_init_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:   logic              have_instr;</pre>
<pre style="margin:0; padding:0 ">  76: </pre>
<pre style="margin:0; padding:0 ">  77:   // prefetch buffer related signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:   logic              prefetch_busy;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:   logic              branch_req;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:   logic       [31:0] fetch_addr_n;</pre>
<pre style="margin:0; padding:0 ">  81: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:   logic              fetch_valid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:   logic              fetch_ready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:   logic       [31:0] fetch_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:   logic       [31:0] fetch_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:   logic              fetch_err;</pre>
<pre style="margin:0; padding:0 ">  87: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88:   logic       [31:0] exc_pc;</pre>
<pre style="margin:0; padding:0 ">  89: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90:   logic        [5:0] irq_id;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:   logic              unused_irq_bit;</pre>
<pre style="margin:0; padding:0 ">  92: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:   logic              if_id_pipe_reg_we; // IF-ID pipeline reg write enable</pre>
<pre style="margin:0; padding:0 ">  94: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:   logic        [7:0] unused_boot_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:   logic        [7:0] unused_csr_mtvec;</pre>
<pre style="margin:0; padding:0 ">  97: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:   assign unused_boot_addr = boot_addr_i[7:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:   assign unused_csr_mtvec = csr_mtvec_i[7:0];</pre>
<pre style="margin:0; padding:0 "> 100: </pre>
<pre style="margin:0; padding:0 "> 101:   // extract interrupt ID from exception cause</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:   assign irq_id         = {exc_cause};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:   assign unused_irq_bit = irq_id[5];   // MSB distinguishes interrupts from exceptions</pre>
<pre style="margin:0; padding:0 "> 104: </pre>
<pre style="margin:0; padding:0 "> 105:   // exception PC selection mux</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:   always_comb begin : exc_pc_mux</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:     unique case (exc_pc_mux_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:       EXC_PC_EXC:     exc_pc = { csr_mtvec_i[31:8], 8'h00                    };</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:       EXC_PC_IRQ:     exc_pc = { csr_mtvec_i[31:8], 1'b0, irq_id[4:0], 2'b00 };</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:       EXC_PC_DBD:     exc_pc = DmHaltAddr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:       EXC_PC_DBG_EXC: exc_pc = DmExceptionAddr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:       default:        exc_pc = { csr_mtvec_i[31:8], 8'h00                    };</pre>
<pre style="margin:0; padding:0 "> 113:     endcase</pre>
<pre style="margin:0; padding:0 "> 114:   end</pre>
<pre style="margin:0; padding:0 "> 115: </pre>
<pre style="margin:0; padding:0 "> 116:   // fetch address selection mux</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:   always_comb begin : fetch_addr_mux</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:     unique case (pc_mux_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:       PC_BOOT: fetch_addr_n = { boot_addr_i[31:8], 8'h80 };</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:       PC_JUMP: fetch_addr_n = jump_target_ex_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:       PC_EXC:  fetch_addr_n = exc_pc;                       // set PC to exception handler</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:       PC_ERET: fetch_addr_n = csr_mepc_i;                   // restore PC when returning from EXC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:       PC_DRET: fetch_addr_n = csr_depc_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:       default: fetch_addr_n = { boot_addr_i[31:8], 8'h80 };</pre>
<pre style="margin:0; padding:0 "> 125:     endcase</pre>
<pre style="margin:0; padding:0 "> 126:   end</pre>
<pre style="margin:0; padding:0 "> 127: </pre>
<pre style="margin:0; padding:0 "> 128:   // tell CS register file to initialize mtvec on boot</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:   assign csr_mtvec_init_o = (pc_mux_i == PC_BOOT) & pc_set_i;</pre>
<pre style="margin:0; padding:0 "> 130: </pre>
<pre style="margin:0; padding:0 "> 131:   // prefetch buffer, caches a fixed number of instructions</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:   ibex_prefetch_buffer prefetch_buffer_i (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:       .clk_i             ( clk_i                       ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:       .rst_ni            ( rst_ni                      ),</pre>
<pre style="margin:0; padding:0 "> 135: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:       .req_i             ( req_i                       ),</pre>
<pre style="margin:0; padding:0 "> 137: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:       .branch_i          ( branch_req                  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:       .addr_i            ( {fetch_addr_n[31:1], 1'b0}  ),</pre>
<pre style="margin:0; padding:0 "> 140: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:       .ready_i           ( fetch_ready                 ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:       .valid_o           ( fetch_valid                 ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:       .rdata_o           ( fetch_rdata                 ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:       .addr_o            ( fetch_addr                  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:       .err_o             ( fetch_err                   ),</pre>
<pre style="margin:0; padding:0 "> 146: </pre>
<pre style="margin:0; padding:0 "> 147:       // goes to instruction memory / instruction cache</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:       .instr_req_o       ( instr_req_o                 ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:       .instr_addr_o      ( instr_addr_o                ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:       .instr_gnt_i       ( instr_gnt_i                 ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:       .instr_rvalid_i    ( instr_rvalid_i              ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:       .instr_rdata_i     ( instr_rdata_i               ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:       .instr_err_i       ( instr_err_i                 ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:       .instr_pmp_err_i   ( instr_pmp_err_i             ),</pre>
<pre style="margin:0; padding:0 "> 155: </pre>
<pre style="margin:0; padding:0 "> 156:       // Prefetch Buffer Status</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:       .busy_o            ( prefetch_busy               )</pre>
<pre style="margin:0; padding:0 "> 158:   );</pre>
<pre style="margin:0; padding:0 "> 159: </pre>
<pre style="margin:0; padding:0 "> 160: </pre>
<pre style="margin:0; padding:0 "> 161:   // offset initialization state</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:   always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:     if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164:       offset_in_init_q <= 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:       offset_in_init_q <= offset_in_init_d;</pre>
<pre style="margin:0; padding:0 "> 167:     end</pre>
<pre style="margin:0; padding:0 "> 168:   end</pre>
<pre style="margin:0; padding:0 "> 169: </pre>
<pre style="margin:0; padding:0 "> 170:   // offset initialization related transition logic</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:     offset_in_init_d = offset_in_init_q;</pre>
<pre style="margin:0; padding:0 "> 173: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:     fetch_ready      = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 175:     branch_req       = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:     have_instr       = 1'b0;</pre>
<pre style="margin:0; padding:0 "> 177: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 178:     if (offset_in_init_q) begin</pre>
<pre style="margin:0; padding:0 "> 179:       // no valid instruction data for ID stage, assume aligned</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 180:       if (req_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 181:         branch_req       = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 182:         offset_in_init_d = 1'b0;</pre>
<pre style="margin:0; padding:0 "> 183:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 184:     end else begin</pre>
<pre style="margin:0; padding:0 "> 185:       // an instruction is ready for ID stage</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 186:       if (fetch_valid) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 187:         have_instr = 1'b1;</pre>
<pre style="margin:0; padding:0 "> 188: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:         if (req_i && if_id_pipe_reg_we) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:           fetch_ready      = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 191:           offset_in_init_d = 1'b0;</pre>
<pre style="margin:0; padding:0 "> 192:         end</pre>
<pre style="margin:0; padding:0 "> 193:       end</pre>
<pre style="margin:0; padding:0 "> 194:     end</pre>
<pre style="margin:0; padding:0 "> 195: </pre>
<pre style="margin:0; padding:0 "> 196:     // take care of jumps and branches</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 197:     if (pc_set_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 198:       have_instr       = 1'b0;</pre>
<pre style="margin:0; padding:0 "> 199: </pre>
<pre style="margin:0; padding:0 "> 200:       // switch to new PC from ID stage</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 201:       branch_req       = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 202:       offset_in_init_d = 1'b0;</pre>
<pre style="margin:0; padding:0 "> 203:     end</pre>
<pre style="margin:0; padding:0 "> 204:   end</pre>
<pre style="margin:0; padding:0 "> 205: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 206:   assign pc_if_o      = fetch_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 207:   assign if_busy_o    = prefetch_busy;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 208:   assign perf_imiss_o = ~fetch_valid | branch_req;</pre>
<pre style="margin:0; padding:0 "> 209: </pre>
<pre style="margin:0; padding:0 "> 210:   // compressed instruction decoding, or more precisely compressed instruction</pre>
<pre style="margin:0; padding:0 "> 211:   // expander</pre>
<pre style="margin:0; padding:0 "> 212:   //</pre>
<pre style="margin:0; padding:0 "> 213:   // since it does not matter where we decompress instructions, we do it here</pre>
<pre style="margin:0; padding:0 "> 214:   // to ease timing closure</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 215:   logic [31:0] instr_decompressed;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 216:   logic        illegal_c_insn;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 217:   logic        instr_is_compressed_int;</pre>
<pre style="margin:0; padding:0 "> 218: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 219:   ibex_compressed_decoder compressed_decoder_i (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 220:       .clk_i           ( clk_i                   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 221:       .rst_ni          ( rst_ni                  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 222:       .valid_i         ( fetch_valid             ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 223:       .instr_i         ( fetch_rdata             ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 224:       .instr_o         ( instr_decompressed      ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 225:       .is_compressed_o ( instr_is_compressed_int ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 226:       .illegal_instr_o ( illegal_c_insn          )</pre>
<pre style="margin:0; padding:0 "> 227:   );</pre>
<pre style="margin:0; padding:0 "> 228: </pre>
<pre style="margin:0; padding:0 "> 229:   // IF-ID pipeline registers, frozen when the ID stage is stalled</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 230:   assign if_id_pipe_reg_we = have_instr & id_in_ready_i;</pre>
<pre style="margin:0; padding:0 "> 231: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 232:   always_ff @(posedge clk_i or negedge rst_ni) begin : if_id_pipeline_regs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 233:     if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 234:       instr_new_id_o             <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 235:       instr_valid_id_o           <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 236:       instr_rdata_id_o           <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 237:       instr_fetch_err_o          <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 238:       instr_rdata_c_id_o         <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 239:       instr_is_compressed_id_o   <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 240:       illegal_c_insn_id_o        <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 241:       pc_id_o                    <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 242:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 243:       instr_new_id_o             <= if_id_pipe_reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 244:       if (if_id_pipe_reg_we) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 245:         instr_valid_id_o         <= 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 246:         instr_rdata_id_o         <= instr_decompressed;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 247:         instr_fetch_err_o        <= fetch_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 248:         instr_rdata_c_id_o       <= fetch_rdata[15:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 249:         instr_is_compressed_id_o <= instr_is_compressed_int;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 250:         illegal_c_insn_id_o      <= illegal_c_insn;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 251:         pc_id_o                  <= pc_if_o;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 252:       end else if (instr_valid_clear_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 253:         instr_valid_id_o         <= 1'b0;</pre>
<pre style="margin:0; padding:0 "> 254:       end</pre>
<pre style="margin:0; padding:0 "> 255:     end</pre>
<pre style="margin:0; padding:0 "> 256:   end</pre>
<pre style="margin:0; padding:0 "> 257: </pre>
<pre style="margin:0; padding:0 "> 258:   ////////////////</pre>
<pre style="margin:0; padding:0 "> 259:   // Assertions //</pre>
<pre style="margin:0; padding:0 "> 260:   ////////////////</pre>
<pre style="margin:0; padding:0 "> 261: </pre>
<pre style="margin:0; padding:0 "> 262:   // Selectors must be known/valid.</pre>
<pre style="margin:0; padding:0 "> 263:   `ASSERT_KNOWN(IbexExcPcMuxKnown, exc_pc_mux_i, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 264:   `ASSERT(IbexPcMuxValid, pc_mux_i inside {</pre>
<pre style="margin:0; padding:0 "> 265:       PC_BOOT,</pre>
<pre style="margin:0; padding:0 "> 266:       PC_JUMP,</pre>
<pre style="margin:0; padding:0 "> 267:       PC_EXC,</pre>
<pre style="margin:0; padding:0 "> 268:       PC_ERET,</pre>
<pre style="margin:0; padding:0 "> 269:       PC_DRET</pre>
<pre style="margin:0; padding:0 "> 270:       }, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 271: </pre>
<pre style="margin:0; padding:0 "> 272:   // Boot address must be aligned to 256 bytes.</pre>
<pre style="margin:0; padding:0 "> 273:   `ASSERT(IbexBootAddrUnaligned, boot_addr_i[7:0] == 8'h00, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 274: </pre>
<pre style="margin:0; padding:0 "> 275:   // Errors must only be sent together with rvalid.</pre>
<pre style="margin:0; padding:0 "> 276:   `ASSERT(IbexInstrErrWithoutRvalid, instr_err_i |-> instr_rvalid_i, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 277: </pre>
<pre style="margin:0; padding:0 "> 278:   // Address must not contain X when request is sent.</pre>
<pre style="margin:0; padding:0 "> 279:   `ASSERT(IbexInstrAddrUnknown, instr_req_o |-> !$isunknown(instr_addr_o), clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 280: </pre>
<pre style="margin:0; padding:0 "> 281:   // Address must be word aligned when request is sent.</pre>
<pre style="margin:0; padding:0 "> 282:   `ASSERT(IbexInstrAddrUnaligned, instr_req_o |-> (instr_addr_o[1:0] == 2'b00), clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 283: </pre>
<pre style="margin:0; padding:0 "> 284: endmodule</pre>
<pre style="margin:0; padding:0 "> 285: </pre>
</body>
</html>
