#--------------------------------------
# LOC           
#--------------------------------------
  set_property IOSTANDARD           LVDS15         [get_ports {LOC_REFCLK_P}]
  set_property PACKAGE_PIN          CN67           [get_ports {LOC_REFCLK_P}]
  set_property IOSTANDARD           LVDS15         [get_ports {LOC_REFCLK_N}]
  set_property PACKAGE_PIN          CN66           [get_ports {LOC_REFCLK_N}]


#--------------------------------------
# MMI64           
#--------------------------------------
  set_property IOSTANDARD           SSTL15         [get_ports {MMI64_H2F[*]}]
  set_property PACKAGE_PIN          CH69           [get_ports {MMI64_H2F[15]}]
  set_property PACKAGE_PIN          CG69           [get_ports {MMI64_H2F[14]}]
  set_property PACKAGE_PIN          CG66           [get_ports {MMI64_H2F[13]}]
  set_property PACKAGE_PIN          CF66           [get_ports {MMI64_H2F[12]}]
  set_property PACKAGE_PIN          CE67           [get_ports {MMI64_H2F[11]}]
  set_property PACKAGE_PIN          CE68           [get_ports {MMI64_H2F[10]}]
  set_property PACKAGE_PIN          CE66           [get_ports {MMI64_H2F[9]}]
  set_property PACKAGE_PIN          CD66           [get_ports {MMI64_H2F[8]}]
  set_property PACKAGE_PIN          CM66           [get_ports {MMI64_H2F[7]}]
  set_property PACKAGE_PIN          CM67           [get_ports {MMI64_H2F[6]}]
  set_property PACKAGE_PIN          CM68           [get_ports {MMI64_H2F[5]}]
  set_property PACKAGE_PIN          CM69           [get_ports {MMI64_H2F[4]}]
  set_property PACKAGE_PIN          CF68           [get_ports {MMI64_H2F[3]}]
  set_property PACKAGE_PIN          CF69           [get_ports {MMI64_H2F[2]}]
  set_property PACKAGE_PIN          CJ67           [get_ports {MMI64_H2F[1]}]
  set_property PACKAGE_PIN          CJ68           [get_ports {MMI64_H2F[0]}]
  set_property IOSTANDARD           SSTL15         [get_ports {MMI64_F2H[*]}]
  set_property PACKAGE_PIN          CU69           [get_ports {MMI64_F2H[15]}]
  set_property PACKAGE_PIN          CT69           [get_ports {MMI64_F2H[14]}]
  set_property PACKAGE_PIN          CT68           [get_ports {MMI64_F2H[13]}]
  set_property PACKAGE_PIN          CR68           [get_ports {MMI64_F2H[12]}]
  set_property PACKAGE_PIN          DB66           [get_ports {MMI64_F2H[11]}]
  set_property PACKAGE_PIN          DB67           [get_ports {MMI64_F2H[10]}]
  set_property PACKAGE_PIN          DC67           [get_ports {MMI64_F2H[9]}]
  set_property PACKAGE_PIN          DB68           [get_ports {MMI64_F2H[8]}]
  set_property PACKAGE_PIN          DA68           [get_ports {MMI64_F2H[7]}]
  set_property PACKAGE_PIN          CY68           [get_ports {MMI64_F2H[6]}]
  set_property PACKAGE_PIN          DA66           [get_ports {MMI64_F2H[5]}]
  set_property PACKAGE_PIN          CY66           [get_ports {MMI64_F2H[4]}]
  set_property PACKAGE_PIN          CY67           [get_ports {MMI64_F2H[3]}]
  set_property PACKAGE_PIN          CW67           [get_ports {MMI64_F2H[2]}]
  set_property PACKAGE_PIN          CW68           [get_ports {MMI64_F2H[1]}]
  set_property PACKAGE_PIN          CV69           [get_ports {MMI64_F2H[0]}]
  set_property IOSTANDARD           SSTL15         [get_ports {MMI64_H2F_CLK}]
  set_property PACKAGE_PIN          CK67           [get_ports {MMI64_H2F_CLK}]
  set_property IOSTANDARD           SSTL15         [get_ports {MMI64_DEBUG_ENABLE_I}]
  set_property PACKAGE_PIN          CL68           [get_ports {MMI64_DEBUG_ENABLE_I}]
  set_property IOSTANDARD           SSTL15         [get_ports {MMI64_GT_RESET_I}]
  set_property PACKAGE_PIN          CG68           [get_ports {MMI64_GT_RESET_I}]
  set_property IOSTANDARD           SSTL15         [get_ports {MMI64_PINMUX_RESET_I}]
  set_property PACKAGE_PIN          CG67           [get_ports {MMI64_PINMUX_RESET_I}]
  set_property IOSTANDARD           SSTL15         [get_ports {MMI64_F2H_CLK}]
  set_property PACKAGE_PIN          CV67           [get_ports {MMI64_F2H_CLK}]
  set_property IOSTANDARD           SSTL15         [get_ports {MMI64_PINMUX_READY_O}]
  set_property PACKAGE_PIN          CH66           [get_ports {MMI64_PINMUX_READY_O}]


#--------------------------------------
# LED           
#--------------------------------------
  set_property IOSTANDARD           LVCMOS12       [get_ports {LED_BLUE}]
  set_property PACKAGE_PIN          CH7            [get_ports {LED_BLUE}]
  set_property IOSTANDARD           LVCMOS12       [get_ports {LED_YELLOW}]
  set_property PACKAGE_PIN          CH4            [get_ports {LED_YELLOW}]
  set_property IOSTANDARD           LVCMOS12       [get_ports {LED_RED}]
  set_property PACKAGE_PIN          CH5            [get_ports {LED_RED}]
  set_property IOSTANDARD           LVCMOS12       [get_ports {LED_GREEN}]
  set_property PACKAGE_PIN          CH6            [get_ports {LED_GREEN}]



#--------------------------------------
# DDR4_SODIMM2           
#--------------------------------------
  set_property IOSTANDARD           POD12          [get_ports {DDR4_SODIMM2_DQ[*]}]
  set_property PACKAGE_PIN          U1             [get_ports {DDR4_SODIMM2_DQ[71]}]
  set_property PACKAGE_PIN          V1             [get_ports {DDR4_SODIMM2_DQ[70]}]
  set_property PACKAGE_PIN          T1             [get_ports {DDR4_SODIMM2_DQ[69]}]
  set_property PACKAGE_PIN          R1             [get_ports {DDR4_SODIMM2_DQ[68]}]
  set_property PACKAGE_PIN          U2             [get_ports {DDR4_SODIMM2_DQ[67]}]
  set_property PACKAGE_PIN          V2             [get_ports {DDR4_SODIMM2_DQ[66]}]
  set_property PACKAGE_PIN          R2             [get_ports {DDR4_SODIMM2_DQ[65]}]
  set_property PACKAGE_PIN          P2             [get_ports {DDR4_SODIMM2_DQ[64]}]
  set_property PACKAGE_PIN          A10            [get_ports {DDR4_SODIMM2_DQ[63]}]
  set_property PACKAGE_PIN          A9             [get_ports {DDR4_SODIMM2_DQ[62]}]
  set_property PACKAGE_PIN          B11            [get_ports {DDR4_SODIMM2_DQ[61]}]
  set_property PACKAGE_PIN          A11            [get_ports {DDR4_SODIMM2_DQ[60]}]
  set_property PACKAGE_PIN          D12            [get_ports {DDR4_SODIMM2_DQ[59]}]
  set_property PACKAGE_PIN          E12            [get_ports {DDR4_SODIMM2_DQ[58]}]
  set_property PACKAGE_PIN          F11            [get_ports {DDR4_SODIMM2_DQ[57]}]
  set_property PACKAGE_PIN          E11            [get_ports {DDR4_SODIMM2_DQ[56]}]
  set_property PACKAGE_PIN          E8             [get_ports {DDR4_SODIMM2_DQ[55]}]
  set_property PACKAGE_PIN          F8             [get_ports {DDR4_SODIMM2_DQ[54]}]
  set_property PACKAGE_PIN          B8             [get_ports {DDR4_SODIMM2_DQ[53]}]
  set_property PACKAGE_PIN          A8             [get_ports {DDR4_SODIMM2_DQ[52]}]
  set_property PACKAGE_PIN          F10            [get_ports {DDR4_SODIMM2_DQ[51]}]
  set_property PACKAGE_PIN          F9             [get_ports {DDR4_SODIMM2_DQ[50]}]
  set_property PACKAGE_PIN          D9             [get_ports {DDR4_SODIMM2_DQ[49]}]
  set_property PACKAGE_PIN          D8             [get_ports {DDR4_SODIMM2_DQ[48]}]
  set_property PACKAGE_PIN          C4             [get_ports {DDR4_SODIMM2_DQ[47]}]
  set_property PACKAGE_PIN          D4             [get_ports {DDR4_SODIMM2_DQ[46]}]
  set_property PACKAGE_PIN          A5             [get_ports {DDR4_SODIMM2_DQ[45]}]
  set_property PACKAGE_PIN          B4             [get_ports {DDR4_SODIMM2_DQ[44]}]
  set_property PACKAGE_PIN          E6             [get_ports {DDR4_SODIMM2_DQ[43]}]
  set_property PACKAGE_PIN          F6             [get_ports {DDR4_SODIMM2_DQ[42]}]
  set_property PACKAGE_PIN          G6             [get_ports {DDR4_SODIMM2_DQ[41]}]
  set_property PACKAGE_PIN          F5             [get_ports {DDR4_SODIMM2_DQ[40]}]
  set_property PACKAGE_PIN          E1             [get_ports {DDR4_SODIMM2_DQ[39]}]
  set_property PACKAGE_PIN          F1             [get_ports {DDR4_SODIMM2_DQ[38]}]
  set_property PACKAGE_PIN          G2             [get_ports {DDR4_SODIMM2_DQ[37]}]
  set_property PACKAGE_PIN          G1             [get_ports {DDR4_SODIMM2_DQ[36]}]
  set_property PACKAGE_PIN          F3             [get_ports {DDR4_SODIMM2_DQ[35]}]
  set_property PACKAGE_PIN          G3             [get_ports {DDR4_SODIMM2_DQ[34]}]
  set_property PACKAGE_PIN          D3             [get_ports {DDR4_SODIMM2_DQ[33]}]
  set_property PACKAGE_PIN          E3             [get_ports {DDR4_SODIMM2_DQ[32]}]
  set_property PACKAGE_PIN          M8             [get_ports {DDR4_SODIMM2_DQ[31]}]
  set_property PACKAGE_PIN          L8             [get_ports {DDR4_SODIMM2_DQ[30]}]
  set_property PACKAGE_PIN          M9             [get_ports {DDR4_SODIMM2_DQ[29]}]
  set_property PACKAGE_PIN          L10            [get_ports {DDR4_SODIMM2_DQ[28]}]
  set_property PACKAGE_PIN          M11            [get_ports {DDR4_SODIMM2_DQ[27]}]
  set_property PACKAGE_PIN          L11            [get_ports {DDR4_SODIMM2_DQ[26]}]
  set_property PACKAGE_PIN          N11            [get_ports {DDR4_SODIMM2_DQ[25]}]
  set_property PACKAGE_PIN          M12            [get_ports {DDR4_SODIMM2_DQ[24]}]
  set_property PACKAGE_PIN          P3             [get_ports {DDR4_SODIMM2_DQ[23]}]
  set_property PACKAGE_PIN          R3             [get_ports {DDR4_SODIMM2_DQ[22]}]
  set_property PACKAGE_PIN          V3             [get_ports {DDR4_SODIMM2_DQ[21]}]
  set_property PACKAGE_PIN          V4             [get_ports {DDR4_SODIMM2_DQ[20]}]
  set_property PACKAGE_PIN          P5             [get_ports {DDR4_SODIMM2_DQ[19]}]
  set_property PACKAGE_PIN          R5             [get_ports {DDR4_SODIMM2_DQ[18]}]
  set_property PACKAGE_PIN          N4             [get_ports {DDR4_SODIMM2_DQ[17]}]
  set_property PACKAGE_PIN          P4             [get_ports {DDR4_SODIMM2_DQ[16]}]
  set_property PACKAGE_PIN          R7             [get_ports {DDR4_SODIMM2_DQ[15]}]
  set_property PACKAGE_PIN          R6             [get_ports {DDR4_SODIMM2_DQ[14]}]
  set_property PACKAGE_PIN          N7             [get_ports {DDR4_SODIMM2_DQ[13]}]
  set_property PACKAGE_PIN          P7             [get_ports {DDR4_SODIMM2_DQ[12]}]
  set_property PACKAGE_PIN          V7             [get_ports {DDR4_SODIMM2_DQ[11]}]
  set_property PACKAGE_PIN          W8             [get_ports {DDR4_SODIMM2_DQ[10]}]
  set_property PACKAGE_PIN          U8             [get_ports {DDR4_SODIMM2_DQ[9]}]
  set_property PACKAGE_PIN          T8             [get_ports {DDR4_SODIMM2_DQ[8]}]
  set_property PACKAGE_PIN          N9             [get_ports {DDR4_SODIMM2_DQ[7]}]
  set_property PACKAGE_PIN          P9             [get_ports {DDR4_SODIMM2_DQ[6]}]
  set_property PACKAGE_PIN          P10            [get_ports {DDR4_SODIMM2_DQ[5]}]
  set_property PACKAGE_PIN          N10            [get_ports {DDR4_SODIMM2_DQ[4]}]
  set_property PACKAGE_PIN          U11            [get_ports {DDR4_SODIMM2_DQ[3]}]
  set_property PACKAGE_PIN          V11            [get_ports {DDR4_SODIMM2_DQ[2]}]
  set_property PACKAGE_PIN          V9             [get_ports {DDR4_SODIMM2_DQ[1]}]
  set_property PACKAGE_PIN          V10            [get_ports {DDR4_SODIMM2_DQ[0]}]
  set_property IOSTANDARD           DIFF_POD12     [get_ports {DDR4_SODIMM2_DQS_T[*]}]
  set_property PACKAGE_PIN          T3             [get_ports {DDR4_SODIMM2_DQS_T[8]}]
  set_property PACKAGE_PIN          B12            [get_ports {DDR4_SODIMM2_DQS_T[7]}]
  set_property PACKAGE_PIN          D10            [get_ports {DDR4_SODIMM2_DQS_T[6]}]
  set_property PACKAGE_PIN          C6             [get_ports {DDR4_SODIMM2_DQS_T[5]}]
  set_property PACKAGE_PIN          F4             [get_ports {DDR4_SODIMM2_DQS_T[4]}]
  set_property PACKAGE_PIN          K12            [get_ports {DDR4_SODIMM2_DQS_T[3]}]
  set_property PACKAGE_PIN          V6             [get_ports {DDR4_SODIMM2_DQS_T[2]}]
  set_property PACKAGE_PIN          T9             [get_ports {DDR4_SODIMM2_DQS_T[1]}]
  set_property PACKAGE_PIN          R11            [get_ports {DDR4_SODIMM2_DQS_T[0]}]
  set_property IOSTANDARD           DIFF_POD12     [get_ports {DDR4_SODIMM2_DQS_C[*]}]
  set_property PACKAGE_PIN          U3             [get_ports {DDR4_SODIMM2_DQS_C[8]}]
  set_property PACKAGE_PIN          C12            [get_ports {DDR4_SODIMM2_DQS_C[7]}]
  set_property PACKAGE_PIN          E10            [get_ports {DDR4_SODIMM2_DQS_C[6]}]
  set_property PACKAGE_PIN          C5             [get_ports {DDR4_SODIMM2_DQS_C[5]}]
  set_property PACKAGE_PIN          G4             [get_ports {DDR4_SODIMM2_DQS_C[4]}]
  set_property PACKAGE_PIN          K11            [get_ports {DDR4_SODIMM2_DQS_C[3]}]
  set_property PACKAGE_PIN          V5             [get_ports {DDR4_SODIMM2_DQS_C[2]}]
  set_property PACKAGE_PIN          U9             [get_ports {DDR4_SODIMM2_DQS_C[1]}]
  set_property PACKAGE_PIN          T11            [get_ports {DDR4_SODIMM2_DQS_C[0]}]
  set_property IOSTANDARD           DIFF_SSTL12    [get_ports {DDR4_SODIMM2_CK_T[*]}]
  set_property PACKAGE_PIN          H2             [get_ports {DDR4_SODIMM2_CK_T[1]}]
  set_property PACKAGE_PIN          M7             [get_ports {DDR4_SODIMM2_CK_T[0]}]
  set_property IOSTANDARD           DIFF_SSTL12    [get_ports {DDR4_SODIMM2_CK_C[*]}]
  set_property PACKAGE_PIN          H1             [get_ports {DDR4_SODIMM2_CK_C[1]}]
  set_property PACKAGE_PIN          M6             [get_ports {DDR4_SODIMM2_CK_C[0]}]
  set_property IOSTANDARD           POD12          [get_ports {DDR4_SODIMM2_DM_DBI_N[*]}]
  set_property PACKAGE_PIN          N2             [get_ports {DDR4_SODIMM2_DM_DBI_N[8]}]
  set_property PACKAGE_PIN          C11            [get_ports {DDR4_SODIMM2_DM_DBI_N[7]}]
  set_property PACKAGE_PIN          B9             [get_ports {DDR4_SODIMM2_DM_DBI_N[6]}]
  set_property PACKAGE_PIN          D5             [get_ports {DDR4_SODIMM2_DM_DBI_N[5]}]
  set_property PACKAGE_PIN          D2             [get_ports {DDR4_SODIMM2_DM_DBI_N[4]}]
  set_property PACKAGE_PIN          K10            [get_ports {DDR4_SODIMM2_DM_DBI_N[3]}]
  set_property PACKAGE_PIN          T4             [get_ports {DDR4_SODIMM2_DM_DBI_N[2]}]
  set_property PACKAGE_PIN          P8             [get_ports {DDR4_SODIMM2_DM_DBI_N[1]}]
  set_property PACKAGE_PIN          R10            [get_ports {DDR4_SODIMM2_DM_DBI_N[0]}]
  set_property IOSTANDARD           SSTL12         [get_ports {DDR4_SODIMM2_ADR[*]}]
  set_property PACKAGE_PIN          J2             [get_ports {DDR4_SODIMM2_ADR[16]}]
  set_property PACKAGE_PIN          G12            [get_ports {DDR4_SODIMM2_ADR[15]}]
  set_property PACKAGE_PIN          J9             [get_ports {DDR4_SODIMM2_ADR[14]}]
  set_property PACKAGE_PIN          M2             [get_ports {DDR4_SODIMM2_ADR[13]}]
  set_property PACKAGE_PIN          J7             [get_ports {DDR4_SODIMM2_ADR[12]}]
  set_property PACKAGE_PIN          J12            [get_ports {DDR4_SODIMM2_ADR[11]}]
  set_property PACKAGE_PIN          H7             [get_ports {DDR4_SODIMM2_ADR[10]}]
  set_property PACKAGE_PIN          L4             [get_ports {DDR4_SODIMM2_ADR[9]}]
  set_property PACKAGE_PIN          K2             [get_ports {DDR4_SODIMM2_ADR[8]}]
  set_property PACKAGE_PIN          L6             [get_ports {DDR4_SODIMM2_ADR[7]}]
  set_property PACKAGE_PIN          G7             [get_ports {DDR4_SODIMM2_ADR[6]}]
  set_property PACKAGE_PIN          G8             [get_ports {DDR4_SODIMM2_ADR[5]}]
  set_property PACKAGE_PIN          H11            [get_ports {DDR4_SODIMM2_ADR[4]}]
  set_property PACKAGE_PIN          H10            [get_ports {DDR4_SODIMM2_ADR[3]}]
  set_property PACKAGE_PIN          K1             [get_ports {DDR4_SODIMM2_ADR[2]}]
  set_property PACKAGE_PIN          L3             [get_ports {DDR4_SODIMM2_ADR[1]}]
  set_property PACKAGE_PIN          K5             [get_ports {DDR4_SODIMM2_ADR[0]}]
  set_property IOSTANDARD           SSTL12         [get_ports {DDR4_SODIMM2_BA[*]}]
  set_property PACKAGE_PIN          J4             [get_ports {DDR4_SODIMM2_BA[1]}]
  set_property PACKAGE_PIN          K7             [get_ports {DDR4_SODIMM2_BA[0]}]
  set_property IOSTANDARD           SSTL12         [get_ports {DDR4_SODIMM2_CKE[*]}]
  set_property PACKAGE_PIN          M1             [get_ports {DDR4_SODIMM2_CKE[1]}]
  set_property PACKAGE_PIN          L1             [get_ports {DDR4_SODIMM2_CKE[0]}]
  set_property IOSTANDARD           SSTL12         [get_ports {DDR4_SODIMM2_ODT[*]}]
  set_property PACKAGE_PIN          H5             [get_ports {DDR4_SODIMM2_ODT[1]}]
  set_property PACKAGE_PIN          G9             [get_ports {DDR4_SODIMM2_ODT[0]}]
  set_property IOSTANDARD           SSTL12         [get_ports {DDR4_SODIMM2_CS_N[*]}]
  set_property PACKAGE_PIN          H9             [get_ports {DDR4_SODIMM2_CS_N[1]}]
  set_property PACKAGE_PIN          J3             [get_ports {DDR4_SODIMM2_CS_N[0]}]
  set_property IOSTANDARD           SSTL12         [get_ports {DDR4_SODIMM2_BG[*]}]
  set_property PACKAGE_PIN          M4             [get_ports {DDR4_SODIMM2_BG[1]}]
  set_property PACKAGE_PIN          K6             [get_ports {DDR4_SODIMM2_BG[0]}]
  set_property IOSTANDARD           LVDS15         [get_ports {DDR4_SODIMM2_CLK_P}]
  set_property PACKAGE_PIN          B7             [get_ports {DDR4_SODIMM2_CLK_P}]
  set_property IOSTANDARD           LVDS15         [get_ports {DDR4_SODIMM2_CLK_N}]
  set_property PACKAGE_PIN          C7             [get_ports {DDR4_SODIMM2_CLK_N}]
  set_property IOSTANDARD           LVCMOS12       [get_ports {DDR4_SODIMM2_RESET_N}]
  set_property PACKAGE_PIN          T6             [get_ports {DDR4_SODIMM2_RESET_N}]
  set_property IOSTANDARD           SSTL12         [get_ports {DDR4_SODIMM2_ACT_N}]
  set_property PACKAGE_PIN          M3             [get_ports {DDR4_SODIMM2_ACT_N}]
  set_property IOSTANDARD           POD12          [get_ports {DDR4_SODIMM2_ALERT_N}]
  set_property PACKAGE_PIN          T5             [get_ports {DDR4_SODIMM2_ALERT_N}]



#--------------------------------------
# DDR4_SODIMM1           
#--------------------------------------
  set_property IOSTANDARD           POD12          [get_ports {DDR4_SODIMM1_DQ[*]}]
  set_property PACKAGE_PIN          DC71           [get_ports {DDR4_SODIMM1_DQ[71]}]
  set_property PACKAGE_PIN          DC70           [get_ports {DDR4_SODIMM1_DQ[70]}]
  set_property PACKAGE_PIN          DC69           [get_ports {DDR4_SODIMM1_DQ[69]}]
  set_property PACKAGE_PIN          DB69           [get_ports {DDR4_SODIMM1_DQ[68]}]
  set_property PACKAGE_PIN          DA74           [get_ports {DDR4_SODIMM1_DQ[67]}]
  set_property PACKAGE_PIN          DB74           [get_ports {DDR4_SODIMM1_DQ[66]}]
  set_property PACKAGE_PIN          DC74           [get_ports {DDR4_SODIMM1_DQ[65]}]
  set_property PACKAGE_PIN          DB73           [get_ports {DDR4_SODIMM1_DQ[64]}]
  set_property PACKAGE_PIN          CK78           [get_ports {DDR4_SODIMM1_DQ[63]}]
  set_property PACKAGE_PIN          CL79           [get_ports {DDR4_SODIMM1_DQ[62]}]
  set_property PACKAGE_PIN          CK81           [get_ports {DDR4_SODIMM1_DQ[61]}]
  set_property PACKAGE_PIN          CK82           [get_ports {DDR4_SODIMM1_DQ[60]}]
  set_property PACKAGE_PIN          CJ80           [get_ports {DDR4_SODIMM1_DQ[59]}]
  set_property PACKAGE_PIN          CK80           [get_ports {DDR4_SODIMM1_DQ[58]}]
  set_property PACKAGE_PIN          CJ82           [get_ports {DDR4_SODIMM1_DQ[57]}]
  set_property PACKAGE_PIN          CJ83           [get_ports {DDR4_SODIMM1_DQ[56]}]
  set_property PACKAGE_PIN          CP80           [get_ports {DDR4_SODIMM1_DQ[55]}]
  set_property PACKAGE_PIN          CP79           [get_ports {DDR4_SODIMM1_DQ[54]}]
  set_property PACKAGE_PIN          CN80           [get_ports {DDR4_SODIMM1_DQ[53]}]
  set_property PACKAGE_PIN          CN81           [get_ports {DDR4_SODIMM1_DQ[52]}]
  set_property PACKAGE_PIN          CM83           [get_ports {DDR4_SODIMM1_DQ[51]}]
  set_property PACKAGE_PIN          CN82           [get_ports {DDR4_SODIMM1_DQ[50]}]
  set_property PACKAGE_PIN          CM82           [get_ports {DDR4_SODIMM1_DQ[49]}]
  set_property PACKAGE_PIN          CM81           [get_ports {DDR4_SODIMM1_DQ[48]}]
  set_property PACKAGE_PIN          CV81           [get_ports {DDR4_SODIMM1_DQ[47]}]
  set_property PACKAGE_PIN          CV80           [get_ports {DDR4_SODIMM1_DQ[46]}]
  set_property PACKAGE_PIN          CU79           [get_ports {DDR4_SODIMM1_DQ[45]}]
  set_property PACKAGE_PIN          CV79           [get_ports {DDR4_SODIMM1_DQ[44]}]
  set_property PACKAGE_PIN          CT81           [get_ports {DDR4_SODIMM1_DQ[43]}]
  set_property PACKAGE_PIN          CU81           [get_ports {DDR4_SODIMM1_DQ[42]}]
  set_property PACKAGE_PIN          CT83           [get_ports {DDR4_SODIMM1_DQ[41]}]
  set_property PACKAGE_PIN          CU83           [get_ports {DDR4_SODIMM1_DQ[40]}]
  set_property PACKAGE_PIN          DB79           [get_ports {DDR4_SODIMM1_DQ[39]}]
  set_property PACKAGE_PIN          DC79           [get_ports {DDR4_SODIMM1_DQ[38]}]
  set_property PACKAGE_PIN          DA80           [get_ports {DDR4_SODIMM1_DQ[37]}]
  set_property PACKAGE_PIN          DA79           [get_ports {DDR4_SODIMM1_DQ[36]}]
  set_property PACKAGE_PIN          CW83           [get_ports {DDR4_SODIMM1_DQ[35]}]
  set_property PACKAGE_PIN          CW82           [get_ports {DDR4_SODIMM1_DQ[34]}]
  set_property PACKAGE_PIN          CY82           [get_ports {DDR4_SODIMM1_DQ[33]}]
  set_property PACKAGE_PIN          DA81           [get_ports {DDR4_SODIMM1_DQ[32]}]
  set_property PACKAGE_PIN          CR75           [get_ports {DDR4_SODIMM1_DQ[31]}]
  set_property PACKAGE_PIN          CP75           [get_ports {DDR4_SODIMM1_DQ[30]}]
  set_property PACKAGE_PIN          CN75           [get_ports {DDR4_SODIMM1_DQ[29]}]
  set_property PACKAGE_PIN          CN76           [get_ports {DDR4_SODIMM1_DQ[28]}]
  set_property PACKAGE_PIN          CL74           [get_ports {DDR4_SODIMM1_DQ[27]}]
  set_property PACKAGE_PIN          CL75           [get_ports {DDR4_SODIMM1_DQ[26]}]
  set_property PACKAGE_PIN          CK75           [get_ports {DDR4_SODIMM1_DQ[25]}]
  set_property PACKAGE_PIN          CK76           [get_ports {DDR4_SODIMM1_DQ[24]}]
  set_property PACKAGE_PIN          DA70           [get_ports {DDR4_SODIMM1_DQ[23]}]
  set_property PACKAGE_PIN          DA69           [get_ports {DDR4_SODIMM1_DQ[22]}]
  set_property PACKAGE_PIN          DA73           [get_ports {DDR4_SODIMM1_DQ[21]}]
  set_property PACKAGE_PIN          CY72           [get_ports {DDR4_SODIMM1_DQ[20]}]
  set_property PACKAGE_PIN          CW73           [get_ports {DDR4_SODIMM1_DQ[19]}]
  set_property PACKAGE_PIN          CY73           [get_ports {DDR4_SODIMM1_DQ[18]}]
  set_property PACKAGE_PIN          CW70           [get_ports {DDR4_SODIMM1_DQ[17]}]
  set_property PACKAGE_PIN          CW69           [get_ports {DDR4_SODIMM1_DQ[16]}]
  set_property PACKAGE_PIN          CT71           [get_ports {DDR4_SODIMM1_DQ[15]}]
  set_property PACKAGE_PIN          CT70           [get_ports {DDR4_SODIMM1_DQ[14]}]
  set_property PACKAGE_PIN          CR72           [get_ports {DDR4_SODIMM1_DQ[13]}]
  set_property PACKAGE_PIN          CR71           [get_ports {DDR4_SODIMM1_DQ[12]}]
  set_property PACKAGE_PIN          CR73           [get_ports {DDR4_SODIMM1_DQ[11]}]
  set_property PACKAGE_PIN          CP74           [get_ports {DDR4_SODIMM1_DQ[10]}]
  set_property PACKAGE_PIN          CP72           [get_ports {DDR4_SODIMM1_DQ[9]}]
  set_property PACKAGE_PIN          CP73           [get_ports {DDR4_SODIMM1_DQ[8]}]
  set_property PACKAGE_PIN          CM72           [get_ports {DDR4_SODIMM1_DQ[7]}]
  set_property PACKAGE_PIN          CN72           [get_ports {DDR4_SODIMM1_DQ[6]}]
  set_property PACKAGE_PIN          CM73           [get_ports {DDR4_SODIMM1_DQ[5]}]
  set_property PACKAGE_PIN          CL73           [get_ports {DDR4_SODIMM1_DQ[4]}]
  set_property PACKAGE_PIN          CJ73           [get_ports {DDR4_SODIMM1_DQ[3]}]
  set_property PACKAGE_PIN          CJ72           [get_ports {DDR4_SODIMM1_DQ[2]}]
  set_property PACKAGE_PIN          CK72           [get_ports {DDR4_SODIMM1_DQ[1]}]
  set_property PACKAGE_PIN          CK73           [get_ports {DDR4_SODIMM1_DQ[0]}]
  set_property IOSTANDARD           DIFF_POD12     [get_ports {DDR4_SODIMM1_DQS_T[*]}]
  set_property PACKAGE_PIN          DA71           [get_ports {DDR4_SODIMM1_DQS_T[8]}]
  set_property PACKAGE_PIN          CJ79           [get_ports {DDR4_SODIMM1_DQS_T[7]}]
  set_property PACKAGE_PIN          CL81           [get_ports {DDR4_SODIMM1_DQS_T[6]}]
  set_property PACKAGE_PIN          CT80           [get_ports {DDR4_SODIMM1_DQS_T[5]}]
  set_property PACKAGE_PIN          CW80           [get_ports {DDR4_SODIMM1_DQS_T[4]}]
  set_property PACKAGE_PIN          CJ75           [get_ports {DDR4_SODIMM1_DQS_T[3]}]
  set_property PACKAGE_PIN          CV72           [get_ports {DDR4_SODIMM1_DQS_T[2]}]
  set_property PACKAGE_PIN          CN71           [get_ports {DDR4_SODIMM1_DQS_T[1]}]
  set_property PACKAGE_PIN          CJ70           [get_ports {DDR4_SODIMM1_DQS_T[0]}]
  set_property IOSTANDARD           DIFF_POD12     [get_ports {DDR4_SODIMM1_DQS_C[*]}]
  set_property PACKAGE_PIN          DB71           [get_ports {DDR4_SODIMM1_DQS_C[8]}]
  set_property PACKAGE_PIN          CJ78           [get_ports {DDR4_SODIMM1_DQS_C[7]}]
  set_property PACKAGE_PIN          CL80           [get_ports {DDR4_SODIMM1_DQS_C[6]}]
  set_property PACKAGE_PIN          CT79           [get_ports {DDR4_SODIMM1_DQS_C[5]}]
  set_property PACKAGE_PIN          CW79           [get_ports {DDR4_SODIMM1_DQS_C[4]}]
  set_property PACKAGE_PIN          CJ74           [get_ports {DDR4_SODIMM1_DQS_C[3]}]
  set_property PACKAGE_PIN          CW72           [get_ports {DDR4_SODIMM1_DQS_C[2]}]
  set_property PACKAGE_PIN          CN70           [get_ports {DDR4_SODIMM1_DQS_C[1]}]
  set_property PACKAGE_PIN          CK71           [get_ports {DDR4_SODIMM1_DQS_C[0]}]
  set_property IOSTANDARD           DIFF_SSTL12    [get_ports {DDR4_SODIMM1_CK_T[*]}]
  set_property PACKAGE_PIN          CY77           [get_ports {DDR4_SODIMM1_CK_T[1]}]
  set_property PACKAGE_PIN          CU74           [get_ports {DDR4_SODIMM1_CK_T[0]}]
  set_property IOSTANDARD           DIFF_SSTL12    [get_ports {DDR4_SODIMM1_CK_C[*]}]
  set_property PACKAGE_PIN          DA78           [get_ports {DDR4_SODIMM1_CK_C[1]}]
  set_property PACKAGE_PIN          CV74           [get_ports {DDR4_SODIMM1_CK_C[0]}]
  set_property IOSTANDARD           POD12          [get_ports {DDR4_SODIMM1_DM_DBI_N[*]}]
  set_property PACKAGE_PIN          DB72           [get_ports {DDR4_SODIMM1_DM_DBI_N[8]}]
  set_property PACKAGE_PIN          CK83           [get_ports {DDR4_SODIMM1_DM_DBI_N[7]}]
  set_property PACKAGE_PIN          CM79           [get_ports {DDR4_SODIMM1_DM_DBI_N[6]}]
  set_property PACKAGE_PIN          CU82           [get_ports {DDR4_SODIMM1_DM_DBI_N[5]}]
  set_property PACKAGE_PIN          CY81           [get_ports {DDR4_SODIMM1_DM_DBI_N[4]}]
  set_property PACKAGE_PIN          CM74           [get_ports {DDR4_SODIMM1_DM_DBI_N[3]}]
  set_property PACKAGE_PIN          CY71           [get_ports {DDR4_SODIMM1_DM_DBI_N[2]}]
  set_property PACKAGE_PIN          CP70           [get_ports {DDR4_SODIMM1_DM_DBI_N[1]}]
  set_property PACKAGE_PIN          CL71           [get_ports {DDR4_SODIMM1_DM_DBI_N[0]}]
  set_property IOSTANDARD           SSTL12         [get_ports {DDR4_SODIMM1_ADR[*]}]
  set_property PACKAGE_PIN          DB76           [get_ports {DDR4_SODIMM1_ADR[16]}]
  set_property PACKAGE_PIN          CJ77           [get_ports {DDR4_SODIMM1_ADR[15]}]
  set_property PACKAGE_PIN          CN77           [get_ports {DDR4_SODIMM1_ADR[14]}]
  set_property PACKAGE_PIN          DA76           [get_ports {DDR4_SODIMM1_ADR[13]}]
  set_property PACKAGE_PIN          CT75           [get_ports {DDR4_SODIMM1_ADR[12]}]
  set_property PACKAGE_PIN          CM78           [get_ports {DDR4_SODIMM1_ADR[11]}]
  set_property PACKAGE_PIN          CU76           [get_ports {DDR4_SODIMM1_ADR[10]}]
  set_property PACKAGE_PIN          CW75           [get_ports {DDR4_SODIMM1_ADR[9]}]
  set_property PACKAGE_PIN          DC77           [get_ports {DDR4_SODIMM1_ADR[8]}]
  set_property PACKAGE_PIN          CV76           [get_ports {DDR4_SODIMM1_ADR[7]}]
  set_property PACKAGE_PIN          CR76           [get_ports {DDR4_SODIMM1_ADR[6]}]
  set_property PACKAGE_PIN          CR77           [get_ports {DDR4_SODIMM1_ADR[5]}]
  set_property PACKAGE_PIN          CL76           [get_ports {DDR4_SODIMM1_ADR[4]}]
  set_property PACKAGE_PIN          CM76           [get_ports {DDR4_SODIMM1_ADR[3]}]
  set_property PACKAGE_PIN          DC76           [get_ports {DDR4_SODIMM1_ADR[2]}]
  set_property PACKAGE_PIN          CW74           [get_ports {DDR4_SODIMM1_ADR[1]}]
  set_property PACKAGE_PIN          CV77           [get_ports {DDR4_SODIMM1_ADR[0]}]
  set_property IOSTANDARD           SSTL12         [get_ports {DDR4_SODIMM1_BA[*]}]
  set_property PACKAGE_PIN          CW77           [get_ports {DDR4_SODIMM1_BA[1]}]
  set_property PACKAGE_PIN          CT78           [get_ports {DDR4_SODIMM1_BA[0]}]
  set_property IOSTANDARD           SSTL12         [get_ports {DDR4_SODIMM1_CKE[*]}]
  set_property PACKAGE_PIN          DA75           [get_ports {DDR4_SODIMM1_CKE[1]}]
  set_property PACKAGE_PIN          DC75           [get_ports {DDR4_SODIMM1_CKE[0]}]
  set_property IOSTANDARD           SSTL12         [get_ports {DDR4_SODIMM1_ODT[*]}]
  set_property PACKAGE_PIN          CU77           [get_ports {DDR4_SODIMM1_ODT[1]}]
  set_property PACKAGE_PIN          CP78           [get_ports {DDR4_SODIMM1_ODT[0]}]
  set_property IOSTANDARD           SSTL12         [get_ports {DDR4_SODIMM1_CS_N[*]}]
  set_property PACKAGE_PIN          CP77           [get_ports {DDR4_SODIMM1_CS_N[1]}]
  set_property PACKAGE_PIN          DB77           [get_ports {DDR4_SODIMM1_CS_N[0]}]
  set_property IOSTANDARD           SSTL12         [get_ports {DDR4_SODIMM1_BG[*]}]
  set_property PACKAGE_PIN          CY76           [get_ports {DDR4_SODIMM1_BG[1]}]
  set_property PACKAGE_PIN          CT74           [get_ports {DDR4_SODIMM1_BG[0]}]
  set_property IOSTANDARD           LVDS15         [get_ports {DDR4_SODIMM1_CLK_P}]
  set_property PACKAGE_PIN          CP83           [get_ports {DDR4_SODIMM1_CLK_P}]
  set_property IOSTANDARD           LVDS15         [get_ports {DDR4_SODIMM1_CLK_N}]
  set_property PACKAGE_PIN          CP82           [get_ports {DDR4_SODIMM1_CLK_N}]
  set_property IOSTANDARD           LVCMOS12       [get_ports {DDR4_SODIMM1_RESET_N}]
  set_property PACKAGE_PIN          CR83           [get_ports {DDR4_SODIMM1_RESET_N}]
  set_property IOSTANDARD           SSTL12         [get_ports {DDR4_SODIMM1_ACT_N}]
  set_property PACKAGE_PIN          CY75           [get_ports {DDR4_SODIMM1_ACT_N}]
  set_property IOSTANDARD           POD12          [get_ports {DDR4_SODIMM1_ALERT_N}]
  set_property PACKAGE_PIN          CR82           [get_ports {DDR4_SODIMM1_ALERT_N}]


#--------------------------------------
# r0_m0_fa2_tk2v0_eb1 : EB-V0-MULTI-IO-R1
#--------------------------------------
  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_LED_BLUE}]
  set_property PACKAGE_PIN          CN45           [get_ports {R0_M0_FA2_TK2V0_EB1_LED_BLUE}]
  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_LED_YELLOW}]
  set_property PACKAGE_PIN          CN46           [get_ports {R0_M0_FA2_TK2V0_EB1_LED_YELLOW}]
  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_LED_RED}]
  set_property PACKAGE_PIN          CP45           [get_ports {R0_M0_FA2_TK2V0_EB1_LED_RED}]
  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_LED_GREEN}]
  set_property PACKAGE_PIN          CP44           [get_ports {R0_M0_FA2_TK2V0_EB1_LED_GREEN}]

  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_GPIO1_IO[*]}]
  set_property PACKAGE_PIN          CW40           [get_ports {R0_M0_FA2_TK2V0_EB1_GPIO1_IO[7]}]
  set_property PACKAGE_PIN          CY40           [get_ports {R0_M0_FA2_TK2V0_EB1_GPIO1_IO[6]}]
  set_property PACKAGE_PIN          CV41           [get_ports {R0_M0_FA2_TK2V0_EB1_GPIO1_IO[5]}]
  set_property PACKAGE_PIN          CV40           [get_ports {R0_M0_FA2_TK2V0_EB1_GPIO1_IO[4]}]
  set_property PACKAGE_PIN          CU42           [get_ports {R0_M0_FA2_TK2V0_EB1_GPIO1_IO[3]}]
  set_property PACKAGE_PIN          CU41           [get_ports {R0_M0_FA2_TK2V0_EB1_GPIO1_IO[2]}]
  set_property PACKAGE_PIN          CN42           [get_ports {R0_M0_FA2_TK2V0_EB1_GPIO1_IO[1]}]
  set_property PACKAGE_PIN          CN41           [get_ports {R0_M0_FA2_TK2V0_EB1_GPIO1_IO[0]}]
  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_GPIO2_IO[*]}]
  set_property PACKAGE_PIN          CG43           [get_ports {R0_M0_FA2_TK2V0_EB1_GPIO2_IO[7]}]
  set_property PACKAGE_PIN          CG42           [get_ports {R0_M0_FA2_TK2V0_EB1_GPIO2_IO[6]}]
  set_property PACKAGE_PIN          CE43           [get_ports {R0_M0_FA2_TK2V0_EB1_GPIO2_IO[5]}]
  set_property PACKAGE_PIN          CF43           [get_ports {R0_M0_FA2_TK2V0_EB1_GPIO2_IO[4]}]
  set_property PACKAGE_PIN          DC41           [get_ports {R0_M0_FA2_TK2V0_EB1_GPIO2_IO[3]}]
  set_property PACKAGE_PIN          DC40           [get_ports {R0_M0_FA2_TK2V0_EB1_GPIO2_IO[2]}]
  set_property PACKAGE_PIN          DA41           [get_ports {R0_M0_FA2_TK2V0_EB1_GPIO2_IO[1]}]
  set_property PACKAGE_PIN          DA40           [get_ports {R0_M0_FA2_TK2V0_EB1_GPIO2_IO[0]}]

  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_BUTTON_1}]
  set_property PACKAGE_PIN          CW43           [get_ports {R0_M0_FA2_TK2V0_EB1_BUTTON_1}]
  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_BUTTON_2}]
  set_property PACKAGE_PIN          CM43           [get_ports {R0_M0_FA2_TK2V0_EB1_BUTTON_2}]
  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_BUTTON_3}]
  set_property PACKAGE_PIN          CE40           [get_ports {R0_M0_FA2_TK2V0_EB1_BUTTON_3}]

  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_UART_A_TXD}]
  set_property PACKAGE_PIN          CH40           [get_ports {R0_M0_FA2_TK2V0_EB1_UART_A_TXD}]
  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_UART_A_RXD}]
  set_property PACKAGE_PIN          CF40           [get_ports {R0_M0_FA2_TK2V0_EB1_UART_A_RXD}]
  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_UART_B_TXD}]
  set_property PACKAGE_PIN          CK41           [get_ports {R0_M0_FA2_TK2V0_EB1_UART_B_TXD}]
  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_UART_B_RXD}]
  set_property PACKAGE_PIN          CH41           [get_ports {R0_M0_FA2_TK2V0_EB1_UART_B_RXD}]

  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_SPI_SCLK}]
  set_property PACKAGE_PIN          DC42           [get_ports {R0_M0_FA2_TK2V0_EB1_SPI_SCLK}]
  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_SPI_NWP}]
  set_property PACKAGE_PIN          DB42           [get_ports {R0_M0_FA2_TK2V0_EB1_SPI_NWP}]
  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_SPI_NCS}]
  set_property PACKAGE_PIN          CY41           [get_ports {R0_M0_FA2_TK2V0_EB1_SPI_NCS}]
  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_SPI_MOSI}]
  set_property PACKAGE_PIN          DB41           [get_ports {R0_M0_FA2_TK2V0_EB1_SPI_MOSI}]
  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_SPI_HOLD}]
  set_property PACKAGE_PIN          DA43           [get_ports {R0_M0_FA2_TK2V0_EB1_SPI_HOLD}]
  set_property IOSTANDARD           LVCMOS15       [get_ports {R0_M0_FA2_TK2V0_EB1_SPI_MISO}]
  set_property PACKAGE_PIN          CY42           [get_ports {R0_M0_FA2_TK2V0_EB1_SPI_MISO}]

#--------------------------------------
# r0_m0_fa2_tj3v0_eb1 : EB-FM-CS-XCVP-R3           
#--------------------------------------
  set_property IOSTANDARD           LVCMOS18       [get_ports {R0_M0_FA2_TJ3V0_EB1_LED_YELLOW}]
  set_property PACKAGE_PIN          BH14           [get_ports {R0_M0_FA2_TJ3V0_EB1_LED_YELLOW}]
  set_property IOSTANDARD           LVCMOS18       [get_ports {R0_M0_FA2_TJ3V0_EB1_LED_RED}]
  set_property PACKAGE_PIN          BJ13           [get_ports {R0_M0_FA2_TJ3V0_EB1_LED_RED}]
  set_property IOSTANDARD           LVCMOS18       [get_ports {R0_M0_FA2_TJ3V0_EB1_LED_GREEN}]
  set_property PACKAGE_PIN          BJ14           [get_ports {R0_M0_FA2_TJ3V0_EB1_LED_GREEN}]
