#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Apr 12 13:47:06 2022
# Process ID: 6321
# Current directory: /home/tun24853/ece2613/lab5
# Command line: vivado -mode batch -source lab5_top_io_wrapper.tcl
# Log file: /home/tun24853/ece2613/lab5/vivado.log
# Journal file: /home/tun24853/ece2613/lab5/vivado.jou
# Running On: ece-000, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 4, Host memory: 16507 MB
#-----------------------------------------------------------
source lab5_top_io_wrapper.tcl
# set MODULE lab5_top_io_wrapper
# set SOURCE_FILES "lab5_top_io_wrapper.sv comb_shifters.sv"
# set CONSTRAINTS lab5.xdc
# source ../syn_generic.tcl
## create_project $MODULE -in_memory -part xc7a35tcpg236-1
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2713.543 ; gain = 7.957 ; free physical = 2060 ; free virtual = 19745
## add_files $SOURCE_FILES
## read_xdc $CONSTRAINTS
## synth_design -name $MODULE -top $MODULE -part xc7a35tcpg236-1
Command: synth_design -name lab5_top_io_wrapper -top lab5_top_io_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6480
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2713.637 ; gain = 0.000 ; free physical = 2008 ; free virtual = 19303
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab5_top_io_wrapper' [/home/tun24853/ece2613/lab5/lab5_top_io_wrapper.sv:7]
INFO: [Synth 8-6157] synthesizing module 'comb_shifters' [/home/tun24853/ece2613/lab5/comb_shifters.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'comb_shifters' (1#1) [/home/tun24853/ece2613/lab5/comb_shifters.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'lab5_top_io_wrapper' (2#1) [/home/tun24853/ece2613/lab5/lab5_top_io_wrapper.sv:7]
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port an[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2713.637 ; gain = 0.000 ; free physical = 2111 ; free virtual = 19421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2713.637 ; gain = 0.000 ; free physical = 2102 ; free virtual = 19414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2713.637 ; gain = 0.000 ; free physical = 2102 ; free virtual = 19414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2713.637 ; gain = 0.000 ; free physical = 2093 ; free virtual = 19406
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tun24853/ece2613/lab5/lab5.xdc]
Finished Parsing XDC File [/home/tun24853/ece2613/lab5/lab5.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tun24853/ece2613/lab5/lab5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab5_top_io_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab5_top_io_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.559 ; gain = 0.000 ; free physical = 2094 ; free virtual = 19354
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2745.559 ; gain = 0.000 ; free physical = 2094 ; free virtual = 19353
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2745.559 ; gain = 31.922 ; free physical = 2234 ; free virtual = 19444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2745.559 ; gain = 31.922 ; free physical = 2236 ; free virtual = 19446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2745.559 ; gain = 31.922 ; free physical = 2233 ; free virtual = 19444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 2219 ; free virtual = 19432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design lab5_top_io_wrapper has port an[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 2194 ; free virtual = 19419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 2198 ; free virtual = 19311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 2198 ; free virtual = 19311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 2196 ; free virtual = 19309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 2211 ; free virtual = 19317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 2211 ; free virtual = 19316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 2211 ; free virtual = 19316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 2210 ; free virtual = 19316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 2210 ; free virtual = 19316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 2210 ; free virtual = 19316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT3  |     3|
|2     |LUT4  |     2|
|3     |LUT5  |    11|
|4     |MUXF7 |     8|
|5     |IBUF  |    11|
|6     |OBUF  |    19|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 2215 ; free virtual = 19318
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2745.562 ; gain = 0.004 ; free physical = 2265 ; free virtual = 19368
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 2265 ; free virtual = 19368
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.562 ; gain = 0.000 ; free physical = 2247 ; free virtual = 19360
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tun24853/ece2613/lab5/lab5.xdc]
Finished Parsing XDC File [/home/tun24853/ece2613/lab5/lab5.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.562 ; gain = 0.000 ; free physical = 2279 ; free virtual = 19402
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 965d89db
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:00 . Memory (MB): peak = 2745.562 ; gain = 32.020 ; free physical = 2480 ; free virtual = 19603
## opt_design	;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2753.562 ; gain = 8.000 ; free physical = 2455 ; free virtual = 19602

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1762541c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2806.375 ; gain = 52.812 ; free physical = 2190 ; free virtual = 19311

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1762541c9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3013.344 ; gain = 0.004 ; free physical = 2301 ; free virtual = 19160
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1762541c9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3013.344 ; gain = 0.004 ; free physical = 2302 ; free virtual = 19160
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1762541c9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3013.344 ; gain = 0.004 ; free physical = 2301 ; free virtual = 19161
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1762541c9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3013.344 ; gain = 0.004 ; free physical = 2301 ; free virtual = 19161
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1762541c9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3013.344 ; gain = 0.004 ; free physical = 2301 ; free virtual = 19161
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1762541c9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3013.344 ; gain = 0.004 ; free physical = 2301 ; free virtual = 19161
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.344 ; gain = 0.000 ; free physical = 2301 ; free virtual = 19161
Ending Logic Optimization Task | Checksum: 1762541c9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3013.344 ; gain = 0.004 ; free physical = 2301 ; free virtual = 19161

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1762541c9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3013.344 ; gain = 0.000 ; free physical = 2495 ; free virtual = 19356

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1762541c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.344 ; gain = 0.000 ; free physical = 2495 ; free virtual = 19356

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.344 ; gain = 0.000 ; free physical = 2495 ; free virtual = 19356
Ending Netlist Obfuscation Task | Checksum: 1762541c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.344 ; gain = 0.000 ; free physical = 2495 ; free virtual = 19356
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3013.344 ; gain = 267.781 ; free physical = 2495 ; free virtual = 19356
## place_design	;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.363 ; gain = 0.000 ; free physical = 2443 ; free virtual = 19311
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dfc7b7ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.363 ; gain = 0.000 ; free physical = 2443 ; free virtual = 19311
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.363 ; gain = 0.000 ; free physical = 2443 ; free virtual = 19311

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dfc7b7ee

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3045.363 ; gain = 0.000 ; free physical = 2465 ; free virtual = 19335

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c34059ca

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3045.363 ; gain = 0.000 ; free physical = 2463 ; free virtual = 19336

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c34059ca

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3045.363 ; gain = 0.000 ; free physical = 2463 ; free virtual = 19336
Phase 1 Placer Initialization | Checksum: 1c34059ca

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3045.363 ; gain = 0.000 ; free physical = 2461 ; free virtual = 19335

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c34059ca

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3045.363 ; gain = 0.000 ; free physical = 2459 ; free virtual = 19334

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c34059ca

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3045.363 ; gain = 0.000 ; free physical = 2459 ; free virtual = 19334

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c34059ca

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3045.363 ; gain = 0.000 ; free physical = 2459 ; free virtual = 19334

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 11074dd18

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3061.367 ; gain = 16.004 ; free physical = 2453 ; free virtual = 19328
Phase 2 Global Placement | Checksum: 11074dd18

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3061.367 ; gain = 16.004 ; free physical = 2453 ; free virtual = 19328

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11074dd18

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3061.367 ; gain = 16.004 ; free physical = 2453 ; free virtual = 19328

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b9ff28cf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3061.367 ; gain = 16.004 ; free physical = 2453 ; free virtual = 19328

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16f34df82

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3061.367 ; gain = 16.004 ; free physical = 2452 ; free virtual = 19327

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16f34df82

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3061.367 ; gain = 16.004 ; free physical = 2452 ; free virtual = 19327

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12ea922bb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3062.371 ; gain = 17.008 ; free physical = 2451 ; free virtual = 19326

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12ea922bb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3062.371 ; gain = 17.008 ; free physical = 2451 ; free virtual = 19326

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12ea922bb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3062.371 ; gain = 17.008 ; free physical = 2451 ; free virtual = 19326
Phase 3 Detail Placement | Checksum: 12ea922bb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3062.371 ; gain = 17.008 ; free physical = 2451 ; free virtual = 19326

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 12ea922bb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3062.371 ; gain = 17.008 ; free physical = 2451 ; free virtual = 19326

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12ea922bb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3062.371 ; gain = 17.008 ; free physical = 2451 ; free virtual = 19327

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12ea922bb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3062.371 ; gain = 17.008 ; free physical = 2451 ; free virtual = 19327
Phase 4.3 Placer Reporting | Checksum: 12ea922bb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3062.371 ; gain = 17.008 ; free physical = 2451 ; free virtual = 19327

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3062.371 ; gain = 0.000 ; free physical = 2451 ; free virtual = 19327

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3062.371 ; gain = 17.008 ; free physical = 2451 ; free virtual = 19327
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12ea922bb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3062.371 ; gain = 17.008 ; free physical = 2451 ; free virtual = 19327
Ending Placer Task | Checksum: 83d61fe2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3062.371 ; gain = 17.008 ; free physical = 2451 ; free virtual = 19327
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3062.371 ; gain = 49.027 ; free physical = 2461 ; free virtual = 19336
## phys_opt_design	;
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
## route_design	;
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4331e6c9 ConstDB: 0 ShapeSum: 40a43919 RouteDB: 0
Post Restoration Checksum: NetGraph: dc4018c4 NumContArr: f5044c43 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1d1446507

Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 3081.391 ; gain = 11.012 ; free physical = 2502 ; free virtual = 19244

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1d1446507

Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 3081.391 ; gain = 11.012 ; free physical = 2482 ; free virtual = 19229

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d1446507

Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 3081.391 ; gain = 11.012 ; free physical = 2482 ; free virtual = 19229
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 19
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 19
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 4c670557

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3081.391 ; gain = 11.012 ; free physical = 2478 ; free virtual = 19227

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 4c670557

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3081.391 ; gain = 11.012 ; free physical = 2478 ; free virtual = 19227
Phase 3 Initial Routing | Checksum: 19392b85d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3081.391 ; gain = 11.012 ; free physical = 2474 ; free virtual = 19224

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: de8bb3c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3081.391 ; gain = 11.012 ; free physical = 2474 ; free virtual = 19224
Phase 4 Rip-up And Reroute | Checksum: de8bb3c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3081.391 ; gain = 11.012 ; free physical = 2474 ; free virtual = 19224

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: de8bb3c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3081.391 ; gain = 11.012 ; free physical = 2474 ; free virtual = 19224

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: de8bb3c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3081.391 ; gain = 11.012 ; free physical = 2474 ; free virtual = 19224
Phase 6 Post Hold Fix | Checksum: de8bb3c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3081.391 ; gain = 11.012 ; free physical = 2474 ; free virtual = 19224

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.019772 %
  Global Horizontal Routing Utilization  = 0.0186101 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: de8bb3c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3081.391 ; gain = 11.012 ; free physical = 2473 ; free virtual = 19224

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: de8bb3c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3081.391 ; gain = 11.012 ; free physical = 2473 ; free virtual = 19223

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: cbd1c035

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3105.402 ; gain = 35.023 ; free physical = 2471 ; free virtual = 19223
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3105.402 ; gain = 35.023 ; free physical = 2488 ; free virtual = 19240

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 3105.402 ; gain = 43.031 ; free physical = 2486 ; free virtual = 19240
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
## report_timing_summary	;
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 12 13:49:25 2022
| Host         : ece-000 running 64-bit unknown
| Command      : report_timing_summary
| Design       : lab5_top_io_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


## write_bitstream -force $MODULE.bit	;
Command: write_bitstream -force lab5_top_io_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/courses/ece_2612/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab5_top_io_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3363.684 ; gain = 258.281 ; free physical = 2687 ; free virtual = 19298
## file delete [glob -nocomplain vivado*.backup.*]
INFO: [Common 17-206] Exiting Vivado at Tue Apr 12 13:49:40 2022...
