# UART with FIFO Buffer

## ğŸ“Œ Project Overview
This project implements a **UART (Universal Asynchronous Receiver/Transmitter) with FIFO buffers** for both transmission (TX) and reception (RX).  
The design is written in **Verilog HDL** and simulated using **ModelSim / QuestaSim**. It supports:
- Transmitting and receiving serial data.
- FIFO buffering to handle back-to-back data streams.
- Configurable parity.
- Verified testbench with multiple data inputs.

This project was developed as part of my exploration into digital design, FPGA development, and verification.

---

## âš¡ Features
- **UART TX and RX modules**
- **FIFO buffers** for smooth data handling
- **Configurable parity bit**
- **Testbench** for functional verification

---

## ğŸ—ï¸ Project Structure
```
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ uart_tx.v
â”‚   â”œâ”€â”€ uart_rx.v
â”‚   â”œâ”€â”€ fifo_tx.v
â”‚   â”œâ”€â”€ fifo_rx.v
â”‚   â””â”€â”€ top_module.v
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ uart_tb.v
â”‚   â””â”€â”€ test_data.hex
â”œâ”€â”€ sim/
â”‚   â””â”€â”€ (simulation logs, waveform files, etc.)
â”œâ”€â”€ README.md
â””â”€â”€ LICENSE
```

---

## ğŸš€ Getting Started

### Prerequisites
- Intel Quartus Prime (for synthesis on FPGA)  
- ModelSim / QuestaSim (for simulation)  
- Git  

## ğŸ“Š Results
- âœ… UART TX & RX verified with FIFO buffering.  
- âœ… Data transmission verified for multiple bytes.  
- âš ï¸ Known issue: FIFO underflow may occur if TX start signal is not aligned (fixed in testbench).  


## ğŸ‘¨â€ğŸ’» Author
**Maruthi Chamarthi**  
- ğŸ“ NIT Durgapur  
- ğŸ”¬ Interested in FPGA, ASIC, and digital design verification  

---
