//
// Module mopshub_lib.select_io_module_emci.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 13:25:10 03/10/22
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module select_io_module_emci( 
   // Port Declarations
   input   wire           clk, 
   input   wire           clk_80, 
   input   wire           reset, 
   input   wire           rx_elink_n, 
   input   wire           rx_elink_p, 
   output  wire    [1:0]  rx_elink2bit, 
   input   wire    [1:0]  tx_elink2bit, 
   output  wire           tx_elink_p, 
   output  wire           tx_elink_n
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire   def_value     = 1'b0;
wire   en_value      = 1'b1;
wire   tx_elink1bit;
wire   rx_elink1bit;


// Instances 
// edin buffer [Differential Input Buffer Primitives]
// 
IBUFDS edin_buf( 
   .I  (rx_elink_p), 
   .IB (rx_elink_n), 
   .O  (rx_elink1bit)
); 

// define the output rx Signal
// 
ISERDESE3 #(4,"FALSE","FALSE",1'b0,1'b0,1'b0,"ULTRASCALE_PLUS")
ISERDESE3_inst( 
   .CLK(clk_80),
   .CLKDIV(clk),
   .FIFO_RD_CLK(clk_80),
   .RST(reset),
   .D(rx_elink1bit),
   .FIFO_RD_EN(en_value),
   .Q(rx_elink2bit)
); 

//  End of OSERDESE3_inst instantiation
// 
// brign the differential signals
// 
OBUFDS edout_buf( 
   .I  (tx_elink1bit), 
   .O  (tx_elink_p), 
   .OB (tx_elink_n)
); 

//  End of ISERDESE3_inst instantiation
// 
// 
// define the output tx Signal
// 
OSERDESE3 #(4,1'b0,1'b0,1'b0,1'b0,"ULTRASCALE_PLUS")
OSERDESE3_inst( 
   .CLK    (clk_80), 
   .CLKDIV (clk), 
   .D      (tx_elink2bit), 
   .RST    (reset), 
   .T_OUT  (), 
   .OQ     (tx_elink1bit), 
   .T      (def_value)
); 


endmodule // select_io_module_emci

