
Ai_Wheel_Chair.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ad8  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  08008cc0  08008cc0  00018cc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090d4  080090d4  00020210  2**0
                  CONTENTS
  4 .ARM          00000008  080090d4  080090d4  000190d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090dc  080090dc  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090dc  080090dc  000190dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080090e0  080090e0  000190e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  080090e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000597c  20000210  080092f4  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005b8c  080092f4  00025b8c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ebdd  00000000  00000000  00020239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002798  00000000  00000000  0002ee16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f80  00000000  00000000  000315b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e78  00000000  00000000  00032530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002051a  00000000  00000000  000333a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010eb7  00000000  00000000  000538c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b7ecd  00000000  00000000  00064779  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011c646  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005270  00000000  00000000  0011c698  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000210 	.word	0x20000210
 8000204:	00000000 	.word	0x00000000
 8000208:	08008ca8 	.word	0x08008ca8

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000214 	.word	0x20000214
 8000224:	08008ca8 	.word	0x08008ca8

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2f>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b68:	bf24      	itt	cs
 8000b6a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b6e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b72:	d90d      	bls.n	8000b90 <__aeabi_d2f+0x30>
 8000b74:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b78:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b7c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b80:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b84:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b88:	bf08      	it	eq
 8000b8a:	f020 0001 	biceq.w	r0, r0, #1
 8000b8e:	4770      	bx	lr
 8000b90:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b94:	d121      	bne.n	8000bda <__aeabi_d2f+0x7a>
 8000b96:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b9a:	bfbc      	itt	lt
 8000b9c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	4770      	bxlt	lr
 8000ba2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ba6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000baa:	f1c2 0218 	rsb	r2, r2, #24
 8000bae:	f1c2 0c20 	rsb	ip, r2, #32
 8000bb2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bba:	bf18      	it	ne
 8000bbc:	f040 0001 	orrne.w	r0, r0, #1
 8000bc0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bcc:	ea40 000c 	orr.w	r0, r0, ip
 8000bd0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd8:	e7cc      	b.n	8000b74 <__aeabi_d2f+0x14>
 8000bda:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bde:	d107      	bne.n	8000bf0 <__aeabi_d2f+0x90>
 8000be0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be4:	bf1e      	ittt	ne
 8000be6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bea:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bee:	4770      	bxne	lr
 8000bf0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bf4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop

08000c00 <__aeabi_frsub>:
 8000c00:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c04:	e002      	b.n	8000c0c <__addsf3>
 8000c06:	bf00      	nop

08000c08 <__aeabi_fsub>:
 8000c08:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c0c <__addsf3>:
 8000c0c:	0042      	lsls	r2, r0, #1
 8000c0e:	bf1f      	itttt	ne
 8000c10:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c14:	ea92 0f03 	teqne	r2, r3
 8000c18:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c1c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c20:	d06a      	beq.n	8000cf8 <__addsf3+0xec>
 8000c22:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c26:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c2a:	bfc1      	itttt	gt
 8000c2c:	18d2      	addgt	r2, r2, r3
 8000c2e:	4041      	eorgt	r1, r0
 8000c30:	4048      	eorgt	r0, r1
 8000c32:	4041      	eorgt	r1, r0
 8000c34:	bfb8      	it	lt
 8000c36:	425b      	neglt	r3, r3
 8000c38:	2b19      	cmp	r3, #25
 8000c3a:	bf88      	it	hi
 8000c3c:	4770      	bxhi	lr
 8000c3e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c42:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c46:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c4a:	bf18      	it	ne
 8000c4c:	4240      	negne	r0, r0
 8000c4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c52:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c56:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c5a:	bf18      	it	ne
 8000c5c:	4249      	negne	r1, r1
 8000c5e:	ea92 0f03 	teq	r2, r3
 8000c62:	d03f      	beq.n	8000ce4 <__addsf3+0xd8>
 8000c64:	f1a2 0201 	sub.w	r2, r2, #1
 8000c68:	fa41 fc03 	asr.w	ip, r1, r3
 8000c6c:	eb10 000c 	adds.w	r0, r0, ip
 8000c70:	f1c3 0320 	rsb	r3, r3, #32
 8000c74:	fa01 f103 	lsl.w	r1, r1, r3
 8000c78:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c7c:	d502      	bpl.n	8000c84 <__addsf3+0x78>
 8000c7e:	4249      	negs	r1, r1
 8000c80:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c84:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c88:	d313      	bcc.n	8000cb2 <__addsf3+0xa6>
 8000c8a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c8e:	d306      	bcc.n	8000c9e <__addsf3+0x92>
 8000c90:	0840      	lsrs	r0, r0, #1
 8000c92:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c96:	f102 0201 	add.w	r2, r2, #1
 8000c9a:	2afe      	cmp	r2, #254	; 0xfe
 8000c9c:	d251      	bcs.n	8000d42 <__addsf3+0x136>
 8000c9e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ca2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ca6:	bf08      	it	eq
 8000ca8:	f020 0001 	biceq.w	r0, r0, #1
 8000cac:	ea40 0003 	orr.w	r0, r0, r3
 8000cb0:	4770      	bx	lr
 8000cb2:	0049      	lsls	r1, r1, #1
 8000cb4:	eb40 0000 	adc.w	r0, r0, r0
 8000cb8:	3a01      	subs	r2, #1
 8000cba:	bf28      	it	cs
 8000cbc:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000cc0:	d2ed      	bcs.n	8000c9e <__addsf3+0x92>
 8000cc2:	fab0 fc80 	clz	ip, r0
 8000cc6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cca:	ebb2 020c 	subs.w	r2, r2, ip
 8000cce:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cd2:	bfaa      	itet	ge
 8000cd4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cd8:	4252      	neglt	r2, r2
 8000cda:	4318      	orrge	r0, r3
 8000cdc:	bfbc      	itt	lt
 8000cde:	40d0      	lsrlt	r0, r2
 8000ce0:	4318      	orrlt	r0, r3
 8000ce2:	4770      	bx	lr
 8000ce4:	f092 0f00 	teq	r2, #0
 8000ce8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000cec:	bf06      	itte	eq
 8000cee:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cf2:	3201      	addeq	r2, #1
 8000cf4:	3b01      	subne	r3, #1
 8000cf6:	e7b5      	b.n	8000c64 <__addsf3+0x58>
 8000cf8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cfc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d00:	bf18      	it	ne
 8000d02:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d06:	d021      	beq.n	8000d4c <__addsf3+0x140>
 8000d08:	ea92 0f03 	teq	r2, r3
 8000d0c:	d004      	beq.n	8000d18 <__addsf3+0x10c>
 8000d0e:	f092 0f00 	teq	r2, #0
 8000d12:	bf08      	it	eq
 8000d14:	4608      	moveq	r0, r1
 8000d16:	4770      	bx	lr
 8000d18:	ea90 0f01 	teq	r0, r1
 8000d1c:	bf1c      	itt	ne
 8000d1e:	2000      	movne	r0, #0
 8000d20:	4770      	bxne	lr
 8000d22:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d26:	d104      	bne.n	8000d32 <__addsf3+0x126>
 8000d28:	0040      	lsls	r0, r0, #1
 8000d2a:	bf28      	it	cs
 8000d2c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d30:	4770      	bx	lr
 8000d32:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d36:	bf3c      	itt	cc
 8000d38:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d3c:	4770      	bxcc	lr
 8000d3e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d42:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d46:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d4a:	4770      	bx	lr
 8000d4c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d50:	bf16      	itet	ne
 8000d52:	4608      	movne	r0, r1
 8000d54:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d58:	4601      	movne	r1, r0
 8000d5a:	0242      	lsls	r2, r0, #9
 8000d5c:	bf06      	itte	eq
 8000d5e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d62:	ea90 0f01 	teqeq	r0, r1
 8000d66:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_ui2f>:
 8000d6c:	f04f 0300 	mov.w	r3, #0
 8000d70:	e004      	b.n	8000d7c <__aeabi_i2f+0x8>
 8000d72:	bf00      	nop

08000d74 <__aeabi_i2f>:
 8000d74:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d78:	bf48      	it	mi
 8000d7a:	4240      	negmi	r0, r0
 8000d7c:	ea5f 0c00 	movs.w	ip, r0
 8000d80:	bf08      	it	eq
 8000d82:	4770      	bxeq	lr
 8000d84:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d88:	4601      	mov	r1, r0
 8000d8a:	f04f 0000 	mov.w	r0, #0
 8000d8e:	e01c      	b.n	8000dca <__aeabi_l2f+0x2a>

08000d90 <__aeabi_ul2f>:
 8000d90:	ea50 0201 	orrs.w	r2, r0, r1
 8000d94:	bf08      	it	eq
 8000d96:	4770      	bxeq	lr
 8000d98:	f04f 0300 	mov.w	r3, #0
 8000d9c:	e00a      	b.n	8000db4 <__aeabi_l2f+0x14>
 8000d9e:	bf00      	nop

08000da0 <__aeabi_l2f>:
 8000da0:	ea50 0201 	orrs.w	r2, r0, r1
 8000da4:	bf08      	it	eq
 8000da6:	4770      	bxeq	lr
 8000da8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dac:	d502      	bpl.n	8000db4 <__aeabi_l2f+0x14>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	ea5f 0c01 	movs.w	ip, r1
 8000db8:	bf02      	ittt	eq
 8000dba:	4684      	moveq	ip, r0
 8000dbc:	4601      	moveq	r1, r0
 8000dbe:	2000      	moveq	r0, #0
 8000dc0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000dc4:	bf08      	it	eq
 8000dc6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000dca:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dce:	fabc f28c 	clz	r2, ip
 8000dd2:	3a08      	subs	r2, #8
 8000dd4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dd8:	db10      	blt.n	8000dfc <__aeabi_l2f+0x5c>
 8000dda:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dde:	4463      	add	r3, ip
 8000de0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de4:	f1c2 0220 	rsb	r2, r2, #32
 8000de8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000dec:	fa20 f202 	lsr.w	r2, r0, r2
 8000df0:	eb43 0002 	adc.w	r0, r3, r2
 8000df4:	bf08      	it	eq
 8000df6:	f020 0001 	biceq.w	r0, r0, #1
 8000dfa:	4770      	bx	lr
 8000dfc:	f102 0220 	add.w	r2, r2, #32
 8000e00:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e04:	f1c2 0220 	rsb	r2, r2, #32
 8000e08:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e0c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e10:	eb43 0002 	adc.w	r0, r3, r2
 8000e14:	bf08      	it	eq
 8000e16:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e1a:	4770      	bx	lr

08000e1c <__aeabi_fmul>:
 8000e1c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e20:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e24:	bf1e      	ittt	ne
 8000e26:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2a:	ea92 0f0c 	teqne	r2, ip
 8000e2e:	ea93 0f0c 	teqne	r3, ip
 8000e32:	d06f      	beq.n	8000f14 <__aeabi_fmul+0xf8>
 8000e34:	441a      	add	r2, r3
 8000e36:	ea80 0c01 	eor.w	ip, r0, r1
 8000e3a:	0240      	lsls	r0, r0, #9
 8000e3c:	bf18      	it	ne
 8000e3e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e42:	d01e      	beq.n	8000e82 <__aeabi_fmul+0x66>
 8000e44:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e48:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e4c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e50:	fba0 3101 	umull	r3, r1, r0, r1
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e58:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e5c:	bf3e      	ittt	cc
 8000e5e:	0049      	lslcc	r1, r1, #1
 8000e60:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e64:	005b      	lslcc	r3, r3, #1
 8000e66:	ea40 0001 	orr.w	r0, r0, r1
 8000e6a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e6e:	2afd      	cmp	r2, #253	; 0xfd
 8000e70:	d81d      	bhi.n	8000eae <__aeabi_fmul+0x92>
 8000e72:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e76:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e7a:	bf08      	it	eq
 8000e7c:	f020 0001 	biceq.w	r0, r0, #1
 8000e80:	4770      	bx	lr
 8000e82:	f090 0f00 	teq	r0, #0
 8000e86:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e8a:	bf08      	it	eq
 8000e8c:	0249      	lsleq	r1, r1, #9
 8000e8e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e92:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e96:	3a7f      	subs	r2, #127	; 0x7f
 8000e98:	bfc2      	ittt	gt
 8000e9a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e9e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ea2:	4770      	bxgt	lr
 8000ea4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea8:	f04f 0300 	mov.w	r3, #0
 8000eac:	3a01      	subs	r2, #1
 8000eae:	dc5d      	bgt.n	8000f6c <__aeabi_fmul+0x150>
 8000eb0:	f112 0f19 	cmn.w	r2, #25
 8000eb4:	bfdc      	itt	le
 8000eb6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000eba:	4770      	bxle	lr
 8000ebc:	f1c2 0200 	rsb	r2, r2, #0
 8000ec0:	0041      	lsls	r1, r0, #1
 8000ec2:	fa21 f102 	lsr.w	r1, r1, r2
 8000ec6:	f1c2 0220 	rsb	r2, r2, #32
 8000eca:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ece:	ea5f 0031 	movs.w	r0, r1, rrx
 8000ed2:	f140 0000 	adc.w	r0, r0, #0
 8000ed6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000eda:	bf08      	it	eq
 8000edc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ee0:	4770      	bx	lr
 8000ee2:	f092 0f00 	teq	r2, #0
 8000ee6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eea:	bf02      	ittt	eq
 8000eec:	0040      	lsleq	r0, r0, #1
 8000eee:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ef2:	3a01      	subeq	r2, #1
 8000ef4:	d0f9      	beq.n	8000eea <__aeabi_fmul+0xce>
 8000ef6:	ea40 000c 	orr.w	r0, r0, ip
 8000efa:	f093 0f00 	teq	r3, #0
 8000efe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f02:	bf02      	ittt	eq
 8000f04:	0049      	lsleq	r1, r1, #1
 8000f06:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f0a:	3b01      	subeq	r3, #1
 8000f0c:	d0f9      	beq.n	8000f02 <__aeabi_fmul+0xe6>
 8000f0e:	ea41 010c 	orr.w	r1, r1, ip
 8000f12:	e78f      	b.n	8000e34 <__aeabi_fmul+0x18>
 8000f14:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f18:	ea92 0f0c 	teq	r2, ip
 8000f1c:	bf18      	it	ne
 8000f1e:	ea93 0f0c 	teqne	r3, ip
 8000f22:	d00a      	beq.n	8000f3a <__aeabi_fmul+0x11e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1d8      	bne.n	8000ee2 <__aeabi_fmul+0xc6>
 8000f30:	ea80 0001 	eor.w	r0, r0, r1
 8000f34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f38:	4770      	bx	lr
 8000f3a:	f090 0f00 	teq	r0, #0
 8000f3e:	bf17      	itett	ne
 8000f40:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f44:	4608      	moveq	r0, r1
 8000f46:	f091 0f00 	teqne	r1, #0
 8000f4a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f4e:	d014      	beq.n	8000f7a <__aeabi_fmul+0x15e>
 8000f50:	ea92 0f0c 	teq	r2, ip
 8000f54:	d101      	bne.n	8000f5a <__aeabi_fmul+0x13e>
 8000f56:	0242      	lsls	r2, r0, #9
 8000f58:	d10f      	bne.n	8000f7a <__aeabi_fmul+0x15e>
 8000f5a:	ea93 0f0c 	teq	r3, ip
 8000f5e:	d103      	bne.n	8000f68 <__aeabi_fmul+0x14c>
 8000f60:	024b      	lsls	r3, r1, #9
 8000f62:	bf18      	it	ne
 8000f64:	4608      	movne	r0, r1
 8000f66:	d108      	bne.n	8000f7a <__aeabi_fmul+0x15e>
 8000f68:	ea80 0001 	eor.w	r0, r0, r1
 8000f6c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f78:	4770      	bx	lr
 8000f7a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f7e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f82:	4770      	bx	lr

08000f84 <__aeabi_fdiv>:
 8000f84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f8c:	bf1e      	ittt	ne
 8000f8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f92:	ea92 0f0c 	teqne	r2, ip
 8000f96:	ea93 0f0c 	teqne	r3, ip
 8000f9a:	d069      	beq.n	8001070 <__aeabi_fdiv+0xec>
 8000f9c:	eba2 0203 	sub.w	r2, r2, r3
 8000fa0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fa4:	0249      	lsls	r1, r1, #9
 8000fa6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000faa:	d037      	beq.n	800101c <__aeabi_fdiv+0x98>
 8000fac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000fb0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fb4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000fb8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000fbc:	428b      	cmp	r3, r1
 8000fbe:	bf38      	it	cc
 8000fc0:	005b      	lslcc	r3, r3, #1
 8000fc2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000fc6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000fca:	428b      	cmp	r3, r1
 8000fcc:	bf24      	itt	cs
 8000fce:	1a5b      	subcs	r3, r3, r1
 8000fd0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000fd4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000fd8:	bf24      	itt	cs
 8000fda:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000fde:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000fe2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000fe6:	bf24      	itt	cs
 8000fe8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ff0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ff4:	bf24      	itt	cs
 8000ff6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ffa:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ffe:	011b      	lsls	r3, r3, #4
 8001000:	bf18      	it	ne
 8001002:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001006:	d1e0      	bne.n	8000fca <__aeabi_fdiv+0x46>
 8001008:	2afd      	cmp	r2, #253	; 0xfd
 800100a:	f63f af50 	bhi.w	8000eae <__aeabi_fmul+0x92>
 800100e:	428b      	cmp	r3, r1
 8001010:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001014:	bf08      	it	eq
 8001016:	f020 0001 	biceq.w	r0, r0, #1
 800101a:	4770      	bx	lr
 800101c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001020:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001024:	327f      	adds	r2, #127	; 0x7f
 8001026:	bfc2      	ittt	gt
 8001028:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800102c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001030:	4770      	bxgt	lr
 8001032:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001036:	f04f 0300 	mov.w	r3, #0
 800103a:	3a01      	subs	r2, #1
 800103c:	e737      	b.n	8000eae <__aeabi_fmul+0x92>
 800103e:	f092 0f00 	teq	r2, #0
 8001042:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001046:	bf02      	ittt	eq
 8001048:	0040      	lsleq	r0, r0, #1
 800104a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800104e:	3a01      	subeq	r2, #1
 8001050:	d0f9      	beq.n	8001046 <__aeabi_fdiv+0xc2>
 8001052:	ea40 000c 	orr.w	r0, r0, ip
 8001056:	f093 0f00 	teq	r3, #0
 800105a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800105e:	bf02      	ittt	eq
 8001060:	0049      	lsleq	r1, r1, #1
 8001062:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001066:	3b01      	subeq	r3, #1
 8001068:	d0f9      	beq.n	800105e <__aeabi_fdiv+0xda>
 800106a:	ea41 010c 	orr.w	r1, r1, ip
 800106e:	e795      	b.n	8000f9c <__aeabi_fdiv+0x18>
 8001070:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001074:	ea92 0f0c 	teq	r2, ip
 8001078:	d108      	bne.n	800108c <__aeabi_fdiv+0x108>
 800107a:	0242      	lsls	r2, r0, #9
 800107c:	f47f af7d 	bne.w	8000f7a <__aeabi_fmul+0x15e>
 8001080:	ea93 0f0c 	teq	r3, ip
 8001084:	f47f af70 	bne.w	8000f68 <__aeabi_fmul+0x14c>
 8001088:	4608      	mov	r0, r1
 800108a:	e776      	b.n	8000f7a <__aeabi_fmul+0x15e>
 800108c:	ea93 0f0c 	teq	r3, ip
 8001090:	d104      	bne.n	800109c <__aeabi_fdiv+0x118>
 8001092:	024b      	lsls	r3, r1, #9
 8001094:	f43f af4c 	beq.w	8000f30 <__aeabi_fmul+0x114>
 8001098:	4608      	mov	r0, r1
 800109a:	e76e      	b.n	8000f7a <__aeabi_fmul+0x15e>
 800109c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010a0:	bf18      	it	ne
 80010a2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010a6:	d1ca      	bne.n	800103e <__aeabi_fdiv+0xba>
 80010a8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010ac:	f47f af5c 	bne.w	8000f68 <__aeabi_fmul+0x14c>
 80010b0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010b4:	f47f af3c 	bne.w	8000f30 <__aeabi_fmul+0x114>
 80010b8:	e75f      	b.n	8000f7a <__aeabi_fmul+0x15e>
 80010ba:	bf00      	nop

080010bc <__gesf2>:
 80010bc:	f04f 3cff 	mov.w	ip, #4294967295
 80010c0:	e006      	b.n	80010d0 <__cmpsf2+0x4>
 80010c2:	bf00      	nop

080010c4 <__lesf2>:
 80010c4:	f04f 0c01 	mov.w	ip, #1
 80010c8:	e002      	b.n	80010d0 <__cmpsf2+0x4>
 80010ca:	bf00      	nop

080010cc <__cmpsf2>:
 80010cc:	f04f 0c01 	mov.w	ip, #1
 80010d0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80010d4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010dc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010e0:	bf18      	it	ne
 80010e2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80010e6:	d011      	beq.n	800110c <__cmpsf2+0x40>
 80010e8:	b001      	add	sp, #4
 80010ea:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80010ee:	bf18      	it	ne
 80010f0:	ea90 0f01 	teqne	r0, r1
 80010f4:	bf58      	it	pl
 80010f6:	ebb2 0003 	subspl.w	r0, r2, r3
 80010fa:	bf88      	it	hi
 80010fc:	17c8      	asrhi	r0, r1, #31
 80010fe:	bf38      	it	cc
 8001100:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001104:	bf18      	it	ne
 8001106:	f040 0001 	orrne.w	r0, r0, #1
 800110a:	4770      	bx	lr
 800110c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001110:	d102      	bne.n	8001118 <__cmpsf2+0x4c>
 8001112:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001116:	d105      	bne.n	8001124 <__cmpsf2+0x58>
 8001118:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800111c:	d1e4      	bne.n	80010e8 <__cmpsf2+0x1c>
 800111e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001122:	d0e1      	beq.n	80010e8 <__cmpsf2+0x1c>
 8001124:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop

0800112c <__aeabi_cfrcmple>:
 800112c:	4684      	mov	ip, r0
 800112e:	4608      	mov	r0, r1
 8001130:	4661      	mov	r1, ip
 8001132:	e7ff      	b.n	8001134 <__aeabi_cfcmpeq>

08001134 <__aeabi_cfcmpeq>:
 8001134:	b50f      	push	{r0, r1, r2, r3, lr}
 8001136:	f7ff ffc9 	bl	80010cc <__cmpsf2>
 800113a:	2800      	cmp	r0, #0
 800113c:	bf48      	it	mi
 800113e:	f110 0f00 	cmnmi.w	r0, #0
 8001142:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001144 <__aeabi_fcmpeq>:
 8001144:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001148:	f7ff fff4 	bl	8001134 <__aeabi_cfcmpeq>
 800114c:	bf0c      	ite	eq
 800114e:	2001      	moveq	r0, #1
 8001150:	2000      	movne	r0, #0
 8001152:	f85d fb08 	ldr.w	pc, [sp], #8
 8001156:	bf00      	nop

08001158 <__aeabi_fcmplt>:
 8001158:	f84d ed08 	str.w	lr, [sp, #-8]!
 800115c:	f7ff ffea 	bl	8001134 <__aeabi_cfcmpeq>
 8001160:	bf34      	ite	cc
 8001162:	2001      	movcc	r0, #1
 8001164:	2000      	movcs	r0, #0
 8001166:	f85d fb08 	ldr.w	pc, [sp], #8
 800116a:	bf00      	nop

0800116c <__aeabi_fcmple>:
 800116c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001170:	f7ff ffe0 	bl	8001134 <__aeabi_cfcmpeq>
 8001174:	bf94      	ite	ls
 8001176:	2001      	movls	r0, #1
 8001178:	2000      	movhi	r0, #0
 800117a:	f85d fb08 	ldr.w	pc, [sp], #8
 800117e:	bf00      	nop

08001180 <__aeabi_fcmpge>:
 8001180:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001184:	f7ff ffd2 	bl	800112c <__aeabi_cfrcmple>
 8001188:	bf94      	ite	ls
 800118a:	2001      	movls	r0, #1
 800118c:	2000      	movhi	r0, #0
 800118e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001192:	bf00      	nop

08001194 <__aeabi_fcmpgt>:
 8001194:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001198:	f7ff ffc8 	bl	800112c <__aeabi_cfrcmple>
 800119c:	bf34      	ite	cc
 800119e:	2001      	movcc	r0, #1
 80011a0:	2000      	movcs	r0, #0
 80011a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011a6:	bf00      	nop

080011a8 <__aeabi_f2iz>:
 80011a8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011ac:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011b0:	d30f      	bcc.n	80011d2 <__aeabi_f2iz+0x2a>
 80011b2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011b6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011ba:	d90d      	bls.n	80011d8 <__aeabi_f2iz+0x30>
 80011bc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80011c0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011c4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80011c8:	fa23 f002 	lsr.w	r0, r3, r2
 80011cc:	bf18      	it	ne
 80011ce:	4240      	negne	r0, r0
 80011d0:	4770      	bx	lr
 80011d2:	f04f 0000 	mov.w	r0, #0
 80011d6:	4770      	bx	lr
 80011d8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80011dc:	d101      	bne.n	80011e2 <__aeabi_f2iz+0x3a>
 80011de:	0242      	lsls	r2, r0, #9
 80011e0:	d105      	bne.n	80011ee <__aeabi_f2iz+0x46>
 80011e2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80011e6:	bf08      	it	eq
 80011e8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80011ec:	4770      	bx	lr
 80011ee:	f04f 0000 	mov.w	r0, #0
 80011f2:	4770      	bx	lr

080011f4 <__aeabi_uldivmod>:
 80011f4:	b953      	cbnz	r3, 800120c <__aeabi_uldivmod+0x18>
 80011f6:	b94a      	cbnz	r2, 800120c <__aeabi_uldivmod+0x18>
 80011f8:	2900      	cmp	r1, #0
 80011fa:	bf08      	it	eq
 80011fc:	2800      	cmpeq	r0, #0
 80011fe:	bf1c      	itt	ne
 8001200:	f04f 31ff 	movne.w	r1, #4294967295
 8001204:	f04f 30ff 	movne.w	r0, #4294967295
 8001208:	f000 b976 	b.w	80014f8 <__aeabi_idiv0>
 800120c:	f1ad 0c08 	sub.w	ip, sp, #8
 8001210:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001214:	f000 f806 	bl	8001224 <__udivmoddi4>
 8001218:	f8dd e004 	ldr.w	lr, [sp, #4]
 800121c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001220:	b004      	add	sp, #16
 8001222:	4770      	bx	lr

08001224 <__udivmoddi4>:
 8001224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001228:	9e08      	ldr	r6, [sp, #32]
 800122a:	460d      	mov	r5, r1
 800122c:	4604      	mov	r4, r0
 800122e:	4688      	mov	r8, r1
 8001230:	2b00      	cmp	r3, #0
 8001232:	d14d      	bne.n	80012d0 <__udivmoddi4+0xac>
 8001234:	428a      	cmp	r2, r1
 8001236:	4694      	mov	ip, r2
 8001238:	d968      	bls.n	800130c <__udivmoddi4+0xe8>
 800123a:	fab2 f282 	clz	r2, r2
 800123e:	b152      	cbz	r2, 8001256 <__udivmoddi4+0x32>
 8001240:	fa01 f302 	lsl.w	r3, r1, r2
 8001244:	f1c2 0120 	rsb	r1, r2, #32
 8001248:	fa20 f101 	lsr.w	r1, r0, r1
 800124c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001250:	ea41 0803 	orr.w	r8, r1, r3
 8001254:	4094      	lsls	r4, r2
 8001256:	ea4f 411c 	mov.w	r1, ip, lsr #16
 800125a:	fbb8 f7f1 	udiv	r7, r8, r1
 800125e:	fa1f fe8c 	uxth.w	lr, ip
 8001262:	fb01 8817 	mls	r8, r1, r7, r8
 8001266:	fb07 f00e 	mul.w	r0, r7, lr
 800126a:	0c23      	lsrs	r3, r4, #16
 800126c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001270:	4298      	cmp	r0, r3
 8001272:	d90a      	bls.n	800128a <__udivmoddi4+0x66>
 8001274:	eb1c 0303 	adds.w	r3, ip, r3
 8001278:	f107 35ff 	add.w	r5, r7, #4294967295
 800127c:	f080 811e 	bcs.w	80014bc <__udivmoddi4+0x298>
 8001280:	4298      	cmp	r0, r3
 8001282:	f240 811b 	bls.w	80014bc <__udivmoddi4+0x298>
 8001286:	3f02      	subs	r7, #2
 8001288:	4463      	add	r3, ip
 800128a:	1a1b      	subs	r3, r3, r0
 800128c:	fbb3 f0f1 	udiv	r0, r3, r1
 8001290:	fb01 3310 	mls	r3, r1, r0, r3
 8001294:	fb00 fe0e 	mul.w	lr, r0, lr
 8001298:	b2a4      	uxth	r4, r4
 800129a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800129e:	45a6      	cmp	lr, r4
 80012a0:	d90a      	bls.n	80012b8 <__udivmoddi4+0x94>
 80012a2:	eb1c 0404 	adds.w	r4, ip, r4
 80012a6:	f100 33ff 	add.w	r3, r0, #4294967295
 80012aa:	f080 8109 	bcs.w	80014c0 <__udivmoddi4+0x29c>
 80012ae:	45a6      	cmp	lr, r4
 80012b0:	f240 8106 	bls.w	80014c0 <__udivmoddi4+0x29c>
 80012b4:	4464      	add	r4, ip
 80012b6:	3802      	subs	r0, #2
 80012b8:	2100      	movs	r1, #0
 80012ba:	eba4 040e 	sub.w	r4, r4, lr
 80012be:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80012c2:	b11e      	cbz	r6, 80012cc <__udivmoddi4+0xa8>
 80012c4:	2300      	movs	r3, #0
 80012c6:	40d4      	lsrs	r4, r2
 80012c8:	e9c6 4300 	strd	r4, r3, [r6]
 80012cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012d0:	428b      	cmp	r3, r1
 80012d2:	d908      	bls.n	80012e6 <__udivmoddi4+0xc2>
 80012d4:	2e00      	cmp	r6, #0
 80012d6:	f000 80ee 	beq.w	80014b6 <__udivmoddi4+0x292>
 80012da:	2100      	movs	r1, #0
 80012dc:	e9c6 0500 	strd	r0, r5, [r6]
 80012e0:	4608      	mov	r0, r1
 80012e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012e6:	fab3 f183 	clz	r1, r3
 80012ea:	2900      	cmp	r1, #0
 80012ec:	d14a      	bne.n	8001384 <__udivmoddi4+0x160>
 80012ee:	42ab      	cmp	r3, r5
 80012f0:	d302      	bcc.n	80012f8 <__udivmoddi4+0xd4>
 80012f2:	4282      	cmp	r2, r0
 80012f4:	f200 80fc 	bhi.w	80014f0 <__udivmoddi4+0x2cc>
 80012f8:	1a84      	subs	r4, r0, r2
 80012fa:	eb65 0303 	sbc.w	r3, r5, r3
 80012fe:	2001      	movs	r0, #1
 8001300:	4698      	mov	r8, r3
 8001302:	2e00      	cmp	r6, #0
 8001304:	d0e2      	beq.n	80012cc <__udivmoddi4+0xa8>
 8001306:	e9c6 4800 	strd	r4, r8, [r6]
 800130a:	e7df      	b.n	80012cc <__udivmoddi4+0xa8>
 800130c:	b902      	cbnz	r2, 8001310 <__udivmoddi4+0xec>
 800130e:	deff      	udf	#255	; 0xff
 8001310:	fab2 f282 	clz	r2, r2
 8001314:	2a00      	cmp	r2, #0
 8001316:	f040 8091 	bne.w	800143c <__udivmoddi4+0x218>
 800131a:	eba1 000c 	sub.w	r0, r1, ip
 800131e:	2101      	movs	r1, #1
 8001320:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001324:	fa1f fe8c 	uxth.w	lr, ip
 8001328:	fbb0 f3f7 	udiv	r3, r0, r7
 800132c:	fb07 0013 	mls	r0, r7, r3, r0
 8001330:	0c25      	lsrs	r5, r4, #16
 8001332:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001336:	fb0e f003 	mul.w	r0, lr, r3
 800133a:	42a8      	cmp	r0, r5
 800133c:	d908      	bls.n	8001350 <__udivmoddi4+0x12c>
 800133e:	eb1c 0505 	adds.w	r5, ip, r5
 8001342:	f103 38ff 	add.w	r8, r3, #4294967295
 8001346:	d202      	bcs.n	800134e <__udivmoddi4+0x12a>
 8001348:	42a8      	cmp	r0, r5
 800134a:	f200 80ce 	bhi.w	80014ea <__udivmoddi4+0x2c6>
 800134e:	4643      	mov	r3, r8
 8001350:	1a2d      	subs	r5, r5, r0
 8001352:	fbb5 f0f7 	udiv	r0, r5, r7
 8001356:	fb07 5510 	mls	r5, r7, r0, r5
 800135a:	fb0e fe00 	mul.w	lr, lr, r0
 800135e:	b2a4      	uxth	r4, r4
 8001360:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001364:	45a6      	cmp	lr, r4
 8001366:	d908      	bls.n	800137a <__udivmoddi4+0x156>
 8001368:	eb1c 0404 	adds.w	r4, ip, r4
 800136c:	f100 35ff 	add.w	r5, r0, #4294967295
 8001370:	d202      	bcs.n	8001378 <__udivmoddi4+0x154>
 8001372:	45a6      	cmp	lr, r4
 8001374:	f200 80b6 	bhi.w	80014e4 <__udivmoddi4+0x2c0>
 8001378:	4628      	mov	r0, r5
 800137a:	eba4 040e 	sub.w	r4, r4, lr
 800137e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001382:	e79e      	b.n	80012c2 <__udivmoddi4+0x9e>
 8001384:	f1c1 0720 	rsb	r7, r1, #32
 8001388:	408b      	lsls	r3, r1
 800138a:	fa22 fc07 	lsr.w	ip, r2, r7
 800138e:	ea4c 0c03 	orr.w	ip, ip, r3
 8001392:	fa25 fa07 	lsr.w	sl, r5, r7
 8001396:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800139a:	fbba f8f9 	udiv	r8, sl, r9
 800139e:	fa20 f307 	lsr.w	r3, r0, r7
 80013a2:	fb09 aa18 	mls	sl, r9, r8, sl
 80013a6:	408d      	lsls	r5, r1
 80013a8:	fa1f fe8c 	uxth.w	lr, ip
 80013ac:	431d      	orrs	r5, r3
 80013ae:	fa00 f301 	lsl.w	r3, r0, r1
 80013b2:	fb08 f00e 	mul.w	r0, r8, lr
 80013b6:	0c2c      	lsrs	r4, r5, #16
 80013b8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80013bc:	42a0      	cmp	r0, r4
 80013be:	fa02 f201 	lsl.w	r2, r2, r1
 80013c2:	d90b      	bls.n	80013dc <__udivmoddi4+0x1b8>
 80013c4:	eb1c 0404 	adds.w	r4, ip, r4
 80013c8:	f108 3aff 	add.w	sl, r8, #4294967295
 80013cc:	f080 8088 	bcs.w	80014e0 <__udivmoddi4+0x2bc>
 80013d0:	42a0      	cmp	r0, r4
 80013d2:	f240 8085 	bls.w	80014e0 <__udivmoddi4+0x2bc>
 80013d6:	f1a8 0802 	sub.w	r8, r8, #2
 80013da:	4464      	add	r4, ip
 80013dc:	1a24      	subs	r4, r4, r0
 80013de:	fbb4 f0f9 	udiv	r0, r4, r9
 80013e2:	fb09 4410 	mls	r4, r9, r0, r4
 80013e6:	fb00 fe0e 	mul.w	lr, r0, lr
 80013ea:	b2ad      	uxth	r5, r5
 80013ec:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80013f0:	45a6      	cmp	lr, r4
 80013f2:	d908      	bls.n	8001406 <__udivmoddi4+0x1e2>
 80013f4:	eb1c 0404 	adds.w	r4, ip, r4
 80013f8:	f100 35ff 	add.w	r5, r0, #4294967295
 80013fc:	d26c      	bcs.n	80014d8 <__udivmoddi4+0x2b4>
 80013fe:	45a6      	cmp	lr, r4
 8001400:	d96a      	bls.n	80014d8 <__udivmoddi4+0x2b4>
 8001402:	3802      	subs	r0, #2
 8001404:	4464      	add	r4, ip
 8001406:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800140a:	fba0 9502 	umull	r9, r5, r0, r2
 800140e:	eba4 040e 	sub.w	r4, r4, lr
 8001412:	42ac      	cmp	r4, r5
 8001414:	46c8      	mov	r8, r9
 8001416:	46ae      	mov	lr, r5
 8001418:	d356      	bcc.n	80014c8 <__udivmoddi4+0x2a4>
 800141a:	d053      	beq.n	80014c4 <__udivmoddi4+0x2a0>
 800141c:	2e00      	cmp	r6, #0
 800141e:	d069      	beq.n	80014f4 <__udivmoddi4+0x2d0>
 8001420:	ebb3 0208 	subs.w	r2, r3, r8
 8001424:	eb64 040e 	sbc.w	r4, r4, lr
 8001428:	fa22 f301 	lsr.w	r3, r2, r1
 800142c:	fa04 f707 	lsl.w	r7, r4, r7
 8001430:	431f      	orrs	r7, r3
 8001432:	40cc      	lsrs	r4, r1
 8001434:	e9c6 7400 	strd	r7, r4, [r6]
 8001438:	2100      	movs	r1, #0
 800143a:	e747      	b.n	80012cc <__udivmoddi4+0xa8>
 800143c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001440:	f1c2 0120 	rsb	r1, r2, #32
 8001444:	fa25 f301 	lsr.w	r3, r5, r1
 8001448:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800144c:	fa20 f101 	lsr.w	r1, r0, r1
 8001450:	4095      	lsls	r5, r2
 8001452:	430d      	orrs	r5, r1
 8001454:	fbb3 f1f7 	udiv	r1, r3, r7
 8001458:	fb07 3311 	mls	r3, r7, r1, r3
 800145c:	fa1f fe8c 	uxth.w	lr, ip
 8001460:	0c28      	lsrs	r0, r5, #16
 8001462:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001466:	fb01 f30e 	mul.w	r3, r1, lr
 800146a:	4283      	cmp	r3, r0
 800146c:	fa04 f402 	lsl.w	r4, r4, r2
 8001470:	d908      	bls.n	8001484 <__udivmoddi4+0x260>
 8001472:	eb1c 0000 	adds.w	r0, ip, r0
 8001476:	f101 38ff 	add.w	r8, r1, #4294967295
 800147a:	d22f      	bcs.n	80014dc <__udivmoddi4+0x2b8>
 800147c:	4283      	cmp	r3, r0
 800147e:	d92d      	bls.n	80014dc <__udivmoddi4+0x2b8>
 8001480:	3902      	subs	r1, #2
 8001482:	4460      	add	r0, ip
 8001484:	1ac0      	subs	r0, r0, r3
 8001486:	fbb0 f3f7 	udiv	r3, r0, r7
 800148a:	fb07 0013 	mls	r0, r7, r3, r0
 800148e:	b2ad      	uxth	r5, r5
 8001490:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001494:	fb03 f00e 	mul.w	r0, r3, lr
 8001498:	42a8      	cmp	r0, r5
 800149a:	d908      	bls.n	80014ae <__udivmoddi4+0x28a>
 800149c:	eb1c 0505 	adds.w	r5, ip, r5
 80014a0:	f103 38ff 	add.w	r8, r3, #4294967295
 80014a4:	d216      	bcs.n	80014d4 <__udivmoddi4+0x2b0>
 80014a6:	42a8      	cmp	r0, r5
 80014a8:	d914      	bls.n	80014d4 <__udivmoddi4+0x2b0>
 80014aa:	3b02      	subs	r3, #2
 80014ac:	4465      	add	r5, ip
 80014ae:	1a28      	subs	r0, r5, r0
 80014b0:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80014b4:	e738      	b.n	8001328 <__udivmoddi4+0x104>
 80014b6:	4631      	mov	r1, r6
 80014b8:	4630      	mov	r0, r6
 80014ba:	e707      	b.n	80012cc <__udivmoddi4+0xa8>
 80014bc:	462f      	mov	r7, r5
 80014be:	e6e4      	b.n	800128a <__udivmoddi4+0x66>
 80014c0:	4618      	mov	r0, r3
 80014c2:	e6f9      	b.n	80012b8 <__udivmoddi4+0x94>
 80014c4:	454b      	cmp	r3, r9
 80014c6:	d2a9      	bcs.n	800141c <__udivmoddi4+0x1f8>
 80014c8:	ebb9 0802 	subs.w	r8, r9, r2
 80014cc:	eb65 0e0c 	sbc.w	lr, r5, ip
 80014d0:	3801      	subs	r0, #1
 80014d2:	e7a3      	b.n	800141c <__udivmoddi4+0x1f8>
 80014d4:	4643      	mov	r3, r8
 80014d6:	e7ea      	b.n	80014ae <__udivmoddi4+0x28a>
 80014d8:	4628      	mov	r0, r5
 80014da:	e794      	b.n	8001406 <__udivmoddi4+0x1e2>
 80014dc:	4641      	mov	r1, r8
 80014de:	e7d1      	b.n	8001484 <__udivmoddi4+0x260>
 80014e0:	46d0      	mov	r8, sl
 80014e2:	e77b      	b.n	80013dc <__udivmoddi4+0x1b8>
 80014e4:	4464      	add	r4, ip
 80014e6:	3802      	subs	r0, #2
 80014e8:	e747      	b.n	800137a <__udivmoddi4+0x156>
 80014ea:	3b02      	subs	r3, #2
 80014ec:	4465      	add	r5, ip
 80014ee:	e72f      	b.n	8001350 <__udivmoddi4+0x12c>
 80014f0:	4608      	mov	r0, r1
 80014f2:	e706      	b.n	8001302 <__udivmoddi4+0xde>
 80014f4:	4631      	mov	r1, r6
 80014f6:	e6e9      	b.n	80012cc <__udivmoddi4+0xa8>

080014f8 <__aeabi_idiv0>:
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop

080014fc <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001500:	4b17      	ldr	r3, [pc, #92]	; (8001560 <MX_CAN1_Init+0x64>)
 8001502:	4a18      	ldr	r2, [pc, #96]	; (8001564 <MX_CAN1_Init+0x68>)
 8001504:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 40;
 8001506:	4b16      	ldr	r3, [pc, #88]	; (8001560 <MX_CAN1_Init+0x64>)
 8001508:	2228      	movs	r2, #40	; 0x28
 800150a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800150c:	4b14      	ldr	r3, [pc, #80]	; (8001560 <MX_CAN1_Init+0x64>)
 800150e:	2200      	movs	r2, #0
 8001510:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001512:	4b13      	ldr	r3, [pc, #76]	; (8001560 <MX_CAN1_Init+0x64>)
 8001514:	2200      	movs	r2, #0
 8001516:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 8001518:	4b11      	ldr	r3, [pc, #68]	; (8001560 <MX_CAN1_Init+0x64>)
 800151a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800151e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001520:	4b0f      	ldr	r3, [pc, #60]	; (8001560 <MX_CAN1_Init+0x64>)
 8001522:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001526:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001528:	4b0d      	ldr	r3, [pc, #52]	; (8001560 <MX_CAN1_Init+0x64>)
 800152a:	2200      	movs	r2, #0
 800152c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800152e:	4b0c      	ldr	r3, [pc, #48]	; (8001560 <MX_CAN1_Init+0x64>)
 8001530:	2200      	movs	r2, #0
 8001532:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001534:	4b0a      	ldr	r3, [pc, #40]	; (8001560 <MX_CAN1_Init+0x64>)
 8001536:	2200      	movs	r2, #0
 8001538:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800153a:	4b09      	ldr	r3, [pc, #36]	; (8001560 <MX_CAN1_Init+0x64>)
 800153c:	2200      	movs	r2, #0
 800153e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001540:	4b07      	ldr	r3, [pc, #28]	; (8001560 <MX_CAN1_Init+0x64>)
 8001542:	2200      	movs	r2, #0
 8001544:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001546:	4b06      	ldr	r3, [pc, #24]	; (8001560 <MX_CAN1_Init+0x64>)
 8001548:	2200      	movs	r2, #0
 800154a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800154c:	4804      	ldr	r0, [pc, #16]	; (8001560 <MX_CAN1_Init+0x64>)
 800154e:	f001 fe01 	bl	8003154 <HAL_CAN_Init>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001558:	f000 fa8a 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800155c:	bf00      	nop
 800155e:	bd80      	pop	{r7, pc}
 8001560:	200008f8 	.word	0x200008f8
 8001564:	40006400 	.word	0x40006400

08001568 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b088      	sub	sp, #32
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001570:	f107 0310 	add.w	r3, r7, #16
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	605a      	str	r2, [r3, #4]
 800157a:	609a      	str	r2, [r3, #8]
 800157c:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a24      	ldr	r2, [pc, #144]	; (8001614 <HAL_CAN_MspInit+0xac>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d141      	bne.n	800160c <HAL_CAN_MspInit+0xa4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001588:	4b23      	ldr	r3, [pc, #140]	; (8001618 <HAL_CAN_MspInit+0xb0>)
 800158a:	69db      	ldr	r3, [r3, #28]
 800158c:	4a22      	ldr	r2, [pc, #136]	; (8001618 <HAL_CAN_MspInit+0xb0>)
 800158e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001592:	61d3      	str	r3, [r2, #28]
 8001594:	4b20      	ldr	r3, [pc, #128]	; (8001618 <HAL_CAN_MspInit+0xb0>)
 8001596:	69db      	ldr	r3, [r3, #28]
 8001598:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800159c:	60fb      	str	r3, [r7, #12]
 800159e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a0:	4b1d      	ldr	r3, [pc, #116]	; (8001618 <HAL_CAN_MspInit+0xb0>)
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	4a1c      	ldr	r2, [pc, #112]	; (8001618 <HAL_CAN_MspInit+0xb0>)
 80015a6:	f043 0304 	orr.w	r3, r3, #4
 80015aa:	6193      	str	r3, [r2, #24]
 80015ac:	4b1a      	ldr	r3, [pc, #104]	; (8001618 <HAL_CAN_MspInit+0xb0>)
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	f003 0304 	and.w	r3, r3, #4
 80015b4:	60bb      	str	r3, [r7, #8]
 80015b6:	68bb      	ldr	r3, [r7, #8]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80015b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80015bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015be:	2300      	movs	r3, #0
 80015c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c6:	f107 0310 	add.w	r3, r7, #16
 80015ca:	4619      	mov	r1, r3
 80015cc:	4813      	ldr	r0, [pc, #76]	; (800161c <HAL_CAN_MspInit+0xb4>)
 80015ce:	f002 fe97 	bl	8004300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80015d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d8:	2302      	movs	r3, #2
 80015da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015dc:	2303      	movs	r3, #3
 80015de:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e0:	f107 0310 	add.w	r3, r7, #16
 80015e4:	4619      	mov	r1, r3
 80015e6:	480d      	ldr	r0, [pc, #52]	; (800161c <HAL_CAN_MspInit+0xb4>)
 80015e8:	f002 fe8a 	bl	8004300 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 80015ec:	2200      	movs	r2, #0
 80015ee:	2100      	movs	r1, #0
 80015f0:	2013      	movs	r0, #19
 80015f2:	f002 fcfe 	bl	8003ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80015f6:	2013      	movs	r0, #19
 80015f8:	f002 fd17 	bl	800402a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80015fc:	2200      	movs	r2, #0
 80015fe:	2100      	movs	r1, #0
 8001600:	2014      	movs	r0, #20
 8001602:	f002 fcf6 	bl	8003ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001606:	2014      	movs	r0, #20
 8001608:	f002 fd0f 	bl	800402a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800160c:	bf00      	nop
 800160e:	3720      	adds	r7, #32
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	40006400 	.word	0x40006400
 8001618:	40021000 	.word	0x40021000
 800161c:	40010800 	.word	0x40010800

08001620 <Can_Initial>:

//--------------------------------------------------------------------
// Can_Initial
//--------------------------------------------------------------------
void Can_Initial(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
	//CAN Filter
	sFilterConfig.FilterBank = 0;
 8001624:	4b1f      	ldr	r3, [pc, #124]	; (80016a4 <Can_Initial+0x84>)
 8001626:	2200      	movs	r2, #0
 8001628:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800162a:	4b1e      	ldr	r3, [pc, #120]	; (80016a4 <Can_Initial+0x84>)
 800162c:	2200      	movs	r2, #0
 800162e:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001630:	4b1c      	ldr	r3, [pc, #112]	; (80016a4 <Can_Initial+0x84>)
 8001632:	2201      	movs	r2, #1
 8001634:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 8001636:	4b1b      	ldr	r3, [pc, #108]	; (80016a4 <Can_Initial+0x84>)
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 800163c:	4b19      	ldr	r3, [pc, #100]	; (80016a4 <Can_Initial+0x84>)
 800163e:	2200      	movs	r2, #0
 8001640:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;              			// 0x00000000 = ID
 8001642:	4b18      	ldr	r3, [pc, #96]	; (80016a4 <Can_Initial+0x84>)
 8001644:	2200      	movs	r2, #0
 8001646:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8001648:	4b16      	ldr	r3, [pc, #88]	; (80016a4 <Can_Initial+0x84>)
 800164a:	2200      	movs	r2, #0
 800164c:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800164e:	4b15      	ldr	r3, [pc, #84]	; (80016a4 <Can_Initial+0x84>)
 8001650:	2200      	movs	r2, #0
 8001652:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8001654:	4b13      	ldr	r3, [pc, #76]	; (80016a4 <Can_Initial+0x84>)
 8001656:	2201      	movs	r2, #1
 8001658:	621a      	str	r2, [r3, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 800165a:	4b12      	ldr	r3, [pc, #72]	; (80016a4 <Can_Initial+0x84>)
 800165c:	220e      	movs	r2, #14
 800165e:	625a      	str	r2, [r3, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8001660:	4910      	ldr	r1, [pc, #64]	; (80016a4 <Can_Initial+0x84>)
 8001662:	4811      	ldr	r0, [pc, #68]	; (80016a8 <Can_Initial+0x88>)
 8001664:	f001 fe72 	bl	800334c <HAL_CAN_ConfigFilter>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <Can_Initial+0x52>
	{
	  Error_Handler();	//Filter configuration Error
 800166e:	f000 f9ff 	bl	8001a70 <Error_Handler>
	}
	if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8001672:	480d      	ldr	r0, [pc, #52]	; (80016a8 <Can_Initial+0x88>)
 8001674:	f001 ff4a 	bl	800350c <HAL_CAN_Start>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <Can_Initial+0x62>
	{
	  Error_Handler();
 800167e:	f000 f9f7 	bl	8001a70 <Error_Handler>
	}

	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)	//Activate CAN RX notification
 8001682:	2102      	movs	r1, #2
 8001684:	4808      	ldr	r0, [pc, #32]	; (80016a8 <Can_Initial+0x88>)
 8001686:	f002 f970 	bl	800396a <HAL_CAN_ActivateNotification>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <Can_Initial+0x74>
	{
	  Error_Handler();
 8001690:	f000 f9ee 	bl	8001a70 <Error_Handler>
	}
	Can_RxQ.wptr=0;	//Queue write counter clear
 8001694:	4b05      	ldr	r3, [pc, #20]	; (80016ac <Can_Initial+0x8c>)
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]
	Can_RxQ.rptr=0;	//Queue read counter clear
 800169a:	4b04      	ldr	r3, [pc, #16]	; (80016ac <Can_Initial+0x8c>)
 800169c:	2200      	movs	r2, #0
 800169e:	605a      	str	r2, [r3, #4]
}
 80016a0:	bf00      	nop
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	2000022c 	.word	0x2000022c
 80016a8:	200008f8 	.word	0x200008f8
 80016ac:	200008f0 	.word	0x200008f0

080016b0 <SerialToCanSendProcess>:

}
//--------------------------------------------------------------------
// SerialToCanSendProcess
//--------------------------------------------------------------------
void SerialToCanSendProcess(uint8_t *cVal){
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]


	TxHeader.StdId = cVal[2];	// Standard Identifier, 0 ~ 0x7FF
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	3302      	adds	r3, #2
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	461a      	mov	r2, r3
 80016c0:	4b14      	ldr	r3, [pc, #80]	; (8001714 <SerialToCanSendProcess+0x64>)
 80016c2:	601a      	str	r2, [r3, #0]
	TxHeader.RTR = CAN_RTR_DATA;            		//
 80016c4:	4b13      	ldr	r3, [pc, #76]	; (8001714 <SerialToCanSendProcess+0x64>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;              		// ???? ??????? ? ???, STD or EXT
 80016ca:	4b12      	ldr	r3, [pc, #72]	; (8001714 <SerialToCanSendProcess+0x64>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = cVal[4];                       		// ?? ??? , 0 ~ 8 byte
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	3304      	adds	r3, #4
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	461a      	mov	r2, r3
 80016d8:	4b0e      	ldr	r3, [pc, #56]	; (8001714 <SerialToCanSendProcess+0x64>)
 80016da:	611a      	str	r2, [r3, #16]
	TxData[0] = cVal[3];
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	78da      	ldrb	r2, [r3, #3]
 80016e0:	4b0d      	ldr	r3, [pc, #52]	; (8001718 <SerialToCanSendProcess+0x68>)
 80016e2:	701a      	strb	r2, [r3, #0]
	memcpy(TxData + 1, cVal + 5, (uint8_t)cVal[4]);
 80016e4:	480d      	ldr	r0, [pc, #52]	; (800171c <SerialToCanSendProcess+0x6c>)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	1d59      	adds	r1, r3, #5
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	3304      	adds	r3, #4
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	461a      	mov	r2, r3
 80016f2:	f004 fd4f 	bl	8006194 <memcpy>
	TxData[4] = 0x01;
	TxData[5] = 0x07;
	TxData[6] = 0xd0;
	TxData[7] = 0x00;
*/
	if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 80016f6:	4b0a      	ldr	r3, [pc, #40]	; (8001720 <SerialToCanSendProcess+0x70>)
 80016f8:	4a07      	ldr	r2, [pc, #28]	; (8001718 <SerialToCanSendProcess+0x68>)
 80016fa:	4906      	ldr	r1, [pc, #24]	; (8001714 <SerialToCanSendProcess+0x64>)
 80016fc:	4809      	ldr	r0, [pc, #36]	; (8001724 <SerialToCanSendProcess+0x74>)
 80016fe:	f001 ff49 	bl	8003594 <HAL_CAN_AddTxMessage>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <SerialToCanSendProcess+0x5c>
	{
		Error_Handler();
 8001708:	f000 f9b2 	bl	8001a70 <Error_Handler>
	}


	//Can_RxD.StdId[Can_RxQ.rptr-1]=0;
	//memset(Can_RxD.Data[Can_RxQ.rptr-1],0,8);
}
 800170c:	bf00      	nop
 800170e:	3708      	adds	r7, #8
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	20000270 	.word	0x20000270
 8001718:	20000288 	.word	0x20000288
 800171c:	20000289 	.word	0x20000289
 8001720:	20000298 	.word	0x20000298
 8001724:	200008f8 	.word	0x200008f8

08001728 <HAL_CAN_RxFifo0MsgPendingCallback>:
}
//--------------------------------------------------------------------
// HAL_CAN_RxFifo0MsgPendingCallback
//--------------------------------------------------------------------
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan1)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]

	if (HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001730:	4b2a      	ldr	r3, [pc, #168]	; (80017dc <HAL_CAN_RxFifo0MsgPendingCallback+0xb4>)
 8001732:	4a2b      	ldr	r2, [pc, #172]	; (80017e0 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8001734:	2100      	movs	r1, #0
 8001736:	6878      	ldr	r0, [r7, #4]
 8001738:	f002 f806 	bl	8003748 <HAL_CAN_GetRxMessage>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
	{
	  Error_Handler();
 8001742:	f000 f995 	bl	8001a70 <Error_Handler>
	}


	Can_RxD.StdId[Can_RxQ.wptr]=RxHeader.StdId;
 8001746:	4b27      	ldr	r3, [pc, #156]	; (80017e4 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a25      	ldr	r2, [pc, #148]	; (80017e0 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 800174c:	6812      	ldr	r2, [r2, #0]
 800174e:	4926      	ldr	r1, [pc, #152]	; (80017e8 <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>)
 8001750:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	Can_RxD.ExtId[Can_RxQ.wptr]=RxHeader.ExtId;
 8001754:	4b23      	ldr	r3, [pc, #140]	; (80017e4 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a21      	ldr	r2, [pc, #132]	; (80017e0 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 800175a:	6852      	ldr	r2, [r2, #4]
 800175c:	4922      	ldr	r1, [pc, #136]	; (80017e8 <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>)
 800175e:	3350      	adds	r3, #80	; 0x50
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	440b      	add	r3, r1
 8001764:	605a      	str	r2, [r3, #4]
	Can_RxD.IDE  [Can_RxQ.wptr]=RxHeader.IDE;
 8001766:	4b1e      	ldr	r3, [pc, #120]	; (80017e0 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8001768:	689a      	ldr	r2, [r3, #8]
 800176a:	4b1e      	ldr	r3, [pc, #120]	; (80017e4 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	b2d1      	uxtb	r1, r2
 8001770:	4a1d      	ldr	r2, [pc, #116]	; (80017e8 <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>)
 8001772:	4413      	add	r3, r2
 8001774:	460a      	mov	r2, r1
 8001776:	f883 2288 	strb.w	r2, [r3, #648]	; 0x288
	Can_RxD.RTR  [Can_RxQ.wptr]=RxHeader.RTR;
 800177a:	4b19      	ldr	r3, [pc, #100]	; (80017e0 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 800177c:	68da      	ldr	r2, [r3, #12]
 800177e:	4b19      	ldr	r3, [pc, #100]	; (80017e4 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	b2d1      	uxtb	r1, r2
 8001784:	4a18      	ldr	r2, [pc, #96]	; (80017e8 <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>)
 8001786:	4413      	add	r3, r2
 8001788:	460a      	mov	r2, r1
 800178a:	f883 22d9 	strb.w	r2, [r3, #729]	; 0x2d9
	Can_RxD.DLC  [Can_RxQ.wptr]=RxHeader.DLC;
 800178e:	4b14      	ldr	r3, [pc, #80]	; (80017e0 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8001790:	691a      	ldr	r2, [r3, #16]
 8001792:	4b14      	ldr	r3, [pc, #80]	; (80017e4 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	b2d1      	uxtb	r1, r2
 8001798:	4a13      	ldr	r2, [pc, #76]	; (80017e8 <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>)
 800179a:	4413      	add	r3, r2
 800179c:	460a      	mov	r2, r1
 800179e:	f883 232a 	strb.w	r2, [r3, #810]	; 0x32a
	memcpy(Can_RxD.Data[Can_RxQ.wptr],RxData,sizeof(RxData));
 80017a2:	4b10      	ldr	r3, [pc, #64]	; (80017e4 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	336f      	adds	r3, #111	; 0x6f
 80017a8:	00db      	lsls	r3, r3, #3
 80017aa:	4a0f      	ldr	r2, [pc, #60]	; (80017e8 <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>)
 80017ac:	4413      	add	r3, r2
 80017ae:	3303      	adds	r3, #3
 80017b0:	490a      	ldr	r1, [pc, #40]	; (80017dc <HAL_CAN_RxFifo0MsgPendingCallback+0xb4>)
 80017b2:	461a      	mov	r2, r3
 80017b4:	460b      	mov	r3, r1
 80017b6:	cb03      	ldmia	r3!, {r0, r1}
 80017b8:	6010      	str	r0, [r2, #0]
 80017ba:	6051      	str	r1, [r2, #4]
	//printf("StdID: %04lx, IDE: %ld, DLC: %ld\r\n", RxHeader.StdId, RxHeader.IDE, RxHeader.DLC);
	//printf("Data: %d %d %d %d %d %d %d %d\r\n", Can_RxD.Data[Can_RxQ.wptr][0], Can_RxD.Data[Can_RxQ.wptr][1], Can_RxD.Data[Can_RxQ.wptr][2], Can_RxD.Data[Can_RxQ.wptr][3], Can_RxD.Data[Can_RxQ.wptr][4], Can_RxD.Data[Can_RxQ.wptr][5], Can_RxD.Data[Can_RxQ.wptr][6], Can_RxD.Data[Can_RxQ.wptr][7]);

	if(Can_RxQ.wptr >= CAN_MAXQ) Can_RxQ.wptr = 0;	// write ptr clr
 80017bc:	4b09      	ldr	r3, [pc, #36]	; (80017e4 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2b4f      	cmp	r3, #79	; 0x4f
 80017c2:	dd02      	ble.n	80017ca <HAL_CAN_RxFifo0MsgPendingCallback+0xa2>
 80017c4:	4b07      	ldr	r3, [pc, #28]	; (80017e4 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]
	Can_RxQ.wptr++;
 80017ca:	4b06      	ldr	r3, [pc, #24]	; (80017e4 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	3301      	adds	r3, #1
 80017d0:	4a04      	ldr	r2, [pc, #16]	; (80017e4 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 80017d2:	6013      	str	r3, [r2, #0]

}
 80017d4:	bf00      	nop
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20000290 	.word	0x20000290
 80017e0:	20000254 	.word	0x20000254
 80017e4:	200008f0 	.word	0x200008f0
 80017e8:	2000029c 	.word	0x2000029c

080017ec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b088      	sub	sp, #32
 80017f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f2:	f107 0310 	add.w	r3, r7, #16
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
 80017fa:	605a      	str	r2, [r3, #4]
 80017fc:	609a      	str	r2, [r3, #8]
 80017fe:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001800:	4b34      	ldr	r3, [pc, #208]	; (80018d4 <MX_GPIO_Init+0xe8>)
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	4a33      	ldr	r2, [pc, #204]	; (80018d4 <MX_GPIO_Init+0xe8>)
 8001806:	f043 0310 	orr.w	r3, r3, #16
 800180a:	6193      	str	r3, [r2, #24]
 800180c:	4b31      	ldr	r3, [pc, #196]	; (80018d4 <MX_GPIO_Init+0xe8>)
 800180e:	699b      	ldr	r3, [r3, #24]
 8001810:	f003 0310 	and.w	r3, r3, #16
 8001814:	60fb      	str	r3, [r7, #12]
 8001816:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001818:	4b2e      	ldr	r3, [pc, #184]	; (80018d4 <MX_GPIO_Init+0xe8>)
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	4a2d      	ldr	r2, [pc, #180]	; (80018d4 <MX_GPIO_Init+0xe8>)
 800181e:	f043 0320 	orr.w	r3, r3, #32
 8001822:	6193      	str	r3, [r2, #24]
 8001824:	4b2b      	ldr	r3, [pc, #172]	; (80018d4 <MX_GPIO_Init+0xe8>)
 8001826:	699b      	ldr	r3, [r3, #24]
 8001828:	f003 0320 	and.w	r3, r3, #32
 800182c:	60bb      	str	r3, [r7, #8]
 800182e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001830:	4b28      	ldr	r3, [pc, #160]	; (80018d4 <MX_GPIO_Init+0xe8>)
 8001832:	699b      	ldr	r3, [r3, #24]
 8001834:	4a27      	ldr	r2, [pc, #156]	; (80018d4 <MX_GPIO_Init+0xe8>)
 8001836:	f043 0304 	orr.w	r3, r3, #4
 800183a:	6193      	str	r3, [r2, #24]
 800183c:	4b25      	ldr	r3, [pc, #148]	; (80018d4 <MX_GPIO_Init+0xe8>)
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	f003 0304 	and.w	r3, r3, #4
 8001844:	607b      	str	r3, [r7, #4]
 8001846:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001848:	4b22      	ldr	r3, [pc, #136]	; (80018d4 <MX_GPIO_Init+0xe8>)
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	4a21      	ldr	r2, [pc, #132]	; (80018d4 <MX_GPIO_Init+0xe8>)
 800184e:	f043 0308 	orr.w	r3, r3, #8
 8001852:	6193      	str	r3, [r2, #24]
 8001854:	4b1f      	ldr	r3, [pc, #124]	; (80018d4 <MX_GPIO_Init+0xe8>)
 8001856:	699b      	ldr	r3, [r3, #24]
 8001858:	f003 0308 	and.w	r3, r3, #8
 800185c:	603b      	str	r3, [r7, #0]
 800185e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_OPER_GPIO_Port, LED_OPER_Pin, GPIO_PIN_RESET);
 8001860:	2200      	movs	r2, #0
 8001862:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001866:	481c      	ldr	r0, [pc, #112]	; (80018d8 <MX_GPIO_Init+0xec>)
 8001868:	f002 fee5 	bl	8004636 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR_RS485_DIR_Pin|PC_RS485_DIR_Pin|Emergency_En_Pin, GPIO_PIN_RESET);
 800186c:	2200      	movs	r2, #0
 800186e:	f44f 7118 	mov.w	r1, #608	; 0x260
 8001872:	481a      	ldr	r0, [pc, #104]	; (80018dc <MX_GPIO_Init+0xf0>)
 8001874:	f002 fedf 	bl	8004636 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_OPER_Pin;
 8001878:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800187c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800187e:	2301      	movs	r3, #1
 8001880:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001882:	2300      	movs	r3, #0
 8001884:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001886:	2302      	movs	r3, #2
 8001888:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_OPER_GPIO_Port, &GPIO_InitStruct);
 800188a:	f107 0310 	add.w	r3, r7, #16
 800188e:	4619      	mov	r1, r3
 8001890:	4811      	ldr	r0, [pc, #68]	; (80018d8 <MX_GPIO_Init+0xec>)
 8001892:	f002 fd35 	bl	8004300 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = MODE3_Pin|MODE2_Pin|MODE1_Pin|MODE0_Pin;
 8001896:	23f0      	movs	r3, #240	; 0xf0
 8001898:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800189a:	2300      	movs	r3, #0
 800189c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800189e:	2301      	movs	r3, #1
 80018a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a2:	f107 0310 	add.w	r3, r7, #16
 80018a6:	4619      	mov	r1, r3
 80018a8:	480d      	ldr	r0, [pc, #52]	; (80018e0 <MX_GPIO_Init+0xf4>)
 80018aa:	f002 fd29 	bl	8004300 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = MOTOR_RS485_DIR_Pin|PC_RS485_DIR_Pin|Emergency_En_Pin;
 80018ae:	f44f 7318 	mov.w	r3, #608	; 0x260
 80018b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b4:	2301      	movs	r3, #1
 80018b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b8:	2300      	movs	r3, #0
 80018ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018bc:	2302      	movs	r3, #2
 80018be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c0:	f107 0310 	add.w	r3, r7, #16
 80018c4:	4619      	mov	r1, r3
 80018c6:	4805      	ldr	r0, [pc, #20]	; (80018dc <MX_GPIO_Init+0xf0>)
 80018c8:	f002 fd1a 	bl	8004300 <HAL_GPIO_Init>

}
 80018cc:	bf00      	nop
 80018ce:	3720      	adds	r7, #32
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	40021000 	.word	0x40021000
 80018d8:	40011000 	.word	0x40011000
 80018dc:	40010c00 	.word	0x40010c00
 80018e0:	40010800 	.word	0x40010800

080018e4 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar (int ch)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 100);
 80018ec:	1d39      	adds	r1, r7, #4
 80018ee:	2364      	movs	r3, #100	; 0x64
 80018f0:	2201      	movs	r2, #1
 80018f2:	4804      	ldr	r0, [pc, #16]	; (8001904 <__io_putchar+0x20>)
 80018f4:	f003 ff39 	bl	800576a <HAL_UART_Transmit>
  return ch;
 80018f8:	687b      	ldr	r3, [r7, #4]
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	20005af0 	.word	0x20005af0

08001908 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800190c:	f001 fb9c 	bl	8003048 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001910:	f000 f860 	bl	80019d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001914:	f7ff ff6a 	bl	80017ec <MX_GPIO_Init>
  MX_CAN1_Init();
 8001918:	f7ff fdf0 	bl	80014fc <MX_CAN1_Init>
  MX_UART4_Init();
 800191c:	f000 fae0 	bl	8001ee0 <MX_UART4_Init>
  MX_UART5_Init();
 8001920:	f000 fb0a 	bl	8001f38 <MX_UART5_Init>
  MX_USART1_UART_Init();
 8001924:	f000 fb32 	bl	8001f8c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001928:	f000 fb5a 	bl	8001fe0 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 800192c:	f000 f9fc 	bl	8001d28 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  //interrupt 
  HAL_TIM_Base_Start_IT(&htim6);
 8001930:	481f      	ldr	r0, [pc, #124]	; (80019b0 <main+0xa8>)
 8001932:	f003 fc63 	bl	80051fc <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT (&huart1, &buff, 1);
 8001936:	2201      	movs	r2, #1
 8001938:	491e      	ldr	r1, [pc, #120]	; (80019b4 <main+0xac>)
 800193a:	481f      	ldr	r0, [pc, #124]	; (80019b8 <main+0xb0>)
 800193c:	f003 ffa7 	bl	800588e <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT (&huart3, &buff, 1);
 8001940:	2201      	movs	r2, #1
 8001942:	491c      	ldr	r1, [pc, #112]	; (80019b4 <main+0xac>)
 8001944:	481d      	ldr	r0, [pc, #116]	; (80019bc <main+0xb4>)
 8001946:	f003 ffa2 	bl	800588e <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT (&huart4, &buff, 1);
 800194a:	2201      	movs	r2, #1
 800194c:	4919      	ldr	r1, [pc, #100]	; (80019b4 <main+0xac>)
 800194e:	481c      	ldr	r0, [pc, #112]	; (80019c0 <main+0xb8>)
 8001950:	f003 ff9d 	bl	800588e <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT (&huart5, &buff, 1);
 8001954:	2201      	movs	r2, #1
 8001956:	4917      	ldr	r1, [pc, #92]	; (80019b4 <main+0xac>)
 8001958:	481a      	ldr	r0, [pc, #104]	; (80019c4 <main+0xbc>)
 800195a:	f003 ff98 	bl	800588e <HAL_UART_Receive_IT>
  Usart_Init();
 800195e:	f000 fe17 	bl	8002590 <Usart_Init>
  Can_Initial();
 8001962:	f7ff fe5d 	bl	8001620 <Can_Initial>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  serialtype.bSerialType = INPUT_MODE0;
 8001966:	2180      	movs	r1, #128	; 0x80
 8001968:	4817      	ldr	r0, [pc, #92]	; (80019c8 <main+0xc0>)
 800196a:	f002 fe4d 	bl	8004608 <HAL_GPIO_ReadPin>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	bf14      	ite	ne
 8001974:	2301      	movne	r3, #1
 8001976:	2300      	moveq	r3, #0
 8001978:	b2da      	uxtb	r2, r3
 800197a:	4b14      	ldr	r3, [pc, #80]	; (80019cc <main+0xc4>)
 800197c:	701a      	strb	r2, [r3, #0]
	  remotetype.bRemoteType = INPUT_MODE3;
 800197e:	2110      	movs	r1, #16
 8001980:	4811      	ldr	r0, [pc, #68]	; (80019c8 <main+0xc0>)
 8001982:	f002 fe41 	bl	8004608 <HAL_GPIO_ReadPin>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	bf14      	ite	ne
 800198c:	2301      	movne	r3, #1
 800198e:	2300      	moveq	r3, #0
 8001990:	b2da      	uxtb	r2, r3
 8001992:	4b0f      	ldr	r3, [pc, #60]	; (80019d0 <main+0xc8>)
 8001994:	701a      	strb	r2, [r3, #0]

	  //? ???
	  DataGetFlowProcess(COM1);
 8001996:	2000      	movs	r0, #0
 8001998:	f000 fece 	bl	8002738 <DataGetFlowProcess>
	  DataGetFlowProcess(COM3);
 800199c:	2002      	movs	r0, #2
 800199e:	f000 fecb 	bl	8002738 <DataGetFlowProcess>
	  DataGetFlowProcess(COM4);
 80019a2:	2003      	movs	r0, #3
 80019a4:	f000 fec8 	bl	8002738 <DataGetFlowProcess>
	  DataGetFlowProcess(COM5);
 80019a8:	2004      	movs	r0, #4
 80019aa:	f000 fec5 	bl	8002738 <DataGetFlowProcess>
  {
 80019ae:	e7da      	b.n	8001966 <main+0x5e>
 80019b0:	20000954 	.word	0x20000954
 80019b4:	2000099c 	.word	0x2000099c
 80019b8:	20005af0 	.word	0x20005af0
 80019bc:	20005b34 	.word	0x20005b34
 80019c0:	20005a68 	.word	0x20005a68
 80019c4:	20005aac 	.word	0x20005aac
 80019c8:	40010800 	.word	0x40010800
 80019cc:	20000920 	.word	0x20000920
 80019d0:	20000924 	.word	0x20000924

080019d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b094      	sub	sp, #80	; 0x50
 80019d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019da:	f107 0318 	add.w	r3, r7, #24
 80019de:	2238      	movs	r2, #56	; 0x38
 80019e0:	2100      	movs	r1, #0
 80019e2:	4618      	mov	r0, r3
 80019e4:	f004 fbe4 	bl	80061b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019e8:	1d3b      	adds	r3, r7, #4
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]
 80019ee:	605a      	str	r2, [r3, #4]
 80019f0:	609a      	str	r2, [r3, #8]
 80019f2:	60da      	str	r2, [r3, #12]
 80019f4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019f6:	2301      	movs	r3, #1
 80019f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001a00:	2300      	movs	r3, #0
 8001a02:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a04:	2301      	movs	r3, #1
 8001a06:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a14:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a16:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001a1a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a20:	f107 0318 	add.w	r3, r7, #24
 8001a24:	4618      	mov	r0, r3
 8001a26:	f002 fe37 	bl	8004698 <HAL_RCC_OscConfig>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <SystemClock_Config+0x60>
  {
    Error_Handler();
 8001a30:	f000 f81e 	bl	8001a70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a34:	230f      	movs	r3, #15
 8001a36:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a38:	2302      	movs	r3, #2
 8001a3a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a46:	2300      	movs	r3, #0
 8001a48:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a4a:	1d3b      	adds	r3, r7, #4
 8001a4c:	2102      	movs	r1, #2
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f003 f938 	bl	8004cc4 <HAL_RCC_ClockConfig>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001a5a:	f000 f809 	bl	8001a70 <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8001a5e:	4b03      	ldr	r3, [pc, #12]	; (8001a6c <SystemClock_Config+0x98>)
 8001a60:	2201      	movs	r2, #1
 8001a62:	601a      	str	r2, [r3, #0]
}
 8001a64:	bf00      	nop
 8001a66:	3750      	adds	r7, #80	; 0x50
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	42420070 	.word	0x42420070

08001a70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a74:	b672      	cpsid	i
}
 8001a76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a78:	e7fe      	b.n	8001a78 <Error_Handler+0x8>
	...

08001a7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a82:	4b0e      	ldr	r3, [pc, #56]	; (8001abc <HAL_MspInit+0x40>)
 8001a84:	699b      	ldr	r3, [r3, #24]
 8001a86:	4a0d      	ldr	r2, [pc, #52]	; (8001abc <HAL_MspInit+0x40>)
 8001a88:	f043 0301 	orr.w	r3, r3, #1
 8001a8c:	6193      	str	r3, [r2, #24]
 8001a8e:	4b0b      	ldr	r3, [pc, #44]	; (8001abc <HAL_MspInit+0x40>)
 8001a90:	699b      	ldr	r3, [r3, #24]
 8001a92:	f003 0301 	and.w	r3, r3, #1
 8001a96:	607b      	str	r3, [r7, #4]
 8001a98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a9a:	4b08      	ldr	r3, [pc, #32]	; (8001abc <HAL_MspInit+0x40>)
 8001a9c:	69db      	ldr	r3, [r3, #28]
 8001a9e:	4a07      	ldr	r2, [pc, #28]	; (8001abc <HAL_MspInit+0x40>)
 8001aa0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aa4:	61d3      	str	r3, [r2, #28]
 8001aa6:	4b05      	ldr	r3, [pc, #20]	; (8001abc <HAL_MspInit+0x40>)
 8001aa8:	69db      	ldr	r3, [r3, #28]
 8001aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aae:	603b      	str	r3, [r7, #0]
 8001ab0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	370c      	adds	r7, #12
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr
 8001abc:	40021000 	.word	0x40021000

08001ac0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ac4:	e7fe      	b.n	8001ac4 <NMI_Handler+0x4>

08001ac6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aca:	e7fe      	b.n	8001aca <HardFault_Handler+0x4>

08001acc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ad0:	e7fe      	b.n	8001ad0 <MemManage_Handler+0x4>

08001ad2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ad6:	e7fe      	b.n	8001ad6 <BusFault_Handler+0x4>

08001ad8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001adc:	e7fe      	b.n	8001adc <UsageFault_Handler+0x4>

08001ade <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bc80      	pop	{r7}
 8001ae8:	4770      	bx	lr

08001aea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aee:	bf00      	nop
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bc80      	pop	{r7}
 8001af4:	4770      	bx	lr

08001af6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001af6:	b480      	push	{r7}
 8001af8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001afa:	bf00      	nop
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bc80      	pop	{r7}
 8001b00:	4770      	bx	lr

08001b02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b06:	f001 fae5 	bl	80030d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
	...

08001b10 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001b14:	4802      	ldr	r0, [pc, #8]	; (8001b20 <CAN1_TX_IRQHandler+0x10>)
 8001b16:	f001 ff4d 	bl	80039b4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	200008f8 	.word	0x200008f8

08001b24 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001b28:	4802      	ldr	r0, [pc, #8]	; (8001b34 <CAN1_RX0_IRQHandler+0x10>)
 8001b2a:	f001 ff43 	bl	80039b4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	200008f8 	.word	0x200008f8

08001b38 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b3c:	4802      	ldr	r0, [pc, #8]	; (8001b48 <USART1_IRQHandler+0x10>)
 8001b3e:	f003 fed7 	bl	80058f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	20005af0 	.word	0x20005af0

08001b4c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001b50:	4802      	ldr	r0, [pc, #8]	; (8001b5c <USART3_IRQHandler+0x10>)
 8001b52:	f003 fecd 	bl	80058f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	20005b34 	.word	0x20005b34

08001b60 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001b64:	4802      	ldr	r0, [pc, #8]	; (8001b70 <UART4_IRQHandler+0x10>)
 8001b66:	f003 fec3 	bl	80058f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001b6a:	bf00      	nop
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	20005a68 	.word	0x20005a68

08001b74 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001b78:	4802      	ldr	r0, [pc, #8]	; (8001b84 <UART5_IRQHandler+0x10>)
 8001b7a:	f003 feb9 	bl	80058f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001b7e:	bf00      	nop
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	20005aac 	.word	0x20005aac

08001b88 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001b8c:	4802      	ldr	r0, [pc, #8]	; (8001b98 <TIM6_IRQHandler+0x10>)
 8001b8e:	f003 fb8f 	bl	80052b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8001b92:	bf00      	nop
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	20000954 	.word	0x20000954

08001b9c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
	return 1;
 8001ba0:	2301      	movs	r3, #1
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bc80      	pop	{r7}
 8001ba8:	4770      	bx	lr

08001baa <_kill>:

int _kill(int pid, int sig)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b082      	sub	sp, #8
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
 8001bb2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001bb4:	f004 fac4 	bl	8006140 <__errno>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2216      	movs	r2, #22
 8001bbc:	601a      	str	r2, [r3, #0]
	return -1;
 8001bbe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <_exit>:

void _exit (int status)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b082      	sub	sp, #8
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001bd2:	f04f 31ff 	mov.w	r1, #4294967295
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f7ff ffe7 	bl	8001baa <_kill>
	while (1) {}		/* Make sure we hang here */
 8001bdc:	e7fe      	b.n	8001bdc <_exit+0x12>

08001bde <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b086      	sub	sp, #24
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	60f8      	str	r0, [r7, #12]
 8001be6:	60b9      	str	r1, [r7, #8]
 8001be8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bea:	2300      	movs	r3, #0
 8001bec:	617b      	str	r3, [r7, #20]
 8001bee:	e00a      	b.n	8001c06 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001bf0:	f3af 8000 	nop.w
 8001bf4:	4601      	mov	r1, r0
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	1c5a      	adds	r2, r3, #1
 8001bfa:	60ba      	str	r2, [r7, #8]
 8001bfc:	b2ca      	uxtb	r2, r1
 8001bfe:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	3301      	adds	r3, #1
 8001c04:	617b      	str	r3, [r7, #20]
 8001c06:	697a      	ldr	r2, [r7, #20]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	dbf0      	blt.n	8001bf0 <_read+0x12>
	}

return len;
 8001c0e:	687b      	ldr	r3, [r7, #4]
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3718      	adds	r7, #24
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b086      	sub	sp, #24
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	60b9      	str	r1, [r7, #8]
 8001c22:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c24:	2300      	movs	r3, #0
 8001c26:	617b      	str	r3, [r7, #20]
 8001c28:	e009      	b.n	8001c3e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	1c5a      	adds	r2, r3, #1
 8001c2e:	60ba      	str	r2, [r7, #8]
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7ff fe56 	bl	80018e4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	617b      	str	r3, [r7, #20]
 8001c3e:	697a      	ldr	r2, [r7, #20]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	429a      	cmp	r2, r3
 8001c44:	dbf1      	blt.n	8001c2a <_write+0x12>
	}
	return len;
 8001c46:	687b      	ldr	r3, [r7, #4]
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	3718      	adds	r7, #24
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}

08001c50 <_close>:

int _close(int file)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
	return -1;
 8001c58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bc80      	pop	{r7}
 8001c64:	4770      	bx	lr

08001c66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c66:	b480      	push	{r7}
 8001c68:	b083      	sub	sp, #12
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	6078      	str	r0, [r7, #4]
 8001c6e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c76:	605a      	str	r2, [r3, #4]
	return 0;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr

08001c84 <_isatty>:

int _isatty(int file)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
	return 1;
 8001c8c:	2301      	movs	r3, #1
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bc80      	pop	{r7}
 8001c96:	4770      	bx	lr

08001c98 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	60b9      	str	r1, [r7, #8]
 8001ca2:	607a      	str	r2, [r7, #4]
	return 0;
 8001ca4:	2300      	movs	r3, #0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3714      	adds	r7, #20
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bc80      	pop	{r7}
 8001cae:	4770      	bx	lr

08001cb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b086      	sub	sp, #24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cb8:	4a14      	ldr	r2, [pc, #80]	; (8001d0c <_sbrk+0x5c>)
 8001cba:	4b15      	ldr	r3, [pc, #84]	; (8001d10 <_sbrk+0x60>)
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cc4:	4b13      	ldr	r3, [pc, #76]	; (8001d14 <_sbrk+0x64>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d102      	bne.n	8001cd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ccc:	4b11      	ldr	r3, [pc, #68]	; (8001d14 <_sbrk+0x64>)
 8001cce:	4a12      	ldr	r2, [pc, #72]	; (8001d18 <_sbrk+0x68>)
 8001cd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cd2:	4b10      	ldr	r3, [pc, #64]	; (8001d14 <_sbrk+0x64>)
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4413      	add	r3, r2
 8001cda:	693a      	ldr	r2, [r7, #16]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d207      	bcs.n	8001cf0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ce0:	f004 fa2e 	bl	8006140 <__errno>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	220c      	movs	r2, #12
 8001ce8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cea:	f04f 33ff 	mov.w	r3, #4294967295
 8001cee:	e009      	b.n	8001d04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cf0:	4b08      	ldr	r3, [pc, #32]	; (8001d14 <_sbrk+0x64>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cf6:	4b07      	ldr	r3, [pc, #28]	; (8001d14 <_sbrk+0x64>)
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	4a05      	ldr	r2, [pc, #20]	; (8001d14 <_sbrk+0x64>)
 8001d00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d02:	68fb      	ldr	r3, [r7, #12]
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3718      	adds	r7, #24
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	20010000 	.word	0x20010000
 8001d10:	00000400 	.word	0x00000400
 8001d14:	20000928 	.word	0x20000928
 8001d18:	20005b90 	.word	0x20005b90

08001d1c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d20:	bf00      	nop
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bc80      	pop	{r7}
 8001d26:	4770      	bx	lr

08001d28 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d2e:	463b      	mov	r3, r7
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001d36:	4b15      	ldr	r3, [pc, #84]	; (8001d8c <MX_TIM6_Init+0x64>)
 8001d38:	4a15      	ldr	r2, [pc, #84]	; (8001d90 <MX_TIM6_Init+0x68>)
 8001d3a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 3600;
 8001d3c:	4b13      	ldr	r3, [pc, #76]	; (8001d8c <MX_TIM6_Init+0x64>)
 8001d3e:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8001d42:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d44:	4b11      	ldr	r3, [pc, #68]	; (8001d8c <MX_TIM6_Init+0x64>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100-1;
 8001d4a:	4b10      	ldr	r3, [pc, #64]	; (8001d8c <MX_TIM6_Init+0x64>)
 8001d4c:	2263      	movs	r2, #99	; 0x63
 8001d4e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d50:	4b0e      	ldr	r3, [pc, #56]	; (8001d8c <MX_TIM6_Init+0x64>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001d56:	480d      	ldr	r0, [pc, #52]	; (8001d8c <MX_TIM6_Init+0x64>)
 8001d58:	f003 fa00 	bl	800515c <HAL_TIM_Base_Init>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001d62:	f7ff fe85 	bl	8001a70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d66:	2300      	movs	r3, #0
 8001d68:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001d6e:	463b      	mov	r3, r7
 8001d70:	4619      	mov	r1, r3
 8001d72:	4806      	ldr	r0, [pc, #24]	; (8001d8c <MX_TIM6_Init+0x64>)
 8001d74:	f003 fc34 	bl	80055e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001d7e:	f7ff fe77 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001d82:	bf00      	nop
 8001d84:	3708      	adds	r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	20000954 	.word	0x20000954
 8001d90:	40001000 	.word	0x40001000

08001d94 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a0d      	ldr	r2, [pc, #52]	; (8001dd8 <HAL_TIM_Base_MspInit+0x44>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d113      	bne.n	8001dce <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001da6:	4b0d      	ldr	r3, [pc, #52]	; (8001ddc <HAL_TIM_Base_MspInit+0x48>)
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	4a0c      	ldr	r2, [pc, #48]	; (8001ddc <HAL_TIM_Base_MspInit+0x48>)
 8001dac:	f043 0310 	orr.w	r3, r3, #16
 8001db0:	61d3      	str	r3, [r2, #28]
 8001db2:	4b0a      	ldr	r3, [pc, #40]	; (8001ddc <HAL_TIM_Base_MspInit+0x48>)
 8001db4:	69db      	ldr	r3, [r3, #28]
 8001db6:	f003 0310 	and.w	r3, r3, #16
 8001dba:	60fb      	str	r3, [r7, #12]
 8001dbc:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	2036      	movs	r0, #54	; 0x36
 8001dc4:	f002 f915 	bl	8003ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8001dc8:	2036      	movs	r0, #54	; 0x36
 8001dca:	f002 f92e 	bl	800402a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001dce:	bf00      	nop
 8001dd0:	3710      	adds	r7, #16
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40001000 	.word	0x40001000
 8001ddc:	40021000 	.word	0x40021000

08001de0 <HAL_TIM_PeriodElapsedCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM6)	//10ms timer
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a34      	ldr	r2, [pc, #208]	; (8001ec0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d161      	bne.n	8001eb6 <HAL_TIM_PeriodElapsedCallback+0xd6>
	{
		msec++;
 8001df2:	4b34      	ldr	r3, [pc, #208]	; (8001ec4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	3301      	adds	r3, #1
 8001df8:	4a32      	ldr	r2, [pc, #200]	; (8001ec4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001dfa:	6013      	str	r3, [r2, #0]

		if(msec>=200){
 8001dfc:	4b31      	ldr	r3, [pc, #196]	; (8001ec4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2bc7      	cmp	r3, #199	; 0xc7
 8001e02:	dd2b      	ble.n	8001e5c <HAL_TIM_PeriodElapsedCallback+0x7c>
		 msec=0;
 8001e04:	4b2f      	ldr	r3, [pc, #188]	; (8001ec4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
		 sec++;
 8001e0a:	4b2f      	ldr	r3, [pc, #188]	; (8001ec8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	3301      	adds	r3, #1
 8001e10:	4a2d      	ldr	r2, [pc, #180]	; (8001ec8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001e12:	6013      	str	r3, [r2, #0]

		 OPER;
 8001e14:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e18:	482c      	ldr	r0, [pc, #176]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001e1a:	f002 fc24 	bl	8004666 <HAL_GPIO_TogglePin>
		 if(sec>=60){
 8001e1e:	4b2a      	ldr	r3, [pc, #168]	; (8001ec8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2b3b      	cmp	r3, #59	; 0x3b
 8001e24:	dd1a      	ble.n	8001e5c <HAL_TIM_PeriodElapsedCallback+0x7c>
			sec=0;
 8001e26:	4b28      	ldr	r3, [pc, #160]	; (8001ec8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
			min++;
 8001e2c:	4b28      	ldr	r3, [pc, #160]	; (8001ed0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	3301      	adds	r3, #1
 8001e32:	4a27      	ldr	r2, [pc, #156]	; (8001ed0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001e34:	6013      	str	r3, [r2, #0]
			if(min>=60){
 8001e36:	4b26      	ldr	r3, [pc, #152]	; (8001ed0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	2b3b      	cmp	r3, #59	; 0x3b
 8001e3c:	dd0e      	ble.n	8001e5c <HAL_TIM_PeriodElapsedCallback+0x7c>
			   min=0;
 8001e3e:	4b24      	ldr	r3, [pc, #144]	; (8001ed0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
			   hour++;
 8001e44:	4b23      	ldr	r3, [pc, #140]	; (8001ed4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	3301      	adds	r3, #1
 8001e4a:	4a22      	ldr	r2, [pc, #136]	; (8001ed4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001e4c:	6013      	str	r3, [r2, #0]
			   if(hour>=24){
 8001e4e:	4b21      	ldr	r3, [pc, #132]	; (8001ed4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2b17      	cmp	r3, #23
 8001e54:	dd02      	ble.n	8001e5c <HAL_TIM_PeriodElapsedCallback+0x7c>
			   hour=1;
 8001e56:	4b1f      	ldr	r3, [pc, #124]	; (8001ed4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001e58:	2201      	movs	r2, #1
 8001e5a:	601a      	str	r2, [r3, #0]
			   }
			}
		 }
		}

		if(utim.uart_get[0])utim.uart_get[0]--;
 8001e5c:	4b1e      	ldr	r3, [pc, #120]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d004      	beq.n	8001e6e <HAL_TIM_PeriodElapsedCallback+0x8e>
 8001e64:	4b1c      	ldr	r3, [pc, #112]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	3b01      	subs	r3, #1
 8001e6a:	4a1b      	ldr	r2, [pc, #108]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001e6c:	6013      	str	r3, [r2, #0]
		if(utim.uart_get[2])utim.uart_get[2]--;
 8001e6e:	4b1a      	ldr	r3, [pc, #104]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d004      	beq.n	8001e80 <HAL_TIM_PeriodElapsedCallback+0xa0>
 8001e76:	4b18      	ldr	r3, [pc, #96]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	3b01      	subs	r3, #1
 8001e7c:	4a16      	ldr	r2, [pc, #88]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001e7e:	6093      	str	r3, [r2, #8]
		if(utim.uart_get[3])utim.uart_get[3]--;
 8001e80:	4b15      	ldr	r3, [pc, #84]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d004      	beq.n	8001e92 <HAL_TIM_PeriodElapsedCallback+0xb2>
 8001e88:	4b13      	ldr	r3, [pc, #76]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	3b01      	subs	r3, #1
 8001e8e:	4a12      	ldr	r2, [pc, #72]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001e90:	60d3      	str	r3, [r2, #12]
		if(utim.uart_get[4])utim.uart_get[4]--;
 8001e92:	4b11      	ldr	r3, [pc, #68]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001e94:	691b      	ldr	r3, [r3, #16]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d004      	beq.n	8001ea4 <HAL_TIM_PeriodElapsedCallback+0xc4>
 8001e9a:	4b0f      	ldr	r3, [pc, #60]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001e9c:	691b      	ldr	r3, [r3, #16]
 8001e9e:	3b01      	subs	r3, #1
 8001ea0:	4a0d      	ldr	r2, [pc, #52]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001ea2:	6113      	str	r3, [r2, #16]

		if(discontim.discon)discontim.discon--;
 8001ea4:	4b0d      	ldr	r3, [pc, #52]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d004      	beq.n	8001eb6 <HAL_TIM_PeriodElapsedCallback+0xd6>
 8001eac:	4b0b      	ldr	r3, [pc, #44]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	3b01      	subs	r3, #1
 8001eb2:	4a0a      	ldr	r2, [pc, #40]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001eb4:	6013      	str	r3, [r2, #0]
	}
}
 8001eb6:	bf00      	nop
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	40001000 	.word	0x40001000
 8001ec4:	2000092c 	.word	0x2000092c
 8001ec8:	20000930 	.word	0x20000930
 8001ecc:	40011000 	.word	0x40011000
 8001ed0:	20000934 	.word	0x20000934
 8001ed4:	20000938 	.word	0x20000938
 8001ed8:	2000093c 	.word	0x2000093c
 8001edc:	20000950 	.word	0x20000950

08001ee0 <MX_UART4_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001ee4:	4b12      	ldr	r3, [pc, #72]	; (8001f30 <MX_UART4_Init+0x50>)
 8001ee6:	4a13      	ldr	r2, [pc, #76]	; (8001f34 <MX_UART4_Init+0x54>)
 8001ee8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 57600;
 8001eea:	4b11      	ldr	r3, [pc, #68]	; (8001f30 <MX_UART4_Init+0x50>)
 8001eec:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001ef0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_9B;
 8001ef2:	4b0f      	ldr	r3, [pc, #60]	; (8001f30 <MX_UART4_Init+0x50>)
 8001ef4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ef8:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001efa:	4b0d      	ldr	r3, [pc, #52]	; (8001f30 <MX_UART4_Init+0x50>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_EVEN;
 8001f00:	4b0b      	ldr	r3, [pc, #44]	; (8001f30 <MX_UART4_Init+0x50>)
 8001f02:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f06:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001f08:	4b09      	ldr	r3, [pc, #36]	; (8001f30 <MX_UART4_Init+0x50>)
 8001f0a:	220c      	movs	r2, #12
 8001f0c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f0e:	4b08      	ldr	r3, [pc, #32]	; (8001f30 <MX_UART4_Init+0x50>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f14:	4b06      	ldr	r3, [pc, #24]	; (8001f30 <MX_UART4_Init+0x50>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001f1a:	4805      	ldr	r0, [pc, #20]	; (8001f30 <MX_UART4_Init+0x50>)
 8001f1c:	f003 fbd8 	bl	80056d0 <HAL_UART_Init>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <MX_UART4_Init+0x4a>
  {
    Error_Handler();
 8001f26:	f7ff fda3 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001f2a:	bf00      	nop
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	20005a68 	.word	0x20005a68
 8001f34:	40004c00 	.word	0x40004c00

08001f38 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001f3c:	4b11      	ldr	r3, [pc, #68]	; (8001f84 <MX_UART5_Init+0x4c>)
 8001f3e:	4a12      	ldr	r2, [pc, #72]	; (8001f88 <MX_UART5_Init+0x50>)
 8001f40:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 57600;
 8001f42:	4b10      	ldr	r3, [pc, #64]	; (8001f84 <MX_UART5_Init+0x4c>)
 8001f44:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001f48:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001f4a:	4b0e      	ldr	r3, [pc, #56]	; (8001f84 <MX_UART5_Init+0x4c>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001f50:	4b0c      	ldr	r3, [pc, #48]	; (8001f84 <MX_UART5_Init+0x4c>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001f56:	4b0b      	ldr	r3, [pc, #44]	; (8001f84 <MX_UART5_Init+0x4c>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001f5c:	4b09      	ldr	r3, [pc, #36]	; (8001f84 <MX_UART5_Init+0x4c>)
 8001f5e:	220c      	movs	r2, #12
 8001f60:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f62:	4b08      	ldr	r3, [pc, #32]	; (8001f84 <MX_UART5_Init+0x4c>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f68:	4b06      	ldr	r3, [pc, #24]	; (8001f84 <MX_UART5_Init+0x4c>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001f6e:	4805      	ldr	r0, [pc, #20]	; (8001f84 <MX_UART5_Init+0x4c>)
 8001f70:	f003 fbae 	bl	80056d0 <HAL_UART_Init>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001f7a:	f7ff fd79 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001f7e:	bf00      	nop
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	20005aac 	.word	0x20005aac
 8001f88:	40005000 	.word	0x40005000

08001f8c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f90:	4b11      	ldr	r3, [pc, #68]	; (8001fd8 <MX_USART1_UART_Init+0x4c>)
 8001f92:	4a12      	ldr	r2, [pc, #72]	; (8001fdc <MX_USART1_UART_Init+0x50>)
 8001f94:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f96:	4b10      	ldr	r3, [pc, #64]	; (8001fd8 <MX_USART1_UART_Init+0x4c>)
 8001f98:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f9c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8001f9e:	4b0e      	ldr	r3, [pc, #56]	; (8001fd8 <MX_USART1_UART_Init+0x4c>)
 8001fa0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001fa4:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fa6:	4b0c      	ldr	r3, [pc, #48]	; (8001fd8 <MX_USART1_UART_Init+0x4c>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001fac:	4b0a      	ldr	r3, [pc, #40]	; (8001fd8 <MX_USART1_UART_Init+0x4c>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001fb2:	4b09      	ldr	r3, [pc, #36]	; (8001fd8 <MX_USART1_UART_Init+0x4c>)
 8001fb4:	220c      	movs	r2, #12
 8001fb6:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fb8:	4b07      	ldr	r3, [pc, #28]	; (8001fd8 <MX_USART1_UART_Init+0x4c>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fbe:	4b06      	ldr	r3, [pc, #24]	; (8001fd8 <MX_USART1_UART_Init+0x4c>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fc4:	4804      	ldr	r0, [pc, #16]	; (8001fd8 <MX_USART1_UART_Init+0x4c>)
 8001fc6:	f003 fb83 	bl	80056d0 <HAL_UART_Init>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
 8001fd0:	f7ff fd4e 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001fd4:	bf00      	nop
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	20005af0 	.word	0x20005af0
 8001fdc:	40013800 	.word	0x40013800

08001fe0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001fe4:	4b11      	ldr	r3, [pc, #68]	; (800202c <MX_USART3_UART_Init+0x4c>)
 8001fe6:	4a12      	ldr	r2, [pc, #72]	; (8002030 <MX_USART3_UART_Init+0x50>)
 8001fe8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001fea:	4b10      	ldr	r3, [pc, #64]	; (800202c <MX_USART3_UART_Init+0x4c>)
 8001fec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ff0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_9B;
 8001ff2:	4b0e      	ldr	r3, [pc, #56]	; (800202c <MX_USART3_UART_Init+0x4c>)
 8001ff4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ff8:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001ffa:	4b0c      	ldr	r3, [pc, #48]	; (800202c <MX_USART3_UART_Init+0x4c>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002000:	4b0a      	ldr	r3, [pc, #40]	; (800202c <MX_USART3_UART_Init+0x4c>)
 8002002:	2200      	movs	r2, #0
 8002004:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002006:	4b09      	ldr	r3, [pc, #36]	; (800202c <MX_USART3_UART_Init+0x4c>)
 8002008:	220c      	movs	r2, #12
 800200a:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800200c:	4b07      	ldr	r3, [pc, #28]	; (800202c <MX_USART3_UART_Init+0x4c>)
 800200e:	2200      	movs	r2, #0
 8002010:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002012:	4b06      	ldr	r3, [pc, #24]	; (800202c <MX_USART3_UART_Init+0x4c>)
 8002014:	2200      	movs	r2, #0
 8002016:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002018:	4804      	ldr	r0, [pc, #16]	; (800202c <MX_USART3_UART_Init+0x4c>)
 800201a:	f003 fb59 	bl	80056d0 <HAL_UART_Init>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
 8002024:	f7ff fd24 	bl	8001a70 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002028:	bf00      	nop
 800202a:	bd80      	pop	{r7, pc}
 800202c:	20005b34 	.word	0x20005b34
 8002030:	40004800 	.word	0x40004800

08002034 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b090      	sub	sp, #64	; 0x40
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800203c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==UART4)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a86      	ldr	r2, [pc, #536]	; (8002268 <HAL_UART_MspInit+0x234>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d13a      	bne.n	80020ca <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002054:	4b85      	ldr	r3, [pc, #532]	; (800226c <HAL_UART_MspInit+0x238>)
 8002056:	69db      	ldr	r3, [r3, #28]
 8002058:	4a84      	ldr	r2, [pc, #528]	; (800226c <HAL_UART_MspInit+0x238>)
 800205a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800205e:	61d3      	str	r3, [r2, #28]
 8002060:	4b82      	ldr	r3, [pc, #520]	; (800226c <HAL_UART_MspInit+0x238>)
 8002062:	69db      	ldr	r3, [r3, #28]
 8002064:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002068:	62fb      	str	r3, [r7, #44]	; 0x2c
 800206a:	6afb      	ldr	r3, [r7, #44]	; 0x2c

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800206c:	4b7f      	ldr	r3, [pc, #508]	; (800226c <HAL_UART_MspInit+0x238>)
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	4a7e      	ldr	r2, [pc, #504]	; (800226c <HAL_UART_MspInit+0x238>)
 8002072:	f043 0310 	orr.w	r3, r3, #16
 8002076:	6193      	str	r3, [r2, #24]
 8002078:	4b7c      	ldr	r3, [pc, #496]	; (800226c <HAL_UART_MspInit+0x238>)
 800207a:	699b      	ldr	r3, [r3, #24]
 800207c:	f003 0310 	and.w	r3, r3, #16
 8002080:	62bb      	str	r3, [r7, #40]	; 0x28
 8002082:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = MotorRs485Txd_Pin;
 8002084:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002088:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800208a:	2302      	movs	r3, #2
 800208c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800208e:	2303      	movs	r3, #3
 8002090:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(MotorRs485Txd_GPIO_Port, &GPIO_InitStruct);
 8002092:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002096:	4619      	mov	r1, r3
 8002098:	4875      	ldr	r0, [pc, #468]	; (8002270 <HAL_UART_MspInit+0x23c>)
 800209a:	f002 f931 	bl	8004300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MotorRs485Rxd_Pin;
 800209e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80020a2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020a4:	2300      	movs	r3, #0
 80020a6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a8:	2300      	movs	r3, #0
 80020aa:	63bb      	str	r3, [r7, #56]	; 0x38
    HAL_GPIO_Init(MotorRs485Rxd_GPIO_Port, &GPIO_InitStruct);
 80020ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80020b0:	4619      	mov	r1, r3
 80020b2:	486f      	ldr	r0, [pc, #444]	; (8002270 <HAL_UART_MspInit+0x23c>)
 80020b4:	f002 f924 	bl	8004300 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80020b8:	2200      	movs	r2, #0
 80020ba:	2100      	movs	r1, #0
 80020bc:	2034      	movs	r0, #52	; 0x34
 80020be:	f001 ff98 	bl	8003ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80020c2:	2034      	movs	r0, #52	; 0x34
 80020c4:	f001 ffb1 	bl	800402a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80020c8:	e0c9      	b.n	800225e <HAL_UART_MspInit+0x22a>
  else if(uartHandle->Instance==UART5)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a69      	ldr	r2, [pc, #420]	; (8002274 <HAL_UART_MspInit+0x240>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d145      	bne.n	8002160 <HAL_UART_MspInit+0x12c>
    __HAL_RCC_UART5_CLK_ENABLE();
 80020d4:	4b65      	ldr	r3, [pc, #404]	; (800226c <HAL_UART_MspInit+0x238>)
 80020d6:	69db      	ldr	r3, [r3, #28]
 80020d8:	4a64      	ldr	r2, [pc, #400]	; (800226c <HAL_UART_MspInit+0x238>)
 80020da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80020de:	61d3      	str	r3, [r2, #28]
 80020e0:	4b62      	ldr	r3, [pc, #392]	; (800226c <HAL_UART_MspInit+0x238>)
 80020e2:	69db      	ldr	r3, [r3, #28]
 80020e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020e8:	627b      	str	r3, [r7, #36]	; 0x24
 80020ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020ec:	4b5f      	ldr	r3, [pc, #380]	; (800226c <HAL_UART_MspInit+0x238>)
 80020ee:	699b      	ldr	r3, [r3, #24]
 80020f0:	4a5e      	ldr	r2, [pc, #376]	; (800226c <HAL_UART_MspInit+0x238>)
 80020f2:	f043 0310 	orr.w	r3, r3, #16
 80020f6:	6193      	str	r3, [r2, #24]
 80020f8:	4b5c      	ldr	r3, [pc, #368]	; (800226c <HAL_UART_MspInit+0x238>)
 80020fa:	699b      	ldr	r3, [r3, #24]
 80020fc:	f003 0310 	and.w	r3, r3, #16
 8002100:	623b      	str	r3, [r7, #32]
 8002102:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002104:	4b59      	ldr	r3, [pc, #356]	; (800226c <HAL_UART_MspInit+0x238>)
 8002106:	699b      	ldr	r3, [r3, #24]
 8002108:	4a58      	ldr	r2, [pc, #352]	; (800226c <HAL_UART_MspInit+0x238>)
 800210a:	f043 0320 	orr.w	r3, r3, #32
 800210e:	6193      	str	r3, [r2, #24]
 8002110:	4b56      	ldr	r3, [pc, #344]	; (800226c <HAL_UART_MspInit+0x238>)
 8002112:	699b      	ldr	r3, [r3, #24]
 8002114:	f003 0320 	and.w	r3, r3, #32
 8002118:	61fb      	str	r3, [r7, #28]
 800211a:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = PcRs485Txd_Pin;
 800211c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002120:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002122:	2302      	movs	r3, #2
 8002124:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002126:	2303      	movs	r3, #3
 8002128:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(PcRs485Txd_GPIO_Port, &GPIO_InitStruct);
 800212a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800212e:	4619      	mov	r1, r3
 8002130:	484f      	ldr	r0, [pc, #316]	; (8002270 <HAL_UART_MspInit+0x23c>)
 8002132:	f002 f8e5 	bl	8004300 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PcRs485Rxd_Pin;
 8002136:	2304      	movs	r3, #4
 8002138:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800213a:	2300      	movs	r3, #0
 800213c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213e:	2300      	movs	r3, #0
 8002140:	63bb      	str	r3, [r7, #56]	; 0x38
    HAL_GPIO_Init(PcRs485Rxd_GPIO_Port, &GPIO_InitStruct);
 8002142:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002146:	4619      	mov	r1, r3
 8002148:	484b      	ldr	r0, [pc, #300]	; (8002278 <HAL_UART_MspInit+0x244>)
 800214a:	f002 f8d9 	bl	8004300 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 800214e:	2200      	movs	r2, #0
 8002150:	2100      	movs	r1, #0
 8002152:	2035      	movs	r0, #53	; 0x35
 8002154:	f001 ff4d 	bl	8003ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002158:	2035      	movs	r0, #53	; 0x35
 800215a:	f001 ff66 	bl	800402a <HAL_NVIC_EnableIRQ>
}
 800215e:	e07e      	b.n	800225e <HAL_UART_MspInit+0x22a>
  else if(uartHandle->Instance==USART1)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a45      	ldr	r2, [pc, #276]	; (800227c <HAL_UART_MspInit+0x248>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d13a      	bne.n	80021e0 <HAL_UART_MspInit+0x1ac>
    __HAL_RCC_USART1_CLK_ENABLE();
 800216a:	4b40      	ldr	r3, [pc, #256]	; (800226c <HAL_UART_MspInit+0x238>)
 800216c:	699b      	ldr	r3, [r3, #24]
 800216e:	4a3f      	ldr	r2, [pc, #252]	; (800226c <HAL_UART_MspInit+0x238>)
 8002170:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002174:	6193      	str	r3, [r2, #24]
 8002176:	4b3d      	ldr	r3, [pc, #244]	; (800226c <HAL_UART_MspInit+0x238>)
 8002178:	699b      	ldr	r3, [r3, #24]
 800217a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800217e:	61bb      	str	r3, [r7, #24]
 8002180:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002182:	4b3a      	ldr	r3, [pc, #232]	; (800226c <HAL_UART_MspInit+0x238>)
 8002184:	699b      	ldr	r3, [r3, #24]
 8002186:	4a39      	ldr	r2, [pc, #228]	; (800226c <HAL_UART_MspInit+0x238>)
 8002188:	f043 0304 	orr.w	r3, r3, #4
 800218c:	6193      	str	r3, [r2, #24]
 800218e:	4b37      	ldr	r3, [pc, #220]	; (800226c <HAL_UART_MspInit+0x238>)
 8002190:	699b      	ldr	r3, [r3, #24]
 8002192:	f003 0304 	and.w	r3, r3, #4
 8002196:	617b      	str	r3, [r7, #20]
 8002198:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = DebugTxd_Pin;
 800219a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800219e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a0:	2302      	movs	r3, #2
 80021a2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021a4:	2303      	movs	r3, #3
 80021a6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(DebugTxd_GPIO_Port, &GPIO_InitStruct);
 80021a8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80021ac:	4619      	mov	r1, r3
 80021ae:	4834      	ldr	r0, [pc, #208]	; (8002280 <HAL_UART_MspInit+0x24c>)
 80021b0:	f002 f8a6 	bl	8004300 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DebugRxd_Pin;
 80021b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021b8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021ba:	2300      	movs	r3, #0
 80021bc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	63bb      	str	r3, [r7, #56]	; 0x38
    HAL_GPIO_Init(DebugRxd_GPIO_Port, &GPIO_InitStruct);
 80021c2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80021c6:	4619      	mov	r1, r3
 80021c8:	482d      	ldr	r0, [pc, #180]	; (8002280 <HAL_UART_MspInit+0x24c>)
 80021ca:	f002 f899 	bl	8004300 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80021ce:	2200      	movs	r2, #0
 80021d0:	2100      	movs	r1, #0
 80021d2:	2025      	movs	r0, #37	; 0x25
 80021d4:	f001 ff0d 	bl	8003ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80021d8:	2025      	movs	r0, #37	; 0x25
 80021da:	f001 ff26 	bl	800402a <HAL_NVIC_EnableIRQ>
}
 80021de:	e03e      	b.n	800225e <HAL_UART_MspInit+0x22a>
  else if(uartHandle->Instance==USART3)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a27      	ldr	r2, [pc, #156]	; (8002284 <HAL_UART_MspInit+0x250>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d139      	bne.n	800225e <HAL_UART_MspInit+0x22a>
    __HAL_RCC_USART3_CLK_ENABLE();
 80021ea:	4b20      	ldr	r3, [pc, #128]	; (800226c <HAL_UART_MspInit+0x238>)
 80021ec:	69db      	ldr	r3, [r3, #28]
 80021ee:	4a1f      	ldr	r2, [pc, #124]	; (800226c <HAL_UART_MspInit+0x238>)
 80021f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021f4:	61d3      	str	r3, [r2, #28]
 80021f6:	4b1d      	ldr	r3, [pc, #116]	; (800226c <HAL_UART_MspInit+0x238>)
 80021f8:	69db      	ldr	r3, [r3, #28]
 80021fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021fe:	613b      	str	r3, [r7, #16]
 8002200:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002202:	4b1a      	ldr	r3, [pc, #104]	; (800226c <HAL_UART_MspInit+0x238>)
 8002204:	699b      	ldr	r3, [r3, #24]
 8002206:	4a19      	ldr	r2, [pc, #100]	; (800226c <HAL_UART_MspInit+0x238>)
 8002208:	f043 0308 	orr.w	r3, r3, #8
 800220c:	6193      	str	r3, [r2, #24]
 800220e:	4b17      	ldr	r3, [pc, #92]	; (800226c <HAL_UART_MspInit+0x238>)
 8002210:	699b      	ldr	r3, [r3, #24]
 8002212:	f003 0308 	and.w	r3, r3, #8
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800221a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800221e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002220:	2302      	movs	r3, #2
 8002222:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002224:	2303      	movs	r3, #3
 8002226:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002228:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800222c:	4619      	mov	r1, r3
 800222e:	4816      	ldr	r0, [pc, #88]	; (8002288 <HAL_UART_MspInit+0x254>)
 8002230:	f002 f866 	bl	8004300 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SBUS_RXD_Pin;
 8002234:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002238:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800223a:	2300      	movs	r3, #0
 800223c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223e:	2300      	movs	r3, #0
 8002240:	63bb      	str	r3, [r7, #56]	; 0x38
    HAL_GPIO_Init(SBUS_RXD_GPIO_Port, &GPIO_InitStruct);
 8002242:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002246:	4619      	mov	r1, r3
 8002248:	480f      	ldr	r0, [pc, #60]	; (8002288 <HAL_UART_MspInit+0x254>)
 800224a:	f002 f859 	bl	8004300 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800224e:	2200      	movs	r2, #0
 8002250:	2100      	movs	r1, #0
 8002252:	2027      	movs	r0, #39	; 0x27
 8002254:	f001 fecd 	bl	8003ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002258:	2027      	movs	r0, #39	; 0x27
 800225a:	f001 fee6 	bl	800402a <HAL_NVIC_EnableIRQ>
}
 800225e:	bf00      	nop
 8002260:	3740      	adds	r7, #64	; 0x40
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40004c00 	.word	0x40004c00
 800226c:	40021000 	.word	0x40021000
 8002270:	40011000 	.word	0x40011000
 8002274:	40005000 	.word	0x40005000
 8002278:	40011400 	.word	0x40011400
 800227c:	40013800 	.word	0x40013800
 8002280:	40010800 	.word	0x40010800
 8002284:	40004800 	.word	0x40004800
 8002288:	40010c00 	.word	0x40010c00

0800228c <Uart_EmptyRxQ>:
UART_QUEUE UART_RxQ[MAX_USART_CHANNEL];
//------------------------------------------------------------------
//Ring buffer empty .
//------------------------------------------------------------------
char Uart_EmptyRxQ(char port)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	4603      	mov	r3, r0
 8002294:	71fb      	strb	r3, [r7, #7]
   if(UART_RxQ[port].rptr == UART_RxQ[port].wptr)return(1);
 8002296:	79fa      	ldrb	r2, [r7, #7]
 8002298:	490e      	ldr	r1, [pc, #56]	; (80022d4 <Uart_EmptyRxQ+0x48>)
 800229a:	4613      	mov	r3, r2
 800229c:	021b      	lsls	r3, r3, #8
 800229e:	4413      	add	r3, r2
 80022a0:	00db      	lsls	r3, r3, #3
 80022a2:	440b      	add	r3, r1
 80022a4:	f603 0304 	addw	r3, r3, #2052	; 0x804
 80022a8:	6819      	ldr	r1, [r3, #0]
 80022aa:	79fa      	ldrb	r2, [r7, #7]
 80022ac:	4809      	ldr	r0, [pc, #36]	; (80022d4 <Uart_EmptyRxQ+0x48>)
 80022ae:	4613      	mov	r3, r2
 80022b0:	021b      	lsls	r3, r3, #8
 80022b2:	4413      	add	r3, r2
 80022b4:	00db      	lsls	r3, r3, #3
 80022b6:	4403      	add	r3, r0
 80022b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4299      	cmp	r1, r3
 80022c0:	d101      	bne.n	80022c6 <Uart_EmptyRxQ+0x3a>
 80022c2:	2301      	movs	r3, #1
 80022c4:	e000      	b.n	80022c8 <Uart_EmptyRxQ+0x3c>
   else   return(0);
 80022c6:	2300      	movs	r3, #0
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bc80      	pop	{r7}
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	200009a0 	.word	0x200009a0

080022d8 <Uart_RxQRead>:
//------------------------------------------------------------------
//Read Rxd data.
//------------------------------------------------------------------
int Uart_RxQRead(char port)
{
 80022d8:	b5b0      	push	{r4, r5, r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	71fb      	strb	r3, [r7, #7]
   if(Uart_EmptyRxQ(port))return -1;
 80022e2:	79fb      	ldrb	r3, [r7, #7]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7ff ffd1 	bl	800228c <Uart_EmptyRxQ>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d002      	beq.n	80022f6 <Uart_RxQRead+0x1e>
 80022f0:	f04f 33ff 	mov.w	r3, #4294967295
 80022f4:	e035      	b.n	8002362 <Uart_RxQRead+0x8a>
   if(UART_RxQ[port].rptr == UART_MAXQ-1) UART_RxQ[port].rptr = 0;
 80022f6:	79fa      	ldrb	r2, [r7, #7]
 80022f8:	491c      	ldr	r1, [pc, #112]	; (800236c <Uart_RxQRead+0x94>)
 80022fa:	4613      	mov	r3, r2
 80022fc:	021b      	lsls	r3, r3, #8
 80022fe:	4413      	add	r3, r2
 8002300:	00db      	lsls	r3, r3, #3
 8002302:	440b      	add	r3, r1
 8002304:	f603 0304 	addw	r3, r3, #2052	; 0x804
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800230e:	4293      	cmp	r3, r2
 8002310:	d10a      	bne.n	8002328 <Uart_RxQRead+0x50>
 8002312:	79fa      	ldrb	r2, [r7, #7]
 8002314:	4915      	ldr	r1, [pc, #84]	; (800236c <Uart_RxQRead+0x94>)
 8002316:	4613      	mov	r3, r2
 8002318:	021b      	lsls	r3, r3, #8
 800231a:	4413      	add	r3, r2
 800231c:	00db      	lsls	r3, r3, #3
 800231e:	440b      	add	r3, r1
 8002320:	f603 0304 	addw	r3, r3, #2052	; 0x804
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]

   return(UART_RxQ[port].buff[UART_RxQ[port].rptr++]);
 8002328:	79f8      	ldrb	r0, [r7, #7]
 800232a:	79fa      	ldrb	r2, [r7, #7]
 800232c:	490f      	ldr	r1, [pc, #60]	; (800236c <Uart_RxQRead+0x94>)
 800232e:	4613      	mov	r3, r2
 8002330:	021b      	lsls	r3, r3, #8
 8002332:	4413      	add	r3, r2
 8002334:	00db      	lsls	r3, r3, #3
 8002336:	440b      	add	r3, r1
 8002338:	f603 0304 	addw	r3, r3, #2052	; 0x804
 800233c:	6819      	ldr	r1, [r3, #0]
 800233e:	1c4c      	adds	r4, r1, #1
 8002340:	4d0a      	ldr	r5, [pc, #40]	; (800236c <Uart_RxQRead+0x94>)
 8002342:	4613      	mov	r3, r2
 8002344:	021b      	lsls	r3, r3, #8
 8002346:	4413      	add	r3, r2
 8002348:	00db      	lsls	r3, r3, #3
 800234a:	442b      	add	r3, r5
 800234c:	f603 0304 	addw	r3, r3, #2052	; 0x804
 8002350:	601c      	str	r4, [r3, #0]
 8002352:	4a06      	ldr	r2, [pc, #24]	; (800236c <Uart_RxQRead+0x94>)
 8002354:	4603      	mov	r3, r0
 8002356:	021b      	lsls	r3, r3, #8
 8002358:	4403      	add	r3, r0
 800235a:	00db      	lsls	r3, r3, #3
 800235c:	4413      	add	r3, r2
 800235e:	440b      	add	r3, r1
 8002360:	781b      	ldrb	r3, [r3, #0]
}
 8002362:	4618      	mov	r0, r3
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bdb0      	pop	{r4, r5, r7, pc}
 800236a:	bf00      	nop
 800236c:	200009a0 	.word	0x200009a0

08002370 <CommGetChar>:
//------------------------------------------------------------------
//??????????????????????? : ? ???????????????????????? ? ???? ?????????????????????????? ??.
//? ?????????????????????????? ????????????????????????? -1? ??
//------------------------------------------------------------------
int CommGetChar (unsigned char ch)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	4603      	mov	r3, r0
 8002378:	71fb      	strb	r3, [r7, #7]
   return Uart_RxQRead(ch);
 800237a:	79fb      	ldrb	r3, [r7, #7]
 800237c:	4618      	mov	r0, r3
 800237e:	f7ff ffab 	bl	80022d8 <Uart_RxQRead>
 8002382:	4603      	mov	r3, r0
}
 8002384:	4618      	mov	r0, r3
 8002386:	3708      	adds	r7, #8
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}

0800238c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{  
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
	switch((uint32_t)huart->Instance){
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a72      	ldr	r2, [pc, #456]	; (8002564 <HAL_UART_RxCpltCallback+0x1d8>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d01a      	beq.n	80023d4 <HAL_UART_RxCpltCallback+0x48>
 800239e:	4a71      	ldr	r2, [pc, #452]	; (8002564 <HAL_UART_RxCpltCallback+0x1d8>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	f200 80da 	bhi.w	800255a <HAL_UART_RxCpltCallback+0x1ce>
 80023a6:	4a70      	ldr	r2, [pc, #448]	; (8002568 <HAL_UART_RxCpltCallback+0x1dc>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	f000 80a0 	beq.w	80024ee <HAL_UART_RxCpltCallback+0x162>
 80023ae:	4a6e      	ldr	r2, [pc, #440]	; (8002568 <HAL_UART_RxCpltCallback+0x1dc>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	f200 80d2 	bhi.w	800255a <HAL_UART_RxCpltCallback+0x1ce>
 80023b6:	4a6d      	ldr	r2, [pc, #436]	; (800256c <HAL_UART_RxCpltCallback+0x1e0>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d067      	beq.n	800248c <HAL_UART_RxCpltCallback+0x100>
 80023bc:	4a6b      	ldr	r2, [pc, #428]	; (800256c <HAL_UART_RxCpltCallback+0x1e0>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	f200 80cb 	bhi.w	800255a <HAL_UART_RxCpltCallback+0x1ce>
 80023c4:	4a6a      	ldr	r2, [pc, #424]	; (8002570 <HAL_UART_RxCpltCallback+0x1e4>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	f000 80c6 	beq.w	8002558 <HAL_UART_RxCpltCallback+0x1cc>
 80023cc:	4a69      	ldr	r2, [pc, #420]	; (8002574 <HAL_UART_RxCpltCallback+0x1e8>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d027      	beq.n	8002422 <HAL_UART_RxCpltCallback+0x96>
		break;
		*/
	}


}
 80023d2:	e0c2      	b.n	800255a <HAL_UART_RxCpltCallback+0x1ce>
			__HAL_UART_CLEAR_OREFLAG(&huart1);
 80023d4:	2300      	movs	r3, #0
 80023d6:	617b      	str	r3, [r7, #20]
 80023d8:	4b67      	ldr	r3, [pc, #412]	; (8002578 <HAL_UART_RxCpltCallback+0x1ec>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	617b      	str	r3, [r7, #20]
 80023e0:	4b65      	ldr	r3, [pc, #404]	; (8002578 <HAL_UART_RxCpltCallback+0x1ec>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	617b      	str	r3, [r7, #20]
 80023e8:	697b      	ldr	r3, [r7, #20]
			HAL_UART_Receive_IT(&huart1, &buff, 1); // 1 
 80023ea:	2201      	movs	r2, #1
 80023ec:	4963      	ldr	r1, [pc, #396]	; (800257c <HAL_UART_RxCpltCallback+0x1f0>)
 80023ee:	4862      	ldr	r0, [pc, #392]	; (8002578 <HAL_UART_RxCpltCallback+0x1ec>)
 80023f0:	f003 fa4d 	bl	800588e <HAL_UART_Receive_IT>
			if(UART_RxQ[COM1].wptr == UART_MAXQ-1) UART_RxQ[COM1].wptr = 0;	// write ptr clr
 80023f4:	4b62      	ldr	r3, [pc, #392]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 80023f6:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 80023fa:	f240 72fe 	movw	r2, #2046	; 0x7fe
 80023fe:	4293      	cmp	r3, r2
 8002400:	d103      	bne.n	800240a <HAL_UART_RxCpltCallback+0x7e>
 8002402:	4b5f      	ldr	r3, [pc, #380]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 8002404:	2200      	movs	r2, #0
 8002406:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
			UART_RxQ[COM1].buff[UART_RxQ[COM1].wptr++] = buff;
 800240a:	4b5d      	ldr	r3, [pc, #372]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 800240c:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8002410:	1c5a      	adds	r2, r3, #1
 8002412:	495b      	ldr	r1, [pc, #364]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 8002414:	f8c1 2800 	str.w	r2, [r1, #2048]	; 0x800
 8002418:	4a58      	ldr	r2, [pc, #352]	; (800257c <HAL_UART_RxCpltCallback+0x1f0>)
 800241a:	7811      	ldrb	r1, [r2, #0]
 800241c:	4a58      	ldr	r2, [pc, #352]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 800241e:	54d1      	strb	r1, [r2, r3]
		break;
 8002420:	e09b      	b.n	800255a <HAL_UART_RxCpltCallback+0x1ce>
			__HAL_UART_CLEAR_OREFLAG(&huart3);
 8002422:	2300      	movs	r3, #0
 8002424:	613b      	str	r3, [r7, #16]
 8002426:	4b57      	ldr	r3, [pc, #348]	; (8002584 <HAL_UART_RxCpltCallback+0x1f8>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	613b      	str	r3, [r7, #16]
 800242e:	4b55      	ldr	r3, [pc, #340]	; (8002584 <HAL_UART_RxCpltCallback+0x1f8>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	613b      	str	r3, [r7, #16]
 8002436:	693b      	ldr	r3, [r7, #16]
			HAL_UART_Receive_IT(&huart3, &buff, 1); // 1 
 8002438:	2201      	movs	r2, #1
 800243a:	4950      	ldr	r1, [pc, #320]	; (800257c <HAL_UART_RxCpltCallback+0x1f0>)
 800243c:	4851      	ldr	r0, [pc, #324]	; (8002584 <HAL_UART_RxCpltCallback+0x1f8>)
 800243e:	f003 fa26 	bl	800588e <HAL_UART_Receive_IT>
			if(UART_RxQ[COM3].wptr == UART_MAXQ) UART_RxQ[COM3].wptr = 0;	// write ptr clr
 8002442:	4b4f      	ldr	r3, [pc, #316]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 8002444:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002448:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 800244c:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002450:	4293      	cmp	r3, r2
 8002452:	d106      	bne.n	8002462 <HAL_UART_RxCpltCallback+0xd6>
 8002454:	4b4a      	ldr	r3, [pc, #296]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 8002456:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800245a:	461a      	mov	r2, r3
 800245c:	2300      	movs	r3, #0
 800245e:	f8c2 3810 	str.w	r3, [r2, #2064]	; 0x810
			UART_RxQ[COM3].buff[UART_RxQ[COM3].wptr++] = buff;
 8002462:	4b47      	ldr	r3, [pc, #284]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 8002464:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002468:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 800246c:	1c5a      	adds	r2, r3, #1
 800246e:	4944      	ldr	r1, [pc, #272]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 8002470:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 8002474:	f8c1 2810 	str.w	r2, [r1, #2064]	; 0x810
 8002478:	4a40      	ldr	r2, [pc, #256]	; (800257c <HAL_UART_RxCpltCallback+0x1f0>)
 800247a:	7811      	ldrb	r1, [r2, #0]
 800247c:	4a40      	ldr	r2, [pc, #256]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 800247e:	4413      	add	r3, r2
 8002480:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002484:	3310      	adds	r3, #16
 8002486:	460a      	mov	r2, r1
 8002488:	701a      	strb	r2, [r3, #0]
		break;
 800248a:	e066      	b.n	800255a <HAL_UART_RxCpltCallback+0x1ce>
			__HAL_UART_CLEAR_OREFLAG(&huart4);
 800248c:	2300      	movs	r3, #0
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	4b3d      	ldr	r3, [pc, #244]	; (8002588 <HAL_UART_RxCpltCallback+0x1fc>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	60fb      	str	r3, [r7, #12]
 8002498:	4b3b      	ldr	r3, [pc, #236]	; (8002588 <HAL_UART_RxCpltCallback+0x1fc>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	68fb      	ldr	r3, [r7, #12]
			HAL_UART_Receive_IT(&huart4, &buff, 1); // 1 
 80024a2:	2201      	movs	r2, #1
 80024a4:	4935      	ldr	r1, [pc, #212]	; (800257c <HAL_UART_RxCpltCallback+0x1f0>)
 80024a6:	4838      	ldr	r0, [pc, #224]	; (8002588 <HAL_UART_RxCpltCallback+0x1fc>)
 80024a8:	f003 f9f1 	bl	800588e <HAL_UART_Receive_IT>
			if(UART_RxQ[COM4].wptr == UART_MAXQ) UART_RxQ[COM4].wptr = 0;	// write ptr clr
 80024ac:	4b34      	ldr	r3, [pc, #208]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 80024ae:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d105      	bne.n	80024c8 <HAL_UART_RxCpltCallback+0x13c>
 80024bc:	4b30      	ldr	r3, [pc, #192]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 80024be:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80024c2:	461a      	mov	r2, r3
 80024c4:	2300      	movs	r3, #0
 80024c6:	6193      	str	r3, [r2, #24]
			UART_RxQ[COM4].buff[UART_RxQ[COM4].wptr++] = buff;
 80024c8:	4b2d      	ldr	r3, [pc, #180]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 80024ca:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80024ce:	699b      	ldr	r3, [r3, #24]
 80024d0:	1c5a      	adds	r2, r3, #1
 80024d2:	492b      	ldr	r1, [pc, #172]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 80024d4:	f501 5100 	add.w	r1, r1, #8192	; 0x2000
 80024d8:	618a      	str	r2, [r1, #24]
 80024da:	4a28      	ldr	r2, [pc, #160]	; (800257c <HAL_UART_RxCpltCallback+0x1f0>)
 80024dc:	7811      	ldrb	r1, [r2, #0]
 80024de:	4a28      	ldr	r2, [pc, #160]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 80024e0:	4413      	add	r3, r2
 80024e2:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 80024e6:	3318      	adds	r3, #24
 80024e8:	460a      	mov	r2, r1
 80024ea:	701a      	strb	r2, [r3, #0]
		break;
 80024ec:	e035      	b.n	800255a <HAL_UART_RxCpltCallback+0x1ce>
			__HAL_UART_CLEAR_OREFLAG(&huart5);
 80024ee:	2300      	movs	r3, #0
 80024f0:	60bb      	str	r3, [r7, #8]
 80024f2:	4b26      	ldr	r3, [pc, #152]	; (800258c <HAL_UART_RxCpltCallback+0x200>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	60bb      	str	r3, [r7, #8]
 80024fa:	4b24      	ldr	r3, [pc, #144]	; (800258c <HAL_UART_RxCpltCallback+0x200>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	60bb      	str	r3, [r7, #8]
 8002502:	68bb      	ldr	r3, [r7, #8]
			HAL_UART_Receive_IT(&huart5, &buff, 1); // 1 
 8002504:	2201      	movs	r2, #1
 8002506:	491d      	ldr	r1, [pc, #116]	; (800257c <HAL_UART_RxCpltCallback+0x1f0>)
 8002508:	4820      	ldr	r0, [pc, #128]	; (800258c <HAL_UART_RxCpltCallback+0x200>)
 800250a:	f003 f9c0 	bl	800588e <HAL_UART_Receive_IT>
			if(UART_RxQ[COM5].wptr == UART_MAXQ) UART_RxQ[COM5].wptr = 0;	// write ptr clr
 800250e:	4b1c      	ldr	r3, [pc, #112]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 8002510:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002514:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
 8002518:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800251c:	4293      	cmp	r3, r2
 800251e:	d106      	bne.n	800252e <HAL_UART_RxCpltCallback+0x1a2>
 8002520:	4b17      	ldr	r3, [pc, #92]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 8002522:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002526:	461a      	mov	r2, r3
 8002528:	2300      	movs	r3, #0
 800252a:	f8c2 3820 	str.w	r3, [r2, #2080]	; 0x820
			UART_RxQ[COM5].buff[UART_RxQ[COM5].wptr++] = buff;
 800252e:	4b14      	ldr	r3, [pc, #80]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 8002530:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002534:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
 8002538:	1c5a      	adds	r2, r3, #1
 800253a:	4911      	ldr	r1, [pc, #68]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 800253c:	f501 5100 	add.w	r1, r1, #8192	; 0x2000
 8002540:	f8c1 2820 	str.w	r2, [r1, #2080]	; 0x820
 8002544:	4a0d      	ldr	r2, [pc, #52]	; (800257c <HAL_UART_RxCpltCallback+0x1f0>)
 8002546:	7811      	ldrb	r1, [r2, #0]
 8002548:	4a0d      	ldr	r2, [pc, #52]	; (8002580 <HAL_UART_RxCpltCallback+0x1f4>)
 800254a:	4413      	add	r3, r2
 800254c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002550:	3320      	adds	r3, #32
 8002552:	460a      	mov	r2, r1
 8002554:	701a      	strb	r2, [r3, #0]
		break;
 8002556:	e000      	b.n	800255a <HAL_UART_RxCpltCallback+0x1ce>
		break;
 8002558:	bf00      	nop
}
 800255a:	bf00      	nop
 800255c:	3718      	adds	r7, #24
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40013800 	.word	0x40013800
 8002568:	40005000 	.word	0x40005000
 800256c:	40004c00 	.word	0x40004c00
 8002570:	40004400 	.word	0x40004400
 8002574:	40004800 	.word	0x40004800
 8002578:	20005af0 	.word	0x20005af0
 800257c:	2000099c 	.word	0x2000099c
 8002580:	200009a0 	.word	0x200009a0
 8002584:	20005b34 	.word	0x20005b34
 8002588:	20005a68 	.word	0x20005a68
 800258c:	20005aac 	.word	0x20005aac

08002590 <Usart_Init>:
//------------------------------------------------------------------
  //?.
  //------------------------------------------------------------------
  void Usart_Init(void)
  {
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
     COMM_BUF      *ptr;

     ptr = &GS_Rev1Buf;
 8002596:	4b39      	ldr	r3, [pc, #228]	; (800267c <Usart_Init+0xec>)
 8002598:	607b      	str	r3, [r7, #4]
     ptr->Buf[0] = 0;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	711a      	strb	r2, [r3, #4]
     ptr->Ctr = 0;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
     ptr->Len = 0;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
     ptr->RxCompletion = 0;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810

     ptr = &GS_Rev2Buf;
 80025b8:	4b31      	ldr	r3, [pc, #196]	; (8002680 <Usart_Init+0xf0>)
 80025ba:	607b      	str	r3, [r7, #4]
     ptr->Buf[0] = 0;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2200      	movs	r2, #0
 80025c0:	711a      	strb	r2, [r3, #4]
     ptr->Ctr = 0;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
     ptr->Len = 0;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
     ptr->RxCompletion = 0;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810

     ptr = &GS_Rev3Buf;
 80025da:	4b2a      	ldr	r3, [pc, #168]	; (8002684 <Usart_Init+0xf4>)
 80025dc:	607b      	str	r3, [r7, #4]
     ptr->Buf[0] = 0;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	711a      	strb	r2, [r3, #4]
     ptr->Ctr = 0;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2200      	movs	r2, #0
 80025e8:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
     ptr->Len = 0;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
     ptr->RxCompletion = 0;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810

     ptr = &GS_Rev4Buf;
 80025fc:	4b22      	ldr	r3, [pc, #136]	; (8002688 <Usart_Init+0xf8>)
 80025fe:	607b      	str	r3, [r7, #4]
     ptr->Buf[0] = 0;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	711a      	strb	r2, [r3, #4]
     ptr->Ctr = 0;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2200      	movs	r2, #0
 800260a:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
     ptr->Len = 0;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
     ptr->RxCompletion = 0;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810

     ptr = &GS_Rev5Buf;
 800261e:	4b1b      	ldr	r3, [pc, #108]	; (800268c <Usart_Init+0xfc>)
 8002620:	607b      	str	r3, [r7, #4]
     ptr->Buf[0] = 0;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	711a      	strb	r2, [r3, #4]
     ptr->Ctr = 0;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2200      	movs	r2, #0
 800262c:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
     ptr->Len = 0;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
     ptr->RxCompletion = 0;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810

     PC_RS485_DIR_RXD;
 8002640:	2200      	movs	r2, #0
 8002642:	2140      	movs	r1, #64	; 0x40
 8002644:	4812      	ldr	r0, [pc, #72]	; (8002690 <Usart_Init+0x100>)
 8002646:	f001 fff6 	bl	8004636 <HAL_GPIO_WritePin>
     MOTOR_RS485_DIR_RXD;
 800264a:	2200      	movs	r2, #0
 800264c:	2120      	movs	r1, #32
 800264e:	4810      	ldr	r0, [pc, #64]	; (8002690 <Usart_Init+0x100>)
 8002650:	f001 fff1 	bl	8004636 <HAL_GPIO_WritePin>

     cPid = 0;
 8002654:	4b0f      	ldr	r3, [pc, #60]	; (8002694 <Usart_Init+0x104>)
 8002656:	2200      	movs	r2, #0
 8002658:	701a      	strb	r2, [r3, #0]
     r_cPid = 0;
 800265a:	4b0f      	ldr	r3, [pc, #60]	; (8002698 <Usart_Init+0x108>)
 800265c:	2200      	movs	r2, #0
 800265e:	701a      	strb	r2, [r3, #0]
     nPacketLen = 0;
 8002660:	4b0e      	ldr	r3, [pc, #56]	; (800269c <Usart_Init+0x10c>)
 8002662:	2200      	movs	r2, #0
 8002664:	601a      	str	r2, [r3, #0]
     nRPM_L, nRPM_R = 0;
 8002666:	4b0e      	ldr	r3, [pc, #56]	; (80026a0 <Usart_Init+0x110>)
 8002668:	2200      	movs	r2, #0
 800266a:	601a      	str	r2, [r3, #0]
     //AutoMode 1: auto / 0: Manual
     discontim.discon = 200;
 800266c:	4b0d      	ldr	r3, [pc, #52]	; (80026a4 <Usart_Init+0x114>)
 800266e:	22c8      	movs	r2, #200	; 0xc8
 8002670:	601a      	str	r2, [r3, #0]
    //G_DataGetPort   =   0;   /* DataGerProcess? ????????????????????????? ??????????????????????? ? port */
    //G_DataFlowPort   =   0;   /* DataFlowProcess? ????????????????????????? ??????????????????????? ? port */

  //   ClearScreen();
  }
 8002672:	bf00      	nop
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	200031c8 	.word	0x200031c8
 8002680:	200039dc 	.word	0x200039dc
 8002684:	200041f0 	.word	0x200041f0
 8002688:	20004a04 	.word	0x20004a04
 800268c:	20005218 	.word	0x20005218
 8002690:	40010c00 	.word	0x40010c00
 8002694:	20005a2c 	.word	0x20005a2c
 8002698:	20005a2d 	.word	0x20005a2d
 800269c:	20005a30 	.word	0x20005a30
 80026a0:	20005a3c 	.word	0x20005a3c
 80026a4:	20000950 	.word	0x20000950

080026a8 <CommBufClear>:

void CommBufClear(unsigned char port)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	4603      	mov	r3, r0
 80026b0:	71fb      	strb	r3, [r7, #7]
   COMM_BUF      *ptr;

   switch(port) {
 80026b2:	79fb      	ldrb	r3, [r7, #7]
 80026b4:	2b04      	cmp	r3, #4
 80026b6:	d81c      	bhi.n	80026f2 <CommBufClear+0x4a>
 80026b8:	a201      	add	r2, pc, #4	; (adr r2, 80026c0 <CommBufClear+0x18>)
 80026ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026be:	bf00      	nop
 80026c0:	080026d5 	.word	0x080026d5
 80026c4:	080026db 	.word	0x080026db
 80026c8:	080026e1 	.word	0x080026e1
 80026cc:	080026e7 	.word	0x080026e7
 80026d0:	080026ed 	.word	0x080026ed
      case COM1:
         ptr = &GS_Rev1Buf;
 80026d4:	4b13      	ldr	r3, [pc, #76]	; (8002724 <CommBufClear+0x7c>)
 80026d6:	60fb      	str	r3, [r7, #12]
         break;
 80026d8:	e00b      	b.n	80026f2 <CommBufClear+0x4a>
      case COM2:
         ptr = &GS_Rev2Buf;
 80026da:	4b13      	ldr	r3, [pc, #76]	; (8002728 <CommBufClear+0x80>)
 80026dc:	60fb      	str	r3, [r7, #12]
         break;
 80026de:	e008      	b.n	80026f2 <CommBufClear+0x4a>
      case COM3:
         ptr = &GS_Rev3Buf;
 80026e0:	4b12      	ldr	r3, [pc, #72]	; (800272c <CommBufClear+0x84>)
 80026e2:	60fb      	str	r3, [r7, #12]
         break;
 80026e4:	e005      	b.n	80026f2 <CommBufClear+0x4a>
      case COM4:
         ptr = &GS_Rev4Buf;
 80026e6:	4b12      	ldr	r3, [pc, #72]	; (8002730 <CommBufClear+0x88>)
 80026e8:	60fb      	str	r3, [r7, #12]
         break;
 80026ea:	e002      	b.n	80026f2 <CommBufClear+0x4a>
      case COM5:
         ptr = &GS_Rev5Buf;
 80026ec:	4b11      	ldr	r3, [pc, #68]	; (8002734 <CommBufClear+0x8c>)
 80026ee:	60fb      	str	r3, [r7, #12]
         break;
 80026f0:	bf00      	nop

   }
   memset(ptr->Buf,0,COMM_MAX_BUF);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	3304      	adds	r3, #4
 80026f6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80026fa:	2100      	movs	r1, #0
 80026fc:	4618      	mov	r0, r3
 80026fe:	f003 fd57 	bl	80061b0 <memset>
   ptr->Ctr = 0;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2200      	movs	r2, #0
 8002706:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
   ptr->flag = 0;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2200      	movs	r2, #0
 800270e:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
   ptr->RxCompletion=0;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810
}
 800271a:	bf00      	nop
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	200031c8 	.word	0x200031c8
 8002728:	200039dc 	.word	0x200039dc
 800272c:	200041f0 	.word	0x200041f0
 8002730:	20004a04 	.word	0x20004a04
 8002734:	20005218 	.word	0x20005218

08002738 <DataGetFlowProcess>:
//------------------------------------------------------------------
//??? ????????????????????????? ??????????????????????? ???  ??????????????????????????? ???? ????????????????????????? ????????????????????????? ?.
//------------------------------------------------------------------

void DataGetFlowProcess(unsigned char port)
{
 8002738:	b5b0      	push	{r4, r5, r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	71fb      	strb	r3, [r7, #7]

   COMM_BUF      *ptr;

    switch (port) {
 8002742:	79fb      	ldrb	r3, [r7, #7]
 8002744:	2b04      	cmp	r3, #4
 8002746:	f200 8213 	bhi.w	8002b70 <DataGetFlowProcess+0x438>
 800274a:	a201      	add	r2, pc, #4	; (adr r2, 8002750 <DataGetFlowProcess+0x18>)
 800274c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002750:	08002765 	.word	0x08002765
 8002754:	0800276b 	.word	0x0800276b
 8002758:	08002771 	.word	0x08002771
 800275c:	08002777 	.word	0x08002777
 8002760:	0800277d 	.word	0x0800277d
       case COM1:
            ptr = &GS_Rev1Buf;
 8002764:	4ba7      	ldr	r3, [pc, #668]	; (8002a04 <DataGetFlowProcess+0x2cc>)
 8002766:	60fb      	str	r3, [r7, #12]
            break;
 8002768:	e00b      	b.n	8002782 <DataGetFlowProcess+0x4a>
        case COM2:
            ptr = &GS_Rev2Buf;
 800276a:	4ba7      	ldr	r3, [pc, #668]	; (8002a08 <DataGetFlowProcess+0x2d0>)
 800276c:	60fb      	str	r3, [r7, #12]
            break;
 800276e:	e008      	b.n	8002782 <DataGetFlowProcess+0x4a>
        case COM3:
            ptr = &GS_Rev3Buf;
 8002770:	4ba6      	ldr	r3, [pc, #664]	; (8002a0c <DataGetFlowProcess+0x2d4>)
 8002772:	60fb      	str	r3, [r7, #12]
            break;
 8002774:	e005      	b.n	8002782 <DataGetFlowProcess+0x4a>
        case COM4:
            ptr = &GS_Rev4Buf;
 8002776:	4ba6      	ldr	r3, [pc, #664]	; (8002a10 <DataGetFlowProcess+0x2d8>)
 8002778:	60fb      	str	r3, [r7, #12]
            break;
 800277a:	e002      	b.n	8002782 <DataGetFlowProcess+0x4a>
        case COM5:
            ptr = &GS_Rev5Buf;
 800277c:	4ba5      	ldr	r3, [pc, #660]	; (8002a14 <DataGetFlowProcess+0x2dc>)
 800277e:	60fb      	str	r3, [r7, #12]
            break;
 8002780:	bf00      	nop
        default:
            return;
    }

	bSerialType_Usart = serialtype.bSerialType;
 8002782:	4ba5      	ldr	r3, [pc, #660]	; (8002a18 <DataGetFlowProcess+0x2e0>)
 8002784:	781a      	ldrb	r2, [r3, #0]
 8002786:	4ba5      	ldr	r3, [pc, #660]	; (8002a1c <DataGetFlowProcess+0x2e4>)
 8002788:	701a      	strb	r2, [r3, #0]

    while(1){
    	  ptr->rtn = CommGetChar(port);
 800278a:	79fb      	ldrb	r3, [r7, #7]
 800278c:	4618      	mov	r0, r3
 800278e:	f7ff fdef 	bl	8002370 <CommGetChar>
 8002792:	4602      	mov	r2, r0
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	601a      	str	r2, [r3, #0]
		  if (ptr->rtn == D_EMPTY)break;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a0:	f000 8111 	beq.w	80029c6 <DataGetFlowProcess+0x28e>


     	switch (port) {
 80027a4:	79fb      	ldrb	r3, [r7, #7]
 80027a6:	2b04      	cmp	r3, #4
 80027a8:	dcef      	bgt.n	800278a <DataGetFlowProcess+0x52>
 80027aa:	2b03      	cmp	r3, #3
 80027ac:	da04      	bge.n	80027b8 <DataGetFlowProcess+0x80>
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d002      	beq.n	80027b8 <DataGetFlowProcess+0x80>
 80027b2:	2b02      	cmp	r3, #2
 80027b4:	d024      	beq.n	8002800 <DataGetFlowProcess+0xc8>
 80027b6:	e105      	b.n	80029c4 <DataGetFlowProcess+0x28c>
    							//Debug
		  case COM1:
		  case COM4:
		  case COM5:
		  ptr->Buf[ptr->Ctr++] = ptr->rtn;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6818      	ldr	r0, [r3, #0]
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80027c2:	1c59      	adds	r1, r3, #1
 80027c4:	68fa      	ldr	r2, [r7, #12]
 80027c6:	f8c2 1804 	str.w	r1, [r2, #2052]	; 0x804
 80027ca:	b2c1      	uxtb	r1, r0
 80027cc:	68fa      	ldr	r2, [r7, #12]
 80027ce:	4413      	add	r3, r2
 80027d0:	460a      	mov	r2, r1
 80027d2:	711a      	strb	r2, [r3, #4]

		  ptr->RxCompletion=1;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2201      	movs	r2, #1
 80027d8:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810
		  // Serial Event Timer
		  utim.uart_get[port]=1;
 80027dc:	79fb      	ldrb	r3, [r7, #7]
 80027de:	4a90      	ldr	r2, [pc, #576]	; (8002a20 <DataGetFlowProcess+0x2e8>)
 80027e0:	2101      	movs	r1, #1
 80027e2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		  if (ptr->Ctr >= UART_MAXQ-1) {   //  ? 
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80027ec:	f240 72fd 	movw	r2, #2045	; 0x7fd
 80027f0:	4293      	cmp	r3, r2
 80027f2:	f240 80e2 	bls.w	80029ba <DataGetFlowProcess+0x282>
				CommBufClear(port);
 80027f6:	79fb      	ldrb	r3, [r7, #7]
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7ff ff55 	bl	80026a8 <CommBufClear>
				break;
 80027fe:	e0e1      	b.n	80029c4 <DataGetFlowProcess+0x28c>
			//Dip sw 4 = true
			else{*/
			  	  //iBus ??
				 //20 40 dc 05 dc 05 dc 05 dc 05 dc 05 dc 05 dc 05 dc 05 dc 05 dc 05 dc 05 dc 05 dc 05 dc 05 51 f3

				if(ptr->Buf[0] != 0x20){
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	791b      	ldrb	r3, [r3, #4]
 8002804:	2b20      	cmp	r3, #32
 8002806:	d008      	beq.n	800281a <DataGetFlowProcess+0xe2>
						if (ptr->rtn == 0x20){
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2b20      	cmp	r3, #32
 800280e:	f040 80d6 	bne.w	80029be <DataGetFlowProcess+0x286>
							ptr->Ctr = 0;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2200      	movs	r2, #0
 8002816:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
					   //printf("%c",ptr->rtn);
					   break;
					}
				}

				ptr->Buf[ptr->Ctr++] = ptr->rtn;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6818      	ldr	r0, [r3, #0]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8002824:	1c59      	adds	r1, r3, #1
 8002826:	68fa      	ldr	r2, [r7, #12]
 8002828:	f8c2 1804 	str.w	r1, [r2, #2052]	; 0x804
 800282c:	b2c1      	uxtb	r1, r0
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	4413      	add	r3, r2
 8002832:	460a      	mov	r2, r1
 8002834:	711a      	strb	r2, [r3, #4]
				if((ptr->Buf[0] == 0x20) && (ptr->Ctr == 32)) {
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	791b      	ldrb	r3, [r3, #4]
 800283a:	2b20      	cmp	r3, #32
 800283c:	f040 80a8 	bne.w	8002990 <DataGetFlowProcess+0x258>
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8002846:	2b20      	cmp	r3, #32
 8002848:	f040 80a2 	bne.w	8002990 <DataGetFlowProcess+0x258>

					memcpy(ibus_Data, ptr->Buf, 32);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	3304      	adds	r3, #4
 8002850:	4a74      	ldr	r2, [pc, #464]	; (8002a24 <DataGetFlowProcess+0x2ec>)
 8002852:	4614      	mov	r4, r2
 8002854:	461d      	mov	r5, r3
 8002856:	6828      	ldr	r0, [r5, #0]
 8002858:	6869      	ldr	r1, [r5, #4]
 800285a:	68aa      	ldr	r2, [r5, #8]
 800285c:	68eb      	ldr	r3, [r5, #12]
 800285e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002860:	6928      	ldr	r0, [r5, #16]
 8002862:	6969      	ldr	r1, [r5, #20]
 8002864:	69aa      	ldr	r2, [r5, #24]
 8002866:	69eb      	ldr	r3, [r5, #28]
 8002868:	c40f      	stmia	r4!, {r0, r1, r2, r3}
					if(ibus_read(&ibus_Data)){
 800286a:	486e      	ldr	r0, [pc, #440]	; (8002a24 <DataGetFlowProcess+0x2ec>)
 800286c:	f000 faf0 	bl	8002e50 <ibus_read>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	f000 8087 	beq.w	8002986 <DataGetFlowProcess+0x24e>

					// -1.5 ~ 1.5 m/s
					fV = (((ibus_Ch[2] - 1500) * 3.0) / 1000);
 8002878:	4b6b      	ldr	r3, [pc, #428]	; (8002a28 <DataGetFlowProcess+0x2f0>)
 800287a:	889b      	ldrh	r3, [r3, #4]
 800287c:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8002880:	4618      	mov	r0, r3
 8002882:	f7fd fe2b 	bl	80004dc <__aeabi_i2d>
 8002886:	f04f 0200 	mov.w	r2, #0
 800288a:	4b68      	ldr	r3, [pc, #416]	; (8002a2c <DataGetFlowProcess+0x2f4>)
 800288c:	f7fd fe90 	bl	80005b0 <__aeabi_dmul>
 8002890:	4602      	mov	r2, r0
 8002892:	460b      	mov	r3, r1
 8002894:	4610      	mov	r0, r2
 8002896:	4619      	mov	r1, r3
 8002898:	f04f 0200 	mov.w	r2, #0
 800289c:	4b64      	ldr	r3, [pc, #400]	; (8002a30 <DataGetFlowProcess+0x2f8>)
 800289e:	f7fd ffb1 	bl	8000804 <__aeabi_ddiv>
 80028a2:	4602      	mov	r2, r0
 80028a4:	460b      	mov	r3, r1
 80028a6:	4610      	mov	r0, r2
 80028a8:	4619      	mov	r1, r3
 80028aa:	f7fe f959 	bl	8000b60 <__aeabi_d2f>
 80028ae:	4603      	mov	r3, r0
 80028b0:	4a60      	ldr	r2, [pc, #384]	; (8002a34 <DataGetFlowProcess+0x2fc>)
 80028b2:	6013      	str	r3, [r2, #0]
					//fw = (((ibus_Ch[0] - 1500) * 1.6) / 1000);
					// -1.5 ~ 1.5 rad/s
					fw = (((ibus_Ch[0] - 1500) * 3.0) / 1000);
 80028b4:	4b5c      	ldr	r3, [pc, #368]	; (8002a28 <DataGetFlowProcess+0x2f0>)
 80028b6:	881b      	ldrh	r3, [r3, #0]
 80028b8:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 80028bc:	4618      	mov	r0, r3
 80028be:	f7fd fe0d 	bl	80004dc <__aeabi_i2d>
 80028c2:	f04f 0200 	mov.w	r2, #0
 80028c6:	4b59      	ldr	r3, [pc, #356]	; (8002a2c <DataGetFlowProcess+0x2f4>)
 80028c8:	f7fd fe72 	bl	80005b0 <__aeabi_dmul>
 80028cc:	4602      	mov	r2, r0
 80028ce:	460b      	mov	r3, r1
 80028d0:	4610      	mov	r0, r2
 80028d2:	4619      	mov	r1, r3
 80028d4:	f04f 0200 	mov.w	r2, #0
 80028d8:	4b55      	ldr	r3, [pc, #340]	; (8002a30 <DataGetFlowProcess+0x2f8>)
 80028da:	f7fd ff93 	bl	8000804 <__aeabi_ddiv>
 80028de:	4602      	mov	r2, r0
 80028e0:	460b      	mov	r3, r1
 80028e2:	4610      	mov	r0, r2
 80028e4:	4619      	mov	r1, r3
 80028e6:	f7fe f93b 	bl	8000b60 <__aeabi_d2f>
 80028ea:	4603      	mov	r3, r0
 80028ec:	4a52      	ldr	r2, [pc, #328]	; (8002a38 <DataGetFlowProcess+0x300>)
 80028ee:	6013      	str	r3, [r2, #0]

					CalcRPM(1);
 80028f0:	2001      	movs	r0, #1
 80028f2:	f000 fa4d 	bl	8002d90 <CalcRPM>
					printf("Ang Vel %f\r\n", fw);
					printf("RPM_L %04d\r\n", nRPM_L);
					printf("RPM_R %04d\r\n", nRPM_R);
*/
					//AutoManual S/W
					if(ibus_Ch[4] == 1000){
 80028f6:	4b4c      	ldr	r3, [pc, #304]	; (8002a28 <DataGetFlowProcess+0x2f0>)
 80028f8:	891b      	ldrh	r3, [r3, #8]
 80028fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028fe:	d103      	bne.n	8002908 <DataGetFlowProcess+0x1d0>
						bAutoMode_Usart = false;
 8002900:	4b4e      	ldr	r3, [pc, #312]	; (8002a3c <DataGetFlowProcess+0x304>)
 8002902:	2200      	movs	r2, #0
 8002904:	701a      	strb	r2, [r3, #0]
 8002906:	e002      	b.n	800290e <DataGetFlowProcess+0x1d6>
					}
					else{
						bAutoMode_Usart = true;
 8002908:	4b4c      	ldr	r3, [pc, #304]	; (8002a3c <DataGetFlowProcess+0x304>)
 800290a:	2201      	movs	r2, #1
 800290c:	701a      	strb	r2, [r3, #0]
					}

					//All Brake / Tq off /  ?? S/W
					// 320      / 1000   / 2000
					if(ibus_Ch[5] == 1500){
 800290e:	4b46      	ldr	r3, [pc, #280]	; (8002a28 <DataGetFlowProcess+0x2f0>)
 8002910:	895b      	ldrh	r3, [r3, #10]
 8002912:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002916:	4293      	cmp	r3, r2
 8002918:	d103      	bne.n	8002922 <DataGetFlowProcess+0x1ea>
						r_cPid = 0xae;
 800291a:	4b49      	ldr	r3, [pc, #292]	; (8002a40 <DataGetFlowProcess+0x308>)
 800291c:	22ae      	movs	r2, #174	; 0xae
 800291e:	701a      	strb	r2, [r3, #0]
 8002920:	e010      	b.n	8002944 <DataGetFlowProcess+0x20c>
					}
					else if(ibus_Ch[5] == 1000){
 8002922:	4b41      	ldr	r3, [pc, #260]	; (8002a28 <DataGetFlowProcess+0x2f0>)
 8002924:	895b      	ldrh	r3, [r3, #10]
 8002926:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800292a:	d103      	bne.n	8002934 <DataGetFlowProcess+0x1fc>
						r_cPid = 0xaf;
 800292c:	4b44      	ldr	r3, [pc, #272]	; (8002a40 <DataGetFlowProcess+0x308>)
 800292e:	22af      	movs	r2, #175	; 0xaf
 8002930:	701a      	strb	r2, [r3, #0]
 8002932:	e007      	b.n	8002944 <DataGetFlowProcess+0x20c>
					}
					else if(ibus_Ch[5] == 2000){
 8002934:	4b3c      	ldr	r3, [pc, #240]	; (8002a28 <DataGetFlowProcess+0x2f0>)
 8002936:	895b      	ldrh	r3, [r3, #10]
 8002938:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800293c:	d102      	bne.n	8002944 <DataGetFlowProcess+0x20c>
						r_cPid = 0xcf;
 800293e:	4b40      	ldr	r3, [pc, #256]	; (8002a40 <DataGetFlowProcess+0x308>)
 8002940:	22cf      	movs	r2, #207	; 0xcf
 8002942:	701a      	strb	r2, [r3, #0]
					}
					//bAutoMode = (channels[8] == 0 ? true : false);
					//r_cPid = (channels[9] == 1000 ? 0xae : (channels[9] == 306 ? 0xaf : 0xcf));

					//pid 174(ae/ Tq Off) or 175(af / All Break)
					if((r_cPid == 0xae) || (r_cPid == 0xaf)) nPacketLen = 9;
 8002944:	4b3e      	ldr	r3, [pc, #248]	; (8002a40 <DataGetFlowProcess+0x308>)
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	2bae      	cmp	r3, #174	; 0xae
 800294a:	d003      	beq.n	8002954 <DataGetFlowProcess+0x21c>
 800294c:	4b3c      	ldr	r3, [pc, #240]	; (8002a40 <DataGetFlowProcess+0x308>)
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	2baf      	cmp	r3, #175	; 0xaf
 8002952:	d103      	bne.n	800295c <DataGetFlowProcess+0x224>
 8002954:	4b3b      	ldr	r3, [pc, #236]	; (8002a44 <DataGetFlowProcess+0x30c>)
 8002956:	2209      	movs	r2, #9
 8002958:	601a      	str	r2, [r3, #0]
 800295a:	e002      	b.n	8002962 <DataGetFlowProcess+0x22a>
					//pid 207(cf / Velocity)
					else nPacketLen = 13;
 800295c:	4b39      	ldr	r3, [pc, #228]	; (8002a44 <DataGetFlowProcess+0x30c>)
 800295e:	220d      	movs	r2, #13
 8002960:	601a      	str	r2, [r3, #0]

					if(bAutoMode_Usart == false){
 8002962:	4b36      	ldr	r3, [pc, #216]	; (8002a3c <DataGetFlowProcess+0x304>)
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	f083 0301 	eor.w	r3, r3, #1
 800296a:	b2db      	uxtb	r3, r3
 800296c:	2b00      	cmp	r3, #0
 800296e:	d005      	beq.n	800297c <DataGetFlowProcess+0x244>
						// id, ?
						DataSendToMotor(0x01, r_cPid);
 8002970:	4b33      	ldr	r3, [pc, #204]	; (8002a40 <DataGetFlowProcess+0x308>)
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	4619      	mov	r1, r3
 8002976:	2001      	movs	r0, #1
 8002978:	f000 f910 	bl	8002b9c <DataSendToMotor>
					else{
						//DataSendToMotor(0x01, 0xae);
					}

				//printf("%d",ibus_Ch[0]);
					CommBufClear(port);
 800297c:	79fb      	ldrb	r3, [r7, #7]
 800297e:	4618      	mov	r0, r3
 8002980:	f7ff fe92 	bl	80026a8 <CommBufClear>

					break;
 8002984:	e01e      	b.n	80029c4 <DataGetFlowProcess+0x28c>
				}
				else{
					CommBufClear(port);
 8002986:	79fb      	ldrb	r3, [r7, #7]
 8002988:	4618      	mov	r0, r3
 800298a:	f7ff fe8d 	bl	80026a8 <CommBufClear>

					break;
 800298e:	e019      	b.n	80029c4 <DataGetFlowProcess+0x28c>
				}
				
			}
     	//}
			if(ptr->Buf[5] == 0xB7){
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	7a5b      	ldrb	r3, [r3, #9]
 8002994:	2bb7      	cmp	r3, #183	; 0xb7
 8002996:	d104      	bne.n	80029a2 <DataGetFlowProcess+0x26a>
				CommBufClear(port);
 8002998:	79fb      	ldrb	r3, [r7, #7]
 800299a:	4618      	mov	r0, r3
 800299c:	f7ff fe84 	bl	80026a8 <CommBufClear>
				break;
 80029a0:	e010      	b.n	80029c4 <DataGetFlowProcess+0x28c>
			}
			if (ptr->Ctr >= UART_MAXQ-1) {   //  ? 
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80029a8:	f240 72fd 	movw	r2, #2045	; 0x7fd
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d908      	bls.n	80029c2 <DataGetFlowProcess+0x28a>
				CommBufClear(port);
 80029b0:	79fb      	ldrb	r3, [r7, #7]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7ff fe78 	bl	80026a8 <CommBufClear>
				break;
 80029b8:	e004      	b.n	80029c4 <DataGetFlowProcess+0x28c>
		  break;
 80029ba:	bf00      	nop
 80029bc:	e6e5      	b.n	800278a <DataGetFlowProcess+0x52>
					   break;
 80029be:	bf00      	nop
 80029c0:	e6e3      	b.n	800278a <DataGetFlowProcess+0x52>
			}

    	  break;
 80029c2:	bf00      	nop
    	  ptr->rtn = CommGetChar(port);
 80029c4:	e6e1      	b.n	800278a <DataGetFlowProcess+0x52>
		  if (ptr->rtn == D_EMPTY)break;
 80029c6:	bf00      	nop
      }
   }

    if(utim.uart_get[port]==0){
 80029c8:	79fb      	ldrb	r3, [r7, #7]
 80029ca:	4a15      	ldr	r2, [pc, #84]	; (8002a20 <DataGetFlowProcess+0x2e8>)
 80029cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	f040 80d0 	bne.w	8002b76 <DataGetFlowProcess+0x43e>

		if(ptr->RxCompletion==1){
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	f893 3810 	ldrb.w	r3, [r3, #2064]	; 0x810
 80029dc:	2b01      	cmp	r3, #1
 80029de:	f040 80ad 	bne.w	8002b3c <DataGetFlowProcess+0x404>

			switch (port) {
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	2b04      	cmp	r3, #4
 80029e6:	f200 80c5 	bhi.w	8002b74 <DataGetFlowProcess+0x43c>
 80029ea:	a201      	add	r2, pc, #4	; (adr r2, 80029f0 <DataGetFlowProcess+0x2b8>)
 80029ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f0:	08002b41 	.word	0x08002b41
 80029f4:	08002b41 	.word	0x08002b41
 80029f8:	08002b41 	.word	0x08002b41
 80029fc:	08002a49 	.word	0x08002a49
 8002a00:	08002a6b 	.word	0x08002a6b
 8002a04:	200031c8 	.word	0x200031c8
 8002a08:	200039dc 	.word	0x200039dc
 8002a0c:	200041f0 	.word	0x200041f0
 8002a10:	20004a04 	.word	0x20004a04
 8002a14:	20005218 	.word	0x20005218
 8002a18:	20000920 	.word	0x20000920
 8002a1c:	20005a36 	.word	0x20005a36
 8002a20:	2000093c 	.word	0x2000093c
 8002a24:	20005a48 	.word	0x20005a48
 8002a28:	20000018 	.word	0x20000018
 8002a2c:	40080000 	.word	0x40080000
 8002a30:	408f4000 	.word	0x408f4000
 8002a34:	20005a40 	.word	0x20005a40
 8002a38:	20005a44 	.word	0x20005a44
 8002a3c:	20005a34 	.word	0x20005a34
 8002a40:	20005a2d 	.word	0x20005a2d
 8002a44:	20005a30 	.word	0x20005a30
			        case COM3:

			            break;
			            //Motor
			        case COM4:
			        	ptr->RxCompletion=0;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810
					    //printf("%d\n", ptr->Ctr);
						printf("%s\n",ptr->Buf);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	3304      	adds	r3, #4
 8002a54:	4618      	mov	r0, r3
 8002a56:	f004 f881 	bl	8006b5c <puts>
					    //if((ptr->Buf[ptr->Ctr-1] == 0x0d) || (ptr->Buf[ptr->Ctr-1] ==0x0a)){
						if((ptr->Buf[0] == 0xb7) || (ptr->Buf[1] == 0xb8)){
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	791b      	ldrb	r3, [r3, #4]
 8002a5e:	2bb7      	cmp	r3, #183	; 0xb7
					    	//??, Tq off, Brake??? Motor Drive??  ??
						}
						  CommBufClear(port);
 8002a60:	79fb      	ldrb	r3, [r7, #7]
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7ff fe20 	bl	80026a8 <CommBufClear>
			            break;
 8002a68:	e06b      	b.n	8002b42 <DataGetFlowProcess+0x40a>
			            //PC
			        case COM5:
			        	ptr->RxCompletion=0;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810

					    //if((ptr->Buf[ptr->Ctr-1] == 0x0d) || (ptr->Buf[ptr->Ctr-1] ==0x0a)){
			        	if((ptr->Buf[0] == 0xb7) || (ptr->Buf[1] == 0xac)){
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	791b      	ldrb	r3, [r3, #4]
 8002a76:	2bb7      	cmp	r3, #183	; 0xb7
 8002a78:	d003      	beq.n	8002a82 <DataGetFlowProcess+0x34a>
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	795b      	ldrb	r3, [r3, #5]
 8002a7e:	2bac      	cmp	r3, #172	; 0xac
 8002a80:	d157      	bne.n	8002b32 <DataGetFlowProcess+0x3fa>
			        		//if((ptr->Buf[0] == 0xb7) || (ptr->Buf[1] == 0xb8)){

					       //pid  ??? ???????????????????? ??????????????????? ?????????????????????
						   cPid = ptr->Buf[3];
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	79da      	ldrb	r2, [r3, #7]
 8002a86:	4b3d      	ldr	r3, [pc, #244]	; (8002b7c <DataGetFlowProcess+0x444>)
 8002a88:	701a      	strb	r2, [r3, #0]

						   //pid 174(ae) or 175(af)
						   if((cPid == 0xae) || (cPid == 0xaf)) nPacketLen = 9;
 8002a8a:	4b3c      	ldr	r3, [pc, #240]	; (8002b7c <DataGetFlowProcess+0x444>)
 8002a8c:	781b      	ldrb	r3, [r3, #0]
 8002a8e:	2bae      	cmp	r3, #174	; 0xae
 8002a90:	d003      	beq.n	8002a9a <DataGetFlowProcess+0x362>
 8002a92:	4b3a      	ldr	r3, [pc, #232]	; (8002b7c <DataGetFlowProcess+0x444>)
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	2baf      	cmp	r3, #175	; 0xaf
 8002a98:	d103      	bne.n	8002aa2 <DataGetFlowProcess+0x36a>
 8002a9a:	4b39      	ldr	r3, [pc, #228]	; (8002b80 <DataGetFlowProcess+0x448>)
 8002a9c:	2209      	movs	r2, #9
 8002a9e:	601a      	str	r2, [r3, #0]
 8002aa0:	e002      	b.n	8002aa8 <DataGetFlowProcess+0x370>
						   //pid 207
						   else nPacketLen = 13;
 8002aa2:	4b37      	ldr	r3, [pc, #220]	; (8002b80 <DataGetFlowProcess+0x448>)
 8002aa4:	220d      	movs	r2, #13
 8002aa6:	601a      	str	r2, [r3, #0]

						   //Default RS485 -> Dip S/W || AutoMode : true
						   if ((bSerialType_Usart) || (bAutoMode_Usart)){
 8002aa8:	4b36      	ldr	r3, [pc, #216]	; (8002b84 <DataGetFlowProcess+0x44c>)
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d103      	bne.n	8002ab8 <DataGetFlowProcess+0x380>
 8002ab0:	4b35      	ldr	r3, [pc, #212]	; (8002b88 <DataGetFlowProcess+0x450>)
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d02c      	beq.n	8002b12 <DataGetFlowProcess+0x3da>

							   if(nPacketLen > 0) {
 8002ab8:	4b31      	ldr	r3, [pc, #196]	; (8002b80 <DataGetFlowProcess+0x448>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	dd38      	ble.n	8002b32 <DataGetFlowProcess+0x3fa>
								   //???? ?? ? ?????????????????????? Bypass ??

								   MOTOR_RS485_DIR_TXD;
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	2120      	movs	r1, #32
 8002ac4:	4831      	ldr	r0, [pc, #196]	; (8002b8c <DataGetFlowProcess+0x454>)
 8002ac6:	f001 fdb6 	bl	8004636 <HAL_GPIO_WritePin>
								   HAL_Delay(10);
 8002aca:	200a      	movs	r0, #10
 8002acc:	f000 fb1e 	bl	800310c <HAL_Delay>

								   HAL_NVIC_DisableIRQ (UART4_IRQn); //Rx Callback ?? Disable
 8002ad0:	2034      	movs	r0, #52	; 0x34
 8002ad2:	f001 fab8 	bl	8004046 <HAL_NVIC_DisableIRQ>
								   HAL_UART_Transmit(&huart4, ptr->Buf, nPacketLen, 100);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	1d19      	adds	r1, r3, #4
 8002ada:	4b29      	ldr	r3, [pc, #164]	; (8002b80 <DataGetFlowProcess+0x448>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	b29a      	uxth	r2, r3
 8002ae0:	2364      	movs	r3, #100	; 0x64
 8002ae2:	482b      	ldr	r0, [pc, #172]	; (8002b90 <DataGetFlowProcess+0x458>)
 8002ae4:	f002 fe41 	bl	800576a <HAL_UART_Transmit>
								   HAL_NVIC_EnableIRQ  (UART4_IRQn);  //Rx callback ?? enable
 8002ae8:	2034      	movs	r0, #52	; 0x34
 8002aea:	f001 fa9e 	bl	800402a <HAL_NVIC_EnableIRQ>

								   //Message Success Timer Reset
								   discontim.discon = 200;
 8002aee:	4b29      	ldr	r3, [pc, #164]	; (8002b94 <DataGetFlowProcess+0x45c>)
 8002af0:	22c8      	movs	r2, #200	; 0xc8
 8002af2:	601a      	str	r2, [r3, #0]
								   HAL_Delay(10);
 8002af4:	200a      	movs	r0, #10
 8002af6:	f000 fb09 	bl	800310c <HAL_Delay>
								   MOTOR_RS485_DIR_RXD;
 8002afa:	2200      	movs	r2, #0
 8002afc:	2120      	movs	r1, #32
 8002afe:	4823      	ldr	r0, [pc, #140]	; (8002b8c <DataGetFlowProcess+0x454>)
 8002b00:	f001 fd99 	bl	8004636 <HAL_GPIO_WritePin>
								   //?????????????????????? ?
								   nPacketLen = 0;
 8002b04:	4b1e      	ldr	r3, [pc, #120]	; (8002b80 <DataGetFlowProcess+0x448>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	601a      	str	r2, [r3, #0]
								   cPid = 0;
 8002b0a:	4b1c      	ldr	r3, [pc, #112]	; (8002b7c <DataGetFlowProcess+0x444>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	701a      	strb	r2, [r3, #0]
							   if(nPacketLen > 0) {
 8002b10:	e00f      	b.n	8002b32 <DataGetFlowProcess+0x3fa>
							   }

						   }
						   //Serial ???????????????? ? Can????????????????? ??
						   else if((bSerialType_Usart == false) || (bAutoMode_Usart)) {
 8002b12:	4b1c      	ldr	r3, [pc, #112]	; (8002b84 <DataGetFlowProcess+0x44c>)
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	f083 0301 	eor.w	r3, r3, #1
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d103      	bne.n	8002b28 <DataGetFlowProcess+0x3f0>
 8002b20:	4b19      	ldr	r3, [pc, #100]	; (8002b88 <DataGetFlowProcess+0x450>)
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d004      	beq.n	8002b32 <DataGetFlowProcess+0x3fa>
							   SerialToCanSendProcess(ptr->Buf);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	3304      	adds	r3, #4
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7fe fdbf 	bl	80016b0 <SerialToCanSendProcess>
						   }
						}
						  CommBufClear(port);
 8002b32:	79fb      	ldrb	r3, [r7, #7]
 8002b34:	4618      	mov	r0, r3
 8002b36:	f7ff fdb7 	bl	80026a8 <CommBufClear>
			            break;
 8002b3a:	e002      	b.n	8002b42 <DataGetFlowProcess+0x40a>
			        default:
			            return;
			    }


		}
 8002b3c:	bf00      	nop
 8002b3e:	e000      	b.n	8002b42 <DataGetFlowProcess+0x40a>
			            break;
 8002b40:	bf00      	nop
		if(bLocalMode_Usart){
 8002b42:	4b15      	ldr	r3, [pc, #84]	; (8002b98 <DataGetFlowProcess+0x460>)
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d015      	beq.n	8002b76 <DataGetFlowProcess+0x43e>
			if(discontim.discon == 0){
 8002b4a:	4b12      	ldr	r3, [pc, #72]	; (8002b94 <DataGetFlowProcess+0x45c>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d111      	bne.n	8002b76 <DataGetFlowProcess+0x43e>
				CommBufClear(port);
 8002b52:	79fb      	ldrb	r3, [r7, #7]
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7ff fda7 	bl	80026a8 <CommBufClear>
				nPacketLen = 9;
 8002b5a:	4b09      	ldr	r3, [pc, #36]	; (8002b80 <DataGetFlowProcess+0x448>)
 8002b5c:	2209      	movs	r2, #9
 8002b5e:	601a      	str	r2, [r3, #0]
				DataSendToMotor(0x01, 0xae);
 8002b60:	21ae      	movs	r1, #174	; 0xae
 8002b62:	2001      	movs	r0, #1
 8002b64:	f000 f81a 	bl	8002b9c <DataSendToMotor>
				discontim.discon = 200;
 8002b68:	4b0a      	ldr	r3, [pc, #40]	; (8002b94 <DataGetFlowProcess+0x45c>)
 8002b6a:	22c8      	movs	r2, #200	; 0xc8
 8002b6c:	601a      	str	r2, [r3, #0]
 8002b6e:	e002      	b.n	8002b76 <DataGetFlowProcess+0x43e>
            return;
 8002b70:	bf00      	nop
 8002b72:	e000      	b.n	8002b76 <DataGetFlowProcess+0x43e>
			            return;
 8002b74:	bf00      	nop
			}
		}
    }
}
 8002b76:	3710      	adds	r7, #16
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bdb0      	pop	{r4, r5, r7, pc}
 8002b7c:	20005a2c 	.word	0x20005a2c
 8002b80:	20005a30 	.word	0x20005a30
 8002b84:	20005a36 	.word	0x20005a36
 8002b88:	20005a34 	.word	0x20005a34
 8002b8c:	40010c00 	.word	0x40010c00
 8002b90:	20005a68 	.word	0x20005a68
 8002b94:	20000950 	.word	0x20000950
 8002b98:	20005a35 	.word	0x20005a35

08002b9c <DataSendToMotor>:


bool DataSendToMotor(int nid, char cPid){
 8002b9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002ba0:	b087      	sub	sp, #28
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
 8002ba6:	460b      	mov	r3, r1
 8002ba8:	70fb      	strb	r3, [r7, #3]
 8002baa:	466b      	mov	r3, sp
 8002bac:	461e      	mov	r6, r3

	unsigned char ucSendData[nPacketLen];
 8002bae:	4b51      	ldr	r3, [pc, #324]	; (8002cf4 <DataSendToMotor+0x158>)
 8002bb0:	6819      	ldr	r1, [r3, #0]
 8002bb2:	1e4b      	subs	r3, r1, #1
 8002bb4:	617b      	str	r3, [r7, #20]
 8002bb6:	460a      	mov	r2, r1
 8002bb8:	2300      	movs	r3, #0
 8002bba:	4690      	mov	r8, r2
 8002bbc:	4699      	mov	r9, r3
 8002bbe:	f04f 0200 	mov.w	r2, #0
 8002bc2:	f04f 0300 	mov.w	r3, #0
 8002bc6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002bca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002bce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002bd2:	460a      	mov	r2, r1
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	4614      	mov	r4, r2
 8002bd8:	461d      	mov	r5, r3
 8002bda:	f04f 0200 	mov.w	r2, #0
 8002bde:	f04f 0300 	mov.w	r3, #0
 8002be2:	00eb      	lsls	r3, r5, #3
 8002be4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002be8:	00e2      	lsls	r2, r4, #3
 8002bea:	460b      	mov	r3, r1
 8002bec:	3307      	adds	r3, #7
 8002bee:	08db      	lsrs	r3, r3, #3
 8002bf0:	00db      	lsls	r3, r3, #3
 8002bf2:	ebad 0d03 	sub.w	sp, sp, r3
 8002bf6:	466b      	mov	r3, sp
 8002bf8:	3300      	adds	r3, #0
 8002bfa:	613b      	str	r3, [r7, #16]

	//RMID
	ucSendData[0] = 0xb7;
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	22b7      	movs	r2, #183	; 0xb7
 8002c00:	701a      	strb	r2, [r3, #0]
	//TMID
	ucSendData[1] = 0xac;
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	22ac      	movs	r2, #172	; 0xac
 8002c06:	705a      	strb	r2, [r3, #1]
	//ucSendData[1] = 0xb8;
	//id
	ucSendData[2] = (char)nid;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	b2da      	uxtb	r2, r3
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	709a      	strb	r2, [r3, #2]
	//pid
	ucSendData[3] = cPid;
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	78fa      	ldrb	r2, [r7, #3]
 8002c14:	70da      	strb	r2, [r3, #3]
	//Len
	ucSendData[4] = (char)(nPacketLen - 6);
 8002c16:	4b37      	ldr	r3, [pc, #220]	; (8002cf4 <DataSendToMotor+0x158>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	3b06      	subs	r3, #6
 8002c1e:	b2da      	uxtb	r2, r3
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	711a      	strb	r2, [r3, #4]
		ucSendData[i] = 0x00;
	}*/



	if(cPid == 0xcf){
 8002c24:	78fb      	ldrb	r3, [r7, #3]
 8002c26:	2bcf      	cmp	r3, #207	; 0xcf
 8002c28:	d12d      	bne.n	8002c86 <DataSendToMotor+0xea>
		ucSendData[5] = 0x01;
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	715a      	strb	r2, [r3, #5]

		IByte cbuf;

		cbuf = Int2Byte((short)nRPM_L);
 8002c30:	4b31      	ldr	r3, [pc, #196]	; (8002cf8 <DataSendToMotor+0x15c>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	b21b      	sxth	r3, r3
 8002c36:	4618      	mov	r0, r3
 8002c38:	f000 f88d 	bl	8002d56 <Int2Byte>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	81bb      	strh	r3, [r7, #12]
		ucSendData[6] = cbuf.byLow;
 8002c40:	7b3a      	ldrb	r2, [r7, #12]
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	719a      	strb	r2, [r3, #6]
		ucSendData[7] = cbuf.byHigh;
 8002c46:	7b7a      	ldrb	r2, [r7, #13]
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	71da      	strb	r2, [r3, #7]

		ucSendData[8] = 0x01;
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	2201      	movs	r2, #1
 8002c50:	721a      	strb	r2, [r3, #8]
		cbuf = Int2Byte((short)nRPM_R);
 8002c52:	4b2a      	ldr	r3, [pc, #168]	; (8002cfc <DataSendToMotor+0x160>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	b21b      	sxth	r3, r3
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f000 f87c 	bl	8002d56 <Int2Byte>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	81bb      	strh	r3, [r7, #12]
		ucSendData[9] = cbuf.byLow;
 8002c62:	7b3a      	ldrb	r2, [r7, #12]
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	725a      	strb	r2, [r3, #9]
		ucSendData[10] = cbuf.byHigh;
 8002c68:	7b7a      	ldrb	r2, [r7, #13]
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	729a      	strb	r2, [r3, #10]

		ucSendData[11] = 0x00;
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	2200      	movs	r2, #0
 8002c72:	72da      	strb	r2, [r3, #11]
		ucSendData[12] = (char) GetCheckSum(12, ucSendData);
 8002c74:	6939      	ldr	r1, [r7, #16]
 8002c76:	200c      	movs	r0, #12
 8002c78:	f000 f846 	bl	8002d08 <GetCheckSum>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	461a      	mov	r2, r3
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	731a      	strb	r2, [r3, #12]
 8002c84:	e010      	b.n	8002ca8 <DataSendToMotor+0x10c>
	}
	else{
		ucSendData[5] = 0x05;
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	2205      	movs	r2, #5
 8002c8a:	715a      	strb	r2, [r3, #5]
		ucSendData[6] = 0x01;
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	719a      	strb	r2, [r3, #6]
		ucSendData[7] = 0x01;
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	2201      	movs	r2, #1
 8002c96:	71da      	strb	r2, [r3, #7]
		ucSendData[8] = (char) GetCheckSum(8, ucSendData);
 8002c98:	6939      	ldr	r1, [r7, #16]
 8002c9a:	2008      	movs	r0, #8
 8002c9c:	f000 f834 	bl	8002d08 <GetCheckSum>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	721a      	strb	r2, [r3, #8]
	}

	//Motor ? ??? ????????????????
	//Motor LED Lamp On
	 MOTOR_RS485_DIR_TXD;
 8002ca8:	2201      	movs	r2, #1
 8002caa:	2120      	movs	r1, #32
 8002cac:	4814      	ldr	r0, [pc, #80]	; (8002d00 <DataSendToMotor+0x164>)
 8002cae:	f001 fcc2 	bl	8004636 <HAL_GPIO_WritePin>
	 HAL_Delay(10);
 8002cb2:	200a      	movs	r0, #10
 8002cb4:	f000 fa2a 	bl	800310c <HAL_Delay>

	 HAL_NVIC_DisableIRQ (UART4_IRQn); //Rx Callback ?? Disable
 8002cb8:	2034      	movs	r0, #52	; 0x34
 8002cba:	f001 f9c4 	bl	8004046 <HAL_NVIC_DisableIRQ>
	 HAL_UART_Transmit(&huart4, ucSendData, nPacketLen, 1000);
 8002cbe:	4b0d      	ldr	r3, [pc, #52]	; (8002cf4 <DataSendToMotor+0x158>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	b29a      	uxth	r2, r3
 8002cc4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cc8:	6939      	ldr	r1, [r7, #16]
 8002cca:	480e      	ldr	r0, [pc, #56]	; (8002d04 <DataSendToMotor+0x168>)
 8002ccc:	f002 fd4d 	bl	800576a <HAL_UART_Transmit>
	 HAL_NVIC_EnableIRQ  (UART4_IRQn);  //Rx callback ?? enable
 8002cd0:	2034      	movs	r0, #52	; 0x34
 8002cd2:	f001 f9aa 	bl	800402a <HAL_NVIC_EnableIRQ>

	 HAL_Delay(10);
 8002cd6:	200a      	movs	r0, #10
 8002cd8:	f000 fa18 	bl	800310c <HAL_Delay>
	 //Motor LED Lamp On
	 MOTOR_RS485_DIR_RXD;
 8002cdc:	2200      	movs	r2, #0
 8002cde:	2120      	movs	r1, #32
 8002ce0:	4807      	ldr	r0, [pc, #28]	; (8002d00 <DataSendToMotor+0x164>)
 8002ce2:	f001 fca8 	bl	8004636 <HAL_GPIO_WritePin>


	return true;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	46b5      	mov	sp, r6
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	371c      	adds	r7, #28
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002cf4:	20005a30 	.word	0x20005a30
 8002cf8:	20005a38 	.word	0x20005a38
 8002cfc:	20005a3c 	.word	0x20005a3c
 8002d00:	40010c00 	.word	0x40010c00
 8002d04:	20005a68 	.word	0x20005a68

08002d08 <GetCheckSum>:
		cbySum += *(byArray + i);
	}
	if(cbySum==0) return 1; else return 0;
}
// From the input array, return the chksum
char GetCheckSum(short nPacketSize, char *byArray) {
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	4603      	mov	r3, r0
 8002d10:	6039      	str	r1, [r7, #0]
 8002d12:	80fb      	strh	r3, [r7, #6]
	char byTmp=0; short i;
 8002d14:	2300      	movs	r3, #0
 8002d16:	73fb      	strb	r3, [r7, #15]
	for(i=0; i<nPacketSize; i++) byTmp += *(byArray+i);
 8002d18:	2300      	movs	r3, #0
 8002d1a:	81bb      	strh	r3, [r7, #12]
 8002d1c:	e00d      	b.n	8002d3a <GetCheckSum+0x32>
 8002d1e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002d22:	683a      	ldr	r2, [r7, #0]
 8002d24:	4413      	add	r3, r2
 8002d26:	781a      	ldrb	r2, [r3, #0]
 8002d28:	7bfb      	ldrb	r3, [r7, #15]
 8002d2a:	4413      	add	r3, r2
 8002d2c:	73fb      	strb	r3, [r7, #15]
 8002d2e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	3301      	adds	r3, #1
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	81bb      	strh	r3, [r7, #12]
 8002d3a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002d3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d42:	429a      	cmp	r2, r3
 8002d44:	dbeb      	blt.n	8002d1e <GetCheckSum+0x16>
	return (~byTmp + 1);
 8002d46:	7bfb      	ldrb	r3, [r7, #15]
 8002d48:	425b      	negs	r3, r3
 8002d4a:	b2db      	uxtb	r3, r3
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3714      	adds	r7, #20
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bc80      	pop	{r7}
 8002d54:	4770      	bx	lr

08002d56 <Int2Byte>:
	return((int)byData1 | (int)byData2<<8 | (int)byData3<<16 | (int)byData4<<24);
}

// Get the low and high byte from interger
IByte Int2Byte(short nIn)
{
 8002d56:	b480      	push	{r7}
 8002d58:	b085      	sub	sp, #20
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	80fb      	strh	r3, [r7, #6]
	IByte Ret;
	Ret.byLow = nIn & 0xff; Ret.byHigh = nIn>>8 & 0xff; return Ret;
 8002d60:	88fb      	ldrh	r3, [r7, #6]
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	723b      	strb	r3, [r7, #8]
 8002d66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d6a:	121b      	asrs	r3, r3, #8
 8002d6c:	b21b      	sxth	r3, r3
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	727b      	strb	r3, [r7, #9]
 8002d72:	893b      	ldrh	r3, [r7, #8]
 8002d74:	81bb      	strh	r3, [r7, #12]
 8002d76:	2300      	movs	r3, #0
 8002d78:	7b3a      	ldrb	r2, [r7, #12]
 8002d7a:	f362 0307 	bfi	r3, r2, #0, #8
 8002d7e:	7b7a      	ldrb	r2, [r7, #13]
 8002d80:	f362 230f 	bfi	r3, r2, #8, #8
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3714      	adds	r7, #20
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bc80      	pop	{r7}
 8002d8c:	4770      	bx	lr
	...

08002d90 <CalcRPM>:
		if (sbus_data[23] & (1<<3)) {
			failsafe_status = SBUS_SIGNAL_FAILSAFE;
		}

}
void CalcRPM(int nType){
 8002d90:	b590      	push	{r4, r7, lr}
 8002d92:	b087      	sub	sp, #28
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
	nRPM_L = fV_L * 26 * 60 * (1 /( 2.0 * 3.14 * fWheel));

	nRPM_R = -fV_R * 26 * 60 * (1 /( 2.0 * 3.14 * fWheel));
*/
	//platform Type : black
	if(nType == 0){
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d103      	bne.n	8002da6 <CalcRPM+0x16>
		fWidth = _fWidth_black;
 8002d9e:	4b26      	ldr	r3, [pc, #152]	; (8002e38 <CalcRPM+0xa8>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	617b      	str	r3, [r7, #20]
 8002da4:	e005      	b.n	8002db2 <CalcRPM+0x22>
	}
	//platform Type : gold
	else if (nType ==1 ){
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d102      	bne.n	8002db2 <CalcRPM+0x22>
		fWidth = _fWidth_gold;
 8002dac:	4b23      	ldr	r3, [pc, #140]	; (8002e3c <CalcRPM+0xac>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	617b      	str	r3, [r7, #20]
	}
	fV_L = fV + (fw * fWidth / 2);
 8002db2:	4b23      	ldr	r3, [pc, #140]	; (8002e40 <CalcRPM+0xb0>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	6979      	ldr	r1, [r7, #20]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7fe f82f 	bl	8000e1c <__aeabi_fmul>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f7fe f8dd 	bl	8000f84 <__aeabi_fdiv>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	461a      	mov	r2, r3
 8002dce:	4b1d      	ldr	r3, [pc, #116]	; (8002e44 <CalcRPM+0xb4>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	4610      	mov	r0, r2
 8002dd6:	f7fd ff19 	bl	8000c0c <__addsf3>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	613b      	str	r3, [r7, #16]
	fV_R = fV - (fw * fWidth / 2);
 8002dde:	4b19      	ldr	r3, [pc, #100]	; (8002e44 <CalcRPM+0xb4>)
 8002de0:	681c      	ldr	r4, [r3, #0]
 8002de2:	4b17      	ldr	r3, [pc, #92]	; (8002e40 <CalcRPM+0xb0>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	6979      	ldr	r1, [r7, #20]
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7fe f817 	bl	8000e1c <__aeabi_fmul>
 8002dee:	4603      	mov	r3, r0
 8002df0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7fe f8c5 	bl	8000f84 <__aeabi_fdiv>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	4620      	mov	r0, r4
 8002e00:	f7fd ff02 	bl	8000c08 <__aeabi_fsub>
 8002e04:	4603      	mov	r3, r0
 8002e06:	60fb      	str	r3, [r7, #12]

	//fV_L, fV_R < MotorMaxRPM
	nRPM_L = MotorMaxRPM(fV_L);
 8002e08:	6938      	ldr	r0, [r7, #16]
 8002e0a:	f000 f8b5 	bl	8002f78 <MotorMaxRPM>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7fe f9c9 	bl	80011a8 <__aeabi_f2iz>
 8002e16:	4603      	mov	r3, r0
 8002e18:	4a0b      	ldr	r2, [pc, #44]	; (8002e48 <CalcRPM+0xb8>)
 8002e1a:	6013      	str	r3, [r2, #0]
	nRPM_R = (MotorMaxRPM(fV_R));
 8002e1c:	68f8      	ldr	r0, [r7, #12]
 8002e1e:	f000 f8ab 	bl	8002f78 <MotorMaxRPM>
 8002e22:	4603      	mov	r3, r0
 8002e24:	4618      	mov	r0, r3
 8002e26:	f7fe f9bf 	bl	80011a8 <__aeabi_f2iz>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	4a07      	ldr	r2, [pc, #28]	; (8002e4c <CalcRPM+0xbc>)
 8002e2e:	6013      	str	r3, [r2, #0]

}
 8002e30:	bf00      	nop
 8002e32:	371c      	adds	r7, #28
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd90      	pop	{r4, r7, pc}
 8002e38:	2000000c 	.word	0x2000000c
 8002e3c:	20000010 	.word	0x20000010
 8002e40:	20005a44 	.word	0x20005a44
 8002e44:	20005a40 	.word	0x20005a40
 8002e48:	20005a38 	.word	0x20005a38
 8002e4c:	20005a3c 	.word	0x20005a3c

08002e50 <ibus_read>:
	printf("%c",ch);
	printf("[%d;%dH",x,y);
}

bool ibus_read(uint16_t* ibus_data)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
	if(!ibus_is_valid())
 8002e58:	f000 f81a 	bl	8002e90 <ibus_is_valid>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	f083 0301 	eor.w	r3, r3, #1
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d001      	beq.n	8002e6c <ibus_read+0x1c>
		return false;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	e00d      	b.n	8002e88 <ibus_read+0x38>

	if(!ibus_checksum())
 8002e6c:	f000 f826 	bl	8002ebc <ibus_checksum>
 8002e70:	4603      	mov	r3, r0
 8002e72:	f083 0301 	eor.w	r3, r3, #1
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d001      	beq.n	8002e80 <ibus_read+0x30>
		return false;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	e003      	b.n	8002e88 <ibus_read+0x38>

	ibus_update(ibus_data);
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f000 f84b 	bl	8002f1c <ibus_update>
	return true;
 8002e86:	2301      	movs	r3, #1
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3708      	adds	r7, #8
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <ibus_is_valid>:

/* Sub Functions */
bool ibus_is_valid()
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0
	// is it ibus?
	return (ibus_Data[0] == IBUS_LENGTH && ibus_Data[1] == IBUS_COMMAND40);
 8002e94:	4b08      	ldr	r3, [pc, #32]	; (8002eb8 <ibus_is_valid+0x28>)
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	2b20      	cmp	r3, #32
 8002e9a:	d105      	bne.n	8002ea8 <ibus_is_valid+0x18>
 8002e9c:	4b06      	ldr	r3, [pc, #24]	; (8002eb8 <ibus_is_valid+0x28>)
 8002e9e:	785b      	ldrb	r3, [r3, #1]
 8002ea0:	2b40      	cmp	r3, #64	; 0x40
 8002ea2:	d101      	bne.n	8002ea8 <ibus_is_valid+0x18>
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e000      	b.n	8002eaa <ibus_is_valid+0x1a>
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	f003 0301 	and.w	r3, r3, #1
 8002eae:	b2db      	uxtb	r3, r3
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr
 8002eb8:	20005a48 	.word	0x20005a48

08002ebc <ibus_checksum>:

bool ibus_checksum()
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b085      	sub	sp, #20
 8002ec0:	af00      	add	r7, sp, #0
 	uint16_t checksum_cal = 0xffff;
 8002ec2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ec6:	81fb      	strh	r3, [r7, #14]
	uint16_t checksum_ibus;

	for(int i = 0; i < 30; i++)
 8002ec8:	2300      	movs	r3, #0
 8002eca:	60bb      	str	r3, [r7, #8]
 8002ecc:	e00a      	b.n	8002ee4 <ibus_checksum+0x28>
	{
		checksum_cal -= ibus_Data[i];
 8002ece:	4a12      	ldr	r2, [pc, #72]	; (8002f18 <ibus_checksum+0x5c>)
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	4413      	add	r3, r2
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	89fa      	ldrh	r2, [r7, #14]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	81fb      	strh	r3, [r7, #14]
	for(int i = 0; i < 30; i++)
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	60bb      	str	r3, [r7, #8]
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	2b1d      	cmp	r3, #29
 8002ee8:	ddf1      	ble.n	8002ece <ibus_checksum+0x12>
	}

	checksum_ibus = ibus_Data[31] << 8 | ibus_Data[30]; // checksum value from ibus
 8002eea:	4b0b      	ldr	r3, [pc, #44]	; (8002f18 <ibus_checksum+0x5c>)
 8002eec:	7fdb      	ldrb	r3, [r3, #31]
 8002eee:	021b      	lsls	r3, r3, #8
 8002ef0:	b21a      	sxth	r2, r3
 8002ef2:	4b09      	ldr	r3, [pc, #36]	; (8002f18 <ibus_checksum+0x5c>)
 8002ef4:	7f9b      	ldrb	r3, [r3, #30]
 8002ef6:	b21b      	sxth	r3, r3
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	b21b      	sxth	r3, r3
 8002efc:	80fb      	strh	r3, [r7, #6]
	return (checksum_ibus == checksum_cal);
 8002efe:	88fa      	ldrh	r2, [r7, #6]
 8002f00:	89fb      	ldrh	r3, [r7, #14]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	bf0c      	ite	eq
 8002f06:	2301      	moveq	r3, #1
 8002f08:	2300      	movne	r3, #0
 8002f0a:	b2db      	uxtb	r3, r3
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3714      	adds	r7, #20
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bc80      	pop	{r7}
 8002f14:	4770      	bx	lr
 8002f16:	bf00      	nop
 8002f18:	20005a48 	.word	0x20005a48

08002f1c <ibus_update>:

void ibus_update()
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
	for(int ch_index = 0, bf_index = 2; ch_index < IBUS_USER_CHANNELS; ch_index++, bf_index += 2)
 8002f22:	2300      	movs	r3, #0
 8002f24:	607b      	str	r3, [r7, #4]
 8002f26:	2302      	movs	r3, #2
 8002f28:	603b      	str	r3, [r7, #0]
 8002f2a:	e017      	b.n	8002f5c <ibus_update+0x40>
	{
		ibus_Ch[ch_index] = ibus_Data[bf_index + 1] << 8 | ibus_Data[bf_index];
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	3301      	adds	r3, #1
 8002f30:	4a0f      	ldr	r2, [pc, #60]	; (8002f70 <ibus_update+0x54>)
 8002f32:	5cd3      	ldrb	r3, [r2, r3]
 8002f34:	021b      	lsls	r3, r3, #8
 8002f36:	b21a      	sxth	r2, r3
 8002f38:	490d      	ldr	r1, [pc, #52]	; (8002f70 <ibus_update+0x54>)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	440b      	add	r3, r1
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	b21b      	sxth	r3, r3
 8002f42:	4313      	orrs	r3, r2
 8002f44:	b21b      	sxth	r3, r3
 8002f46:	b299      	uxth	r1, r3
 8002f48:	4a0a      	ldr	r2, [pc, #40]	; (8002f74 <ibus_update+0x58>)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int ch_index = 0, bf_index = 2; ch_index < IBUS_USER_CHANNELS; ch_index++, bf_index += 2)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	3301      	adds	r3, #1
 8002f54:	607b      	str	r3, [r7, #4]
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	3302      	adds	r3, #2
 8002f5a:	603b      	str	r3, [r7, #0]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2b05      	cmp	r3, #5
 8002f60:	dde4      	ble.n	8002f2c <ibus_update+0x10>
	}
}
 8002f62:	bf00      	nop
 8002f64:	bf00      	nop
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bc80      	pop	{r7}
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop
 8002f70:	20005a48 	.word	0x20005a48
 8002f74:	20000018 	.word	0x20000018

08002f78 <MotorMaxRPM>:

float MotorMaxRPM (float fVal){
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
	float fResult = 0.0;
 8002f80:	f04f 0300 	mov.w	r3, #0
 8002f84:	60fb      	str	r3, [r7, #12]

	fResult = fVal * _fVEL / _fWheel * _fGearRate;
 8002f86:	4b18      	ldr	r3, [pc, #96]	; (8002fe8 <MotorMaxRPM+0x70>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	6879      	ldr	r1, [r7, #4]
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f7fd ff45 	bl	8000e1c <__aeabi_fmul>
 8002f92:	4603      	mov	r3, r0
 8002f94:	461a      	mov	r2, r3
 8002f96:	4b15      	ldr	r3, [pc, #84]	; (8002fec <MotorMaxRPM+0x74>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	4610      	mov	r0, r2
 8002f9e:	f7fd fff1 	bl	8000f84 <__aeabi_fdiv>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	4b12      	ldr	r3, [pc, #72]	; (8002ff0 <MotorMaxRPM+0x78>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4619      	mov	r1, r3
 8002fac:	4610      	mov	r0, r2
 8002fae:	f7fd ff35 	bl	8000e1c <__aeabi_fmul>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	60fb      	str	r3, [r7, #12]

	if(fResult <= -2700){
 8002fb6:	490f      	ldr	r1, [pc, #60]	; (8002ff4 <MotorMaxRPM+0x7c>)
 8002fb8:	68f8      	ldr	r0, [r7, #12]
 8002fba:	f7fe f8d7 	bl	800116c <__aeabi_fcmple>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d002      	beq.n	8002fca <MotorMaxRPM+0x52>
		fResult = -2700;
 8002fc4:	4b0b      	ldr	r3, [pc, #44]	; (8002ff4 <MotorMaxRPM+0x7c>)
 8002fc6:	60fb      	str	r3, [r7, #12]
 8002fc8:	e008      	b.n	8002fdc <MotorMaxRPM+0x64>
	}
	else if (fResult > 2700){
 8002fca:	490b      	ldr	r1, [pc, #44]	; (8002ff8 <MotorMaxRPM+0x80>)
 8002fcc:	68f8      	ldr	r0, [r7, #12]
 8002fce:	f7fe f8e1 	bl	8001194 <__aeabi_fcmpgt>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d001      	beq.n	8002fdc <MotorMaxRPM+0x64>
		fResult = 2700;
 8002fd8:	4b07      	ldr	r3, [pc, #28]	; (8002ff8 <MotorMaxRPM+0x80>)
 8002fda:	60fb      	str	r3, [r7, #12]
	}

	return fResult;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3710      	adds	r7, #16
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	20000008 	.word	0x20000008
 8002fec:	20000014 	.word	0x20000014
 8002ff0:	20000004 	.word	0x20000004
 8002ff4:	c528c000 	.word	0xc528c000
 8002ff8:	4528c000 	.word	0x4528c000

08002ffc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ffc:	480c      	ldr	r0, [pc, #48]	; (8003030 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ffe:	490d      	ldr	r1, [pc, #52]	; (8003034 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003000:	4a0d      	ldr	r2, [pc, #52]	; (8003038 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003002:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003004:	e002      	b.n	800300c <LoopCopyDataInit>

08003006 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003006:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003008:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800300a:	3304      	adds	r3, #4

0800300c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800300c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800300e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003010:	d3f9      	bcc.n	8003006 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003012:	4a0a      	ldr	r2, [pc, #40]	; (800303c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003014:	4c0a      	ldr	r4, [pc, #40]	; (8003040 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003016:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003018:	e001      	b.n	800301e <LoopFillZerobss>

0800301a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800301a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800301c:	3204      	adds	r2, #4

0800301e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800301e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003020:	d3fb      	bcc.n	800301a <FillZerobss>
/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003022:	f7fe fe7b 	bl	8001d1c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8003026:	f003 f891 	bl	800614c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800302a:	f7fe fc6d 	bl	8001908 <main>
  bx lr
 800302e:	4770      	bx	lr
  ldr r0, =_sdata
 8003030:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003034:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8003038:	080090e4 	.word	0x080090e4
  ldr r2, =_sbss
 800303c:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8003040:	20005b8c 	.word	0x20005b8c

08003044 <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003044:	e7fe      	b.n	8003044 <ADC1_2_IRQHandler>
	...

08003048 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800304c:	4b08      	ldr	r3, [pc, #32]	; (8003070 <HAL_Init+0x28>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a07      	ldr	r2, [pc, #28]	; (8003070 <HAL_Init+0x28>)
 8003052:	f043 0310 	orr.w	r3, r3, #16
 8003056:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003058:	2003      	movs	r0, #3
 800305a:	f000 ffbf 	bl	8003fdc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800305e:	200f      	movs	r0, #15
 8003060:	f000 f808 	bl	8003074 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003064:	f7fe fd0a 	bl	8001a7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	40022000 	.word	0x40022000

08003074 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800307c:	4b12      	ldr	r3, [pc, #72]	; (80030c8 <HAL_InitTick+0x54>)
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	4b12      	ldr	r3, [pc, #72]	; (80030cc <HAL_InitTick+0x58>)
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	4619      	mov	r1, r3
 8003086:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800308a:	fbb3 f3f1 	udiv	r3, r3, r1
 800308e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003092:	4618      	mov	r0, r3
 8003094:	f000 ffe5 	bl	8004062 <HAL_SYSTICK_Config>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e00e      	b.n	80030c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2b0f      	cmp	r3, #15
 80030a6:	d80a      	bhi.n	80030be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030a8:	2200      	movs	r2, #0
 80030aa:	6879      	ldr	r1, [r7, #4]
 80030ac:	f04f 30ff 	mov.w	r0, #4294967295
 80030b0:	f000 ff9f 	bl	8003ff2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030b4:	4a06      	ldr	r2, [pc, #24]	; (80030d0 <HAL_InitTick+0x5c>)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030ba:	2300      	movs	r3, #0
 80030bc:	e000      	b.n	80030c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3708      	adds	r7, #8
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	20000000 	.word	0x20000000
 80030cc:	2000003c 	.word	0x2000003c
 80030d0:	20000038 	.word	0x20000038

080030d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030d8:	4b05      	ldr	r3, [pc, #20]	; (80030f0 <HAL_IncTick+0x1c>)
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	461a      	mov	r2, r3
 80030de:	4b05      	ldr	r3, [pc, #20]	; (80030f4 <HAL_IncTick+0x20>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4413      	add	r3, r2
 80030e4:	4a03      	ldr	r2, [pc, #12]	; (80030f4 <HAL_IncTick+0x20>)
 80030e6:	6013      	str	r3, [r2, #0]
}
 80030e8:	bf00      	nop
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bc80      	pop	{r7}
 80030ee:	4770      	bx	lr
 80030f0:	2000003c 	.word	0x2000003c
 80030f4:	20005b78 	.word	0x20005b78

080030f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
  return uwTick;
 80030fc:	4b02      	ldr	r3, [pc, #8]	; (8003108 <HAL_GetTick+0x10>)
 80030fe:	681b      	ldr	r3, [r3, #0]
}
 8003100:	4618      	mov	r0, r3
 8003102:	46bd      	mov	sp, r7
 8003104:	bc80      	pop	{r7}
 8003106:	4770      	bx	lr
 8003108:	20005b78 	.word	0x20005b78

0800310c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003114:	f7ff fff0 	bl	80030f8 <HAL_GetTick>
 8003118:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003124:	d005      	beq.n	8003132 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003126:	4b0a      	ldr	r3, [pc, #40]	; (8003150 <HAL_Delay+0x44>)
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	461a      	mov	r2, r3
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	4413      	add	r3, r2
 8003130:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003132:	bf00      	nop
 8003134:	f7ff ffe0 	bl	80030f8 <HAL_GetTick>
 8003138:	4602      	mov	r2, r0
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	68fa      	ldr	r2, [r7, #12]
 8003140:	429a      	cmp	r2, r3
 8003142:	d8f7      	bhi.n	8003134 <HAL_Delay+0x28>
  {
  }
}
 8003144:	bf00      	nop
 8003146:	bf00      	nop
 8003148:	3710      	adds	r7, #16
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	2000003c 	.word	0x2000003c

08003154 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b084      	sub	sp, #16
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d101      	bne.n	8003166 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e0ed      	b.n	8003342 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f893 3020 	ldrb.w	r3, [r3, #32]
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d102      	bne.n	8003178 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f7fe f9f8 	bl	8001568 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f042 0201 	orr.w	r2, r2, #1
 8003186:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003188:	f7ff ffb6 	bl	80030f8 <HAL_GetTick>
 800318c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800318e:	e012      	b.n	80031b6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003190:	f7ff ffb2 	bl	80030f8 <HAL_GetTick>
 8003194:	4602      	mov	r2, r0
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	2b0a      	cmp	r3, #10
 800319c:	d90b      	bls.n	80031b6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2205      	movs	r2, #5
 80031ae:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e0c5      	b.n	8003342 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f003 0301 	and.w	r3, r3, #1
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d0e5      	beq.n	8003190 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f022 0202 	bic.w	r2, r2, #2
 80031d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031d4:	f7ff ff90 	bl	80030f8 <HAL_GetTick>
 80031d8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80031da:	e012      	b.n	8003202 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80031dc:	f7ff ff8c 	bl	80030f8 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	2b0a      	cmp	r3, #10
 80031e8:	d90b      	bls.n	8003202 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ee:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2205      	movs	r2, #5
 80031fa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e09f      	b.n	8003342 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f003 0302 	and.w	r3, r3, #2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1e5      	bne.n	80031dc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	7e1b      	ldrb	r3, [r3, #24]
 8003214:	2b01      	cmp	r3, #1
 8003216:	d108      	bne.n	800322a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003226:	601a      	str	r2, [r3, #0]
 8003228:	e007      	b.n	800323a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003238:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	7e5b      	ldrb	r3, [r3, #25]
 800323e:	2b01      	cmp	r3, #1
 8003240:	d108      	bne.n	8003254 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003250:	601a      	str	r2, [r3, #0]
 8003252:	e007      	b.n	8003264 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003262:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	7e9b      	ldrb	r3, [r3, #26]
 8003268:	2b01      	cmp	r3, #1
 800326a:	d108      	bne.n	800327e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f042 0220 	orr.w	r2, r2, #32
 800327a:	601a      	str	r2, [r3, #0]
 800327c:	e007      	b.n	800328e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f022 0220 	bic.w	r2, r2, #32
 800328c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	7edb      	ldrb	r3, [r3, #27]
 8003292:	2b01      	cmp	r3, #1
 8003294:	d108      	bne.n	80032a8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f022 0210 	bic.w	r2, r2, #16
 80032a4:	601a      	str	r2, [r3, #0]
 80032a6:	e007      	b.n	80032b8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f042 0210 	orr.w	r2, r2, #16
 80032b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	7f1b      	ldrb	r3, [r3, #28]
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d108      	bne.n	80032d2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f042 0208 	orr.w	r2, r2, #8
 80032ce:	601a      	str	r2, [r3, #0]
 80032d0:	e007      	b.n	80032e2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f022 0208 	bic.w	r2, r2, #8
 80032e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	7f5b      	ldrb	r3, [r3, #29]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d108      	bne.n	80032fc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f042 0204 	orr.w	r2, r2, #4
 80032f8:	601a      	str	r2, [r3, #0]
 80032fa:	e007      	b.n	800330c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 0204 	bic.w	r2, r2, #4
 800330a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	689a      	ldr	r2, [r3, #8]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	431a      	orrs	r2, r3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	691b      	ldr	r3, [r3, #16]
 800331a:	431a      	orrs	r2, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	695b      	ldr	r3, [r3, #20]
 8003320:	ea42 0103 	orr.w	r1, r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	1e5a      	subs	r2, r3, #1
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	430a      	orrs	r2, r1
 8003330:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003340:	2300      	movs	r3, #0
}
 8003342:	4618      	mov	r0, r3
 8003344:	3710      	adds	r7, #16
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
	...

0800334c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800334c:	b480      	push	{r7}
 800334e:	b087      	sub	sp, #28
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003362:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003364:	7cfb      	ldrb	r3, [r7, #19]
 8003366:	2b01      	cmp	r3, #1
 8003368:	d003      	beq.n	8003372 <HAL_CAN_ConfigFilter+0x26>
 800336a:	7cfb      	ldrb	r3, [r7, #19]
 800336c:	2b02      	cmp	r3, #2
 800336e:	f040 80be 	bne.w	80034ee <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003372:	4b65      	ldr	r3, [pc, #404]	; (8003508 <HAL_CAN_ConfigFilter+0x1bc>)
 8003374:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800337c:	f043 0201 	orr.w	r2, r3, #1
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800338c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a0:	021b      	lsls	r3, r3, #8
 80033a2:	431a      	orrs	r2, r3
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	695b      	ldr	r3, [r3, #20]
 80033ae:	f003 031f 	and.w	r3, r3, #31
 80033b2:	2201      	movs	r2, #1
 80033b4:	fa02 f303 	lsl.w	r3, r2, r3
 80033b8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	43db      	mvns	r3, r3
 80033c4:	401a      	ands	r2, r3
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	69db      	ldr	r3, [r3, #28]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d123      	bne.n	800341c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	43db      	mvns	r3, r3
 80033de:	401a      	ands	r2, r3
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	68db      	ldr	r3, [r3, #12]
 80033ea:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80033f2:	683a      	ldr	r2, [r7, #0]
 80033f4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80033f6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	3248      	adds	r2, #72	; 0x48
 80033fc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003410:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003412:	6979      	ldr	r1, [r7, #20]
 8003414:	3348      	adds	r3, #72	; 0x48
 8003416:	00db      	lsls	r3, r3, #3
 8003418:	440b      	add	r3, r1
 800341a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	69db      	ldr	r3, [r3, #28]
 8003420:	2b01      	cmp	r3, #1
 8003422:	d122      	bne.n	800346a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	431a      	orrs	r2, r3
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003440:	683a      	ldr	r2, [r7, #0]
 8003442:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003444:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	3248      	adds	r2, #72	; 0x48
 800344a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800345e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003460:	6979      	ldr	r1, [r7, #20]
 8003462:	3348      	adds	r3, #72	; 0x48
 8003464:	00db      	lsls	r3, r3, #3
 8003466:	440b      	add	r3, r1
 8003468:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	699b      	ldr	r3, [r3, #24]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d109      	bne.n	8003486 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	43db      	mvns	r3, r3
 800347c:	401a      	ands	r2, r3
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003484:	e007      	b.n	8003496 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	431a      	orrs	r2, r3
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	691b      	ldr	r3, [r3, #16]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d109      	bne.n	80034b2 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	43db      	mvns	r3, r3
 80034a8:	401a      	ands	r2, r3
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80034b0:	e007      	b.n	80034c2 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	431a      	orrs	r2, r3
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	6a1b      	ldr	r3, [r3, #32]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d107      	bne.n	80034da <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	431a      	orrs	r2, r3
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80034e0:	f023 0201 	bic.w	r2, r3, #1
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80034ea:	2300      	movs	r3, #0
 80034ec:	e006      	b.n	80034fc <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
  }
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	371c      	adds	r7, #28
 8003500:	46bd      	mov	sp, r7
 8003502:	bc80      	pop	{r7}
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop
 8003508:	40006400 	.word	0x40006400

0800350c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f893 3020 	ldrb.w	r3, [r3, #32]
 800351a:	b2db      	uxtb	r3, r3
 800351c:	2b01      	cmp	r3, #1
 800351e:	d12e      	bne.n	800357e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2202      	movs	r2, #2
 8003524:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f022 0201 	bic.w	r2, r2, #1
 8003536:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003538:	f7ff fdde 	bl	80030f8 <HAL_GetTick>
 800353c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800353e:	e012      	b.n	8003566 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003540:	f7ff fdda 	bl	80030f8 <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	2b0a      	cmp	r3, #10
 800354c:	d90b      	bls.n	8003566 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003552:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2205      	movs	r2, #5
 800355e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e012      	b.n	800358c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	f003 0301 	and.w	r3, r3, #1
 8003570:	2b00      	cmp	r3, #0
 8003572:	d1e5      	bne.n	8003540 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2200      	movs	r2, #0
 8003578:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800357a:	2300      	movs	r3, #0
 800357c:	e006      	b.n	800358c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003582:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
  }
}
 800358c:	4618      	mov	r0, r3
 800358e:	3710      	adds	r7, #16
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}

08003594 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003594:	b480      	push	{r7}
 8003596:	b089      	sub	sp, #36	; 0x24
 8003598:	af00      	add	r7, sp, #0
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	60b9      	str	r1, [r7, #8]
 800359e:	607a      	str	r2, [r7, #4]
 80035a0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035a8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80035b2:	7ffb      	ldrb	r3, [r7, #31]
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d003      	beq.n	80035c0 <HAL_CAN_AddTxMessage+0x2c>
 80035b8:	7ffb      	ldrb	r3, [r7, #31]
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	f040 80b8 	bne.w	8003730 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d10a      	bne.n	80035e0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80035ca:	69bb      	ldr	r3, [r7, #24]
 80035cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d105      	bne.n	80035e0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80035da:	2b00      	cmp	r3, #0
 80035dc:	f000 80a0 	beq.w	8003720 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	0e1b      	lsrs	r3, r3, #24
 80035e4:	f003 0303 	and.w	r3, r3, #3
 80035e8:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d907      	bls.n	8003600 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e09e      	b.n	800373e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003600:	2201      	movs	r2, #1
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	409a      	lsls	r2, r3
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d10d      	bne.n	800362e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800361c:	68f9      	ldr	r1, [r7, #12]
 800361e:	6809      	ldr	r1, [r1, #0]
 8003620:	431a      	orrs	r2, r3
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	3318      	adds	r3, #24
 8003626:	011b      	lsls	r3, r3, #4
 8003628:	440b      	add	r3, r1
 800362a:	601a      	str	r2, [r3, #0]
 800362c:	e00f      	b.n	800364e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003638:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800363e:	68f9      	ldr	r1, [r7, #12]
 8003640:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003642:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	3318      	adds	r3, #24
 8003648:	011b      	lsls	r3, r3, #4
 800364a:	440b      	add	r3, r1
 800364c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6819      	ldr	r1, [r3, #0]
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	691a      	ldr	r2, [r3, #16]
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	3318      	adds	r3, #24
 800365a:	011b      	lsls	r3, r3, #4
 800365c:	440b      	add	r3, r1
 800365e:	3304      	adds	r3, #4
 8003660:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	7d1b      	ldrb	r3, [r3, #20]
 8003666:	2b01      	cmp	r3, #1
 8003668:	d111      	bne.n	800368e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	3318      	adds	r3, #24
 8003672:	011b      	lsls	r3, r3, #4
 8003674:	4413      	add	r3, r2
 8003676:	3304      	adds	r3, #4
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	68fa      	ldr	r2, [r7, #12]
 800367c:	6811      	ldr	r1, [r2, #0]
 800367e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	3318      	adds	r3, #24
 8003686:	011b      	lsls	r3, r3, #4
 8003688:	440b      	add	r3, r1
 800368a:	3304      	adds	r3, #4
 800368c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	3307      	adds	r3, #7
 8003692:	781b      	ldrb	r3, [r3, #0]
 8003694:	061a      	lsls	r2, r3, #24
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	3306      	adds	r3, #6
 800369a:	781b      	ldrb	r3, [r3, #0]
 800369c:	041b      	lsls	r3, r3, #16
 800369e:	431a      	orrs	r2, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	3305      	adds	r3, #5
 80036a4:	781b      	ldrb	r3, [r3, #0]
 80036a6:	021b      	lsls	r3, r3, #8
 80036a8:	4313      	orrs	r3, r2
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	3204      	adds	r2, #4
 80036ae:	7812      	ldrb	r2, [r2, #0]
 80036b0:	4610      	mov	r0, r2
 80036b2:	68fa      	ldr	r2, [r7, #12]
 80036b4:	6811      	ldr	r1, [r2, #0]
 80036b6:	ea43 0200 	orr.w	r2, r3, r0
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	011b      	lsls	r3, r3, #4
 80036be:	440b      	add	r3, r1
 80036c0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80036c4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	3303      	adds	r3, #3
 80036ca:	781b      	ldrb	r3, [r3, #0]
 80036cc:	061a      	lsls	r2, r3, #24
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	3302      	adds	r3, #2
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	041b      	lsls	r3, r3, #16
 80036d6:	431a      	orrs	r2, r3
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	3301      	adds	r3, #1
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	021b      	lsls	r3, r3, #8
 80036e0:	4313      	orrs	r3, r2
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	7812      	ldrb	r2, [r2, #0]
 80036e6:	4610      	mov	r0, r2
 80036e8:	68fa      	ldr	r2, [r7, #12]
 80036ea:	6811      	ldr	r1, [r2, #0]
 80036ec:	ea43 0200 	orr.w	r2, r3, r0
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	011b      	lsls	r3, r3, #4
 80036f4:	440b      	add	r3, r1
 80036f6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80036fa:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	3318      	adds	r3, #24
 8003704:	011b      	lsls	r3, r3, #4
 8003706:	4413      	add	r3, r2
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	68fa      	ldr	r2, [r7, #12]
 800370c:	6811      	ldr	r1, [r2, #0]
 800370e:	f043 0201 	orr.w	r2, r3, #1
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	3318      	adds	r3, #24
 8003716:	011b      	lsls	r3, r3, #4
 8003718:	440b      	add	r3, r1
 800371a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800371c:	2300      	movs	r3, #0
 800371e:	e00e      	b.n	800373e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003724:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e006      	b.n	800373e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003734:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
  }
}
 800373e:	4618      	mov	r0, r3
 8003740:	3724      	adds	r7, #36	; 0x24
 8003742:	46bd      	mov	sp, r7
 8003744:	bc80      	pop	{r7}
 8003746:	4770      	bx	lr

08003748 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003748:	b480      	push	{r7}
 800374a:	b087      	sub	sp, #28
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
 8003754:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f893 3020 	ldrb.w	r3, [r3, #32]
 800375c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800375e:	7dfb      	ldrb	r3, [r7, #23]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d003      	beq.n	800376c <HAL_CAN_GetRxMessage+0x24>
 8003764:	7dfb      	ldrb	r3, [r7, #23]
 8003766:	2b02      	cmp	r3, #2
 8003768:	f040 80f3 	bne.w	8003952 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d10e      	bne.n	8003790 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	f003 0303 	and.w	r3, r3, #3
 800377c:	2b00      	cmp	r3, #0
 800377e:	d116      	bne.n	80037ae <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003784:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e0e7      	b.n	8003960 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	f003 0303 	and.w	r3, r3, #3
 800379a:	2b00      	cmp	r3, #0
 800379c:	d107      	bne.n	80037ae <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e0d8      	b.n	8003960 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	331b      	adds	r3, #27
 80037b6:	011b      	lsls	r3, r3, #4
 80037b8:	4413      	add	r3, r2
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0204 	and.w	r2, r3, #4
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d10c      	bne.n	80037e6 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	331b      	adds	r3, #27
 80037d4:	011b      	lsls	r3, r3, #4
 80037d6:	4413      	add	r3, r2
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	0d5b      	lsrs	r3, r3, #21
 80037dc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	601a      	str	r2, [r3, #0]
 80037e4:	e00b      	b.n	80037fe <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	331b      	adds	r3, #27
 80037ee:	011b      	lsls	r3, r3, #4
 80037f0:	4413      	add	r3, r2
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	08db      	lsrs	r3, r3, #3
 80037f6:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	331b      	adds	r3, #27
 8003806:	011b      	lsls	r3, r3, #4
 8003808:	4413      	add	r3, r2
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0202 	and.w	r2, r3, #2
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	331b      	adds	r3, #27
 800381c:	011b      	lsls	r3, r3, #4
 800381e:	4413      	add	r3, r2
 8003820:	3304      	adds	r3, #4
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 020f 	and.w	r2, r3, #15
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	331b      	adds	r3, #27
 8003834:	011b      	lsls	r3, r3, #4
 8003836:	4413      	add	r3, r2
 8003838:	3304      	adds	r3, #4
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	0a1b      	lsrs	r3, r3, #8
 800383e:	b2da      	uxtb	r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	331b      	adds	r3, #27
 800384c:	011b      	lsls	r3, r3, #4
 800384e:	4413      	add	r3, r2
 8003850:	3304      	adds	r3, #4
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	0c1b      	lsrs	r3, r3, #16
 8003856:	b29a      	uxth	r2, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	011b      	lsls	r3, r3, #4
 8003864:	4413      	add	r3, r2
 8003866:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	b2da      	uxtb	r2, r3
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	011b      	lsls	r3, r3, #4
 800387a:	4413      	add	r3, r2
 800387c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	0a1a      	lsrs	r2, r3, #8
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	3301      	adds	r3, #1
 8003888:	b2d2      	uxtb	r2, r2
 800388a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	011b      	lsls	r3, r3, #4
 8003894:	4413      	add	r3, r2
 8003896:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	0c1a      	lsrs	r2, r3, #16
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	3302      	adds	r3, #2
 80038a2:	b2d2      	uxtb	r2, r2
 80038a4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	011b      	lsls	r3, r3, #4
 80038ae:	4413      	add	r3, r2
 80038b0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	0e1a      	lsrs	r2, r3, #24
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	3303      	adds	r3, #3
 80038bc:	b2d2      	uxtb	r2, r2
 80038be:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	011b      	lsls	r3, r3, #4
 80038c8:	4413      	add	r3, r2
 80038ca:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	3304      	adds	r3, #4
 80038d4:	b2d2      	uxtb	r2, r2
 80038d6:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	011b      	lsls	r3, r3, #4
 80038e0:	4413      	add	r3, r2
 80038e2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	0a1a      	lsrs	r2, r3, #8
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	3305      	adds	r3, #5
 80038ee:	b2d2      	uxtb	r2, r2
 80038f0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	011b      	lsls	r3, r3, #4
 80038fa:	4413      	add	r3, r2
 80038fc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	0c1a      	lsrs	r2, r3, #16
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	3306      	adds	r3, #6
 8003908:	b2d2      	uxtb	r2, r2
 800390a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	011b      	lsls	r3, r3, #4
 8003914:	4413      	add	r3, r2
 8003916:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	0e1a      	lsrs	r2, r3, #24
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	3307      	adds	r3, #7
 8003922:	b2d2      	uxtb	r2, r2
 8003924:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d108      	bne.n	800393e <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68da      	ldr	r2, [r3, #12]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f042 0220 	orr.w	r2, r2, #32
 800393a:	60da      	str	r2, [r3, #12]
 800393c:	e007      	b.n	800394e <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	691a      	ldr	r2, [r3, #16]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f042 0220 	orr.w	r2, r2, #32
 800394c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800394e:	2300      	movs	r3, #0
 8003950:	e006      	b.n	8003960 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003956:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
  }
}
 8003960:	4618      	mov	r0, r3
 8003962:	371c      	adds	r7, #28
 8003964:	46bd      	mov	sp, r7
 8003966:	bc80      	pop	{r7}
 8003968:	4770      	bx	lr

0800396a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800396a:	b480      	push	{r7}
 800396c:	b085      	sub	sp, #20
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
 8003972:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f893 3020 	ldrb.w	r3, [r3, #32]
 800397a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800397c:	7bfb      	ldrb	r3, [r7, #15]
 800397e:	2b01      	cmp	r3, #1
 8003980:	d002      	beq.n	8003988 <HAL_CAN_ActivateNotification+0x1e>
 8003982:	7bfb      	ldrb	r3, [r7, #15]
 8003984:	2b02      	cmp	r3, #2
 8003986:	d109      	bne.n	800399c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	6959      	ldr	r1, [r3, #20]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	683a      	ldr	r2, [r7, #0]
 8003994:	430a      	orrs	r2, r1
 8003996:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003998:	2300      	movs	r3, #0
 800399a:	e006      	b.n	80039aa <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
  }
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3714      	adds	r7, #20
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bc80      	pop	{r7}
 80039b2:	4770      	bx	lr

080039b4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b08a      	sub	sp, #40	; 0x28
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80039bc:	2300      	movs	r3, #0
 80039be:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80039f0:	6a3b      	ldr	r3, [r7, #32]
 80039f2:	f003 0301 	and.w	r3, r3, #1
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d07c      	beq.n	8003af4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	f003 0301 	and.w	r3, r3, #1
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d023      	beq.n	8003a4c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2201      	movs	r2, #1
 8003a0a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003a0c:	69bb      	ldr	r3, [r7, #24]
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d003      	beq.n	8003a1e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f000 f983 	bl	8003d22 <HAL_CAN_TxMailbox0CompleteCallback>
 8003a1c:	e016      	b.n	8003a4c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	f003 0304 	and.w	r3, r3, #4
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d004      	beq.n	8003a32 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a2a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003a2e:	627b      	str	r3, [r7, #36]	; 0x24
 8003a30:	e00c      	b.n	8003a4c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003a32:	69bb      	ldr	r3, [r7, #24]
 8003a34:	f003 0308 	and.w	r3, r3, #8
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d004      	beq.n	8003a46 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a3e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003a42:	627b      	str	r3, [r7, #36]	; 0x24
 8003a44:	e002      	b.n	8003a4c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 f986 	bl	8003d58 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003a4c:	69bb      	ldr	r3, [r7, #24]
 8003a4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d024      	beq.n	8003aa0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a5e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d003      	beq.n	8003a72 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f000 f962 	bl	8003d34 <HAL_CAN_TxMailbox1CompleteCallback>
 8003a70:	e016      	b.n	8003aa0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d004      	beq.n	8003a86 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a7e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003a82:	627b      	str	r3, [r7, #36]	; 0x24
 8003a84:	e00c      	b.n	8003aa0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003a86:	69bb      	ldr	r3, [r7, #24]
 8003a88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d004      	beq.n	8003a9a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a96:	627b      	str	r3, [r7, #36]	; 0x24
 8003a98:	e002      	b.n	8003aa0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f000 f965 	bl	8003d6a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003aa0:	69bb      	ldr	r3, [r7, #24]
 8003aa2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d024      	beq.n	8003af4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003ab2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003ab4:	69bb      	ldr	r3, [r7, #24]
 8003ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d003      	beq.n	8003ac6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f000 f941 	bl	8003d46 <HAL_CAN_TxMailbox2CompleteCallback>
 8003ac4:	e016      	b.n	8003af4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d004      	beq.n	8003ada <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ad6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ad8:	e00c      	b.n	8003af4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d004      	beq.n	8003aee <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003aea:	627b      	str	r3, [r7, #36]	; 0x24
 8003aec:	e002      	b.n	8003af4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f000 f944 	bl	8003d7c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003af4:	6a3b      	ldr	r3, [r7, #32]
 8003af6:	f003 0308 	and.w	r3, r3, #8
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00c      	beq.n	8003b18 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	f003 0310 	and.w	r3, r3, #16
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d007      	beq.n	8003b18 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b0e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2210      	movs	r2, #16
 8003b16:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003b18:	6a3b      	ldr	r3, [r7, #32]
 8003b1a:	f003 0304 	and.w	r3, r3, #4
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d00b      	beq.n	8003b3a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	f003 0308 	and.w	r3, r3, #8
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d006      	beq.n	8003b3a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2208      	movs	r2, #8
 8003b32:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 f92a 	bl	8003d8e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003b3a:	6a3b      	ldr	r3, [r7, #32]
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d009      	beq.n	8003b58 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	f003 0303 	and.w	r3, r3, #3
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d002      	beq.n	8003b58 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f7fd fde8 	bl	8001728 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003b58:	6a3b      	ldr	r3, [r7, #32]
 8003b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d00c      	beq.n	8003b7c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	f003 0310 	and.w	r3, r3, #16
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d007      	beq.n	8003b7c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b72:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2210      	movs	r2, #16
 8003b7a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003b7c:	6a3b      	ldr	r3, [r7, #32]
 8003b7e:	f003 0320 	and.w	r3, r3, #32
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00b      	beq.n	8003b9e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	f003 0308 	and.w	r3, r3, #8
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d006      	beq.n	8003b9e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2208      	movs	r2, #8
 8003b96:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f000 f90a 	bl	8003db2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003b9e:	6a3b      	ldr	r3, [r7, #32]
 8003ba0:	f003 0310 	and.w	r3, r3, #16
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d009      	beq.n	8003bbc <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	f003 0303 	and.w	r3, r3, #3
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d002      	beq.n	8003bbc <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f000 f8f2 	bl	8003da0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003bbc:	6a3b      	ldr	r3, [r7, #32]
 8003bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d00b      	beq.n	8003bde <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	f003 0310 	and.w	r3, r3, #16
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d006      	beq.n	8003bde <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2210      	movs	r2, #16
 8003bd6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	f000 f8f3 	bl	8003dc4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003bde:	6a3b      	ldr	r3, [r7, #32]
 8003be0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d00b      	beq.n	8003c00 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003be8:	69fb      	ldr	r3, [r7, #28]
 8003bea:	f003 0308 	and.w	r3, r3, #8
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d006      	beq.n	8003c00 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2208      	movs	r2, #8
 8003bf8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 f8eb 	bl	8003dd6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003c00:	6a3b      	ldr	r3, [r7, #32]
 8003c02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d07b      	beq.n	8003d02 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	f003 0304 	and.w	r3, r3, #4
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d072      	beq.n	8003cfa <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003c14:	6a3b      	ldr	r3, [r7, #32]
 8003c16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d008      	beq.n	8003c30 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d003      	beq.n	8003c30 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2a:	f043 0301 	orr.w	r3, r3, #1
 8003c2e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003c30:	6a3b      	ldr	r3, [r7, #32]
 8003c32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d008      	beq.n	8003c4c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d003      	beq.n	8003c4c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c46:	f043 0302 	orr.w	r3, r3, #2
 8003c4a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003c4c:	6a3b      	ldr	r3, [r7, #32]
 8003c4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d008      	beq.n	8003c68 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d003      	beq.n	8003c68 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c62:	f043 0304 	orr.w	r3, r3, #4
 8003c66:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003c68:	6a3b      	ldr	r3, [r7, #32]
 8003c6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d043      	beq.n	8003cfa <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d03e      	beq.n	8003cfa <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003c82:	2b60      	cmp	r3, #96	; 0x60
 8003c84:	d02b      	beq.n	8003cde <HAL_CAN_IRQHandler+0x32a>
 8003c86:	2b60      	cmp	r3, #96	; 0x60
 8003c88:	d82e      	bhi.n	8003ce8 <HAL_CAN_IRQHandler+0x334>
 8003c8a:	2b50      	cmp	r3, #80	; 0x50
 8003c8c:	d022      	beq.n	8003cd4 <HAL_CAN_IRQHandler+0x320>
 8003c8e:	2b50      	cmp	r3, #80	; 0x50
 8003c90:	d82a      	bhi.n	8003ce8 <HAL_CAN_IRQHandler+0x334>
 8003c92:	2b40      	cmp	r3, #64	; 0x40
 8003c94:	d019      	beq.n	8003cca <HAL_CAN_IRQHandler+0x316>
 8003c96:	2b40      	cmp	r3, #64	; 0x40
 8003c98:	d826      	bhi.n	8003ce8 <HAL_CAN_IRQHandler+0x334>
 8003c9a:	2b30      	cmp	r3, #48	; 0x30
 8003c9c:	d010      	beq.n	8003cc0 <HAL_CAN_IRQHandler+0x30c>
 8003c9e:	2b30      	cmp	r3, #48	; 0x30
 8003ca0:	d822      	bhi.n	8003ce8 <HAL_CAN_IRQHandler+0x334>
 8003ca2:	2b10      	cmp	r3, #16
 8003ca4:	d002      	beq.n	8003cac <HAL_CAN_IRQHandler+0x2f8>
 8003ca6:	2b20      	cmp	r3, #32
 8003ca8:	d005      	beq.n	8003cb6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003caa:	e01d      	b.n	8003ce8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cae:	f043 0308 	orr.w	r3, r3, #8
 8003cb2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003cb4:	e019      	b.n	8003cea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb8:	f043 0310 	orr.w	r3, r3, #16
 8003cbc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003cbe:	e014      	b.n	8003cea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc2:	f043 0320 	orr.w	r3, r3, #32
 8003cc6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003cc8:	e00f      	b.n	8003cea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ccc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003cd0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003cd2:	e00a      	b.n	8003cea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cda:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003cdc:	e005      	b.n	8003cea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ce4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003ce6:	e000      	b.n	8003cea <HAL_CAN_IRQHandler+0x336>
            break;
 8003ce8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	699a      	ldr	r2, [r3, #24]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003cf8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2204      	movs	r2, #4
 8003d00:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d008      	beq.n	8003d1a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d0e:	431a      	orrs	r2, r3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f000 f867 	bl	8003de8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003d1a:	bf00      	nop
 8003d1c:	3728      	adds	r7, #40	; 0x28
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}

08003d22 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d22:	b480      	push	{r7}
 8003d24:	b083      	sub	sp, #12
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003d2a:	bf00      	nop
 8003d2c:	370c      	adds	r7, #12
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bc80      	pop	{r7}
 8003d32:	4770      	bx	lr

08003d34 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bc80      	pop	{r7}
 8003d44:	4770      	bx	lr

08003d46 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d46:	b480      	push	{r7}
 8003d48:	b083      	sub	sp, #12
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003d4e:	bf00      	nop
 8003d50:	370c      	adds	r7, #12
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bc80      	pop	{r7}
 8003d56:	4770      	bx	lr

08003d58 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003d60:	bf00      	nop
 8003d62:	370c      	adds	r7, #12
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bc80      	pop	{r7}
 8003d68:	4770      	bx	lr

08003d6a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d6a:	b480      	push	{r7}
 8003d6c:	b083      	sub	sp, #12
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003d72:	bf00      	nop
 8003d74:	370c      	adds	r7, #12
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bc80      	pop	{r7}
 8003d7a:	4770      	bx	lr

08003d7c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003d84:	bf00      	nop
 8003d86:	370c      	adds	r7, #12
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bc80      	pop	{r7}
 8003d8c:	4770      	bx	lr

08003d8e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003d8e:	b480      	push	{r7}
 8003d90:	b083      	sub	sp, #12
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003d96:	bf00      	nop
 8003d98:	370c      	adds	r7, #12
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bc80      	pop	{r7}
 8003d9e:	4770      	bx	lr

08003da0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003da8:	bf00      	nop
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bc80      	pop	{r7}
 8003db0:	4770      	bx	lr

08003db2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003db2:	b480      	push	{r7}
 8003db4:	b083      	sub	sp, #12
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003dba:	bf00      	nop
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bc80      	pop	{r7}
 8003dc2:	4770      	bx	lr

08003dc4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003dcc:	bf00      	nop
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bc80      	pop	{r7}
 8003dd4:	4770      	bx	lr

08003dd6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003dd6:	b480      	push	{r7}
 8003dd8:	b083      	sub	sp, #12
 8003dda:	af00      	add	r7, sp, #0
 8003ddc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003dde:	bf00      	nop
 8003de0:	370c      	adds	r7, #12
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bc80      	pop	{r7}
 8003de6:	4770      	bx	lr

08003de8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003df0:	bf00      	nop
 8003df2:	370c      	adds	r7, #12
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bc80      	pop	{r7}
 8003df8:	4770      	bx	lr
	...

08003dfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b085      	sub	sp, #20
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f003 0307 	and.w	r3, r3, #7
 8003e0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e0c:	4b0c      	ldr	r3, [pc, #48]	; (8003e40 <__NVIC_SetPriorityGrouping+0x44>)
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e12:	68ba      	ldr	r2, [r7, #8]
 8003e14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e18:	4013      	ands	r3, r2
 8003e1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e2e:	4a04      	ldr	r2, [pc, #16]	; (8003e40 <__NVIC_SetPriorityGrouping+0x44>)
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	60d3      	str	r3, [r2, #12]
}
 8003e34:	bf00      	nop
 8003e36:	3714      	adds	r7, #20
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bc80      	pop	{r7}
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	e000ed00 	.word	0xe000ed00

08003e44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e44:	b480      	push	{r7}
 8003e46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e48:	4b04      	ldr	r3, [pc, #16]	; (8003e5c <__NVIC_GetPriorityGrouping+0x18>)
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	0a1b      	lsrs	r3, r3, #8
 8003e4e:	f003 0307 	and.w	r3, r3, #7
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bc80      	pop	{r7}
 8003e58:	4770      	bx	lr
 8003e5a:	bf00      	nop
 8003e5c:	e000ed00 	.word	0xe000ed00

08003e60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	4603      	mov	r3, r0
 8003e68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	db0b      	blt.n	8003e8a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e72:	79fb      	ldrb	r3, [r7, #7]
 8003e74:	f003 021f 	and.w	r2, r3, #31
 8003e78:	4906      	ldr	r1, [pc, #24]	; (8003e94 <__NVIC_EnableIRQ+0x34>)
 8003e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e7e:	095b      	lsrs	r3, r3, #5
 8003e80:	2001      	movs	r0, #1
 8003e82:	fa00 f202 	lsl.w	r2, r0, r2
 8003e86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003e8a:	bf00      	nop
 8003e8c:	370c      	adds	r7, #12
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bc80      	pop	{r7}
 8003e92:	4770      	bx	lr
 8003e94:	e000e100 	.word	0xe000e100

08003e98 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	db12      	blt.n	8003ed0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003eaa:	79fb      	ldrb	r3, [r7, #7]
 8003eac:	f003 021f 	and.w	r2, r3, #31
 8003eb0:	490a      	ldr	r1, [pc, #40]	; (8003edc <__NVIC_DisableIRQ+0x44>)
 8003eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eb6:	095b      	lsrs	r3, r3, #5
 8003eb8:	2001      	movs	r0, #1
 8003eba:	fa00 f202 	lsl.w	r2, r0, r2
 8003ebe:	3320      	adds	r3, #32
 8003ec0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003ec4:	f3bf 8f4f 	dsb	sy
}
 8003ec8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003eca:	f3bf 8f6f 	isb	sy
}
 8003ece:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003ed0:	bf00      	nop
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bc80      	pop	{r7}
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop
 8003edc:	e000e100 	.word	0xe000e100

08003ee0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	6039      	str	r1, [r7, #0]
 8003eea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	db0a      	blt.n	8003f0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	b2da      	uxtb	r2, r3
 8003ef8:	490c      	ldr	r1, [pc, #48]	; (8003f2c <__NVIC_SetPriority+0x4c>)
 8003efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003efe:	0112      	lsls	r2, r2, #4
 8003f00:	b2d2      	uxtb	r2, r2
 8003f02:	440b      	add	r3, r1
 8003f04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f08:	e00a      	b.n	8003f20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	b2da      	uxtb	r2, r3
 8003f0e:	4908      	ldr	r1, [pc, #32]	; (8003f30 <__NVIC_SetPriority+0x50>)
 8003f10:	79fb      	ldrb	r3, [r7, #7]
 8003f12:	f003 030f 	and.w	r3, r3, #15
 8003f16:	3b04      	subs	r3, #4
 8003f18:	0112      	lsls	r2, r2, #4
 8003f1a:	b2d2      	uxtb	r2, r2
 8003f1c:	440b      	add	r3, r1
 8003f1e:	761a      	strb	r2, [r3, #24]
}
 8003f20:	bf00      	nop
 8003f22:	370c      	adds	r7, #12
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bc80      	pop	{r7}
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	e000e100 	.word	0xe000e100
 8003f30:	e000ed00 	.word	0xe000ed00

08003f34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b089      	sub	sp, #36	; 0x24
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	60f8      	str	r0, [r7, #12]
 8003f3c:	60b9      	str	r1, [r7, #8]
 8003f3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f003 0307 	and.w	r3, r3, #7
 8003f46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	f1c3 0307 	rsb	r3, r3, #7
 8003f4e:	2b04      	cmp	r3, #4
 8003f50:	bf28      	it	cs
 8003f52:	2304      	movcs	r3, #4
 8003f54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	3304      	adds	r3, #4
 8003f5a:	2b06      	cmp	r3, #6
 8003f5c:	d902      	bls.n	8003f64 <NVIC_EncodePriority+0x30>
 8003f5e:	69fb      	ldr	r3, [r7, #28]
 8003f60:	3b03      	subs	r3, #3
 8003f62:	e000      	b.n	8003f66 <NVIC_EncodePriority+0x32>
 8003f64:	2300      	movs	r3, #0
 8003f66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f68:	f04f 32ff 	mov.w	r2, #4294967295
 8003f6c:	69bb      	ldr	r3, [r7, #24]
 8003f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f72:	43da      	mvns	r2, r3
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	401a      	ands	r2, r3
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f7c:	f04f 31ff 	mov.w	r1, #4294967295
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	fa01 f303 	lsl.w	r3, r1, r3
 8003f86:	43d9      	mvns	r1, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f8c:	4313      	orrs	r3, r2
         );
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3724      	adds	r7, #36	; 0x24
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bc80      	pop	{r7}
 8003f96:	4770      	bx	lr

08003f98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b082      	sub	sp, #8
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	3b01      	subs	r3, #1
 8003fa4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003fa8:	d301      	bcc.n	8003fae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003faa:	2301      	movs	r3, #1
 8003fac:	e00f      	b.n	8003fce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003fae:	4a0a      	ldr	r2, [pc, #40]	; (8003fd8 <SysTick_Config+0x40>)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003fb6:	210f      	movs	r1, #15
 8003fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8003fbc:	f7ff ff90 	bl	8003ee0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fc0:	4b05      	ldr	r3, [pc, #20]	; (8003fd8 <SysTick_Config+0x40>)
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fc6:	4b04      	ldr	r3, [pc, #16]	; (8003fd8 <SysTick_Config+0x40>)
 8003fc8:	2207      	movs	r2, #7
 8003fca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fcc:	2300      	movs	r3, #0
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3708      	adds	r7, #8
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
 8003fd6:	bf00      	nop
 8003fd8:	e000e010 	.word	0xe000e010

08003fdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b082      	sub	sp, #8
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
   NVIC_SetPriorityGrouping(PriorityGroup);
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f7ff ff09 	bl	8003dfc <__NVIC_SetPriorityGrouping>
}
 8003fea:	bf00      	nop
 8003fec:	3708      	adds	r7, #8
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}

08003ff2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ff2:	b580      	push	{r7, lr}
 8003ff4:	b086      	sub	sp, #24
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	60b9      	str	r1, [r7, #8]
 8003ffc:	607a      	str	r2, [r7, #4]
 8003ffe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004000:	2300      	movs	r3, #0
 8004002:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004004:	f7ff ff1e 	bl	8003e44 <__NVIC_GetPriorityGrouping>
 8004008:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	68b9      	ldr	r1, [r7, #8]
 800400e:	6978      	ldr	r0, [r7, #20]
 8004010:	f7ff ff90 	bl	8003f34 <NVIC_EncodePriority>
 8004014:	4602      	mov	r2, r0
 8004016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800401a:	4611      	mov	r1, r2
 800401c:	4618      	mov	r0, r3
 800401e:	f7ff ff5f 	bl	8003ee0 <__NVIC_SetPriority>
}
 8004022:	bf00      	nop
 8004024:	3718      	adds	r7, #24
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}

0800402a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800402a:	b580      	push	{r7, lr}
 800402c:	b082      	sub	sp, #8
 800402e:	af00      	add	r7, sp, #0
 8004030:	4603      	mov	r3, r0
 8004032:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004038:	4618      	mov	r0, r3
 800403a:	f7ff ff11 	bl	8003e60 <__NVIC_EnableIRQ>
}
 800403e:	bf00      	nop
 8004040:	3708      	adds	r7, #8
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}

08004046 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004046:	b580      	push	{r7, lr}
 8004048:	b082      	sub	sp, #8
 800404a:	af00      	add	r7, sp, #0
 800404c:	4603      	mov	r3, r0
 800404e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004050:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004054:	4618      	mov	r0, r3
 8004056:	f7ff ff1f 	bl	8003e98 <__NVIC_DisableIRQ>
}
 800405a:	bf00      	nop
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004062:	b580      	push	{r7, lr}
 8004064:	b082      	sub	sp, #8
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f7ff ff94 	bl	8003f98 <SysTick_Config>
 8004070:	4603      	mov	r3, r0
}
 8004072:	4618      	mov	r0, r3
 8004074:	3708      	adds	r7, #8
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}

0800407a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800407a:	b480      	push	{r7}
 800407c:	b085      	sub	sp, #20
 800407e:	af00      	add	r7, sp, #0
 8004080:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004082:	2300      	movs	r3, #0
 8004084:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800408c:	2b02      	cmp	r3, #2
 800408e:	d008      	beq.n	80040a2 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2204      	movs	r2, #4
 8004094:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e020      	b.n	80040e4 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f022 020e 	bic.w	r2, r2, #14
 80040b0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f022 0201 	bic.w	r2, r2, #1
 80040c0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040ca:	2101      	movs	r1, #1
 80040cc:	fa01 f202 	lsl.w	r2, r1, r2
 80040d0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2201      	movs	r2, #1
 80040d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80040e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3714      	adds	r7, #20
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bc80      	pop	{r7}
 80040ec:	4770      	bx	lr
	...

080040f0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040f8:	2300      	movs	r3, #0
 80040fa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004102:	2b02      	cmp	r3, #2
 8004104:	d005      	beq.n	8004112 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2204      	movs	r2, #4
 800410a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	73fb      	strb	r3, [r7, #15]
 8004110:	e0d6      	b.n	80042c0 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f022 020e 	bic.w	r2, r2, #14
 8004120:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f022 0201 	bic.w	r2, r2, #1
 8004130:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	461a      	mov	r2, r3
 8004138:	4b64      	ldr	r3, [pc, #400]	; (80042cc <HAL_DMA_Abort_IT+0x1dc>)
 800413a:	429a      	cmp	r2, r3
 800413c:	d958      	bls.n	80041f0 <HAL_DMA_Abort_IT+0x100>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a63      	ldr	r2, [pc, #396]	; (80042d0 <HAL_DMA_Abort_IT+0x1e0>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d04f      	beq.n	80041e8 <HAL_DMA_Abort_IT+0xf8>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a61      	ldr	r2, [pc, #388]	; (80042d4 <HAL_DMA_Abort_IT+0x1e4>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d048      	beq.n	80041e4 <HAL_DMA_Abort_IT+0xf4>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a60      	ldr	r2, [pc, #384]	; (80042d8 <HAL_DMA_Abort_IT+0x1e8>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d040      	beq.n	80041de <HAL_DMA_Abort_IT+0xee>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a5e      	ldr	r2, [pc, #376]	; (80042dc <HAL_DMA_Abort_IT+0x1ec>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d038      	beq.n	80041d8 <HAL_DMA_Abort_IT+0xe8>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a5d      	ldr	r2, [pc, #372]	; (80042e0 <HAL_DMA_Abort_IT+0x1f0>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d030      	beq.n	80041d2 <HAL_DMA_Abort_IT+0xe2>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a5b      	ldr	r2, [pc, #364]	; (80042e4 <HAL_DMA_Abort_IT+0x1f4>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d028      	beq.n	80041cc <HAL_DMA_Abort_IT+0xdc>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a53      	ldr	r2, [pc, #332]	; (80042cc <HAL_DMA_Abort_IT+0x1dc>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d020      	beq.n	80041c6 <HAL_DMA_Abort_IT+0xd6>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a57      	ldr	r2, [pc, #348]	; (80042e8 <HAL_DMA_Abort_IT+0x1f8>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d019      	beq.n	80041c2 <HAL_DMA_Abort_IT+0xd2>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a56      	ldr	r2, [pc, #344]	; (80042ec <HAL_DMA_Abort_IT+0x1fc>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d012      	beq.n	80041be <HAL_DMA_Abort_IT+0xce>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a54      	ldr	r2, [pc, #336]	; (80042f0 <HAL_DMA_Abort_IT+0x200>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d00a      	beq.n	80041b8 <HAL_DMA_Abort_IT+0xc8>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a53      	ldr	r2, [pc, #332]	; (80042f4 <HAL_DMA_Abort_IT+0x204>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d102      	bne.n	80041b2 <HAL_DMA_Abort_IT+0xc2>
 80041ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041b0:	e01b      	b.n	80041ea <HAL_DMA_Abort_IT+0xfa>
 80041b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041b6:	e018      	b.n	80041ea <HAL_DMA_Abort_IT+0xfa>
 80041b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041bc:	e015      	b.n	80041ea <HAL_DMA_Abort_IT+0xfa>
 80041be:	2310      	movs	r3, #16
 80041c0:	e013      	b.n	80041ea <HAL_DMA_Abort_IT+0xfa>
 80041c2:	2301      	movs	r3, #1
 80041c4:	e011      	b.n	80041ea <HAL_DMA_Abort_IT+0xfa>
 80041c6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041ca:	e00e      	b.n	80041ea <HAL_DMA_Abort_IT+0xfa>
 80041cc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80041d0:	e00b      	b.n	80041ea <HAL_DMA_Abort_IT+0xfa>
 80041d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041d6:	e008      	b.n	80041ea <HAL_DMA_Abort_IT+0xfa>
 80041d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041dc:	e005      	b.n	80041ea <HAL_DMA_Abort_IT+0xfa>
 80041de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041e2:	e002      	b.n	80041ea <HAL_DMA_Abort_IT+0xfa>
 80041e4:	2310      	movs	r3, #16
 80041e6:	e000      	b.n	80041ea <HAL_DMA_Abort_IT+0xfa>
 80041e8:	2301      	movs	r3, #1
 80041ea:	4a43      	ldr	r2, [pc, #268]	; (80042f8 <HAL_DMA_Abort_IT+0x208>)
 80041ec:	6053      	str	r3, [r2, #4]
 80041ee:	e057      	b.n	80042a0 <HAL_DMA_Abort_IT+0x1b0>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a36      	ldr	r2, [pc, #216]	; (80042d0 <HAL_DMA_Abort_IT+0x1e0>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d04f      	beq.n	800429a <HAL_DMA_Abort_IT+0x1aa>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a35      	ldr	r2, [pc, #212]	; (80042d4 <HAL_DMA_Abort_IT+0x1e4>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d048      	beq.n	8004296 <HAL_DMA_Abort_IT+0x1a6>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a33      	ldr	r2, [pc, #204]	; (80042d8 <HAL_DMA_Abort_IT+0x1e8>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d040      	beq.n	8004290 <HAL_DMA_Abort_IT+0x1a0>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a32      	ldr	r2, [pc, #200]	; (80042dc <HAL_DMA_Abort_IT+0x1ec>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d038      	beq.n	800428a <HAL_DMA_Abort_IT+0x19a>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a30      	ldr	r2, [pc, #192]	; (80042e0 <HAL_DMA_Abort_IT+0x1f0>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d030      	beq.n	8004284 <HAL_DMA_Abort_IT+0x194>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a2f      	ldr	r2, [pc, #188]	; (80042e4 <HAL_DMA_Abort_IT+0x1f4>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d028      	beq.n	800427e <HAL_DMA_Abort_IT+0x18e>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a26      	ldr	r2, [pc, #152]	; (80042cc <HAL_DMA_Abort_IT+0x1dc>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d020      	beq.n	8004278 <HAL_DMA_Abort_IT+0x188>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a2b      	ldr	r2, [pc, #172]	; (80042e8 <HAL_DMA_Abort_IT+0x1f8>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d019      	beq.n	8004274 <HAL_DMA_Abort_IT+0x184>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a29      	ldr	r2, [pc, #164]	; (80042ec <HAL_DMA_Abort_IT+0x1fc>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d012      	beq.n	8004270 <HAL_DMA_Abort_IT+0x180>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a28      	ldr	r2, [pc, #160]	; (80042f0 <HAL_DMA_Abort_IT+0x200>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d00a      	beq.n	800426a <HAL_DMA_Abort_IT+0x17a>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a26      	ldr	r2, [pc, #152]	; (80042f4 <HAL_DMA_Abort_IT+0x204>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d102      	bne.n	8004264 <HAL_DMA_Abort_IT+0x174>
 800425e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004262:	e01b      	b.n	800429c <HAL_DMA_Abort_IT+0x1ac>
 8004264:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004268:	e018      	b.n	800429c <HAL_DMA_Abort_IT+0x1ac>
 800426a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800426e:	e015      	b.n	800429c <HAL_DMA_Abort_IT+0x1ac>
 8004270:	2310      	movs	r3, #16
 8004272:	e013      	b.n	800429c <HAL_DMA_Abort_IT+0x1ac>
 8004274:	2301      	movs	r3, #1
 8004276:	e011      	b.n	800429c <HAL_DMA_Abort_IT+0x1ac>
 8004278:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800427c:	e00e      	b.n	800429c <HAL_DMA_Abort_IT+0x1ac>
 800427e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004282:	e00b      	b.n	800429c <HAL_DMA_Abort_IT+0x1ac>
 8004284:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004288:	e008      	b.n	800429c <HAL_DMA_Abort_IT+0x1ac>
 800428a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800428e:	e005      	b.n	800429c <HAL_DMA_Abort_IT+0x1ac>
 8004290:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004294:	e002      	b.n	800429c <HAL_DMA_Abort_IT+0x1ac>
 8004296:	2310      	movs	r3, #16
 8004298:	e000      	b.n	800429c <HAL_DMA_Abort_IT+0x1ac>
 800429a:	2301      	movs	r3, #1
 800429c:	4a17      	ldr	r2, [pc, #92]	; (80042fc <HAL_DMA_Abort_IT+0x20c>)
 800429e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2200      	movs	r2, #0
 80042ac:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d003      	beq.n	80042c0 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042bc:	6878      	ldr	r0, [r7, #4]
 80042be:	4798      	blx	r3
    } 
  }
  return status;
 80042c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3710      	adds	r7, #16
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	40020080 	.word	0x40020080
 80042d0:	40020008 	.word	0x40020008
 80042d4:	4002001c 	.word	0x4002001c
 80042d8:	40020030 	.word	0x40020030
 80042dc:	40020044 	.word	0x40020044
 80042e0:	40020058 	.word	0x40020058
 80042e4:	4002006c 	.word	0x4002006c
 80042e8:	40020408 	.word	0x40020408
 80042ec:	4002041c 	.word	0x4002041c
 80042f0:	40020430 	.word	0x40020430
 80042f4:	40020444 	.word	0x40020444
 80042f8:	40020400 	.word	0x40020400
 80042fc:	40020000 	.word	0x40020000

08004300 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004300:	b480      	push	{r7}
 8004302:	b08b      	sub	sp, #44	; 0x2c
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800430a:	2300      	movs	r3, #0
 800430c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800430e:	2300      	movs	r3, #0
 8004310:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004312:	e169      	b.n	80045e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004314:	2201      	movs	r2, #1
 8004316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004318:	fa02 f303 	lsl.w	r3, r2, r3
 800431c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	69fa      	ldr	r2, [r7, #28]
 8004324:	4013      	ands	r3, r2
 8004326:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004328:	69ba      	ldr	r2, [r7, #24]
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	429a      	cmp	r2, r3
 800432e:	f040 8158 	bne.w	80045e2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	4a9a      	ldr	r2, [pc, #616]	; (80045a0 <HAL_GPIO_Init+0x2a0>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d05e      	beq.n	80043fa <HAL_GPIO_Init+0xfa>
 800433c:	4a98      	ldr	r2, [pc, #608]	; (80045a0 <HAL_GPIO_Init+0x2a0>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d875      	bhi.n	800442e <HAL_GPIO_Init+0x12e>
 8004342:	4a98      	ldr	r2, [pc, #608]	; (80045a4 <HAL_GPIO_Init+0x2a4>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d058      	beq.n	80043fa <HAL_GPIO_Init+0xfa>
 8004348:	4a96      	ldr	r2, [pc, #600]	; (80045a4 <HAL_GPIO_Init+0x2a4>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d86f      	bhi.n	800442e <HAL_GPIO_Init+0x12e>
 800434e:	4a96      	ldr	r2, [pc, #600]	; (80045a8 <HAL_GPIO_Init+0x2a8>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d052      	beq.n	80043fa <HAL_GPIO_Init+0xfa>
 8004354:	4a94      	ldr	r2, [pc, #592]	; (80045a8 <HAL_GPIO_Init+0x2a8>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d869      	bhi.n	800442e <HAL_GPIO_Init+0x12e>
 800435a:	4a94      	ldr	r2, [pc, #592]	; (80045ac <HAL_GPIO_Init+0x2ac>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d04c      	beq.n	80043fa <HAL_GPIO_Init+0xfa>
 8004360:	4a92      	ldr	r2, [pc, #584]	; (80045ac <HAL_GPIO_Init+0x2ac>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d863      	bhi.n	800442e <HAL_GPIO_Init+0x12e>
 8004366:	4a92      	ldr	r2, [pc, #584]	; (80045b0 <HAL_GPIO_Init+0x2b0>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d046      	beq.n	80043fa <HAL_GPIO_Init+0xfa>
 800436c:	4a90      	ldr	r2, [pc, #576]	; (80045b0 <HAL_GPIO_Init+0x2b0>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d85d      	bhi.n	800442e <HAL_GPIO_Init+0x12e>
 8004372:	2b12      	cmp	r3, #18
 8004374:	d82a      	bhi.n	80043cc <HAL_GPIO_Init+0xcc>
 8004376:	2b12      	cmp	r3, #18
 8004378:	d859      	bhi.n	800442e <HAL_GPIO_Init+0x12e>
 800437a:	a201      	add	r2, pc, #4	; (adr r2, 8004380 <HAL_GPIO_Init+0x80>)
 800437c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004380:	080043fb 	.word	0x080043fb
 8004384:	080043d5 	.word	0x080043d5
 8004388:	080043e7 	.word	0x080043e7
 800438c:	08004429 	.word	0x08004429
 8004390:	0800442f 	.word	0x0800442f
 8004394:	0800442f 	.word	0x0800442f
 8004398:	0800442f 	.word	0x0800442f
 800439c:	0800442f 	.word	0x0800442f
 80043a0:	0800442f 	.word	0x0800442f
 80043a4:	0800442f 	.word	0x0800442f
 80043a8:	0800442f 	.word	0x0800442f
 80043ac:	0800442f 	.word	0x0800442f
 80043b0:	0800442f 	.word	0x0800442f
 80043b4:	0800442f 	.word	0x0800442f
 80043b8:	0800442f 	.word	0x0800442f
 80043bc:	0800442f 	.word	0x0800442f
 80043c0:	0800442f 	.word	0x0800442f
 80043c4:	080043dd 	.word	0x080043dd
 80043c8:	080043f1 	.word	0x080043f1
 80043cc:	4a79      	ldr	r2, [pc, #484]	; (80045b4 <HAL_GPIO_Init+0x2b4>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d013      	beq.n	80043fa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80043d2:	e02c      	b.n	800442e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	623b      	str	r3, [r7, #32]
          break;
 80043da:	e029      	b.n	8004430 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	3304      	adds	r3, #4
 80043e2:	623b      	str	r3, [r7, #32]
          break;
 80043e4:	e024      	b.n	8004430 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	3308      	adds	r3, #8
 80043ec:	623b      	str	r3, [r7, #32]
          break;
 80043ee:	e01f      	b.n	8004430 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	330c      	adds	r3, #12
 80043f6:	623b      	str	r3, [r7, #32]
          break;
 80043f8:	e01a      	b.n	8004430 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d102      	bne.n	8004408 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004402:	2304      	movs	r3, #4
 8004404:	623b      	str	r3, [r7, #32]
          break;
 8004406:	e013      	b.n	8004430 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	2b01      	cmp	r3, #1
 800440e:	d105      	bne.n	800441c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004410:	2308      	movs	r3, #8
 8004412:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	69fa      	ldr	r2, [r7, #28]
 8004418:	611a      	str	r2, [r3, #16]
          break;
 800441a:	e009      	b.n	8004430 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800441c:	2308      	movs	r3, #8
 800441e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	69fa      	ldr	r2, [r7, #28]
 8004424:	615a      	str	r2, [r3, #20]
          break;
 8004426:	e003      	b.n	8004430 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004428:	2300      	movs	r3, #0
 800442a:	623b      	str	r3, [r7, #32]
          break;
 800442c:	e000      	b.n	8004430 <HAL_GPIO_Init+0x130>
          break;
 800442e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	2bff      	cmp	r3, #255	; 0xff
 8004434:	d801      	bhi.n	800443a <HAL_GPIO_Init+0x13a>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	e001      	b.n	800443e <HAL_GPIO_Init+0x13e>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	3304      	adds	r3, #4
 800443e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004440:	69bb      	ldr	r3, [r7, #24]
 8004442:	2bff      	cmp	r3, #255	; 0xff
 8004444:	d802      	bhi.n	800444c <HAL_GPIO_Init+0x14c>
 8004446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	e002      	b.n	8004452 <HAL_GPIO_Init+0x152>
 800444c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444e:	3b08      	subs	r3, #8
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	210f      	movs	r1, #15
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	fa01 f303 	lsl.w	r3, r1, r3
 8004460:	43db      	mvns	r3, r3
 8004462:	401a      	ands	r2, r3
 8004464:	6a39      	ldr	r1, [r7, #32]
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	fa01 f303 	lsl.w	r3, r1, r3
 800446c:	431a      	orrs	r2, r3
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800447a:	2b00      	cmp	r3, #0
 800447c:	f000 80b1 	beq.w	80045e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004480:	4b4d      	ldr	r3, [pc, #308]	; (80045b8 <HAL_GPIO_Init+0x2b8>)
 8004482:	699b      	ldr	r3, [r3, #24]
 8004484:	4a4c      	ldr	r2, [pc, #304]	; (80045b8 <HAL_GPIO_Init+0x2b8>)
 8004486:	f043 0301 	orr.w	r3, r3, #1
 800448a:	6193      	str	r3, [r2, #24]
 800448c:	4b4a      	ldr	r3, [pc, #296]	; (80045b8 <HAL_GPIO_Init+0x2b8>)
 800448e:	699b      	ldr	r3, [r3, #24]
 8004490:	f003 0301 	and.w	r3, r3, #1
 8004494:	60bb      	str	r3, [r7, #8]
 8004496:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004498:	4a48      	ldr	r2, [pc, #288]	; (80045bc <HAL_GPIO_Init+0x2bc>)
 800449a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449c:	089b      	lsrs	r3, r3, #2
 800449e:	3302      	adds	r3, #2
 80044a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044a4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80044a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a8:	f003 0303 	and.w	r3, r3, #3
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	220f      	movs	r2, #15
 80044b0:	fa02 f303 	lsl.w	r3, r2, r3
 80044b4:	43db      	mvns	r3, r3
 80044b6:	68fa      	ldr	r2, [r7, #12]
 80044b8:	4013      	ands	r3, r2
 80044ba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	4a40      	ldr	r2, [pc, #256]	; (80045c0 <HAL_GPIO_Init+0x2c0>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d013      	beq.n	80044ec <HAL_GPIO_Init+0x1ec>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	4a3f      	ldr	r2, [pc, #252]	; (80045c4 <HAL_GPIO_Init+0x2c4>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d00d      	beq.n	80044e8 <HAL_GPIO_Init+0x1e8>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	4a3e      	ldr	r2, [pc, #248]	; (80045c8 <HAL_GPIO_Init+0x2c8>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d007      	beq.n	80044e4 <HAL_GPIO_Init+0x1e4>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	4a3d      	ldr	r2, [pc, #244]	; (80045cc <HAL_GPIO_Init+0x2cc>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d101      	bne.n	80044e0 <HAL_GPIO_Init+0x1e0>
 80044dc:	2303      	movs	r3, #3
 80044de:	e006      	b.n	80044ee <HAL_GPIO_Init+0x1ee>
 80044e0:	2304      	movs	r3, #4
 80044e2:	e004      	b.n	80044ee <HAL_GPIO_Init+0x1ee>
 80044e4:	2302      	movs	r3, #2
 80044e6:	e002      	b.n	80044ee <HAL_GPIO_Init+0x1ee>
 80044e8:	2301      	movs	r3, #1
 80044ea:	e000      	b.n	80044ee <HAL_GPIO_Init+0x1ee>
 80044ec:	2300      	movs	r3, #0
 80044ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044f0:	f002 0203 	and.w	r2, r2, #3
 80044f4:	0092      	lsls	r2, r2, #2
 80044f6:	4093      	lsls	r3, r2
 80044f8:	68fa      	ldr	r2, [r7, #12]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80044fe:	492f      	ldr	r1, [pc, #188]	; (80045bc <HAL_GPIO_Init+0x2bc>)
 8004500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004502:	089b      	lsrs	r3, r3, #2
 8004504:	3302      	adds	r3, #2
 8004506:	68fa      	ldr	r2, [r7, #12]
 8004508:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004514:	2b00      	cmp	r3, #0
 8004516:	d006      	beq.n	8004526 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004518:	4b2d      	ldr	r3, [pc, #180]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	492c      	ldr	r1, [pc, #176]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	4313      	orrs	r3, r2
 8004522:	600b      	str	r3, [r1, #0]
 8004524:	e006      	b.n	8004534 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004526:	4b2a      	ldr	r3, [pc, #168]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	69bb      	ldr	r3, [r7, #24]
 800452c:	43db      	mvns	r3, r3
 800452e:	4928      	ldr	r1, [pc, #160]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004530:	4013      	ands	r3, r2
 8004532:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800453c:	2b00      	cmp	r3, #0
 800453e:	d006      	beq.n	800454e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004540:	4b23      	ldr	r3, [pc, #140]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004542:	685a      	ldr	r2, [r3, #4]
 8004544:	4922      	ldr	r1, [pc, #136]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	4313      	orrs	r3, r2
 800454a:	604b      	str	r3, [r1, #4]
 800454c:	e006      	b.n	800455c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800454e:	4b20      	ldr	r3, [pc, #128]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004550:	685a      	ldr	r2, [r3, #4]
 8004552:	69bb      	ldr	r3, [r7, #24]
 8004554:	43db      	mvns	r3, r3
 8004556:	491e      	ldr	r1, [pc, #120]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004558:	4013      	ands	r3, r2
 800455a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004564:	2b00      	cmp	r3, #0
 8004566:	d006      	beq.n	8004576 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004568:	4b19      	ldr	r3, [pc, #100]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 800456a:	689a      	ldr	r2, [r3, #8]
 800456c:	4918      	ldr	r1, [pc, #96]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	4313      	orrs	r3, r2
 8004572:	608b      	str	r3, [r1, #8]
 8004574:	e006      	b.n	8004584 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004576:	4b16      	ldr	r3, [pc, #88]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004578:	689a      	ldr	r2, [r3, #8]
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	43db      	mvns	r3, r3
 800457e:	4914      	ldr	r1, [pc, #80]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004580:	4013      	ands	r3, r2
 8004582:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800458c:	2b00      	cmp	r3, #0
 800458e:	d021      	beq.n	80045d4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004590:	4b0f      	ldr	r3, [pc, #60]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004592:	68da      	ldr	r2, [r3, #12]
 8004594:	490e      	ldr	r1, [pc, #56]	; (80045d0 <HAL_GPIO_Init+0x2d0>)
 8004596:	69bb      	ldr	r3, [r7, #24]
 8004598:	4313      	orrs	r3, r2
 800459a:	60cb      	str	r3, [r1, #12]
 800459c:	e021      	b.n	80045e2 <HAL_GPIO_Init+0x2e2>
 800459e:	bf00      	nop
 80045a0:	10320000 	.word	0x10320000
 80045a4:	10310000 	.word	0x10310000
 80045a8:	10220000 	.word	0x10220000
 80045ac:	10210000 	.word	0x10210000
 80045b0:	10120000 	.word	0x10120000
 80045b4:	10110000 	.word	0x10110000
 80045b8:	40021000 	.word	0x40021000
 80045bc:	40010000 	.word	0x40010000
 80045c0:	40010800 	.word	0x40010800
 80045c4:	40010c00 	.word	0x40010c00
 80045c8:	40011000 	.word	0x40011000
 80045cc:	40011400 	.word	0x40011400
 80045d0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80045d4:	4b0b      	ldr	r3, [pc, #44]	; (8004604 <HAL_GPIO_Init+0x304>)
 80045d6:	68da      	ldr	r2, [r3, #12]
 80045d8:	69bb      	ldr	r3, [r7, #24]
 80045da:	43db      	mvns	r3, r3
 80045dc:	4909      	ldr	r1, [pc, #36]	; (8004604 <HAL_GPIO_Init+0x304>)
 80045de:	4013      	ands	r3, r2
 80045e0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80045e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e4:	3301      	adds	r3, #1
 80045e6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ee:	fa22 f303 	lsr.w	r3, r2, r3
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	f47f ae8e 	bne.w	8004314 <HAL_GPIO_Init+0x14>
  }
}
 80045f8:	bf00      	nop
 80045fa:	bf00      	nop
 80045fc:	372c      	adds	r7, #44	; 0x2c
 80045fe:	46bd      	mov	sp, r7
 8004600:	bc80      	pop	{r7}
 8004602:	4770      	bx	lr
 8004604:	40010400 	.word	0x40010400

08004608 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004608:	b480      	push	{r7}
 800460a:	b085      	sub	sp, #20
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	460b      	mov	r3, r1
 8004612:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689a      	ldr	r2, [r3, #8]
 8004618:	887b      	ldrh	r3, [r7, #2]
 800461a:	4013      	ands	r3, r2
 800461c:	2b00      	cmp	r3, #0
 800461e:	d002      	beq.n	8004626 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004620:	2301      	movs	r3, #1
 8004622:	73fb      	strb	r3, [r7, #15]
 8004624:	e001      	b.n	800462a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004626:	2300      	movs	r3, #0
 8004628:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800462a:	7bfb      	ldrb	r3, [r7, #15]
}
 800462c:	4618      	mov	r0, r3
 800462e:	3714      	adds	r7, #20
 8004630:	46bd      	mov	sp, r7
 8004632:	bc80      	pop	{r7}
 8004634:	4770      	bx	lr

08004636 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004636:	b480      	push	{r7}
 8004638:	b083      	sub	sp, #12
 800463a:	af00      	add	r7, sp, #0
 800463c:	6078      	str	r0, [r7, #4]
 800463e:	460b      	mov	r3, r1
 8004640:	807b      	strh	r3, [r7, #2]
 8004642:	4613      	mov	r3, r2
 8004644:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004646:	787b      	ldrb	r3, [r7, #1]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d003      	beq.n	8004654 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800464c:	887a      	ldrh	r2, [r7, #2]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004652:	e003      	b.n	800465c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004654:	887b      	ldrh	r3, [r7, #2]
 8004656:	041a      	lsls	r2, r3, #16
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	611a      	str	r2, [r3, #16]
}
 800465c:	bf00      	nop
 800465e:	370c      	adds	r7, #12
 8004660:	46bd      	mov	sp, r7
 8004662:	bc80      	pop	{r7}
 8004664:	4770      	bx	lr

08004666 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004666:	b480      	push	{r7}
 8004668:	b085      	sub	sp, #20
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
 800466e:	460b      	mov	r3, r1
 8004670:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004678:	887a      	ldrh	r2, [r7, #2]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	4013      	ands	r3, r2
 800467e:	041a      	lsls	r2, r3, #16
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	43d9      	mvns	r1, r3
 8004684:	887b      	ldrh	r3, [r7, #2]
 8004686:	400b      	ands	r3, r1
 8004688:	431a      	orrs	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	611a      	str	r2, [r3, #16]
}
 800468e:	bf00      	nop
 8004690:	3714      	adds	r7, #20
 8004692:	46bd      	mov	sp, r7
 8004694:	bc80      	pop	{r7}
 8004696:	4770      	bx	lr

08004698 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b086      	sub	sp, #24
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d101      	bne.n	80046aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e304      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 0301 	and.w	r3, r3, #1
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	f000 8087 	beq.w	80047c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80046b8:	4b92      	ldr	r3, [pc, #584]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f003 030c 	and.w	r3, r3, #12
 80046c0:	2b04      	cmp	r3, #4
 80046c2:	d00c      	beq.n	80046de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80046c4:	4b8f      	ldr	r3, [pc, #572]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	f003 030c 	and.w	r3, r3, #12
 80046cc:	2b08      	cmp	r3, #8
 80046ce:	d112      	bne.n	80046f6 <HAL_RCC_OscConfig+0x5e>
 80046d0:	4b8c      	ldr	r3, [pc, #560]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046dc:	d10b      	bne.n	80046f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046de:	4b89      	ldr	r3, [pc, #548]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d06c      	beq.n	80047c4 <HAL_RCC_OscConfig+0x12c>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d168      	bne.n	80047c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e2de      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046fe:	d106      	bne.n	800470e <HAL_RCC_OscConfig+0x76>
 8004700:	4b80      	ldr	r3, [pc, #512]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a7f      	ldr	r2, [pc, #508]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004706:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800470a:	6013      	str	r3, [r2, #0]
 800470c:	e02e      	b.n	800476c <HAL_RCC_OscConfig+0xd4>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d10c      	bne.n	8004730 <HAL_RCC_OscConfig+0x98>
 8004716:	4b7b      	ldr	r3, [pc, #492]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a7a      	ldr	r2, [pc, #488]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 800471c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004720:	6013      	str	r3, [r2, #0]
 8004722:	4b78      	ldr	r3, [pc, #480]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a77      	ldr	r2, [pc, #476]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004728:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800472c:	6013      	str	r3, [r2, #0]
 800472e:	e01d      	b.n	800476c <HAL_RCC_OscConfig+0xd4>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004738:	d10c      	bne.n	8004754 <HAL_RCC_OscConfig+0xbc>
 800473a:	4b72      	ldr	r3, [pc, #456]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a71      	ldr	r2, [pc, #452]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004740:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004744:	6013      	str	r3, [r2, #0]
 8004746:	4b6f      	ldr	r3, [pc, #444]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a6e      	ldr	r2, [pc, #440]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 800474c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004750:	6013      	str	r3, [r2, #0]
 8004752:	e00b      	b.n	800476c <HAL_RCC_OscConfig+0xd4>
 8004754:	4b6b      	ldr	r3, [pc, #428]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a6a      	ldr	r2, [pc, #424]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 800475a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800475e:	6013      	str	r3, [r2, #0]
 8004760:	4b68      	ldr	r3, [pc, #416]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a67      	ldr	r2, [pc, #412]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004766:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800476a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d013      	beq.n	800479c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004774:	f7fe fcc0 	bl	80030f8 <HAL_GetTick>
 8004778:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800477a:	e008      	b.n	800478e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800477c:	f7fe fcbc 	bl	80030f8 <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	2b64      	cmp	r3, #100	; 0x64
 8004788:	d901      	bls.n	800478e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e292      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800478e:	4b5d      	ldr	r3, [pc, #372]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004796:	2b00      	cmp	r3, #0
 8004798:	d0f0      	beq.n	800477c <HAL_RCC_OscConfig+0xe4>
 800479a:	e014      	b.n	80047c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800479c:	f7fe fcac 	bl	80030f8 <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047a2:	e008      	b.n	80047b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047a4:	f7fe fca8 	bl	80030f8 <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b64      	cmp	r3, #100	; 0x64
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e27e      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047b6:	4b53      	ldr	r3, [pc, #332]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d1f0      	bne.n	80047a4 <HAL_RCC_OscConfig+0x10c>
 80047c2:	e000      	b.n	80047c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 0302 	and.w	r3, r3, #2
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d063      	beq.n	800489a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80047d2:	4b4c      	ldr	r3, [pc, #304]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	f003 030c 	and.w	r3, r3, #12
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00b      	beq.n	80047f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80047de:	4b49      	ldr	r3, [pc, #292]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	f003 030c 	and.w	r3, r3, #12
 80047e6:	2b08      	cmp	r3, #8
 80047e8:	d11c      	bne.n	8004824 <HAL_RCC_OscConfig+0x18c>
 80047ea:	4b46      	ldr	r3, [pc, #280]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d116      	bne.n	8004824 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047f6:	4b43      	ldr	r3, [pc, #268]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0302 	and.w	r3, r3, #2
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d005      	beq.n	800480e <HAL_RCC_OscConfig+0x176>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	695b      	ldr	r3, [r3, #20]
 8004806:	2b01      	cmp	r3, #1
 8004808:	d001      	beq.n	800480e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e252      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800480e:	4b3d      	ldr	r3, [pc, #244]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	699b      	ldr	r3, [r3, #24]
 800481a:	00db      	lsls	r3, r3, #3
 800481c:	4939      	ldr	r1, [pc, #228]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 800481e:	4313      	orrs	r3, r2
 8004820:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004822:	e03a      	b.n	800489a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	695b      	ldr	r3, [r3, #20]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d020      	beq.n	800486e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800482c:	4b36      	ldr	r3, [pc, #216]	; (8004908 <HAL_RCC_OscConfig+0x270>)
 800482e:	2201      	movs	r2, #1
 8004830:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004832:	f7fe fc61 	bl	80030f8 <HAL_GetTick>
 8004836:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004838:	e008      	b.n	800484c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800483a:	f7fe fc5d 	bl	80030f8 <HAL_GetTick>
 800483e:	4602      	mov	r2, r0
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	1ad3      	subs	r3, r2, r3
 8004844:	2b02      	cmp	r3, #2
 8004846:	d901      	bls.n	800484c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	e233      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800484c:	4b2d      	ldr	r3, [pc, #180]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 0302 	and.w	r3, r3, #2
 8004854:	2b00      	cmp	r3, #0
 8004856:	d0f0      	beq.n	800483a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004858:	4b2a      	ldr	r3, [pc, #168]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	699b      	ldr	r3, [r3, #24]
 8004864:	00db      	lsls	r3, r3, #3
 8004866:	4927      	ldr	r1, [pc, #156]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004868:	4313      	orrs	r3, r2
 800486a:	600b      	str	r3, [r1, #0]
 800486c:	e015      	b.n	800489a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800486e:	4b26      	ldr	r3, [pc, #152]	; (8004908 <HAL_RCC_OscConfig+0x270>)
 8004870:	2200      	movs	r2, #0
 8004872:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004874:	f7fe fc40 	bl	80030f8 <HAL_GetTick>
 8004878:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800487a:	e008      	b.n	800488e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800487c:	f7fe fc3c 	bl	80030f8 <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	2b02      	cmp	r3, #2
 8004888:	d901      	bls.n	800488e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e212      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800488e:	4b1d      	ldr	r3, [pc, #116]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0302 	and.w	r3, r3, #2
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1f0      	bne.n	800487c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0308 	and.w	r3, r3, #8
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d03a      	beq.n	800491c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	69db      	ldr	r3, [r3, #28]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d019      	beq.n	80048e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048ae:	4b17      	ldr	r3, [pc, #92]	; (800490c <HAL_RCC_OscConfig+0x274>)
 80048b0:	2201      	movs	r2, #1
 80048b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048b4:	f7fe fc20 	bl	80030f8 <HAL_GetTick>
 80048b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ba:	e008      	b.n	80048ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048bc:	f7fe fc1c 	bl	80030f8 <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d901      	bls.n	80048ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e1f2      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ce:	4b0d      	ldr	r3, [pc, #52]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80048d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d2:	f003 0302 	and.w	r3, r3, #2
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d0f0      	beq.n	80048bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80048da:	2001      	movs	r0, #1
 80048dc:	f000 fc20 	bl	8005120 <RCC_Delay>
 80048e0:	e01c      	b.n	800491c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048e2:	4b0a      	ldr	r3, [pc, #40]	; (800490c <HAL_RCC_OscConfig+0x274>)
 80048e4:	2200      	movs	r2, #0
 80048e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048e8:	f7fe fc06 	bl	80030f8 <HAL_GetTick>
 80048ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048ee:	e00f      	b.n	8004910 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048f0:	f7fe fc02 	bl	80030f8 <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	2b02      	cmp	r3, #2
 80048fc:	d908      	bls.n	8004910 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	e1d8      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
 8004902:	bf00      	nop
 8004904:	40021000 	.word	0x40021000
 8004908:	42420000 	.word	0x42420000
 800490c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004910:	4b9b      	ldr	r3, [pc, #620]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004914:	f003 0302 	and.w	r3, r3, #2
 8004918:	2b00      	cmp	r3, #0
 800491a:	d1e9      	bne.n	80048f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 0304 	and.w	r3, r3, #4
 8004924:	2b00      	cmp	r3, #0
 8004926:	f000 80a6 	beq.w	8004a76 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800492a:	2300      	movs	r3, #0
 800492c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800492e:	4b94      	ldr	r3, [pc, #592]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004930:	69db      	ldr	r3, [r3, #28]
 8004932:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d10d      	bne.n	8004956 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800493a:	4b91      	ldr	r3, [pc, #580]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 800493c:	69db      	ldr	r3, [r3, #28]
 800493e:	4a90      	ldr	r2, [pc, #576]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004940:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004944:	61d3      	str	r3, [r2, #28]
 8004946:	4b8e      	ldr	r3, [pc, #568]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004948:	69db      	ldr	r3, [r3, #28]
 800494a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800494e:	60bb      	str	r3, [r7, #8]
 8004950:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004952:	2301      	movs	r3, #1
 8004954:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004956:	4b8b      	ldr	r3, [pc, #556]	; (8004b84 <HAL_RCC_OscConfig+0x4ec>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800495e:	2b00      	cmp	r3, #0
 8004960:	d118      	bne.n	8004994 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004962:	4b88      	ldr	r3, [pc, #544]	; (8004b84 <HAL_RCC_OscConfig+0x4ec>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a87      	ldr	r2, [pc, #540]	; (8004b84 <HAL_RCC_OscConfig+0x4ec>)
 8004968:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800496c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800496e:	f7fe fbc3 	bl	80030f8 <HAL_GetTick>
 8004972:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004974:	e008      	b.n	8004988 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004976:	f7fe fbbf 	bl	80030f8 <HAL_GetTick>
 800497a:	4602      	mov	r2, r0
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	2b64      	cmp	r3, #100	; 0x64
 8004982:	d901      	bls.n	8004988 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	e195      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004988:	4b7e      	ldr	r3, [pc, #504]	; (8004b84 <HAL_RCC_OscConfig+0x4ec>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004990:	2b00      	cmp	r3, #0
 8004992:	d0f0      	beq.n	8004976 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	691b      	ldr	r3, [r3, #16]
 8004998:	2b01      	cmp	r3, #1
 800499a:	d106      	bne.n	80049aa <HAL_RCC_OscConfig+0x312>
 800499c:	4b78      	ldr	r3, [pc, #480]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	4a77      	ldr	r2, [pc, #476]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 80049a2:	f043 0301 	orr.w	r3, r3, #1
 80049a6:	6213      	str	r3, [r2, #32]
 80049a8:	e02d      	b.n	8004a06 <HAL_RCC_OscConfig+0x36e>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	691b      	ldr	r3, [r3, #16]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d10c      	bne.n	80049cc <HAL_RCC_OscConfig+0x334>
 80049b2:	4b73      	ldr	r3, [pc, #460]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 80049b4:	6a1b      	ldr	r3, [r3, #32]
 80049b6:	4a72      	ldr	r2, [pc, #456]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 80049b8:	f023 0301 	bic.w	r3, r3, #1
 80049bc:	6213      	str	r3, [r2, #32]
 80049be:	4b70      	ldr	r3, [pc, #448]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 80049c0:	6a1b      	ldr	r3, [r3, #32]
 80049c2:	4a6f      	ldr	r2, [pc, #444]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 80049c4:	f023 0304 	bic.w	r3, r3, #4
 80049c8:	6213      	str	r3, [r2, #32]
 80049ca:	e01c      	b.n	8004a06 <HAL_RCC_OscConfig+0x36e>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	691b      	ldr	r3, [r3, #16]
 80049d0:	2b05      	cmp	r3, #5
 80049d2:	d10c      	bne.n	80049ee <HAL_RCC_OscConfig+0x356>
 80049d4:	4b6a      	ldr	r3, [pc, #424]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 80049d6:	6a1b      	ldr	r3, [r3, #32]
 80049d8:	4a69      	ldr	r2, [pc, #420]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 80049da:	f043 0304 	orr.w	r3, r3, #4
 80049de:	6213      	str	r3, [r2, #32]
 80049e0:	4b67      	ldr	r3, [pc, #412]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 80049e2:	6a1b      	ldr	r3, [r3, #32]
 80049e4:	4a66      	ldr	r2, [pc, #408]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 80049e6:	f043 0301 	orr.w	r3, r3, #1
 80049ea:	6213      	str	r3, [r2, #32]
 80049ec:	e00b      	b.n	8004a06 <HAL_RCC_OscConfig+0x36e>
 80049ee:	4b64      	ldr	r3, [pc, #400]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 80049f0:	6a1b      	ldr	r3, [r3, #32]
 80049f2:	4a63      	ldr	r2, [pc, #396]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 80049f4:	f023 0301 	bic.w	r3, r3, #1
 80049f8:	6213      	str	r3, [r2, #32]
 80049fa:	4b61      	ldr	r3, [pc, #388]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 80049fc:	6a1b      	ldr	r3, [r3, #32]
 80049fe:	4a60      	ldr	r2, [pc, #384]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004a00:	f023 0304 	bic.w	r3, r3, #4
 8004a04:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d015      	beq.n	8004a3a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a0e:	f7fe fb73 	bl	80030f8 <HAL_GetTick>
 8004a12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a14:	e00a      	b.n	8004a2c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a16:	f7fe fb6f 	bl	80030f8 <HAL_GetTick>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	1ad3      	subs	r3, r2, r3
 8004a20:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d901      	bls.n	8004a2c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	e143      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a2c:	4b54      	ldr	r3, [pc, #336]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004a2e:	6a1b      	ldr	r3, [r3, #32]
 8004a30:	f003 0302 	and.w	r3, r3, #2
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d0ee      	beq.n	8004a16 <HAL_RCC_OscConfig+0x37e>
 8004a38:	e014      	b.n	8004a64 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a3a:	f7fe fb5d 	bl	80030f8 <HAL_GetTick>
 8004a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a40:	e00a      	b.n	8004a58 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a42:	f7fe fb59 	bl	80030f8 <HAL_GetTick>
 8004a46:	4602      	mov	r2, r0
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	1ad3      	subs	r3, r2, r3
 8004a4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d901      	bls.n	8004a58 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004a54:	2303      	movs	r3, #3
 8004a56:	e12d      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a58:	4b49      	ldr	r3, [pc, #292]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004a5a:	6a1b      	ldr	r3, [r3, #32]
 8004a5c:	f003 0302 	and.w	r3, r3, #2
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d1ee      	bne.n	8004a42 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004a64:	7dfb      	ldrb	r3, [r7, #23]
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d105      	bne.n	8004a76 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a6a:	4b45      	ldr	r3, [pc, #276]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004a6c:	69db      	ldr	r3, [r3, #28]
 8004a6e:	4a44      	ldr	r2, [pc, #272]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004a70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a74:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	f000 808c 	beq.w	8004b98 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8004a80:	4b3f      	ldr	r3, [pc, #252]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a8c:	d10e      	bne.n	8004aac <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8004a8e:	4b3c      	ldr	r3, [pc, #240]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8004a96:	2b08      	cmp	r3, #8
 8004a98:	d108      	bne.n	8004aac <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8004a9a:	4b39      	ldr	r3, [pc, #228]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8004aa2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004aa6:	d101      	bne.n	8004aac <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e103      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	d14e      	bne.n	8004b52 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8004ab4:	4b32      	ldr	r3, [pc, #200]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d009      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8004ac0:	4b2f      	ldr	r3, [pc, #188]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ac4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d001      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e0ef      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8004ad4:	4b2c      	ldr	r3, [pc, #176]	; (8004b88 <HAL_RCC_OscConfig+0x4f0>)
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ada:	f7fe fb0d 	bl	80030f8 <HAL_GetTick>
 8004ade:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8004ae0:	e008      	b.n	8004af4 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004ae2:	f7fe fb09 	bl	80030f8 <HAL_GetTick>
 8004ae6:	4602      	mov	r2, r0
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	1ad3      	subs	r3, r2, r3
 8004aec:	2b64      	cmp	r3, #100	; 0x64
 8004aee:	d901      	bls.n	8004af4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004af0:	2303      	movs	r3, #3
 8004af2:	e0df      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8004af4:	4b22      	ldr	r3, [pc, #136]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d1f0      	bne.n	8004ae2 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8004b00:	4b1f      	ldr	r3, [pc, #124]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b0c:	491c      	ldr	r1, [pc, #112]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8004b12:	4b1b      	ldr	r3, [pc, #108]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b16:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b1e:	4918      	ldr	r1, [pc, #96]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004b20:	4313      	orrs	r3, r2
 8004b22:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8004b24:	4b18      	ldr	r3, [pc, #96]	; (8004b88 <HAL_RCC_OscConfig+0x4f0>)
 8004b26:	2201      	movs	r2, #1
 8004b28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b2a:	f7fe fae5 	bl	80030f8 <HAL_GetTick>
 8004b2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8004b30:	e008      	b.n	8004b44 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004b32:	f7fe fae1 	bl	80030f8 <HAL_GetTick>
 8004b36:	4602      	mov	r2, r0
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	1ad3      	subs	r3, r2, r3
 8004b3c:	2b64      	cmp	r3, #100	; 0x64
 8004b3e:	d901      	bls.n	8004b44 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8004b40:	2303      	movs	r3, #3
 8004b42:	e0b7      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8004b44:	4b0e      	ldr	r3, [pc, #56]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d0f0      	beq.n	8004b32 <HAL_RCC_OscConfig+0x49a>
 8004b50:	e022      	b.n	8004b98 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8004b52:	4b0b      	ldr	r3, [pc, #44]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b56:	4a0a      	ldr	r2, [pc, #40]	; (8004b80 <HAL_RCC_OscConfig+0x4e8>)
 8004b58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b5c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8004b5e:	4b0a      	ldr	r3, [pc, #40]	; (8004b88 <HAL_RCC_OscConfig+0x4f0>)
 8004b60:	2200      	movs	r2, #0
 8004b62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b64:	f7fe fac8 	bl	80030f8 <HAL_GetTick>
 8004b68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8004b6a:	e00f      	b.n	8004b8c <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004b6c:	f7fe fac4 	bl	80030f8 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	2b64      	cmp	r3, #100	; 0x64
 8004b78:	d908      	bls.n	8004b8c <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	e09a      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
 8004b7e:	bf00      	nop
 8004b80:	40021000 	.word	0x40021000
 8004b84:	40007000 	.word	0x40007000
 8004b88:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8004b8c:	4b4b      	ldr	r3, [pc, #300]	; (8004cbc <HAL_RCC_OscConfig+0x624>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d1e9      	bne.n	8004b6c <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a1b      	ldr	r3, [r3, #32]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	f000 8088 	beq.w	8004cb2 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ba2:	4b46      	ldr	r3, [pc, #280]	; (8004cbc <HAL_RCC_OscConfig+0x624>)
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	f003 030c 	and.w	r3, r3, #12
 8004baa:	2b08      	cmp	r3, #8
 8004bac:	d068      	beq.n	8004c80 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a1b      	ldr	r3, [r3, #32]
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d14d      	bne.n	8004c52 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bb6:	4b42      	ldr	r3, [pc, #264]	; (8004cc0 <HAL_RCC_OscConfig+0x628>)
 8004bb8:	2200      	movs	r2, #0
 8004bba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bbc:	f7fe fa9c 	bl	80030f8 <HAL_GetTick>
 8004bc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004bc2:	e008      	b.n	8004bd6 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bc4:	f7fe fa98 	bl	80030f8 <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d901      	bls.n	8004bd6 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e06e      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004bd6:	4b39      	ldr	r3, [pc, #228]	; (8004cbc <HAL_RCC_OscConfig+0x624>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d1f0      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bea:	d10f      	bne.n	8004c0c <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8004bec:	4b33      	ldr	r3, [pc, #204]	; (8004cbc <HAL_RCC_OscConfig+0x624>)
 8004bee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	4931      	ldr	r1, [pc, #196]	; (8004cbc <HAL_RCC_OscConfig+0x624>)
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004bfa:	4b30      	ldr	r3, [pc, #192]	; (8004cbc <HAL_RCC_OscConfig+0x624>)
 8004bfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bfe:	f023 020f 	bic.w	r2, r3, #15
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	68db      	ldr	r3, [r3, #12]
 8004c06:	492d      	ldr	r1, [pc, #180]	; (8004cbc <HAL_RCC_OscConfig+0x624>)
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c0c:	4b2b      	ldr	r3, [pc, #172]	; (8004cbc <HAL_RCC_OscConfig+0x624>)
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c1c:	430b      	orrs	r3, r1
 8004c1e:	4927      	ldr	r1, [pc, #156]	; (8004cbc <HAL_RCC_OscConfig+0x624>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c24:	4b26      	ldr	r3, [pc, #152]	; (8004cc0 <HAL_RCC_OscConfig+0x628>)
 8004c26:	2201      	movs	r2, #1
 8004c28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c2a:	f7fe fa65 	bl	80030f8 <HAL_GetTick>
 8004c2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c30:	e008      	b.n	8004c44 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c32:	f7fe fa61 	bl	80030f8 <HAL_GetTick>
 8004c36:	4602      	mov	r2, r0
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	1ad3      	subs	r3, r2, r3
 8004c3c:	2b02      	cmp	r3, #2
 8004c3e:	d901      	bls.n	8004c44 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8004c40:	2303      	movs	r3, #3
 8004c42:	e037      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c44:	4b1d      	ldr	r3, [pc, #116]	; (8004cbc <HAL_RCC_OscConfig+0x624>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d0f0      	beq.n	8004c32 <HAL_RCC_OscConfig+0x59a>
 8004c50:	e02f      	b.n	8004cb2 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c52:	4b1b      	ldr	r3, [pc, #108]	; (8004cc0 <HAL_RCC_OscConfig+0x628>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c58:	f7fe fa4e 	bl	80030f8 <HAL_GetTick>
 8004c5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c5e:	e008      	b.n	8004c72 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c60:	f7fe fa4a 	bl	80030f8 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d901      	bls.n	8004c72 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e020      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c72:	4b12      	ldr	r3, [pc, #72]	; (8004cbc <HAL_RCC_OscConfig+0x624>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d1f0      	bne.n	8004c60 <HAL_RCC_OscConfig+0x5c8>
 8004c7e:	e018      	b.n	8004cb2 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6a1b      	ldr	r3, [r3, #32]
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d101      	bne.n	8004c8c <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e013      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004c8c:	4b0b      	ldr	r3, [pc, #44]	; (8004cbc <HAL_RCC_OscConfig+0x624>)
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d106      	bne.n	8004cae <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d001      	beq.n	8004cb2 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e000      	b.n	8004cb4 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3718      	adds	r7, #24
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	40021000 	.word	0x40021000
 8004cc0:	42420060 	.word	0x42420060

08004cc4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d101      	bne.n	8004cd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e0d0      	b.n	8004e7a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004cd8:	4b6a      	ldr	r3, [pc, #424]	; (8004e84 <HAL_RCC_ClockConfig+0x1c0>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f003 0307 	and.w	r3, r3, #7
 8004ce0:	683a      	ldr	r2, [r7, #0]
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d910      	bls.n	8004d08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ce6:	4b67      	ldr	r3, [pc, #412]	; (8004e84 <HAL_RCC_ClockConfig+0x1c0>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f023 0207 	bic.w	r2, r3, #7
 8004cee:	4965      	ldr	r1, [pc, #404]	; (8004e84 <HAL_RCC_ClockConfig+0x1c0>)
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cf6:	4b63      	ldr	r3, [pc, #396]	; (8004e84 <HAL_RCC_ClockConfig+0x1c0>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f003 0307 	and.w	r3, r3, #7
 8004cfe:	683a      	ldr	r2, [r7, #0]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d001      	beq.n	8004d08 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e0b8      	b.n	8004e7a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 0302 	and.w	r3, r3, #2
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d020      	beq.n	8004d56 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 0304 	and.w	r3, r3, #4
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d005      	beq.n	8004d2c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d20:	4b59      	ldr	r3, [pc, #356]	; (8004e88 <HAL_RCC_ClockConfig+0x1c4>)
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	4a58      	ldr	r2, [pc, #352]	; (8004e88 <HAL_RCC_ClockConfig+0x1c4>)
 8004d26:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004d2a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 0308 	and.w	r3, r3, #8
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d005      	beq.n	8004d44 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d38:	4b53      	ldr	r3, [pc, #332]	; (8004e88 <HAL_RCC_ClockConfig+0x1c4>)
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	4a52      	ldr	r2, [pc, #328]	; (8004e88 <HAL_RCC_ClockConfig+0x1c4>)
 8004d3e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004d42:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d44:	4b50      	ldr	r3, [pc, #320]	; (8004e88 <HAL_RCC_ClockConfig+0x1c4>)
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	494d      	ldr	r1, [pc, #308]	; (8004e88 <HAL_RCC_ClockConfig+0x1c4>)
 8004d52:	4313      	orrs	r3, r2
 8004d54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0301 	and.w	r3, r3, #1
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d040      	beq.n	8004de4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d107      	bne.n	8004d7a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d6a:	4b47      	ldr	r3, [pc, #284]	; (8004e88 <HAL_RCC_ClockConfig+0x1c4>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d115      	bne.n	8004da2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e07f      	b.n	8004e7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d107      	bne.n	8004d92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d82:	4b41      	ldr	r3, [pc, #260]	; (8004e88 <HAL_RCC_ClockConfig+0x1c4>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d109      	bne.n	8004da2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e073      	b.n	8004e7a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d92:	4b3d      	ldr	r3, [pc, #244]	; (8004e88 <HAL_RCC_ClockConfig+0x1c4>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0302 	and.w	r3, r3, #2
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d101      	bne.n	8004da2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e06b      	b.n	8004e7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004da2:	4b39      	ldr	r3, [pc, #228]	; (8004e88 <HAL_RCC_ClockConfig+0x1c4>)
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	f023 0203 	bic.w	r2, r3, #3
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	4936      	ldr	r1, [pc, #216]	; (8004e88 <HAL_RCC_ClockConfig+0x1c4>)
 8004db0:	4313      	orrs	r3, r2
 8004db2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004db4:	f7fe f9a0 	bl	80030f8 <HAL_GetTick>
 8004db8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dba:	e00a      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dbc:	f7fe f99c 	bl	80030f8 <HAL_GetTick>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	1ad3      	subs	r3, r2, r3
 8004dc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d901      	bls.n	8004dd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e053      	b.n	8004e7a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dd2:	4b2d      	ldr	r3, [pc, #180]	; (8004e88 <HAL_RCC_ClockConfig+0x1c4>)
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f003 020c 	and.w	r2, r3, #12
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	009b      	lsls	r3, r3, #2
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d1eb      	bne.n	8004dbc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004de4:	4b27      	ldr	r3, [pc, #156]	; (8004e84 <HAL_RCC_ClockConfig+0x1c0>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0307 	and.w	r3, r3, #7
 8004dec:	683a      	ldr	r2, [r7, #0]
 8004dee:	429a      	cmp	r2, r3
 8004df0:	d210      	bcs.n	8004e14 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004df2:	4b24      	ldr	r3, [pc, #144]	; (8004e84 <HAL_RCC_ClockConfig+0x1c0>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f023 0207 	bic.w	r2, r3, #7
 8004dfa:	4922      	ldr	r1, [pc, #136]	; (8004e84 <HAL_RCC_ClockConfig+0x1c0>)
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e02:	4b20      	ldr	r3, [pc, #128]	; (8004e84 <HAL_RCC_ClockConfig+0x1c0>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f003 0307 	and.w	r3, r3, #7
 8004e0a:	683a      	ldr	r2, [r7, #0]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d001      	beq.n	8004e14 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e032      	b.n	8004e7a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 0304 	and.w	r3, r3, #4
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d008      	beq.n	8004e32 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e20:	4b19      	ldr	r3, [pc, #100]	; (8004e88 <HAL_RCC_ClockConfig+0x1c4>)
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	68db      	ldr	r3, [r3, #12]
 8004e2c:	4916      	ldr	r1, [pc, #88]	; (8004e88 <HAL_RCC_ClockConfig+0x1c4>)
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 0308 	and.w	r3, r3, #8
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d009      	beq.n	8004e52 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004e3e:	4b12      	ldr	r3, [pc, #72]	; (8004e88 <HAL_RCC_ClockConfig+0x1c4>)
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	00db      	lsls	r3, r3, #3
 8004e4c:	490e      	ldr	r1, [pc, #56]	; (8004e88 <HAL_RCC_ClockConfig+0x1c4>)
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e52:	f000 f821 	bl	8004e98 <HAL_RCC_GetSysClockFreq>
 8004e56:	4602      	mov	r2, r0
 8004e58:	4b0b      	ldr	r3, [pc, #44]	; (8004e88 <HAL_RCC_ClockConfig+0x1c4>)
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	091b      	lsrs	r3, r3, #4
 8004e5e:	f003 030f 	and.w	r3, r3, #15
 8004e62:	490a      	ldr	r1, [pc, #40]	; (8004e8c <HAL_RCC_ClockConfig+0x1c8>)
 8004e64:	5ccb      	ldrb	r3, [r1, r3]
 8004e66:	fa22 f303 	lsr.w	r3, r2, r3
 8004e6a:	4a09      	ldr	r2, [pc, #36]	; (8004e90 <HAL_RCC_ClockConfig+0x1cc>)
 8004e6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004e6e:	4b09      	ldr	r3, [pc, #36]	; (8004e94 <HAL_RCC_ClockConfig+0x1d0>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4618      	mov	r0, r3
 8004e74:	f7fe f8fe 	bl	8003074 <HAL_InitTick>

  return HAL_OK;
 8004e78:	2300      	movs	r3, #0
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3710      	adds	r7, #16
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	40022000 	.word	0x40022000
 8004e88:	40021000 	.word	0x40021000
 8004e8c:	08008ce0 	.word	0x08008ce0
 8004e90:	20000000 	.word	0x20000000
 8004e94:	20000038 	.word	0x20000038

08004e98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e9c:	b09d      	sub	sp, #116	; 0x74
 8004e9e:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8004ea0:	4b81      	ldr	r3, [pc, #516]	; (80050a8 <HAL_RCC_GetSysClockFreq+0x210>)
 8004ea2:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8004ea6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004ea8:	c407      	stmia	r4!, {r0, r1, r2}
 8004eaa:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8004eac:	4b7f      	ldr	r3, [pc, #508]	; (80050ac <HAL_RCC_GetSysClockFreq+0x214>)
 8004eae:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8004eb2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004eb4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	667b      	str	r3, [r7, #100]	; 0x64
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	663b      	str	r3, [r7, #96]	; 0x60
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	65fb      	str	r3, [r7, #92]	; 0x5c
  uint32_t sysclockfreq = 0U;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	66bb      	str	r3, [r7, #104]	; 0x68
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	65bb      	str	r3, [r7, #88]	; 0x58
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	657b      	str	r3, [r7, #84]	; 0x54
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004ed4:	4b76      	ldr	r3, [pc, #472]	; (80050b0 <HAL_RCC_GetSysClockFreq+0x218>)
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	667b      	str	r3, [r7, #100]	; 0x64

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004eda:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004edc:	f003 030c 	and.w	r3, r3, #12
 8004ee0:	2b04      	cmp	r3, #4
 8004ee2:	d002      	beq.n	8004eea <HAL_RCC_GetSysClockFreq+0x52>
 8004ee4:	2b08      	cmp	r3, #8
 8004ee6:	d003      	beq.n	8004ef0 <HAL_RCC_GetSysClockFreq+0x58>
 8004ee8:	e0d4      	b.n	8005094 <HAL_RCC_GetSysClockFreq+0x1fc>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004eea:	4b72      	ldr	r3, [pc, #456]	; (80050b4 <HAL_RCC_GetSysClockFreq+0x21c>)
 8004eec:	66bb      	str	r3, [r7, #104]	; 0x68
      break;
 8004eee:	e0d4      	b.n	800509a <HAL_RCC_GetSysClockFreq+0x202>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004ef0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ef2:	0c9b      	lsrs	r3, r3, #18
 8004ef4:	f003 030f 	and.w	r3, r3, #15
 8004ef8:	3340      	adds	r3, #64	; 0x40
 8004efa:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004efe:	4413      	add	r3, r2
 8004f00:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8004f04:	65fb      	str	r3, [r7, #92]	; 0x5c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004f06:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	f000 80b9 	beq.w	8005084 <HAL_RCC_GetSysClockFreq+0x1ec>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8004f12:	4b67      	ldr	r3, [pc, #412]	; (80050b0 <HAL_RCC_GetSysClockFreq+0x218>)
 8004f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f16:	f003 030f 	and.w	r3, r3, #15
 8004f1a:	3340      	adds	r3, #64	; 0x40
 8004f1c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004f20:	4413      	add	r3, r2
 8004f22:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8004f26:	663b      	str	r3, [r7, #96]	; 0x60
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8004f28:	4b61      	ldr	r3, [pc, #388]	; (80050b0 <HAL_RCC_GetSysClockFreq+0x218>)
 8004f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	f000 8095 	beq.w	8005060 <HAL_RCC_GetSysClockFreq+0x1c8>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8004f36:	4b5e      	ldr	r3, [pc, #376]	; (80050b0 <HAL_RCC_GetSysClockFreq+0x218>)
 8004f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f3a:	091b      	lsrs	r3, r3, #4
 8004f3c:	f003 030f 	and.w	r3, r3, #15
 8004f40:	3301      	adds	r3, #1
 8004f42:	65bb      	str	r3, [r7, #88]	; 0x58
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8004f44:	4b5a      	ldr	r3, [pc, #360]	; (80050b0 <HAL_RCC_GetSysClockFreq+0x218>)
 8004f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f48:	0a1b      	lsrs	r3, r3, #8
 8004f4a:	f003 030f 	and.w	r3, r3, #15
 8004f4e:	3302      	adds	r3, #2
 8004f50:	657b      	str	r3, [r7, #84]	; 0x54
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8004f52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f54:	2200      	movs	r2, #0
 8004f56:	61bb      	str	r3, [r7, #24]
 8004f58:	61fa      	str	r2, [r7, #28]
 8004f5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f60:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f62:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8004f66:	4622      	mov	r2, r4
 8004f68:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004f6c:	4684      	mov	ip, r0
 8004f6e:	fb0c f202 	mul.w	r2, ip, r2
 8004f72:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 8004f76:	468c      	mov	ip, r1
 8004f78:	4618      	mov	r0, r3
 8004f7a:	4621      	mov	r1, r4
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	fb03 f30c 	mul.w	r3, r3, ip
 8004f82:	4413      	add	r3, r2
 8004f84:	4602      	mov	r2, r0
 8004f86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f88:	fba2 8901 	umull	r8, r9, r2, r1
 8004f8c:	444b      	add	r3, r9
 8004f8e:	4699      	mov	r9, r3
 8004f90:	4642      	mov	r2, r8
 8004f92:	464b      	mov	r3, r9
 8004f94:	f04f 0000 	mov.w	r0, #0
 8004f98:	f04f 0100 	mov.w	r1, #0
 8004f9c:	0159      	lsls	r1, r3, #5
 8004f9e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fa2:	0150      	lsls	r0, r2, #5
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	460b      	mov	r3, r1
 8004fa8:	ebb2 0508 	subs.w	r5, r2, r8
 8004fac:	eb63 0609 	sbc.w	r6, r3, r9
 8004fb0:	f04f 0200 	mov.w	r2, #0
 8004fb4:	f04f 0300 	mov.w	r3, #0
 8004fb8:	01b3      	lsls	r3, r6, #6
 8004fba:	ea43 6395 	orr.w	r3, r3, r5, lsr #26
 8004fbe:	01aa      	lsls	r2, r5, #6
 8004fc0:	ebb2 0a05 	subs.w	sl, r2, r5
 8004fc4:	eb63 0b06 	sbc.w	fp, r3, r6
 8004fc8:	f04f 0200 	mov.w	r2, #0
 8004fcc:	f04f 0300 	mov.w	r3, #0
 8004fd0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004fd4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004fd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004fdc:	4692      	mov	sl, r2
 8004fde:	469b      	mov	fp, r3
 8004fe0:	eb1a 0308 	adds.w	r3, sl, r8
 8004fe4:	603b      	str	r3, [r7, #0]
 8004fe6:	eb4b 0309 	adc.w	r3, fp, r9
 8004fea:	607b      	str	r3, [r7, #4]
 8004fec:	f04f 0200 	mov.w	r2, #0
 8004ff0:	f04f 0300 	mov.w	r3, #0
 8004ff4:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ff8:	4629      	mov	r1, r5
 8004ffa:	024b      	lsls	r3, r1, #9
 8004ffc:	4620      	mov	r0, r4
 8004ffe:	4629      	mov	r1, r5
 8005000:	4604      	mov	r4, r0
 8005002:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8005006:	4601      	mov	r1, r0
 8005008:	024a      	lsls	r2, r1, #9
 800500a:	4610      	mov	r0, r2
 800500c:	4619      	mov	r1, r3
 800500e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005010:	2200      	movs	r2, #0
 8005012:	613b      	str	r3, [r7, #16]
 8005014:	617a      	str	r2, [r7, #20]
 8005016:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005018:	2200      	movs	r2, #0
 800501a:	60bb      	str	r3, [r7, #8]
 800501c:	60fa      	str	r2, [r7, #12]
 800501e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8005022:	4622      	mov	r2, r4
 8005024:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8005028:	4645      	mov	r5, r8
 800502a:	fb05 f202 	mul.w	r2, r5, r2
 800502e:	464e      	mov	r6, r9
 8005030:	4625      	mov	r5, r4
 8005032:	461c      	mov	r4, r3
 8005034:	4623      	mov	r3, r4
 8005036:	fb03 f306 	mul.w	r3, r3, r6
 800503a:	4413      	add	r3, r2
 800503c:	4622      	mov	r2, r4
 800503e:	4644      	mov	r4, r8
 8005040:	fba2 2404 	umull	r2, r4, r2, r4
 8005044:	627c      	str	r4, [r7, #36]	; 0x24
 8005046:	623a      	str	r2, [r7, #32]
 8005048:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800504a:	4413      	add	r3, r2
 800504c:	627b      	str	r3, [r7, #36]	; 0x24
 800504e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005052:	f7fc f8cf 	bl	80011f4 <__aeabi_uldivmod>
 8005056:	4602      	mov	r2, r0
 8005058:	460b      	mov	r3, r1
 800505a:	4613      	mov	r3, r2
 800505c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800505e:	e007      	b.n	8005070 <HAL_RCC_GetSysClockFreq+0x1d8>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8005060:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005062:	4a14      	ldr	r2, [pc, #80]	; (80050b4 <HAL_RCC_GetSysClockFreq+0x21c>)
 8005064:	fb03 f202 	mul.w	r2, r3, r2
 8005068:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800506a:	fbb2 f3f3 	udiv	r3, r2, r3
 800506e:	66fb      	str	r3, [r7, #108]	; 0x6c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8005070:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8005074:	461a      	mov	r2, r3
 8005076:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005078:	4293      	cmp	r3, r2
 800507a:	d108      	bne.n	800508e <HAL_RCC_GetSysClockFreq+0x1f6>
        {
          pllclk = pllclk / 2;
 800507c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800507e:	085b      	lsrs	r3, r3, #1
 8005080:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005082:	e004      	b.n	800508e <HAL_RCC_GetSysClockFreq+0x1f6>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005084:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005086:	4a0c      	ldr	r2, [pc, #48]	; (80050b8 <HAL_RCC_GetSysClockFreq+0x220>)
 8005088:	fb02 f303 	mul.w	r3, r2, r3
 800508c:	66fb      	str	r3, [r7, #108]	; 0x6c
      }
      sysclockfreq = pllclk;
 800508e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005090:	66bb      	str	r3, [r7, #104]	; 0x68
      break;
 8005092:	e002      	b.n	800509a <HAL_RCC_GetSysClockFreq+0x202>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005094:	4b07      	ldr	r3, [pc, #28]	; (80050b4 <HAL_RCC_GetSysClockFreq+0x21c>)
 8005096:	66bb      	str	r3, [r7, #104]	; 0x68
      break;
 8005098:	bf00      	nop
    }
  }
  return sysclockfreq;
 800509a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
}
 800509c:	4618      	mov	r0, r3
 800509e:	3774      	adds	r7, #116	; 0x74
 80050a0:	46bd      	mov	sp, r7
 80050a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050a6:	bf00      	nop
 80050a8:	08008cc0 	.word	0x08008cc0
 80050ac:	08008cd0 	.word	0x08008cd0
 80050b0:	40021000 	.word	0x40021000
 80050b4:	007a1200 	.word	0x007a1200
 80050b8:	003d0900 	.word	0x003d0900

080050bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050bc:	b480      	push	{r7}
 80050be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050c0:	4b02      	ldr	r3, [pc, #8]	; (80050cc <HAL_RCC_GetHCLKFreq+0x10>)
 80050c2:	681b      	ldr	r3, [r3, #0]
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bc80      	pop	{r7}
 80050ca:	4770      	bx	lr
 80050cc:	20000000 	.word	0x20000000

080050d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80050d4:	f7ff fff2 	bl	80050bc <HAL_RCC_GetHCLKFreq>
 80050d8:	4602      	mov	r2, r0
 80050da:	4b05      	ldr	r3, [pc, #20]	; (80050f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	0a1b      	lsrs	r3, r3, #8
 80050e0:	f003 0307 	and.w	r3, r3, #7
 80050e4:	4903      	ldr	r1, [pc, #12]	; (80050f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050e6:	5ccb      	ldrb	r3, [r1, r3]
 80050e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	bd80      	pop	{r7, pc}
 80050f0:	40021000 	.word	0x40021000
 80050f4:	08008cf0 	.word	0x08008cf0

080050f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80050fc:	f7ff ffde 	bl	80050bc <HAL_RCC_GetHCLKFreq>
 8005100:	4602      	mov	r2, r0
 8005102:	4b05      	ldr	r3, [pc, #20]	; (8005118 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	0adb      	lsrs	r3, r3, #11
 8005108:	f003 0307 	and.w	r3, r3, #7
 800510c:	4903      	ldr	r1, [pc, #12]	; (800511c <HAL_RCC_GetPCLK2Freq+0x24>)
 800510e:	5ccb      	ldrb	r3, [r1, r3]
 8005110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005114:	4618      	mov	r0, r3
 8005116:	bd80      	pop	{r7, pc}
 8005118:	40021000 	.word	0x40021000
 800511c:	08008cf0 	.word	0x08008cf0

08005120 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005120:	b480      	push	{r7}
 8005122:	b085      	sub	sp, #20
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005128:	4b0a      	ldr	r3, [pc, #40]	; (8005154 <RCC_Delay+0x34>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a0a      	ldr	r2, [pc, #40]	; (8005158 <RCC_Delay+0x38>)
 800512e:	fba2 2303 	umull	r2, r3, r2, r3
 8005132:	0a5b      	lsrs	r3, r3, #9
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	fb02 f303 	mul.w	r3, r2, r3
 800513a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800513c:	bf00      	nop
  }
  while (Delay --);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	1e5a      	subs	r2, r3, #1
 8005142:	60fa      	str	r2, [r7, #12]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d1f9      	bne.n	800513c <RCC_Delay+0x1c>
}
 8005148:	bf00      	nop
 800514a:	bf00      	nop
 800514c:	3714      	adds	r7, #20
 800514e:	46bd      	mov	sp, r7
 8005150:	bc80      	pop	{r7}
 8005152:	4770      	bx	lr
 8005154:	20000000 	.word	0x20000000
 8005158:	10624dd3 	.word	0x10624dd3

0800515c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b082      	sub	sp, #8
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d101      	bne.n	800516e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e041      	b.n	80051f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005174:	b2db      	uxtb	r3, r3
 8005176:	2b00      	cmp	r3, #0
 8005178:	d106      	bne.n	8005188 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f7fc fe06 	bl	8001d94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2202      	movs	r2, #2
 800518c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	3304      	adds	r3, #4
 8005198:	4619      	mov	r1, r3
 800519a:	4610      	mov	r0, r2
 800519c:	f000 f9b4 	bl	8005508 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051f0:	2300      	movs	r3, #0
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3708      	adds	r7, #8
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
	...

080051fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b085      	sub	sp, #20
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800520a:	b2db      	uxtb	r3, r3
 800520c:	2b01      	cmp	r3, #1
 800520e:	d001      	beq.n	8005214 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e03f      	b.n	8005294 <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2202      	movs	r2, #2
 8005218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68da      	ldr	r2, [r3, #12]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f042 0201 	orr.w	r2, r2, #1
 800522a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a1b      	ldr	r2, [pc, #108]	; (80052a0 <HAL_TIM_Base_Start_IT+0xa4>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d013      	beq.n	800525e <HAL_TIM_Base_Start_IT+0x62>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800523e:	d00e      	beq.n	800525e <HAL_TIM_Base_Start_IT+0x62>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a17      	ldr	r2, [pc, #92]	; (80052a4 <HAL_TIM_Base_Start_IT+0xa8>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d009      	beq.n	800525e <HAL_TIM_Base_Start_IT+0x62>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a16      	ldr	r2, [pc, #88]	; (80052a8 <HAL_TIM_Base_Start_IT+0xac>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d004      	beq.n	800525e <HAL_TIM_Base_Start_IT+0x62>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a14      	ldr	r2, [pc, #80]	; (80052ac <HAL_TIM_Base_Start_IT+0xb0>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d111      	bne.n	8005282 <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	f003 0307 	and.w	r3, r3, #7
 8005268:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2b06      	cmp	r3, #6
 800526e:	d010      	beq.n	8005292 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f042 0201 	orr.w	r2, r2, #1
 800527e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005280:	e007      	b.n	8005292 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f042 0201 	orr.w	r2, r2, #1
 8005290:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005292:	2300      	movs	r3, #0
}
 8005294:	4618      	mov	r0, r3
 8005296:	3714      	adds	r7, #20
 8005298:	46bd      	mov	sp, r7
 800529a:	bc80      	pop	{r7}
 800529c:	4770      	bx	lr
 800529e:	bf00      	nop
 80052a0:	40012c00 	.word	0x40012c00
 80052a4:	40000400 	.word	0x40000400
 80052a8:	40000800 	.word	0x40000800
 80052ac:	40000c00 	.word	0x40000c00

080052b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b082      	sub	sp, #8
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	691b      	ldr	r3, [r3, #16]
 80052be:	f003 0302 	and.w	r3, r3, #2
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d122      	bne.n	800530c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	f003 0302 	and.w	r3, r3, #2
 80052d0:	2b02      	cmp	r3, #2
 80052d2:	d11b      	bne.n	800530c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f06f 0202 	mvn.w	r2, #2
 80052dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2201      	movs	r2, #1
 80052e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	699b      	ldr	r3, [r3, #24]
 80052ea:	f003 0303 	and.w	r3, r3, #3
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d003      	beq.n	80052fa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f000 f8ed 	bl	80054d2 <HAL_TIM_IC_CaptureCallback>
 80052f8:	e005      	b.n	8005306 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f000 f8e0 	bl	80054c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f000 f8ef 	bl	80054e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	691b      	ldr	r3, [r3, #16]
 8005312:	f003 0304 	and.w	r3, r3, #4
 8005316:	2b04      	cmp	r3, #4
 8005318:	d122      	bne.n	8005360 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	f003 0304 	and.w	r3, r3, #4
 8005324:	2b04      	cmp	r3, #4
 8005326:	d11b      	bne.n	8005360 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f06f 0204 	mvn.w	r2, #4
 8005330:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2202      	movs	r2, #2
 8005336:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	699b      	ldr	r3, [r3, #24]
 800533e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005342:	2b00      	cmp	r3, #0
 8005344:	d003      	beq.n	800534e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 f8c3 	bl	80054d2 <HAL_TIM_IC_CaptureCallback>
 800534c:	e005      	b.n	800535a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 f8b6 	bl	80054c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f000 f8c5 	bl	80054e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2200      	movs	r2, #0
 800535e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	691b      	ldr	r3, [r3, #16]
 8005366:	f003 0308 	and.w	r3, r3, #8
 800536a:	2b08      	cmp	r3, #8
 800536c:	d122      	bne.n	80053b4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	f003 0308 	and.w	r3, r3, #8
 8005378:	2b08      	cmp	r3, #8
 800537a:	d11b      	bne.n	80053b4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f06f 0208 	mvn.w	r2, #8
 8005384:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2204      	movs	r2, #4
 800538a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	69db      	ldr	r3, [r3, #28]
 8005392:	f003 0303 	and.w	r3, r3, #3
 8005396:	2b00      	cmp	r3, #0
 8005398:	d003      	beq.n	80053a2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 f899 	bl	80054d2 <HAL_TIM_IC_CaptureCallback>
 80053a0:	e005      	b.n	80053ae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 f88c 	bl	80054c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053a8:	6878      	ldr	r0, [r7, #4]
 80053aa:	f000 f89b 	bl	80054e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	691b      	ldr	r3, [r3, #16]
 80053ba:	f003 0310 	and.w	r3, r3, #16
 80053be:	2b10      	cmp	r3, #16
 80053c0:	d122      	bne.n	8005408 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	68db      	ldr	r3, [r3, #12]
 80053c8:	f003 0310 	and.w	r3, r3, #16
 80053cc:	2b10      	cmp	r3, #16
 80053ce:	d11b      	bne.n	8005408 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f06f 0210 	mvn.w	r2, #16
 80053d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2208      	movs	r2, #8
 80053de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	69db      	ldr	r3, [r3, #28]
 80053e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d003      	beq.n	80053f6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f000 f86f 	bl	80054d2 <HAL_TIM_IC_CaptureCallback>
 80053f4:	e005      	b.n	8005402 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 f862 	bl	80054c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f000 f871 	bl	80054e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	691b      	ldr	r3, [r3, #16]
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	2b01      	cmp	r3, #1
 8005414:	d10e      	bne.n	8005434 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	f003 0301 	and.w	r3, r3, #1
 8005420:	2b01      	cmp	r3, #1
 8005422:	d107      	bne.n	8005434 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f06f 0201 	mvn.w	r2, #1
 800542c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f7fc fcd6 	bl	8001de0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	691b      	ldr	r3, [r3, #16]
 800543a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800543e:	2b80      	cmp	r3, #128	; 0x80
 8005440:	d10e      	bne.n	8005460 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800544c:	2b80      	cmp	r3, #128	; 0x80
 800544e:	d107      	bne.n	8005460 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005458:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f000 f92f 	bl	80056be <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	691b      	ldr	r3, [r3, #16]
 8005466:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800546a:	2b40      	cmp	r3, #64	; 0x40
 800546c:	d10e      	bne.n	800548c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005478:	2b40      	cmp	r3, #64	; 0x40
 800547a:	d107      	bne.n	800548c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005484:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f000 f835 	bl	80054f6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	691b      	ldr	r3, [r3, #16]
 8005492:	f003 0320 	and.w	r3, r3, #32
 8005496:	2b20      	cmp	r3, #32
 8005498:	d10e      	bne.n	80054b8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	f003 0320 	and.w	r3, r3, #32
 80054a4:	2b20      	cmp	r3, #32
 80054a6:	d107      	bne.n	80054b8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f06f 0220 	mvn.w	r2, #32
 80054b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 f8fa 	bl	80056ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054b8:	bf00      	nop
 80054ba:	3708      	adds	r7, #8
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}

080054c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b083      	sub	sp, #12
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054c8:	bf00      	nop
 80054ca:	370c      	adds	r7, #12
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bc80      	pop	{r7}
 80054d0:	4770      	bx	lr

080054d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054d2:	b480      	push	{r7}
 80054d4:	b083      	sub	sp, #12
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054da:	bf00      	nop
 80054dc:	370c      	adds	r7, #12
 80054de:	46bd      	mov	sp, r7
 80054e0:	bc80      	pop	{r7}
 80054e2:	4770      	bx	lr

080054e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054ec:	bf00      	nop
 80054ee:	370c      	adds	r7, #12
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bc80      	pop	{r7}
 80054f4:	4770      	bx	lr

080054f6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054f6:	b480      	push	{r7}
 80054f8:	b083      	sub	sp, #12
 80054fa:	af00      	add	r7, sp, #0
 80054fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054fe:	bf00      	nop
 8005500:	370c      	adds	r7, #12
 8005502:	46bd      	mov	sp, r7
 8005504:	bc80      	pop	{r7}
 8005506:	4770      	bx	lr

08005508 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005508:	b480      	push	{r7}
 800550a:	b085      	sub	sp, #20
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	4a2d      	ldr	r2, [pc, #180]	; (80055d0 <TIM_Base_SetConfig+0xc8>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d00f      	beq.n	8005540 <TIM_Base_SetConfig+0x38>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005526:	d00b      	beq.n	8005540 <TIM_Base_SetConfig+0x38>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	4a2a      	ldr	r2, [pc, #168]	; (80055d4 <TIM_Base_SetConfig+0xcc>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d007      	beq.n	8005540 <TIM_Base_SetConfig+0x38>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	4a29      	ldr	r2, [pc, #164]	; (80055d8 <TIM_Base_SetConfig+0xd0>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d003      	beq.n	8005540 <TIM_Base_SetConfig+0x38>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a28      	ldr	r2, [pc, #160]	; (80055dc <TIM_Base_SetConfig+0xd4>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d108      	bne.n	8005552 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005546:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	68fa      	ldr	r2, [r7, #12]
 800554e:	4313      	orrs	r3, r2
 8005550:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	4a1e      	ldr	r2, [pc, #120]	; (80055d0 <TIM_Base_SetConfig+0xc8>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d00f      	beq.n	800557a <TIM_Base_SetConfig+0x72>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005560:	d00b      	beq.n	800557a <TIM_Base_SetConfig+0x72>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4a1b      	ldr	r2, [pc, #108]	; (80055d4 <TIM_Base_SetConfig+0xcc>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d007      	beq.n	800557a <TIM_Base_SetConfig+0x72>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a1a      	ldr	r2, [pc, #104]	; (80055d8 <TIM_Base_SetConfig+0xd0>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d003      	beq.n	800557a <TIM_Base_SetConfig+0x72>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a19      	ldr	r2, [pc, #100]	; (80055dc <TIM_Base_SetConfig+0xd4>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d108      	bne.n	800558c <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005580:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	68db      	ldr	r3, [r3, #12]
 8005586:	68fa      	ldr	r2, [r7, #12]
 8005588:	4313      	orrs	r3, r2
 800558a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	695b      	ldr	r3, [r3, #20]
 8005596:	4313      	orrs	r3, r2
 8005598:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	689a      	ldr	r2, [r3, #8]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a07      	ldr	r2, [pc, #28]	; (80055d0 <TIM_Base_SetConfig+0xc8>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d103      	bne.n	80055c0 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	691a      	ldr	r2, [r3, #16]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	615a      	str	r2, [r3, #20]
}
 80055c6:	bf00      	nop
 80055c8:	3714      	adds	r7, #20
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bc80      	pop	{r7}
 80055ce:	4770      	bx	lr
 80055d0:	40012c00 	.word	0x40012c00
 80055d4:	40000400 	.word	0x40000400
 80055d8:	40000800 	.word	0x40000800
 80055dc:	40000c00 	.word	0x40000c00

080055e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b085      	sub	sp, #20
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d101      	bne.n	80055f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055f4:	2302      	movs	r3, #2
 80055f6:	e04b      	b.n	8005690 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2202      	movs	r2, #2
 8005604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800561e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	68fa      	ldr	r2, [r7, #12]
 8005626:	4313      	orrs	r3, r2
 8005628:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a19      	ldr	r2, [pc, #100]	; (800569c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d013      	beq.n	8005664 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005644:	d00e      	beq.n	8005664 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a15      	ldr	r2, [pc, #84]	; (80056a0 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d009      	beq.n	8005664 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a13      	ldr	r2, [pc, #76]	; (80056a4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d004      	beq.n	8005664 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a12      	ldr	r2, [pc, #72]	; (80056a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d10c      	bne.n	800567e <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800566a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	68ba      	ldr	r2, [r7, #8]
 8005672:	4313      	orrs	r3, r2
 8005674:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	68ba      	ldr	r2, [r7, #8]
 800567c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2201      	movs	r2, #1
 8005682:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800568e:	2300      	movs	r3, #0
}
 8005690:	4618      	mov	r0, r3
 8005692:	3714      	adds	r7, #20
 8005694:	46bd      	mov	sp, r7
 8005696:	bc80      	pop	{r7}
 8005698:	4770      	bx	lr
 800569a:	bf00      	nop
 800569c:	40012c00 	.word	0x40012c00
 80056a0:	40000400 	.word	0x40000400
 80056a4:	40000800 	.word	0x40000800
 80056a8:	40000c00 	.word	0x40000c00

080056ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80056ac:	b480      	push	{r7}
 80056ae:	b083      	sub	sp, #12
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80056b4:	bf00      	nop
 80056b6:	370c      	adds	r7, #12
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bc80      	pop	{r7}
 80056bc:	4770      	bx	lr

080056be <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80056be:	b480      	push	{r7}
 80056c0:	b083      	sub	sp, #12
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80056c6:	bf00      	nop
 80056c8:	370c      	adds	r7, #12
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bc80      	pop	{r7}
 80056ce:	4770      	bx	lr

080056d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b082      	sub	sp, #8
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d101      	bne.n	80056e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	e03f      	b.n	8005762 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056e8:	b2db      	uxtb	r3, r3
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d106      	bne.n	80056fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2200      	movs	r2, #0
 80056f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f7fc fc9c 	bl	8002034 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2224      	movs	r2, #36	; 0x24
 8005700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	68da      	ldr	r2, [r3, #12]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005712:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005714:	6878      	ldr	r0, [r7, #4]
 8005716:	f000 fc85 	bl	8006024 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	691a      	ldr	r2, [r3, #16]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005728:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	695a      	ldr	r2, [r3, #20]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005738:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68da      	ldr	r2, [r3, #12]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005748:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2220      	movs	r2, #32
 8005754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2220      	movs	r2, #32
 800575c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005760:	2300      	movs	r3, #0
}
 8005762:	4618      	mov	r0, r3
 8005764:	3708      	adds	r7, #8
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}

0800576a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800576a:	b580      	push	{r7, lr}
 800576c:	b08a      	sub	sp, #40	; 0x28
 800576e:	af02      	add	r7, sp, #8
 8005770:	60f8      	str	r0, [r7, #12]
 8005772:	60b9      	str	r1, [r7, #8]
 8005774:	603b      	str	r3, [r7, #0]
 8005776:	4613      	mov	r3, r2
 8005778:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800577a:	2300      	movs	r3, #0
 800577c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005784:	b2db      	uxtb	r3, r3
 8005786:	2b20      	cmp	r3, #32
 8005788:	d17c      	bne.n	8005884 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d002      	beq.n	8005796 <HAL_UART_Transmit+0x2c>
 8005790:	88fb      	ldrh	r3, [r7, #6]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d101      	bne.n	800579a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005796:	2301      	movs	r3, #1
 8005798:	e075      	b.n	8005886 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d101      	bne.n	80057a8 <HAL_UART_Transmit+0x3e>
 80057a4:	2302      	movs	r3, #2
 80057a6:	e06e      	b.n	8005886 <HAL_UART_Transmit+0x11c>
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2201      	movs	r2, #1
 80057ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2221      	movs	r2, #33	; 0x21
 80057ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057be:	f7fd fc9b 	bl	80030f8 <HAL_GetTick>
 80057c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	88fa      	ldrh	r2, [r7, #6]
 80057c8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	88fa      	ldrh	r2, [r7, #6]
 80057ce:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057d8:	d108      	bne.n	80057ec <HAL_UART_Transmit+0x82>
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d104      	bne.n	80057ec <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80057e2:	2300      	movs	r3, #0
 80057e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	61bb      	str	r3, [r7, #24]
 80057ea:	e003      	b.n	80057f4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057f0:	2300      	movs	r3, #0
 80057f2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2200      	movs	r2, #0
 80057f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80057fc:	e02a      	b.n	8005854 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	9300      	str	r3, [sp, #0]
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	2200      	movs	r2, #0
 8005806:	2180      	movs	r1, #128	; 0x80
 8005808:	68f8      	ldr	r0, [r7, #12]
 800580a:	f000 fa38 	bl	8005c7e <UART_WaitOnFlagUntilTimeout>
 800580e:	4603      	mov	r3, r0
 8005810:	2b00      	cmp	r3, #0
 8005812:	d001      	beq.n	8005818 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005814:	2303      	movs	r3, #3
 8005816:	e036      	b.n	8005886 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d10b      	bne.n	8005836 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	881b      	ldrh	r3, [r3, #0]
 8005822:	461a      	mov	r2, r3
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800582c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800582e:	69bb      	ldr	r3, [r7, #24]
 8005830:	3302      	adds	r3, #2
 8005832:	61bb      	str	r3, [r7, #24]
 8005834:	e007      	b.n	8005846 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005836:	69fb      	ldr	r3, [r7, #28]
 8005838:	781a      	ldrb	r2, [r3, #0]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005840:	69fb      	ldr	r3, [r7, #28]
 8005842:	3301      	adds	r3, #1
 8005844:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800584a:	b29b      	uxth	r3, r3
 800584c:	3b01      	subs	r3, #1
 800584e:	b29a      	uxth	r2, r3
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005858:	b29b      	uxth	r3, r3
 800585a:	2b00      	cmp	r3, #0
 800585c:	d1cf      	bne.n	80057fe <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	9300      	str	r3, [sp, #0]
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	2200      	movs	r2, #0
 8005866:	2140      	movs	r1, #64	; 0x40
 8005868:	68f8      	ldr	r0, [r7, #12]
 800586a:	f000 fa08 	bl	8005c7e <UART_WaitOnFlagUntilTimeout>
 800586e:	4603      	mov	r3, r0
 8005870:	2b00      	cmp	r3, #0
 8005872:	d001      	beq.n	8005878 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e006      	b.n	8005886 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2220      	movs	r2, #32
 800587c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005880:	2300      	movs	r3, #0
 8005882:	e000      	b.n	8005886 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005884:	2302      	movs	r3, #2
  }
}
 8005886:	4618      	mov	r0, r3
 8005888:	3720      	adds	r7, #32
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}

0800588e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800588e:	b580      	push	{r7, lr}
 8005890:	b084      	sub	sp, #16
 8005892:	af00      	add	r7, sp, #0
 8005894:	60f8      	str	r0, [r7, #12]
 8005896:	60b9      	str	r1, [r7, #8]
 8005898:	4613      	mov	r3, r2
 800589a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	2b20      	cmp	r3, #32
 80058a6:	d11d      	bne.n	80058e4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d002      	beq.n	80058b4 <HAL_UART_Receive_IT+0x26>
 80058ae:	88fb      	ldrh	r3, [r7, #6]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d101      	bne.n	80058b8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	e016      	b.n	80058e6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d101      	bne.n	80058c6 <HAL_UART_Receive_IT+0x38>
 80058c2:	2302      	movs	r3, #2
 80058c4:	e00f      	b.n	80058e6 <HAL_UART_Receive_IT+0x58>
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2201      	movs	r2, #1
 80058ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2200      	movs	r2, #0
 80058d2:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80058d4:	88fb      	ldrh	r3, [r7, #6]
 80058d6:	461a      	mov	r2, r3
 80058d8:	68b9      	ldr	r1, [r7, #8]
 80058da:	68f8      	ldr	r0, [r7, #12]
 80058dc:	f000 fa19 	bl	8005d12 <UART_Start_Receive_IT>
 80058e0:	4603      	mov	r3, r0
 80058e2:	e000      	b.n	80058e6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80058e4:	2302      	movs	r3, #2
  }
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	3710      	adds	r7, #16
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
	...

080058f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b08a      	sub	sp, #40	; 0x28
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	68db      	ldr	r3, [r3, #12]
 8005906:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	695b      	ldr	r3, [r3, #20]
 800590e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005910:	2300      	movs	r3, #0
 8005912:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005914:	2300      	movs	r3, #0
 8005916:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591a:	f003 030f 	and.w	r3, r3, #15
 800591e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d10d      	bne.n	8005942 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005928:	f003 0320 	and.w	r3, r3, #32
 800592c:	2b00      	cmp	r3, #0
 800592e:	d008      	beq.n	8005942 <HAL_UART_IRQHandler+0x52>
 8005930:	6a3b      	ldr	r3, [r7, #32]
 8005932:	f003 0320 	and.w	r3, r3, #32
 8005936:	2b00      	cmp	r3, #0
 8005938:	d003      	beq.n	8005942 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 fac9 	bl	8005ed2 <UART_Receive_IT>
      return;
 8005940:	e17b      	b.n	8005c3a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005942:	69bb      	ldr	r3, [r7, #24]
 8005944:	2b00      	cmp	r3, #0
 8005946:	f000 80b1 	beq.w	8005aac <HAL_UART_IRQHandler+0x1bc>
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	f003 0301 	and.w	r3, r3, #1
 8005950:	2b00      	cmp	r3, #0
 8005952:	d105      	bne.n	8005960 <HAL_UART_IRQHandler+0x70>
 8005954:	6a3b      	ldr	r3, [r7, #32]
 8005956:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800595a:	2b00      	cmp	r3, #0
 800595c:	f000 80a6 	beq.w	8005aac <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005962:	f003 0301 	and.w	r3, r3, #1
 8005966:	2b00      	cmp	r3, #0
 8005968:	d00a      	beq.n	8005980 <HAL_UART_IRQHandler+0x90>
 800596a:	6a3b      	ldr	r3, [r7, #32]
 800596c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005970:	2b00      	cmp	r3, #0
 8005972:	d005      	beq.n	8005980 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005978:	f043 0201 	orr.w	r2, r3, #1
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005982:	f003 0304 	and.w	r3, r3, #4
 8005986:	2b00      	cmp	r3, #0
 8005988:	d00a      	beq.n	80059a0 <HAL_UART_IRQHandler+0xb0>
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	f003 0301 	and.w	r3, r3, #1
 8005990:	2b00      	cmp	r3, #0
 8005992:	d005      	beq.n	80059a0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005998:	f043 0202 	orr.w	r2, r3, #2
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a2:	f003 0302 	and.w	r3, r3, #2
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00a      	beq.n	80059c0 <HAL_UART_IRQHandler+0xd0>
 80059aa:	69fb      	ldr	r3, [r7, #28]
 80059ac:	f003 0301 	and.w	r3, r3, #1
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d005      	beq.n	80059c0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b8:	f043 0204 	orr.w	r2, r3, #4
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80059c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c2:	f003 0308 	and.w	r3, r3, #8
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d00f      	beq.n	80059ea <HAL_UART_IRQHandler+0xfa>
 80059ca:	6a3b      	ldr	r3, [r7, #32]
 80059cc:	f003 0320 	and.w	r3, r3, #32
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d104      	bne.n	80059de <HAL_UART_IRQHandler+0xee>
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	f003 0301 	and.w	r3, r3, #1
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d005      	beq.n	80059ea <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059e2:	f043 0208 	orr.w	r2, r3, #8
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	f000 811e 	beq.w	8005c30 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80059f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f6:	f003 0320 	and.w	r3, r3, #32
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d007      	beq.n	8005a0e <HAL_UART_IRQHandler+0x11e>
 80059fe:	6a3b      	ldr	r3, [r7, #32]
 8005a00:	f003 0320 	and.w	r3, r3, #32
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d002      	beq.n	8005a0e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 fa62 	bl	8005ed2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	695b      	ldr	r3, [r3, #20]
 8005a14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	bf14      	ite	ne
 8005a1c:	2301      	movne	r3, #1
 8005a1e:	2300      	moveq	r3, #0
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a28:	f003 0308 	and.w	r3, r3, #8
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d102      	bne.n	8005a36 <HAL_UART_IRQHandler+0x146>
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d031      	beq.n	8005a9a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f000 f9a4 	bl	8005d84 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	695b      	ldr	r3, [r3, #20]
 8005a42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d023      	beq.n	8005a92 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	695a      	ldr	r2, [r3, #20]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a58:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d013      	beq.n	8005a8a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a66:	4a76      	ldr	r2, [pc, #472]	; (8005c40 <HAL_UART_IRQHandler+0x350>)
 8005a68:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f7fe fb3e 	bl	80040f0 <HAL_DMA_Abort_IT>
 8005a74:	4603      	mov	r3, r0
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d016      	beq.n	8005aa8 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a80:	687a      	ldr	r2, [r7, #4]
 8005a82:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005a84:	4610      	mov	r0, r2
 8005a86:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a88:	e00e      	b.n	8005aa8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f000 f8e3 	bl	8005c56 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a90:	e00a      	b.n	8005aa8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f000 f8df 	bl	8005c56 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a98:	e006      	b.n	8005aa8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f000 f8db 	bl	8005c56 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005aa6:	e0c3      	b.n	8005c30 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005aa8:	bf00      	nop
    return;
 8005aaa:	e0c1      	b.n	8005c30 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	f040 80a1 	bne.w	8005bf8 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab8:	f003 0310 	and.w	r3, r3, #16
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	f000 809b 	beq.w	8005bf8 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005ac2:	6a3b      	ldr	r3, [r7, #32]
 8005ac4:	f003 0310 	and.w	r3, r3, #16
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	f000 8095 	beq.w	8005bf8 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ace:	2300      	movs	r3, #0
 8005ad0:	60fb      	str	r3, [r7, #12]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	60fb      	str	r3, [r7, #12]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	60fb      	str	r3, [r7, #12]
 8005ae2:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	695b      	ldr	r3, [r3, #20]
 8005aea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d04e      	beq.n	8005b90 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005afc:	8a3b      	ldrh	r3, [r7, #16]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	f000 8098 	beq.w	8005c34 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005b08:	8a3a      	ldrh	r2, [r7, #16]
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	f080 8092 	bcs.w	8005c34 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	8a3a      	ldrh	r2, [r7, #16]
 8005b14:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b1a:	699b      	ldr	r3, [r3, #24]
 8005b1c:	2b20      	cmp	r3, #32
 8005b1e:	d02b      	beq.n	8005b78 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	68da      	ldr	r2, [r3, #12]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b2e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	695a      	ldr	r2, [r3, #20]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f022 0201 	bic.w	r2, r2, #1
 8005b3e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	695a      	ldr	r2, [r3, #20]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b4e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2220      	movs	r2, #32
 8005b54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	68da      	ldr	r2, [r3, #12]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f022 0210 	bic.w	r2, r2, #16
 8005b6c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b72:	4618      	mov	r0, r3
 8005b74:	f7fe fa81 	bl	800407a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b80:	b29b      	uxth	r3, r3
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	4619      	mov	r1, r3
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f000 f86d 	bl	8005c68 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005b8e:	e051      	b.n	8005c34 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b98:	b29b      	uxth	r3, r3
 8005b9a:	1ad3      	subs	r3, r2, r3
 8005b9c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d047      	beq.n	8005c38 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8005ba8:	8a7b      	ldrh	r3, [r7, #18]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d044      	beq.n	8005c38 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	68da      	ldr	r2, [r3, #12]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005bbc:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	695a      	ldr	r2, [r3, #20]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f022 0201 	bic.w	r2, r2, #1
 8005bcc:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2220      	movs	r2, #32
 8005bd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	68da      	ldr	r2, [r3, #12]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f022 0210 	bic.w	r2, r2, #16
 8005bea:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005bec:	8a7b      	ldrh	r3, [r7, #18]
 8005bee:	4619      	mov	r1, r3
 8005bf0:	6878      	ldr	r0, [r7, #4]
 8005bf2:	f000 f839 	bl	8005c68 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005bf6:	e01f      	b.n	8005c38 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d008      	beq.n	8005c14 <HAL_UART_IRQHandler+0x324>
 8005c02:	6a3b      	ldr	r3, [r7, #32]
 8005c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d003      	beq.n	8005c14 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f000 f8f9 	bl	8005e04 <UART_Transmit_IT>
    return;
 8005c12:	e012      	b.n	8005c3a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d00d      	beq.n	8005c3a <HAL_UART_IRQHandler+0x34a>
 8005c1e:	6a3b      	ldr	r3, [r7, #32]
 8005c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d008      	beq.n	8005c3a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f000 f93a 	bl	8005ea2 <UART_EndTransmit_IT>
    return;
 8005c2e:	e004      	b.n	8005c3a <HAL_UART_IRQHandler+0x34a>
    return;
 8005c30:	bf00      	nop
 8005c32:	e002      	b.n	8005c3a <HAL_UART_IRQHandler+0x34a>
      return;
 8005c34:	bf00      	nop
 8005c36:	e000      	b.n	8005c3a <HAL_UART_IRQHandler+0x34a>
      return;
 8005c38:	bf00      	nop
  }
}
 8005c3a:	3728      	adds	r7, #40	; 0x28
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}
 8005c40:	08005ddd 	.word	0x08005ddd

08005c44 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b083      	sub	sp, #12
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005c4c:	bf00      	nop
 8005c4e:	370c      	adds	r7, #12
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bc80      	pop	{r7}
 8005c54:	4770      	bx	lr

08005c56 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005c56:	b480      	push	{r7}
 8005c58:	b083      	sub	sp, #12
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005c5e:	bf00      	nop
 8005c60:	370c      	adds	r7, #12
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bc80      	pop	{r7}
 8005c66:	4770      	bx	lr

08005c68 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b083      	sub	sp, #12
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	460b      	mov	r3, r1
 8005c72:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005c74:	bf00      	nop
 8005c76:	370c      	adds	r7, #12
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bc80      	pop	{r7}
 8005c7c:	4770      	bx	lr

08005c7e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005c7e:	b580      	push	{r7, lr}
 8005c80:	b084      	sub	sp, #16
 8005c82:	af00      	add	r7, sp, #0
 8005c84:	60f8      	str	r0, [r7, #12]
 8005c86:	60b9      	str	r1, [r7, #8]
 8005c88:	603b      	str	r3, [r7, #0]
 8005c8a:	4613      	mov	r3, r2
 8005c8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c8e:	e02c      	b.n	8005cea <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c96:	d028      	beq.n	8005cea <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d007      	beq.n	8005cae <UART_WaitOnFlagUntilTimeout+0x30>
 8005c9e:	f7fd fa2b 	bl	80030f8 <HAL_GetTick>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	69ba      	ldr	r2, [r7, #24]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d21d      	bcs.n	8005cea <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	68da      	ldr	r2, [r3, #12]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005cbc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	695a      	ldr	r2, [r3, #20]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f022 0201 	bic.w	r2, r2, #1
 8005ccc:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2220      	movs	r2, #32
 8005cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2220      	movs	r2, #32
 8005cda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e00f      	b.n	8005d0a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	4013      	ands	r3, r2
 8005cf4:	68ba      	ldr	r2, [r7, #8]
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	bf0c      	ite	eq
 8005cfa:	2301      	moveq	r3, #1
 8005cfc:	2300      	movne	r3, #0
 8005cfe:	b2db      	uxtb	r3, r3
 8005d00:	461a      	mov	r2, r3
 8005d02:	79fb      	ldrb	r3, [r7, #7]
 8005d04:	429a      	cmp	r2, r3
 8005d06:	d0c3      	beq.n	8005c90 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3710      	adds	r7, #16
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}

08005d12 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d12:	b480      	push	{r7}
 8005d14:	b085      	sub	sp, #20
 8005d16:	af00      	add	r7, sp, #0
 8005d18:	60f8      	str	r0, [r7, #12]
 8005d1a:	60b9      	str	r1, [r7, #8]
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	68ba      	ldr	r2, [r7, #8]
 8005d24:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	88fa      	ldrh	r2, [r7, #6]
 8005d2a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	88fa      	ldrh	r2, [r7, #6]
 8005d30:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2200      	movs	r2, #0
 8005d36:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2222      	movs	r2, #34	; 0x22
 8005d3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	68da      	ldr	r2, [r3, #12]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d56:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	695a      	ldr	r2, [r3, #20]
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f042 0201 	orr.w	r2, r2, #1
 8005d66:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	68da      	ldr	r2, [r3, #12]
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f042 0220 	orr.w	r2, r2, #32
 8005d76:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3714      	adds	r7, #20
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bc80      	pop	{r7}
 8005d82:	4770      	bx	lr

08005d84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	68da      	ldr	r2, [r3, #12]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005d9a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	695a      	ldr	r2, [r3, #20]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f022 0201 	bic.w	r2, r2, #1
 8005daa:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db0:	2b01      	cmp	r3, #1
 8005db2:	d107      	bne.n	8005dc4 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68da      	ldr	r2, [r3, #12]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f022 0210 	bic.w	r2, r2, #16
 8005dc2:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2220      	movs	r2, #32
 8005dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005dd2:	bf00      	nop
 8005dd4:	370c      	adds	r7, #12
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bc80      	pop	{r7}
 8005dda:	4770      	bx	lr

08005ddc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b084      	sub	sp, #16
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2200      	movs	r2, #0
 8005dee:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2200      	movs	r2, #0
 8005df4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005df6:	68f8      	ldr	r0, [r7, #12]
 8005df8:	f7ff ff2d 	bl	8005c56 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005dfc:	bf00      	nop
 8005dfe:	3710      	adds	r7, #16
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}

08005e04 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b085      	sub	sp, #20
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	2b21      	cmp	r3, #33	; 0x21
 8005e16:	d13e      	bne.n	8005e96 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e20:	d114      	bne.n	8005e4c <UART_Transmit_IT+0x48>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	691b      	ldr	r3, [r3, #16]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d110      	bne.n	8005e4c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6a1b      	ldr	r3, [r3, #32]
 8005e2e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	881b      	ldrh	r3, [r3, #0]
 8005e34:	461a      	mov	r2, r3
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e3e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6a1b      	ldr	r3, [r3, #32]
 8005e44:	1c9a      	adds	r2, r3, #2
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	621a      	str	r2, [r3, #32]
 8005e4a:	e008      	b.n	8005e5e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6a1b      	ldr	r3, [r3, #32]
 8005e50:	1c59      	adds	r1, r3, #1
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	6211      	str	r1, [r2, #32]
 8005e56:	781a      	ldrb	r2, [r3, #0]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	3b01      	subs	r3, #1
 8005e66:	b29b      	uxth	r3, r3
 8005e68:	687a      	ldr	r2, [r7, #4]
 8005e6a:	4619      	mov	r1, r3
 8005e6c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d10f      	bne.n	8005e92 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68da      	ldr	r2, [r3, #12]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e80:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	68da      	ldr	r2, [r3, #12]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e90:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005e92:	2300      	movs	r3, #0
 8005e94:	e000      	b.n	8005e98 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005e96:	2302      	movs	r3, #2
  }
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3714      	adds	r7, #20
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bc80      	pop	{r7}
 8005ea0:	4770      	bx	lr

08005ea2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005ea2:	b580      	push	{r7, lr}
 8005ea4:	b082      	sub	sp, #8
 8005ea6:	af00      	add	r7, sp, #0
 8005ea8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	68da      	ldr	r2, [r3, #12]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005eb8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2220      	movs	r2, #32
 8005ebe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f7ff febe 	bl	8005c44 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005ec8:	2300      	movs	r3, #0
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3708      	adds	r7, #8
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}

08005ed2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005ed2:	b580      	push	{r7, lr}
 8005ed4:	b086      	sub	sp, #24
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	2b22      	cmp	r3, #34	; 0x22
 8005ee4:	f040 8099 	bne.w	800601a <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ef0:	d117      	bne.n	8005f22 <UART_Receive_IT+0x50>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	691b      	ldr	r3, [r3, #16]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d113      	bne.n	8005f22 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005efa:	2300      	movs	r3, #0
 8005efc:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f02:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f10:	b29a      	uxth	r2, r3
 8005f12:	693b      	ldr	r3, [r7, #16]
 8005f14:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f1a:	1c9a      	adds	r2, r3, #2
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	629a      	str	r2, [r3, #40]	; 0x28
 8005f20:	e026      	b.n	8005f70 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f26:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	689b      	ldr	r3, [r3, #8]
 8005f30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f34:	d007      	beq.n	8005f46 <UART_Receive_IT+0x74>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d10a      	bne.n	8005f54 <UART_Receive_IT+0x82>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	691b      	ldr	r3, [r3, #16]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d106      	bne.n	8005f54 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	b2da      	uxtb	r2, r3
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	701a      	strb	r2, [r3, #0]
 8005f52:	e008      	b.n	8005f66 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	b2db      	uxtb	r3, r3
 8005f5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f60:	b2da      	uxtb	r2, r3
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f6a:	1c5a      	adds	r2, r3, #1
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005f74:	b29b      	uxth	r3, r3
 8005f76:	3b01      	subs	r3, #1
 8005f78:	b29b      	uxth	r3, r3
 8005f7a:	687a      	ldr	r2, [r7, #4]
 8005f7c:	4619      	mov	r1, r3
 8005f7e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d148      	bne.n	8006016 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	68da      	ldr	r2, [r3, #12]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f022 0220 	bic.w	r2, r2, #32
 8005f92:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	68da      	ldr	r2, [r3, #12]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005fa2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	695a      	ldr	r2, [r3, #20]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f022 0201 	bic.w	r2, r2, #1
 8005fb2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2220      	movs	r2, #32
 8005fb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d123      	bne.n	800600c <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	68da      	ldr	r2, [r3, #12]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f022 0210 	bic.w	r2, r2, #16
 8005fd8:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f003 0310 	and.w	r3, r3, #16
 8005fe4:	2b10      	cmp	r3, #16
 8005fe6:	d10a      	bne.n	8005ffe <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005fe8:	2300      	movs	r3, #0
 8005fea:	60fb      	str	r3, [r7, #12]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	60fb      	str	r3, [r7, #12]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	60fb      	str	r3, [r7, #12]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006002:	4619      	mov	r1, r3
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f7ff fe2f 	bl	8005c68 <HAL_UARTEx_RxEventCallback>
 800600a:	e002      	b.n	8006012 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f7fc f9bd 	bl	800238c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006012:	2300      	movs	r3, #0
 8006014:	e002      	b.n	800601c <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8006016:	2300      	movs	r3, #0
 8006018:	e000      	b.n	800601c <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800601a:	2302      	movs	r3, #2
  }
}
 800601c:	4618      	mov	r0, r3
 800601e:	3718      	adds	r7, #24
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}

08006024 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b084      	sub	sp, #16
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	691b      	ldr	r3, [r3, #16]
 8006032:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	68da      	ldr	r2, [r3, #12]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	430a      	orrs	r2, r1
 8006040:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	689a      	ldr	r2, [r3, #8]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	691b      	ldr	r3, [r3, #16]
 800604a:	431a      	orrs	r2, r3
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	695b      	ldr	r3, [r3, #20]
 8006050:	4313      	orrs	r3, r2
 8006052:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800605e:	f023 030c 	bic.w	r3, r3, #12
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	6812      	ldr	r2, [r2, #0]
 8006066:	68b9      	ldr	r1, [r7, #8]
 8006068:	430b      	orrs	r3, r1
 800606a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	695b      	ldr	r3, [r3, #20]
 8006072:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	699a      	ldr	r2, [r3, #24]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	430a      	orrs	r2, r1
 8006080:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a2c      	ldr	r2, [pc, #176]	; (8006138 <UART_SetConfig+0x114>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d103      	bne.n	8006094 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800608c:	f7ff f834 	bl	80050f8 <HAL_RCC_GetPCLK2Freq>
 8006090:	60f8      	str	r0, [r7, #12]
 8006092:	e002      	b.n	800609a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006094:	f7ff f81c 	bl	80050d0 <HAL_RCC_GetPCLK1Freq>
 8006098:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800609a:	68fa      	ldr	r2, [r7, #12]
 800609c:	4613      	mov	r3, r2
 800609e:	009b      	lsls	r3, r3, #2
 80060a0:	4413      	add	r3, r2
 80060a2:	009a      	lsls	r2, r3, #2
 80060a4:	441a      	add	r2, r3
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	009b      	lsls	r3, r3, #2
 80060ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80060b0:	4a22      	ldr	r2, [pc, #136]	; (800613c <UART_SetConfig+0x118>)
 80060b2:	fba2 2303 	umull	r2, r3, r2, r3
 80060b6:	095b      	lsrs	r3, r3, #5
 80060b8:	0119      	lsls	r1, r3, #4
 80060ba:	68fa      	ldr	r2, [r7, #12]
 80060bc:	4613      	mov	r3, r2
 80060be:	009b      	lsls	r3, r3, #2
 80060c0:	4413      	add	r3, r2
 80060c2:	009a      	lsls	r2, r3, #2
 80060c4:	441a      	add	r2, r3
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	685b      	ldr	r3, [r3, #4]
 80060ca:	009b      	lsls	r3, r3, #2
 80060cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80060d0:	4b1a      	ldr	r3, [pc, #104]	; (800613c <UART_SetConfig+0x118>)
 80060d2:	fba3 0302 	umull	r0, r3, r3, r2
 80060d6:	095b      	lsrs	r3, r3, #5
 80060d8:	2064      	movs	r0, #100	; 0x64
 80060da:	fb00 f303 	mul.w	r3, r0, r3
 80060de:	1ad3      	subs	r3, r2, r3
 80060e0:	011b      	lsls	r3, r3, #4
 80060e2:	3332      	adds	r3, #50	; 0x32
 80060e4:	4a15      	ldr	r2, [pc, #84]	; (800613c <UART_SetConfig+0x118>)
 80060e6:	fba2 2303 	umull	r2, r3, r2, r3
 80060ea:	095b      	lsrs	r3, r3, #5
 80060ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80060f0:	4419      	add	r1, r3
 80060f2:	68fa      	ldr	r2, [r7, #12]
 80060f4:	4613      	mov	r3, r2
 80060f6:	009b      	lsls	r3, r3, #2
 80060f8:	4413      	add	r3, r2
 80060fa:	009a      	lsls	r2, r3, #2
 80060fc:	441a      	add	r2, r3
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	009b      	lsls	r3, r3, #2
 8006104:	fbb2 f2f3 	udiv	r2, r2, r3
 8006108:	4b0c      	ldr	r3, [pc, #48]	; (800613c <UART_SetConfig+0x118>)
 800610a:	fba3 0302 	umull	r0, r3, r3, r2
 800610e:	095b      	lsrs	r3, r3, #5
 8006110:	2064      	movs	r0, #100	; 0x64
 8006112:	fb00 f303 	mul.w	r3, r0, r3
 8006116:	1ad3      	subs	r3, r2, r3
 8006118:	011b      	lsls	r3, r3, #4
 800611a:	3332      	adds	r3, #50	; 0x32
 800611c:	4a07      	ldr	r2, [pc, #28]	; (800613c <UART_SetConfig+0x118>)
 800611e:	fba2 2303 	umull	r2, r3, r2, r3
 8006122:	095b      	lsrs	r3, r3, #5
 8006124:	f003 020f 	and.w	r2, r3, #15
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	440a      	add	r2, r1
 800612e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006130:	bf00      	nop
 8006132:	3710      	adds	r7, #16
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}
 8006138:	40013800 	.word	0x40013800
 800613c:	51eb851f 	.word	0x51eb851f

08006140 <__errno>:
 8006140:	4b01      	ldr	r3, [pc, #4]	; (8006148 <__errno+0x8>)
 8006142:	6818      	ldr	r0, [r3, #0]
 8006144:	4770      	bx	lr
 8006146:	bf00      	nop
 8006148:	20000040 	.word	0x20000040

0800614c <__libc_init_array>:
 800614c:	b570      	push	{r4, r5, r6, lr}
 800614e:	2600      	movs	r6, #0
 8006150:	4d0c      	ldr	r5, [pc, #48]	; (8006184 <__libc_init_array+0x38>)
 8006152:	4c0d      	ldr	r4, [pc, #52]	; (8006188 <__libc_init_array+0x3c>)
 8006154:	1b64      	subs	r4, r4, r5
 8006156:	10a4      	asrs	r4, r4, #2
 8006158:	42a6      	cmp	r6, r4
 800615a:	d109      	bne.n	8006170 <__libc_init_array+0x24>
 800615c:	f002 fda4 	bl	8008ca8 <_init>
 8006160:	2600      	movs	r6, #0
 8006162:	4d0a      	ldr	r5, [pc, #40]	; (800618c <__libc_init_array+0x40>)
 8006164:	4c0a      	ldr	r4, [pc, #40]	; (8006190 <__libc_init_array+0x44>)
 8006166:	1b64      	subs	r4, r4, r5
 8006168:	10a4      	asrs	r4, r4, #2
 800616a:	42a6      	cmp	r6, r4
 800616c:	d105      	bne.n	800617a <__libc_init_array+0x2e>
 800616e:	bd70      	pop	{r4, r5, r6, pc}
 8006170:	f855 3b04 	ldr.w	r3, [r5], #4
 8006174:	4798      	blx	r3
 8006176:	3601      	adds	r6, #1
 8006178:	e7ee      	b.n	8006158 <__libc_init_array+0xc>
 800617a:	f855 3b04 	ldr.w	r3, [r5], #4
 800617e:	4798      	blx	r3
 8006180:	3601      	adds	r6, #1
 8006182:	e7f2      	b.n	800616a <__libc_init_array+0x1e>
 8006184:	080090dc 	.word	0x080090dc
 8006188:	080090dc 	.word	0x080090dc
 800618c:	080090dc 	.word	0x080090dc
 8006190:	080090e0 	.word	0x080090e0

08006194 <memcpy>:
 8006194:	440a      	add	r2, r1
 8006196:	4291      	cmp	r1, r2
 8006198:	f100 33ff 	add.w	r3, r0, #4294967295
 800619c:	d100      	bne.n	80061a0 <memcpy+0xc>
 800619e:	4770      	bx	lr
 80061a0:	b510      	push	{r4, lr}
 80061a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061a6:	4291      	cmp	r1, r2
 80061a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061ac:	d1f9      	bne.n	80061a2 <memcpy+0xe>
 80061ae:	bd10      	pop	{r4, pc}

080061b0 <memset>:
 80061b0:	4603      	mov	r3, r0
 80061b2:	4402      	add	r2, r0
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d100      	bne.n	80061ba <memset+0xa>
 80061b8:	4770      	bx	lr
 80061ba:	f803 1b01 	strb.w	r1, [r3], #1
 80061be:	e7f9      	b.n	80061b4 <memset+0x4>

080061c0 <__cvt>:
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061c6:	461f      	mov	r7, r3
 80061c8:	bfbb      	ittet	lt
 80061ca:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80061ce:	461f      	movlt	r7, r3
 80061d0:	2300      	movge	r3, #0
 80061d2:	232d      	movlt	r3, #45	; 0x2d
 80061d4:	b088      	sub	sp, #32
 80061d6:	4614      	mov	r4, r2
 80061d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80061da:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80061dc:	7013      	strb	r3, [r2, #0]
 80061de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80061e0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80061e4:	f023 0820 	bic.w	r8, r3, #32
 80061e8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80061ec:	d005      	beq.n	80061fa <__cvt+0x3a>
 80061ee:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80061f2:	d100      	bne.n	80061f6 <__cvt+0x36>
 80061f4:	3501      	adds	r5, #1
 80061f6:	2302      	movs	r3, #2
 80061f8:	e000      	b.n	80061fc <__cvt+0x3c>
 80061fa:	2303      	movs	r3, #3
 80061fc:	aa07      	add	r2, sp, #28
 80061fe:	9204      	str	r2, [sp, #16]
 8006200:	aa06      	add	r2, sp, #24
 8006202:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006206:	e9cd 3500 	strd	r3, r5, [sp]
 800620a:	4622      	mov	r2, r4
 800620c:	463b      	mov	r3, r7
 800620e:	f000 fdfb 	bl	8006e08 <_dtoa_r>
 8006212:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006216:	4606      	mov	r6, r0
 8006218:	d102      	bne.n	8006220 <__cvt+0x60>
 800621a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800621c:	07db      	lsls	r3, r3, #31
 800621e:	d522      	bpl.n	8006266 <__cvt+0xa6>
 8006220:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006224:	eb06 0905 	add.w	r9, r6, r5
 8006228:	d110      	bne.n	800624c <__cvt+0x8c>
 800622a:	7833      	ldrb	r3, [r6, #0]
 800622c:	2b30      	cmp	r3, #48	; 0x30
 800622e:	d10a      	bne.n	8006246 <__cvt+0x86>
 8006230:	2200      	movs	r2, #0
 8006232:	2300      	movs	r3, #0
 8006234:	4620      	mov	r0, r4
 8006236:	4639      	mov	r1, r7
 8006238:	f7fa fc22 	bl	8000a80 <__aeabi_dcmpeq>
 800623c:	b918      	cbnz	r0, 8006246 <__cvt+0x86>
 800623e:	f1c5 0501 	rsb	r5, r5, #1
 8006242:	f8ca 5000 	str.w	r5, [sl]
 8006246:	f8da 3000 	ldr.w	r3, [sl]
 800624a:	4499      	add	r9, r3
 800624c:	2200      	movs	r2, #0
 800624e:	2300      	movs	r3, #0
 8006250:	4620      	mov	r0, r4
 8006252:	4639      	mov	r1, r7
 8006254:	f7fa fc14 	bl	8000a80 <__aeabi_dcmpeq>
 8006258:	b108      	cbz	r0, 800625e <__cvt+0x9e>
 800625a:	f8cd 901c 	str.w	r9, [sp, #28]
 800625e:	2230      	movs	r2, #48	; 0x30
 8006260:	9b07      	ldr	r3, [sp, #28]
 8006262:	454b      	cmp	r3, r9
 8006264:	d307      	bcc.n	8006276 <__cvt+0xb6>
 8006266:	4630      	mov	r0, r6
 8006268:	9b07      	ldr	r3, [sp, #28]
 800626a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800626c:	1b9b      	subs	r3, r3, r6
 800626e:	6013      	str	r3, [r2, #0]
 8006270:	b008      	add	sp, #32
 8006272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006276:	1c59      	adds	r1, r3, #1
 8006278:	9107      	str	r1, [sp, #28]
 800627a:	701a      	strb	r2, [r3, #0]
 800627c:	e7f0      	b.n	8006260 <__cvt+0xa0>

0800627e <__exponent>:
 800627e:	4603      	mov	r3, r0
 8006280:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006282:	2900      	cmp	r1, #0
 8006284:	f803 2b02 	strb.w	r2, [r3], #2
 8006288:	bfb6      	itet	lt
 800628a:	222d      	movlt	r2, #45	; 0x2d
 800628c:	222b      	movge	r2, #43	; 0x2b
 800628e:	4249      	neglt	r1, r1
 8006290:	2909      	cmp	r1, #9
 8006292:	7042      	strb	r2, [r0, #1]
 8006294:	dd2b      	ble.n	80062ee <__exponent+0x70>
 8006296:	f10d 0407 	add.w	r4, sp, #7
 800629a:	46a4      	mov	ip, r4
 800629c:	270a      	movs	r7, #10
 800629e:	fb91 f6f7 	sdiv	r6, r1, r7
 80062a2:	460a      	mov	r2, r1
 80062a4:	46a6      	mov	lr, r4
 80062a6:	fb07 1516 	mls	r5, r7, r6, r1
 80062aa:	2a63      	cmp	r2, #99	; 0x63
 80062ac:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80062b0:	4631      	mov	r1, r6
 80062b2:	f104 34ff 	add.w	r4, r4, #4294967295
 80062b6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80062ba:	dcf0      	bgt.n	800629e <__exponent+0x20>
 80062bc:	3130      	adds	r1, #48	; 0x30
 80062be:	f1ae 0502 	sub.w	r5, lr, #2
 80062c2:	f804 1c01 	strb.w	r1, [r4, #-1]
 80062c6:	4629      	mov	r1, r5
 80062c8:	1c44      	adds	r4, r0, #1
 80062ca:	4561      	cmp	r1, ip
 80062cc:	d30a      	bcc.n	80062e4 <__exponent+0x66>
 80062ce:	f10d 0209 	add.w	r2, sp, #9
 80062d2:	eba2 020e 	sub.w	r2, r2, lr
 80062d6:	4565      	cmp	r5, ip
 80062d8:	bf88      	it	hi
 80062da:	2200      	movhi	r2, #0
 80062dc:	4413      	add	r3, r2
 80062de:	1a18      	subs	r0, r3, r0
 80062e0:	b003      	add	sp, #12
 80062e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062e4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80062e8:	f804 2f01 	strb.w	r2, [r4, #1]!
 80062ec:	e7ed      	b.n	80062ca <__exponent+0x4c>
 80062ee:	2330      	movs	r3, #48	; 0x30
 80062f0:	3130      	adds	r1, #48	; 0x30
 80062f2:	7083      	strb	r3, [r0, #2]
 80062f4:	70c1      	strb	r1, [r0, #3]
 80062f6:	1d03      	adds	r3, r0, #4
 80062f8:	e7f1      	b.n	80062de <__exponent+0x60>
	...

080062fc <_printf_float>:
 80062fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006300:	b091      	sub	sp, #68	; 0x44
 8006302:	460c      	mov	r4, r1
 8006304:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006308:	4616      	mov	r6, r2
 800630a:	461f      	mov	r7, r3
 800630c:	4605      	mov	r5, r0
 800630e:	f001 fd1d 	bl	8007d4c <_localeconv_r>
 8006312:	6803      	ldr	r3, [r0, #0]
 8006314:	4618      	mov	r0, r3
 8006316:	9309      	str	r3, [sp, #36]	; 0x24
 8006318:	f7f9 ff86 	bl	8000228 <strlen>
 800631c:	2300      	movs	r3, #0
 800631e:	930e      	str	r3, [sp, #56]	; 0x38
 8006320:	f8d8 3000 	ldr.w	r3, [r8]
 8006324:	900a      	str	r0, [sp, #40]	; 0x28
 8006326:	3307      	adds	r3, #7
 8006328:	f023 0307 	bic.w	r3, r3, #7
 800632c:	f103 0208 	add.w	r2, r3, #8
 8006330:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006334:	f8d4 b000 	ldr.w	fp, [r4]
 8006338:	f8c8 2000 	str.w	r2, [r8]
 800633c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006340:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006344:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006348:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800634c:	930b      	str	r3, [sp, #44]	; 0x2c
 800634e:	f04f 32ff 	mov.w	r2, #4294967295
 8006352:	4640      	mov	r0, r8
 8006354:	4b9c      	ldr	r3, [pc, #624]	; (80065c8 <_printf_float+0x2cc>)
 8006356:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006358:	f7fa fbc4 	bl	8000ae4 <__aeabi_dcmpun>
 800635c:	bb70      	cbnz	r0, 80063bc <_printf_float+0xc0>
 800635e:	f04f 32ff 	mov.w	r2, #4294967295
 8006362:	4640      	mov	r0, r8
 8006364:	4b98      	ldr	r3, [pc, #608]	; (80065c8 <_printf_float+0x2cc>)
 8006366:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006368:	f7fa fb9e 	bl	8000aa8 <__aeabi_dcmple>
 800636c:	bb30      	cbnz	r0, 80063bc <_printf_float+0xc0>
 800636e:	2200      	movs	r2, #0
 8006370:	2300      	movs	r3, #0
 8006372:	4640      	mov	r0, r8
 8006374:	4651      	mov	r1, sl
 8006376:	f7fa fb8d 	bl	8000a94 <__aeabi_dcmplt>
 800637a:	b110      	cbz	r0, 8006382 <_printf_float+0x86>
 800637c:	232d      	movs	r3, #45	; 0x2d
 800637e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006382:	4b92      	ldr	r3, [pc, #584]	; (80065cc <_printf_float+0x2d0>)
 8006384:	4892      	ldr	r0, [pc, #584]	; (80065d0 <_printf_float+0x2d4>)
 8006386:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800638a:	bf94      	ite	ls
 800638c:	4698      	movls	r8, r3
 800638e:	4680      	movhi	r8, r0
 8006390:	2303      	movs	r3, #3
 8006392:	f04f 0a00 	mov.w	sl, #0
 8006396:	6123      	str	r3, [r4, #16]
 8006398:	f02b 0304 	bic.w	r3, fp, #4
 800639c:	6023      	str	r3, [r4, #0]
 800639e:	4633      	mov	r3, r6
 80063a0:	4621      	mov	r1, r4
 80063a2:	4628      	mov	r0, r5
 80063a4:	9700      	str	r7, [sp, #0]
 80063a6:	aa0f      	add	r2, sp, #60	; 0x3c
 80063a8:	f000 f9d4 	bl	8006754 <_printf_common>
 80063ac:	3001      	adds	r0, #1
 80063ae:	f040 8090 	bne.w	80064d2 <_printf_float+0x1d6>
 80063b2:	f04f 30ff 	mov.w	r0, #4294967295
 80063b6:	b011      	add	sp, #68	; 0x44
 80063b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063bc:	4642      	mov	r2, r8
 80063be:	4653      	mov	r3, sl
 80063c0:	4640      	mov	r0, r8
 80063c2:	4651      	mov	r1, sl
 80063c4:	f7fa fb8e 	bl	8000ae4 <__aeabi_dcmpun>
 80063c8:	b148      	cbz	r0, 80063de <_printf_float+0xe2>
 80063ca:	f1ba 0f00 	cmp.w	sl, #0
 80063ce:	bfb8      	it	lt
 80063d0:	232d      	movlt	r3, #45	; 0x2d
 80063d2:	4880      	ldr	r0, [pc, #512]	; (80065d4 <_printf_float+0x2d8>)
 80063d4:	bfb8      	it	lt
 80063d6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80063da:	4b7f      	ldr	r3, [pc, #508]	; (80065d8 <_printf_float+0x2dc>)
 80063dc:	e7d3      	b.n	8006386 <_printf_float+0x8a>
 80063de:	6863      	ldr	r3, [r4, #4]
 80063e0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80063e4:	1c5a      	adds	r2, r3, #1
 80063e6:	d142      	bne.n	800646e <_printf_float+0x172>
 80063e8:	2306      	movs	r3, #6
 80063ea:	6063      	str	r3, [r4, #4]
 80063ec:	2200      	movs	r2, #0
 80063ee:	9206      	str	r2, [sp, #24]
 80063f0:	aa0e      	add	r2, sp, #56	; 0x38
 80063f2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80063f6:	aa0d      	add	r2, sp, #52	; 0x34
 80063f8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80063fc:	9203      	str	r2, [sp, #12]
 80063fe:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006402:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006406:	6023      	str	r3, [r4, #0]
 8006408:	6863      	ldr	r3, [r4, #4]
 800640a:	4642      	mov	r2, r8
 800640c:	9300      	str	r3, [sp, #0]
 800640e:	4628      	mov	r0, r5
 8006410:	4653      	mov	r3, sl
 8006412:	910b      	str	r1, [sp, #44]	; 0x2c
 8006414:	f7ff fed4 	bl	80061c0 <__cvt>
 8006418:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800641a:	4680      	mov	r8, r0
 800641c:	2947      	cmp	r1, #71	; 0x47
 800641e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006420:	d108      	bne.n	8006434 <_printf_float+0x138>
 8006422:	1cc8      	adds	r0, r1, #3
 8006424:	db02      	blt.n	800642c <_printf_float+0x130>
 8006426:	6863      	ldr	r3, [r4, #4]
 8006428:	4299      	cmp	r1, r3
 800642a:	dd40      	ble.n	80064ae <_printf_float+0x1b2>
 800642c:	f1a9 0902 	sub.w	r9, r9, #2
 8006430:	fa5f f989 	uxtb.w	r9, r9
 8006434:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006438:	d81f      	bhi.n	800647a <_printf_float+0x17e>
 800643a:	464a      	mov	r2, r9
 800643c:	3901      	subs	r1, #1
 800643e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006442:	910d      	str	r1, [sp, #52]	; 0x34
 8006444:	f7ff ff1b 	bl	800627e <__exponent>
 8006448:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800644a:	4682      	mov	sl, r0
 800644c:	1813      	adds	r3, r2, r0
 800644e:	2a01      	cmp	r2, #1
 8006450:	6123      	str	r3, [r4, #16]
 8006452:	dc02      	bgt.n	800645a <_printf_float+0x15e>
 8006454:	6822      	ldr	r2, [r4, #0]
 8006456:	07d2      	lsls	r2, r2, #31
 8006458:	d501      	bpl.n	800645e <_printf_float+0x162>
 800645a:	3301      	adds	r3, #1
 800645c:	6123      	str	r3, [r4, #16]
 800645e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006462:	2b00      	cmp	r3, #0
 8006464:	d09b      	beq.n	800639e <_printf_float+0xa2>
 8006466:	232d      	movs	r3, #45	; 0x2d
 8006468:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800646c:	e797      	b.n	800639e <_printf_float+0xa2>
 800646e:	2947      	cmp	r1, #71	; 0x47
 8006470:	d1bc      	bne.n	80063ec <_printf_float+0xf0>
 8006472:	2b00      	cmp	r3, #0
 8006474:	d1ba      	bne.n	80063ec <_printf_float+0xf0>
 8006476:	2301      	movs	r3, #1
 8006478:	e7b7      	b.n	80063ea <_printf_float+0xee>
 800647a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800647e:	d118      	bne.n	80064b2 <_printf_float+0x1b6>
 8006480:	2900      	cmp	r1, #0
 8006482:	6863      	ldr	r3, [r4, #4]
 8006484:	dd0b      	ble.n	800649e <_printf_float+0x1a2>
 8006486:	6121      	str	r1, [r4, #16]
 8006488:	b913      	cbnz	r3, 8006490 <_printf_float+0x194>
 800648a:	6822      	ldr	r2, [r4, #0]
 800648c:	07d0      	lsls	r0, r2, #31
 800648e:	d502      	bpl.n	8006496 <_printf_float+0x19a>
 8006490:	3301      	adds	r3, #1
 8006492:	440b      	add	r3, r1
 8006494:	6123      	str	r3, [r4, #16]
 8006496:	f04f 0a00 	mov.w	sl, #0
 800649a:	65a1      	str	r1, [r4, #88]	; 0x58
 800649c:	e7df      	b.n	800645e <_printf_float+0x162>
 800649e:	b913      	cbnz	r3, 80064a6 <_printf_float+0x1aa>
 80064a0:	6822      	ldr	r2, [r4, #0]
 80064a2:	07d2      	lsls	r2, r2, #31
 80064a4:	d501      	bpl.n	80064aa <_printf_float+0x1ae>
 80064a6:	3302      	adds	r3, #2
 80064a8:	e7f4      	b.n	8006494 <_printf_float+0x198>
 80064aa:	2301      	movs	r3, #1
 80064ac:	e7f2      	b.n	8006494 <_printf_float+0x198>
 80064ae:	f04f 0967 	mov.w	r9, #103	; 0x67
 80064b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80064b4:	4299      	cmp	r1, r3
 80064b6:	db05      	blt.n	80064c4 <_printf_float+0x1c8>
 80064b8:	6823      	ldr	r3, [r4, #0]
 80064ba:	6121      	str	r1, [r4, #16]
 80064bc:	07d8      	lsls	r0, r3, #31
 80064be:	d5ea      	bpl.n	8006496 <_printf_float+0x19a>
 80064c0:	1c4b      	adds	r3, r1, #1
 80064c2:	e7e7      	b.n	8006494 <_printf_float+0x198>
 80064c4:	2900      	cmp	r1, #0
 80064c6:	bfcc      	ite	gt
 80064c8:	2201      	movgt	r2, #1
 80064ca:	f1c1 0202 	rsble	r2, r1, #2
 80064ce:	4413      	add	r3, r2
 80064d0:	e7e0      	b.n	8006494 <_printf_float+0x198>
 80064d2:	6823      	ldr	r3, [r4, #0]
 80064d4:	055a      	lsls	r2, r3, #21
 80064d6:	d407      	bmi.n	80064e8 <_printf_float+0x1ec>
 80064d8:	6923      	ldr	r3, [r4, #16]
 80064da:	4642      	mov	r2, r8
 80064dc:	4631      	mov	r1, r6
 80064de:	4628      	mov	r0, r5
 80064e0:	47b8      	blx	r7
 80064e2:	3001      	adds	r0, #1
 80064e4:	d12b      	bne.n	800653e <_printf_float+0x242>
 80064e6:	e764      	b.n	80063b2 <_printf_float+0xb6>
 80064e8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80064ec:	f240 80dd 	bls.w	80066aa <_printf_float+0x3ae>
 80064f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80064f4:	2200      	movs	r2, #0
 80064f6:	2300      	movs	r3, #0
 80064f8:	f7fa fac2 	bl	8000a80 <__aeabi_dcmpeq>
 80064fc:	2800      	cmp	r0, #0
 80064fe:	d033      	beq.n	8006568 <_printf_float+0x26c>
 8006500:	2301      	movs	r3, #1
 8006502:	4631      	mov	r1, r6
 8006504:	4628      	mov	r0, r5
 8006506:	4a35      	ldr	r2, [pc, #212]	; (80065dc <_printf_float+0x2e0>)
 8006508:	47b8      	blx	r7
 800650a:	3001      	adds	r0, #1
 800650c:	f43f af51 	beq.w	80063b2 <_printf_float+0xb6>
 8006510:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006514:	429a      	cmp	r2, r3
 8006516:	db02      	blt.n	800651e <_printf_float+0x222>
 8006518:	6823      	ldr	r3, [r4, #0]
 800651a:	07d8      	lsls	r0, r3, #31
 800651c:	d50f      	bpl.n	800653e <_printf_float+0x242>
 800651e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006522:	4631      	mov	r1, r6
 8006524:	4628      	mov	r0, r5
 8006526:	47b8      	blx	r7
 8006528:	3001      	adds	r0, #1
 800652a:	f43f af42 	beq.w	80063b2 <_printf_float+0xb6>
 800652e:	f04f 0800 	mov.w	r8, #0
 8006532:	f104 091a 	add.w	r9, r4, #26
 8006536:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006538:	3b01      	subs	r3, #1
 800653a:	4543      	cmp	r3, r8
 800653c:	dc09      	bgt.n	8006552 <_printf_float+0x256>
 800653e:	6823      	ldr	r3, [r4, #0]
 8006540:	079b      	lsls	r3, r3, #30
 8006542:	f100 8102 	bmi.w	800674a <_printf_float+0x44e>
 8006546:	68e0      	ldr	r0, [r4, #12]
 8006548:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800654a:	4298      	cmp	r0, r3
 800654c:	bfb8      	it	lt
 800654e:	4618      	movlt	r0, r3
 8006550:	e731      	b.n	80063b6 <_printf_float+0xba>
 8006552:	2301      	movs	r3, #1
 8006554:	464a      	mov	r2, r9
 8006556:	4631      	mov	r1, r6
 8006558:	4628      	mov	r0, r5
 800655a:	47b8      	blx	r7
 800655c:	3001      	adds	r0, #1
 800655e:	f43f af28 	beq.w	80063b2 <_printf_float+0xb6>
 8006562:	f108 0801 	add.w	r8, r8, #1
 8006566:	e7e6      	b.n	8006536 <_printf_float+0x23a>
 8006568:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800656a:	2b00      	cmp	r3, #0
 800656c:	dc38      	bgt.n	80065e0 <_printf_float+0x2e4>
 800656e:	2301      	movs	r3, #1
 8006570:	4631      	mov	r1, r6
 8006572:	4628      	mov	r0, r5
 8006574:	4a19      	ldr	r2, [pc, #100]	; (80065dc <_printf_float+0x2e0>)
 8006576:	47b8      	blx	r7
 8006578:	3001      	adds	r0, #1
 800657a:	f43f af1a 	beq.w	80063b2 <_printf_float+0xb6>
 800657e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006582:	4313      	orrs	r3, r2
 8006584:	d102      	bne.n	800658c <_printf_float+0x290>
 8006586:	6823      	ldr	r3, [r4, #0]
 8006588:	07d9      	lsls	r1, r3, #31
 800658a:	d5d8      	bpl.n	800653e <_printf_float+0x242>
 800658c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006590:	4631      	mov	r1, r6
 8006592:	4628      	mov	r0, r5
 8006594:	47b8      	blx	r7
 8006596:	3001      	adds	r0, #1
 8006598:	f43f af0b 	beq.w	80063b2 <_printf_float+0xb6>
 800659c:	f04f 0900 	mov.w	r9, #0
 80065a0:	f104 0a1a 	add.w	sl, r4, #26
 80065a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065a6:	425b      	negs	r3, r3
 80065a8:	454b      	cmp	r3, r9
 80065aa:	dc01      	bgt.n	80065b0 <_printf_float+0x2b4>
 80065ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065ae:	e794      	b.n	80064da <_printf_float+0x1de>
 80065b0:	2301      	movs	r3, #1
 80065b2:	4652      	mov	r2, sl
 80065b4:	4631      	mov	r1, r6
 80065b6:	4628      	mov	r0, r5
 80065b8:	47b8      	blx	r7
 80065ba:	3001      	adds	r0, #1
 80065bc:	f43f aef9 	beq.w	80063b2 <_printf_float+0xb6>
 80065c0:	f109 0901 	add.w	r9, r9, #1
 80065c4:	e7ee      	b.n	80065a4 <_printf_float+0x2a8>
 80065c6:	bf00      	nop
 80065c8:	7fefffff 	.word	0x7fefffff
 80065cc:	08008cfc 	.word	0x08008cfc
 80065d0:	08008d00 	.word	0x08008d00
 80065d4:	08008d08 	.word	0x08008d08
 80065d8:	08008d04 	.word	0x08008d04
 80065dc:	08008d0c 	.word	0x08008d0c
 80065e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80065e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80065e4:	429a      	cmp	r2, r3
 80065e6:	bfa8      	it	ge
 80065e8:	461a      	movge	r2, r3
 80065ea:	2a00      	cmp	r2, #0
 80065ec:	4691      	mov	r9, r2
 80065ee:	dc37      	bgt.n	8006660 <_printf_float+0x364>
 80065f0:	f04f 0b00 	mov.w	fp, #0
 80065f4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80065f8:	f104 021a 	add.w	r2, r4, #26
 80065fc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006600:	ebaa 0309 	sub.w	r3, sl, r9
 8006604:	455b      	cmp	r3, fp
 8006606:	dc33      	bgt.n	8006670 <_printf_float+0x374>
 8006608:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800660c:	429a      	cmp	r2, r3
 800660e:	db3b      	blt.n	8006688 <_printf_float+0x38c>
 8006610:	6823      	ldr	r3, [r4, #0]
 8006612:	07da      	lsls	r2, r3, #31
 8006614:	d438      	bmi.n	8006688 <_printf_float+0x38c>
 8006616:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006618:	990d      	ldr	r1, [sp, #52]	; 0x34
 800661a:	eba3 020a 	sub.w	r2, r3, sl
 800661e:	eba3 0901 	sub.w	r9, r3, r1
 8006622:	4591      	cmp	r9, r2
 8006624:	bfa8      	it	ge
 8006626:	4691      	movge	r9, r2
 8006628:	f1b9 0f00 	cmp.w	r9, #0
 800662c:	dc34      	bgt.n	8006698 <_printf_float+0x39c>
 800662e:	f04f 0800 	mov.w	r8, #0
 8006632:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006636:	f104 0a1a 	add.w	sl, r4, #26
 800663a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800663e:	1a9b      	subs	r3, r3, r2
 8006640:	eba3 0309 	sub.w	r3, r3, r9
 8006644:	4543      	cmp	r3, r8
 8006646:	f77f af7a 	ble.w	800653e <_printf_float+0x242>
 800664a:	2301      	movs	r3, #1
 800664c:	4652      	mov	r2, sl
 800664e:	4631      	mov	r1, r6
 8006650:	4628      	mov	r0, r5
 8006652:	47b8      	blx	r7
 8006654:	3001      	adds	r0, #1
 8006656:	f43f aeac 	beq.w	80063b2 <_printf_float+0xb6>
 800665a:	f108 0801 	add.w	r8, r8, #1
 800665e:	e7ec      	b.n	800663a <_printf_float+0x33e>
 8006660:	4613      	mov	r3, r2
 8006662:	4631      	mov	r1, r6
 8006664:	4642      	mov	r2, r8
 8006666:	4628      	mov	r0, r5
 8006668:	47b8      	blx	r7
 800666a:	3001      	adds	r0, #1
 800666c:	d1c0      	bne.n	80065f0 <_printf_float+0x2f4>
 800666e:	e6a0      	b.n	80063b2 <_printf_float+0xb6>
 8006670:	2301      	movs	r3, #1
 8006672:	4631      	mov	r1, r6
 8006674:	4628      	mov	r0, r5
 8006676:	920b      	str	r2, [sp, #44]	; 0x2c
 8006678:	47b8      	blx	r7
 800667a:	3001      	adds	r0, #1
 800667c:	f43f ae99 	beq.w	80063b2 <_printf_float+0xb6>
 8006680:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006682:	f10b 0b01 	add.w	fp, fp, #1
 8006686:	e7b9      	b.n	80065fc <_printf_float+0x300>
 8006688:	4631      	mov	r1, r6
 800668a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800668e:	4628      	mov	r0, r5
 8006690:	47b8      	blx	r7
 8006692:	3001      	adds	r0, #1
 8006694:	d1bf      	bne.n	8006616 <_printf_float+0x31a>
 8006696:	e68c      	b.n	80063b2 <_printf_float+0xb6>
 8006698:	464b      	mov	r3, r9
 800669a:	4631      	mov	r1, r6
 800669c:	4628      	mov	r0, r5
 800669e:	eb08 020a 	add.w	r2, r8, sl
 80066a2:	47b8      	blx	r7
 80066a4:	3001      	adds	r0, #1
 80066a6:	d1c2      	bne.n	800662e <_printf_float+0x332>
 80066a8:	e683      	b.n	80063b2 <_printf_float+0xb6>
 80066aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80066ac:	2a01      	cmp	r2, #1
 80066ae:	dc01      	bgt.n	80066b4 <_printf_float+0x3b8>
 80066b0:	07db      	lsls	r3, r3, #31
 80066b2:	d537      	bpl.n	8006724 <_printf_float+0x428>
 80066b4:	2301      	movs	r3, #1
 80066b6:	4642      	mov	r2, r8
 80066b8:	4631      	mov	r1, r6
 80066ba:	4628      	mov	r0, r5
 80066bc:	47b8      	blx	r7
 80066be:	3001      	adds	r0, #1
 80066c0:	f43f ae77 	beq.w	80063b2 <_printf_float+0xb6>
 80066c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066c8:	4631      	mov	r1, r6
 80066ca:	4628      	mov	r0, r5
 80066cc:	47b8      	blx	r7
 80066ce:	3001      	adds	r0, #1
 80066d0:	f43f ae6f 	beq.w	80063b2 <_printf_float+0xb6>
 80066d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80066d8:	2200      	movs	r2, #0
 80066da:	2300      	movs	r3, #0
 80066dc:	f7fa f9d0 	bl	8000a80 <__aeabi_dcmpeq>
 80066e0:	b9d8      	cbnz	r0, 800671a <_printf_float+0x41e>
 80066e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80066e4:	f108 0201 	add.w	r2, r8, #1
 80066e8:	3b01      	subs	r3, #1
 80066ea:	4631      	mov	r1, r6
 80066ec:	4628      	mov	r0, r5
 80066ee:	47b8      	blx	r7
 80066f0:	3001      	adds	r0, #1
 80066f2:	d10e      	bne.n	8006712 <_printf_float+0x416>
 80066f4:	e65d      	b.n	80063b2 <_printf_float+0xb6>
 80066f6:	2301      	movs	r3, #1
 80066f8:	464a      	mov	r2, r9
 80066fa:	4631      	mov	r1, r6
 80066fc:	4628      	mov	r0, r5
 80066fe:	47b8      	blx	r7
 8006700:	3001      	adds	r0, #1
 8006702:	f43f ae56 	beq.w	80063b2 <_printf_float+0xb6>
 8006706:	f108 0801 	add.w	r8, r8, #1
 800670a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800670c:	3b01      	subs	r3, #1
 800670e:	4543      	cmp	r3, r8
 8006710:	dcf1      	bgt.n	80066f6 <_printf_float+0x3fa>
 8006712:	4653      	mov	r3, sl
 8006714:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006718:	e6e0      	b.n	80064dc <_printf_float+0x1e0>
 800671a:	f04f 0800 	mov.w	r8, #0
 800671e:	f104 091a 	add.w	r9, r4, #26
 8006722:	e7f2      	b.n	800670a <_printf_float+0x40e>
 8006724:	2301      	movs	r3, #1
 8006726:	4642      	mov	r2, r8
 8006728:	e7df      	b.n	80066ea <_printf_float+0x3ee>
 800672a:	2301      	movs	r3, #1
 800672c:	464a      	mov	r2, r9
 800672e:	4631      	mov	r1, r6
 8006730:	4628      	mov	r0, r5
 8006732:	47b8      	blx	r7
 8006734:	3001      	adds	r0, #1
 8006736:	f43f ae3c 	beq.w	80063b2 <_printf_float+0xb6>
 800673a:	f108 0801 	add.w	r8, r8, #1
 800673e:	68e3      	ldr	r3, [r4, #12]
 8006740:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006742:	1a5b      	subs	r3, r3, r1
 8006744:	4543      	cmp	r3, r8
 8006746:	dcf0      	bgt.n	800672a <_printf_float+0x42e>
 8006748:	e6fd      	b.n	8006546 <_printf_float+0x24a>
 800674a:	f04f 0800 	mov.w	r8, #0
 800674e:	f104 0919 	add.w	r9, r4, #25
 8006752:	e7f4      	b.n	800673e <_printf_float+0x442>

08006754 <_printf_common>:
 8006754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006758:	4616      	mov	r6, r2
 800675a:	4699      	mov	r9, r3
 800675c:	688a      	ldr	r2, [r1, #8]
 800675e:	690b      	ldr	r3, [r1, #16]
 8006760:	4607      	mov	r7, r0
 8006762:	4293      	cmp	r3, r2
 8006764:	bfb8      	it	lt
 8006766:	4613      	movlt	r3, r2
 8006768:	6033      	str	r3, [r6, #0]
 800676a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800676e:	460c      	mov	r4, r1
 8006770:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006774:	b10a      	cbz	r2, 800677a <_printf_common+0x26>
 8006776:	3301      	adds	r3, #1
 8006778:	6033      	str	r3, [r6, #0]
 800677a:	6823      	ldr	r3, [r4, #0]
 800677c:	0699      	lsls	r1, r3, #26
 800677e:	bf42      	ittt	mi
 8006780:	6833      	ldrmi	r3, [r6, #0]
 8006782:	3302      	addmi	r3, #2
 8006784:	6033      	strmi	r3, [r6, #0]
 8006786:	6825      	ldr	r5, [r4, #0]
 8006788:	f015 0506 	ands.w	r5, r5, #6
 800678c:	d106      	bne.n	800679c <_printf_common+0x48>
 800678e:	f104 0a19 	add.w	sl, r4, #25
 8006792:	68e3      	ldr	r3, [r4, #12]
 8006794:	6832      	ldr	r2, [r6, #0]
 8006796:	1a9b      	subs	r3, r3, r2
 8006798:	42ab      	cmp	r3, r5
 800679a:	dc28      	bgt.n	80067ee <_printf_common+0x9a>
 800679c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80067a0:	1e13      	subs	r3, r2, #0
 80067a2:	6822      	ldr	r2, [r4, #0]
 80067a4:	bf18      	it	ne
 80067a6:	2301      	movne	r3, #1
 80067a8:	0692      	lsls	r2, r2, #26
 80067aa:	d42d      	bmi.n	8006808 <_printf_common+0xb4>
 80067ac:	4649      	mov	r1, r9
 80067ae:	4638      	mov	r0, r7
 80067b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80067b4:	47c0      	blx	r8
 80067b6:	3001      	adds	r0, #1
 80067b8:	d020      	beq.n	80067fc <_printf_common+0xa8>
 80067ba:	6823      	ldr	r3, [r4, #0]
 80067bc:	68e5      	ldr	r5, [r4, #12]
 80067be:	f003 0306 	and.w	r3, r3, #6
 80067c2:	2b04      	cmp	r3, #4
 80067c4:	bf18      	it	ne
 80067c6:	2500      	movne	r5, #0
 80067c8:	6832      	ldr	r2, [r6, #0]
 80067ca:	f04f 0600 	mov.w	r6, #0
 80067ce:	68a3      	ldr	r3, [r4, #8]
 80067d0:	bf08      	it	eq
 80067d2:	1aad      	subeq	r5, r5, r2
 80067d4:	6922      	ldr	r2, [r4, #16]
 80067d6:	bf08      	it	eq
 80067d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80067dc:	4293      	cmp	r3, r2
 80067de:	bfc4      	itt	gt
 80067e0:	1a9b      	subgt	r3, r3, r2
 80067e2:	18ed      	addgt	r5, r5, r3
 80067e4:	341a      	adds	r4, #26
 80067e6:	42b5      	cmp	r5, r6
 80067e8:	d11a      	bne.n	8006820 <_printf_common+0xcc>
 80067ea:	2000      	movs	r0, #0
 80067ec:	e008      	b.n	8006800 <_printf_common+0xac>
 80067ee:	2301      	movs	r3, #1
 80067f0:	4652      	mov	r2, sl
 80067f2:	4649      	mov	r1, r9
 80067f4:	4638      	mov	r0, r7
 80067f6:	47c0      	blx	r8
 80067f8:	3001      	adds	r0, #1
 80067fa:	d103      	bne.n	8006804 <_printf_common+0xb0>
 80067fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006804:	3501      	adds	r5, #1
 8006806:	e7c4      	b.n	8006792 <_printf_common+0x3e>
 8006808:	2030      	movs	r0, #48	; 0x30
 800680a:	18e1      	adds	r1, r4, r3
 800680c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006810:	1c5a      	adds	r2, r3, #1
 8006812:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006816:	4422      	add	r2, r4
 8006818:	3302      	adds	r3, #2
 800681a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800681e:	e7c5      	b.n	80067ac <_printf_common+0x58>
 8006820:	2301      	movs	r3, #1
 8006822:	4622      	mov	r2, r4
 8006824:	4649      	mov	r1, r9
 8006826:	4638      	mov	r0, r7
 8006828:	47c0      	blx	r8
 800682a:	3001      	adds	r0, #1
 800682c:	d0e6      	beq.n	80067fc <_printf_common+0xa8>
 800682e:	3601      	adds	r6, #1
 8006830:	e7d9      	b.n	80067e6 <_printf_common+0x92>
	...

08006834 <_printf_i>:
 8006834:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006838:	7e0f      	ldrb	r7, [r1, #24]
 800683a:	4691      	mov	r9, r2
 800683c:	2f78      	cmp	r7, #120	; 0x78
 800683e:	4680      	mov	r8, r0
 8006840:	460c      	mov	r4, r1
 8006842:	469a      	mov	sl, r3
 8006844:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006846:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800684a:	d807      	bhi.n	800685c <_printf_i+0x28>
 800684c:	2f62      	cmp	r7, #98	; 0x62
 800684e:	d80a      	bhi.n	8006866 <_printf_i+0x32>
 8006850:	2f00      	cmp	r7, #0
 8006852:	f000 80d9 	beq.w	8006a08 <_printf_i+0x1d4>
 8006856:	2f58      	cmp	r7, #88	; 0x58
 8006858:	f000 80a4 	beq.w	80069a4 <_printf_i+0x170>
 800685c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006860:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006864:	e03a      	b.n	80068dc <_printf_i+0xa8>
 8006866:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800686a:	2b15      	cmp	r3, #21
 800686c:	d8f6      	bhi.n	800685c <_printf_i+0x28>
 800686e:	a101      	add	r1, pc, #4	; (adr r1, 8006874 <_printf_i+0x40>)
 8006870:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006874:	080068cd 	.word	0x080068cd
 8006878:	080068e1 	.word	0x080068e1
 800687c:	0800685d 	.word	0x0800685d
 8006880:	0800685d 	.word	0x0800685d
 8006884:	0800685d 	.word	0x0800685d
 8006888:	0800685d 	.word	0x0800685d
 800688c:	080068e1 	.word	0x080068e1
 8006890:	0800685d 	.word	0x0800685d
 8006894:	0800685d 	.word	0x0800685d
 8006898:	0800685d 	.word	0x0800685d
 800689c:	0800685d 	.word	0x0800685d
 80068a0:	080069ef 	.word	0x080069ef
 80068a4:	08006911 	.word	0x08006911
 80068a8:	080069d1 	.word	0x080069d1
 80068ac:	0800685d 	.word	0x0800685d
 80068b0:	0800685d 	.word	0x0800685d
 80068b4:	08006a11 	.word	0x08006a11
 80068b8:	0800685d 	.word	0x0800685d
 80068bc:	08006911 	.word	0x08006911
 80068c0:	0800685d 	.word	0x0800685d
 80068c4:	0800685d 	.word	0x0800685d
 80068c8:	080069d9 	.word	0x080069d9
 80068cc:	682b      	ldr	r3, [r5, #0]
 80068ce:	1d1a      	adds	r2, r3, #4
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	602a      	str	r2, [r5, #0]
 80068d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80068d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80068dc:	2301      	movs	r3, #1
 80068de:	e0a4      	b.n	8006a2a <_printf_i+0x1f6>
 80068e0:	6820      	ldr	r0, [r4, #0]
 80068e2:	6829      	ldr	r1, [r5, #0]
 80068e4:	0606      	lsls	r6, r0, #24
 80068e6:	f101 0304 	add.w	r3, r1, #4
 80068ea:	d50a      	bpl.n	8006902 <_printf_i+0xce>
 80068ec:	680e      	ldr	r6, [r1, #0]
 80068ee:	602b      	str	r3, [r5, #0]
 80068f0:	2e00      	cmp	r6, #0
 80068f2:	da03      	bge.n	80068fc <_printf_i+0xc8>
 80068f4:	232d      	movs	r3, #45	; 0x2d
 80068f6:	4276      	negs	r6, r6
 80068f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068fc:	230a      	movs	r3, #10
 80068fe:	485e      	ldr	r0, [pc, #376]	; (8006a78 <_printf_i+0x244>)
 8006900:	e019      	b.n	8006936 <_printf_i+0x102>
 8006902:	680e      	ldr	r6, [r1, #0]
 8006904:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006908:	602b      	str	r3, [r5, #0]
 800690a:	bf18      	it	ne
 800690c:	b236      	sxthne	r6, r6
 800690e:	e7ef      	b.n	80068f0 <_printf_i+0xbc>
 8006910:	682b      	ldr	r3, [r5, #0]
 8006912:	6820      	ldr	r0, [r4, #0]
 8006914:	1d19      	adds	r1, r3, #4
 8006916:	6029      	str	r1, [r5, #0]
 8006918:	0601      	lsls	r1, r0, #24
 800691a:	d501      	bpl.n	8006920 <_printf_i+0xec>
 800691c:	681e      	ldr	r6, [r3, #0]
 800691e:	e002      	b.n	8006926 <_printf_i+0xf2>
 8006920:	0646      	lsls	r6, r0, #25
 8006922:	d5fb      	bpl.n	800691c <_printf_i+0xe8>
 8006924:	881e      	ldrh	r6, [r3, #0]
 8006926:	2f6f      	cmp	r7, #111	; 0x6f
 8006928:	bf0c      	ite	eq
 800692a:	2308      	moveq	r3, #8
 800692c:	230a      	movne	r3, #10
 800692e:	4852      	ldr	r0, [pc, #328]	; (8006a78 <_printf_i+0x244>)
 8006930:	2100      	movs	r1, #0
 8006932:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006936:	6865      	ldr	r5, [r4, #4]
 8006938:	2d00      	cmp	r5, #0
 800693a:	bfa8      	it	ge
 800693c:	6821      	ldrge	r1, [r4, #0]
 800693e:	60a5      	str	r5, [r4, #8]
 8006940:	bfa4      	itt	ge
 8006942:	f021 0104 	bicge.w	r1, r1, #4
 8006946:	6021      	strge	r1, [r4, #0]
 8006948:	b90e      	cbnz	r6, 800694e <_printf_i+0x11a>
 800694a:	2d00      	cmp	r5, #0
 800694c:	d04d      	beq.n	80069ea <_printf_i+0x1b6>
 800694e:	4615      	mov	r5, r2
 8006950:	fbb6 f1f3 	udiv	r1, r6, r3
 8006954:	fb03 6711 	mls	r7, r3, r1, r6
 8006958:	5dc7      	ldrb	r7, [r0, r7]
 800695a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800695e:	4637      	mov	r7, r6
 8006960:	42bb      	cmp	r3, r7
 8006962:	460e      	mov	r6, r1
 8006964:	d9f4      	bls.n	8006950 <_printf_i+0x11c>
 8006966:	2b08      	cmp	r3, #8
 8006968:	d10b      	bne.n	8006982 <_printf_i+0x14e>
 800696a:	6823      	ldr	r3, [r4, #0]
 800696c:	07de      	lsls	r6, r3, #31
 800696e:	d508      	bpl.n	8006982 <_printf_i+0x14e>
 8006970:	6923      	ldr	r3, [r4, #16]
 8006972:	6861      	ldr	r1, [r4, #4]
 8006974:	4299      	cmp	r1, r3
 8006976:	bfde      	ittt	le
 8006978:	2330      	movle	r3, #48	; 0x30
 800697a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800697e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006982:	1b52      	subs	r2, r2, r5
 8006984:	6122      	str	r2, [r4, #16]
 8006986:	464b      	mov	r3, r9
 8006988:	4621      	mov	r1, r4
 800698a:	4640      	mov	r0, r8
 800698c:	f8cd a000 	str.w	sl, [sp]
 8006990:	aa03      	add	r2, sp, #12
 8006992:	f7ff fedf 	bl	8006754 <_printf_common>
 8006996:	3001      	adds	r0, #1
 8006998:	d14c      	bne.n	8006a34 <_printf_i+0x200>
 800699a:	f04f 30ff 	mov.w	r0, #4294967295
 800699e:	b004      	add	sp, #16
 80069a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069a4:	4834      	ldr	r0, [pc, #208]	; (8006a78 <_printf_i+0x244>)
 80069a6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80069aa:	6829      	ldr	r1, [r5, #0]
 80069ac:	6823      	ldr	r3, [r4, #0]
 80069ae:	f851 6b04 	ldr.w	r6, [r1], #4
 80069b2:	6029      	str	r1, [r5, #0]
 80069b4:	061d      	lsls	r5, r3, #24
 80069b6:	d514      	bpl.n	80069e2 <_printf_i+0x1ae>
 80069b8:	07df      	lsls	r7, r3, #31
 80069ba:	bf44      	itt	mi
 80069bc:	f043 0320 	orrmi.w	r3, r3, #32
 80069c0:	6023      	strmi	r3, [r4, #0]
 80069c2:	b91e      	cbnz	r6, 80069cc <_printf_i+0x198>
 80069c4:	6823      	ldr	r3, [r4, #0]
 80069c6:	f023 0320 	bic.w	r3, r3, #32
 80069ca:	6023      	str	r3, [r4, #0]
 80069cc:	2310      	movs	r3, #16
 80069ce:	e7af      	b.n	8006930 <_printf_i+0xfc>
 80069d0:	6823      	ldr	r3, [r4, #0]
 80069d2:	f043 0320 	orr.w	r3, r3, #32
 80069d6:	6023      	str	r3, [r4, #0]
 80069d8:	2378      	movs	r3, #120	; 0x78
 80069da:	4828      	ldr	r0, [pc, #160]	; (8006a7c <_printf_i+0x248>)
 80069dc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80069e0:	e7e3      	b.n	80069aa <_printf_i+0x176>
 80069e2:	0659      	lsls	r1, r3, #25
 80069e4:	bf48      	it	mi
 80069e6:	b2b6      	uxthmi	r6, r6
 80069e8:	e7e6      	b.n	80069b8 <_printf_i+0x184>
 80069ea:	4615      	mov	r5, r2
 80069ec:	e7bb      	b.n	8006966 <_printf_i+0x132>
 80069ee:	682b      	ldr	r3, [r5, #0]
 80069f0:	6826      	ldr	r6, [r4, #0]
 80069f2:	1d18      	adds	r0, r3, #4
 80069f4:	6961      	ldr	r1, [r4, #20]
 80069f6:	6028      	str	r0, [r5, #0]
 80069f8:	0635      	lsls	r5, r6, #24
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	d501      	bpl.n	8006a02 <_printf_i+0x1ce>
 80069fe:	6019      	str	r1, [r3, #0]
 8006a00:	e002      	b.n	8006a08 <_printf_i+0x1d4>
 8006a02:	0670      	lsls	r0, r6, #25
 8006a04:	d5fb      	bpl.n	80069fe <_printf_i+0x1ca>
 8006a06:	8019      	strh	r1, [r3, #0]
 8006a08:	2300      	movs	r3, #0
 8006a0a:	4615      	mov	r5, r2
 8006a0c:	6123      	str	r3, [r4, #16]
 8006a0e:	e7ba      	b.n	8006986 <_printf_i+0x152>
 8006a10:	682b      	ldr	r3, [r5, #0]
 8006a12:	2100      	movs	r1, #0
 8006a14:	1d1a      	adds	r2, r3, #4
 8006a16:	602a      	str	r2, [r5, #0]
 8006a18:	681d      	ldr	r5, [r3, #0]
 8006a1a:	6862      	ldr	r2, [r4, #4]
 8006a1c:	4628      	mov	r0, r5
 8006a1e:	f001 fa09 	bl	8007e34 <memchr>
 8006a22:	b108      	cbz	r0, 8006a28 <_printf_i+0x1f4>
 8006a24:	1b40      	subs	r0, r0, r5
 8006a26:	6060      	str	r0, [r4, #4]
 8006a28:	6863      	ldr	r3, [r4, #4]
 8006a2a:	6123      	str	r3, [r4, #16]
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a32:	e7a8      	b.n	8006986 <_printf_i+0x152>
 8006a34:	462a      	mov	r2, r5
 8006a36:	4649      	mov	r1, r9
 8006a38:	4640      	mov	r0, r8
 8006a3a:	6923      	ldr	r3, [r4, #16]
 8006a3c:	47d0      	blx	sl
 8006a3e:	3001      	adds	r0, #1
 8006a40:	d0ab      	beq.n	800699a <_printf_i+0x166>
 8006a42:	6823      	ldr	r3, [r4, #0]
 8006a44:	079b      	lsls	r3, r3, #30
 8006a46:	d413      	bmi.n	8006a70 <_printf_i+0x23c>
 8006a48:	68e0      	ldr	r0, [r4, #12]
 8006a4a:	9b03      	ldr	r3, [sp, #12]
 8006a4c:	4298      	cmp	r0, r3
 8006a4e:	bfb8      	it	lt
 8006a50:	4618      	movlt	r0, r3
 8006a52:	e7a4      	b.n	800699e <_printf_i+0x16a>
 8006a54:	2301      	movs	r3, #1
 8006a56:	4632      	mov	r2, r6
 8006a58:	4649      	mov	r1, r9
 8006a5a:	4640      	mov	r0, r8
 8006a5c:	47d0      	blx	sl
 8006a5e:	3001      	adds	r0, #1
 8006a60:	d09b      	beq.n	800699a <_printf_i+0x166>
 8006a62:	3501      	adds	r5, #1
 8006a64:	68e3      	ldr	r3, [r4, #12]
 8006a66:	9903      	ldr	r1, [sp, #12]
 8006a68:	1a5b      	subs	r3, r3, r1
 8006a6a:	42ab      	cmp	r3, r5
 8006a6c:	dcf2      	bgt.n	8006a54 <_printf_i+0x220>
 8006a6e:	e7eb      	b.n	8006a48 <_printf_i+0x214>
 8006a70:	2500      	movs	r5, #0
 8006a72:	f104 0619 	add.w	r6, r4, #25
 8006a76:	e7f5      	b.n	8006a64 <_printf_i+0x230>
 8006a78:	08008d0e 	.word	0x08008d0e
 8006a7c:	08008d1f 	.word	0x08008d1f

08006a80 <_puts_r>:
 8006a80:	b570      	push	{r4, r5, r6, lr}
 8006a82:	460e      	mov	r6, r1
 8006a84:	4605      	mov	r5, r0
 8006a86:	b118      	cbz	r0, 8006a90 <_puts_r+0x10>
 8006a88:	6983      	ldr	r3, [r0, #24]
 8006a8a:	b90b      	cbnz	r3, 8006a90 <_puts_r+0x10>
 8006a8c:	f001 f8c0 	bl	8007c10 <__sinit>
 8006a90:	69ab      	ldr	r3, [r5, #24]
 8006a92:	68ac      	ldr	r4, [r5, #8]
 8006a94:	b913      	cbnz	r3, 8006a9c <_puts_r+0x1c>
 8006a96:	4628      	mov	r0, r5
 8006a98:	f001 f8ba 	bl	8007c10 <__sinit>
 8006a9c:	4b2c      	ldr	r3, [pc, #176]	; (8006b50 <_puts_r+0xd0>)
 8006a9e:	429c      	cmp	r4, r3
 8006aa0:	d120      	bne.n	8006ae4 <_puts_r+0x64>
 8006aa2:	686c      	ldr	r4, [r5, #4]
 8006aa4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006aa6:	07db      	lsls	r3, r3, #31
 8006aa8:	d405      	bmi.n	8006ab6 <_puts_r+0x36>
 8006aaa:	89a3      	ldrh	r3, [r4, #12]
 8006aac:	0598      	lsls	r0, r3, #22
 8006aae:	d402      	bmi.n	8006ab6 <_puts_r+0x36>
 8006ab0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ab2:	f001 f950 	bl	8007d56 <__retarget_lock_acquire_recursive>
 8006ab6:	89a3      	ldrh	r3, [r4, #12]
 8006ab8:	0719      	lsls	r1, r3, #28
 8006aba:	d51d      	bpl.n	8006af8 <_puts_r+0x78>
 8006abc:	6923      	ldr	r3, [r4, #16]
 8006abe:	b1db      	cbz	r3, 8006af8 <_puts_r+0x78>
 8006ac0:	3e01      	subs	r6, #1
 8006ac2:	68a3      	ldr	r3, [r4, #8]
 8006ac4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006ac8:	3b01      	subs	r3, #1
 8006aca:	60a3      	str	r3, [r4, #8]
 8006acc:	bb39      	cbnz	r1, 8006b1e <_puts_r+0x9e>
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	da38      	bge.n	8006b44 <_puts_r+0xc4>
 8006ad2:	4622      	mov	r2, r4
 8006ad4:	210a      	movs	r1, #10
 8006ad6:	4628      	mov	r0, r5
 8006ad8:	f000 f848 	bl	8006b6c <__swbuf_r>
 8006adc:	3001      	adds	r0, #1
 8006ade:	d011      	beq.n	8006b04 <_puts_r+0x84>
 8006ae0:	250a      	movs	r5, #10
 8006ae2:	e011      	b.n	8006b08 <_puts_r+0x88>
 8006ae4:	4b1b      	ldr	r3, [pc, #108]	; (8006b54 <_puts_r+0xd4>)
 8006ae6:	429c      	cmp	r4, r3
 8006ae8:	d101      	bne.n	8006aee <_puts_r+0x6e>
 8006aea:	68ac      	ldr	r4, [r5, #8]
 8006aec:	e7da      	b.n	8006aa4 <_puts_r+0x24>
 8006aee:	4b1a      	ldr	r3, [pc, #104]	; (8006b58 <_puts_r+0xd8>)
 8006af0:	429c      	cmp	r4, r3
 8006af2:	bf08      	it	eq
 8006af4:	68ec      	ldreq	r4, [r5, #12]
 8006af6:	e7d5      	b.n	8006aa4 <_puts_r+0x24>
 8006af8:	4621      	mov	r1, r4
 8006afa:	4628      	mov	r0, r5
 8006afc:	f000 f888 	bl	8006c10 <__swsetup_r>
 8006b00:	2800      	cmp	r0, #0
 8006b02:	d0dd      	beq.n	8006ac0 <_puts_r+0x40>
 8006b04:	f04f 35ff 	mov.w	r5, #4294967295
 8006b08:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b0a:	07da      	lsls	r2, r3, #31
 8006b0c:	d405      	bmi.n	8006b1a <_puts_r+0x9a>
 8006b0e:	89a3      	ldrh	r3, [r4, #12]
 8006b10:	059b      	lsls	r3, r3, #22
 8006b12:	d402      	bmi.n	8006b1a <_puts_r+0x9a>
 8006b14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b16:	f001 f91f 	bl	8007d58 <__retarget_lock_release_recursive>
 8006b1a:	4628      	mov	r0, r5
 8006b1c:	bd70      	pop	{r4, r5, r6, pc}
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	da04      	bge.n	8006b2c <_puts_r+0xac>
 8006b22:	69a2      	ldr	r2, [r4, #24]
 8006b24:	429a      	cmp	r2, r3
 8006b26:	dc06      	bgt.n	8006b36 <_puts_r+0xb6>
 8006b28:	290a      	cmp	r1, #10
 8006b2a:	d004      	beq.n	8006b36 <_puts_r+0xb6>
 8006b2c:	6823      	ldr	r3, [r4, #0]
 8006b2e:	1c5a      	adds	r2, r3, #1
 8006b30:	6022      	str	r2, [r4, #0]
 8006b32:	7019      	strb	r1, [r3, #0]
 8006b34:	e7c5      	b.n	8006ac2 <_puts_r+0x42>
 8006b36:	4622      	mov	r2, r4
 8006b38:	4628      	mov	r0, r5
 8006b3a:	f000 f817 	bl	8006b6c <__swbuf_r>
 8006b3e:	3001      	adds	r0, #1
 8006b40:	d1bf      	bne.n	8006ac2 <_puts_r+0x42>
 8006b42:	e7df      	b.n	8006b04 <_puts_r+0x84>
 8006b44:	250a      	movs	r5, #10
 8006b46:	6823      	ldr	r3, [r4, #0]
 8006b48:	1c5a      	adds	r2, r3, #1
 8006b4a:	6022      	str	r2, [r4, #0]
 8006b4c:	701d      	strb	r5, [r3, #0]
 8006b4e:	e7db      	b.n	8006b08 <_puts_r+0x88>
 8006b50:	08008de0 	.word	0x08008de0
 8006b54:	08008e00 	.word	0x08008e00
 8006b58:	08008dc0 	.word	0x08008dc0

08006b5c <puts>:
 8006b5c:	4b02      	ldr	r3, [pc, #8]	; (8006b68 <puts+0xc>)
 8006b5e:	4601      	mov	r1, r0
 8006b60:	6818      	ldr	r0, [r3, #0]
 8006b62:	f7ff bf8d 	b.w	8006a80 <_puts_r>
 8006b66:	bf00      	nop
 8006b68:	20000040 	.word	0x20000040

08006b6c <__swbuf_r>:
 8006b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b6e:	460e      	mov	r6, r1
 8006b70:	4614      	mov	r4, r2
 8006b72:	4605      	mov	r5, r0
 8006b74:	b118      	cbz	r0, 8006b7e <__swbuf_r+0x12>
 8006b76:	6983      	ldr	r3, [r0, #24]
 8006b78:	b90b      	cbnz	r3, 8006b7e <__swbuf_r+0x12>
 8006b7a:	f001 f849 	bl	8007c10 <__sinit>
 8006b7e:	4b21      	ldr	r3, [pc, #132]	; (8006c04 <__swbuf_r+0x98>)
 8006b80:	429c      	cmp	r4, r3
 8006b82:	d12b      	bne.n	8006bdc <__swbuf_r+0x70>
 8006b84:	686c      	ldr	r4, [r5, #4]
 8006b86:	69a3      	ldr	r3, [r4, #24]
 8006b88:	60a3      	str	r3, [r4, #8]
 8006b8a:	89a3      	ldrh	r3, [r4, #12]
 8006b8c:	071a      	lsls	r2, r3, #28
 8006b8e:	d52f      	bpl.n	8006bf0 <__swbuf_r+0x84>
 8006b90:	6923      	ldr	r3, [r4, #16]
 8006b92:	b36b      	cbz	r3, 8006bf0 <__swbuf_r+0x84>
 8006b94:	6923      	ldr	r3, [r4, #16]
 8006b96:	6820      	ldr	r0, [r4, #0]
 8006b98:	b2f6      	uxtb	r6, r6
 8006b9a:	1ac0      	subs	r0, r0, r3
 8006b9c:	6963      	ldr	r3, [r4, #20]
 8006b9e:	4637      	mov	r7, r6
 8006ba0:	4283      	cmp	r3, r0
 8006ba2:	dc04      	bgt.n	8006bae <__swbuf_r+0x42>
 8006ba4:	4621      	mov	r1, r4
 8006ba6:	4628      	mov	r0, r5
 8006ba8:	f000 ff9e 	bl	8007ae8 <_fflush_r>
 8006bac:	bb30      	cbnz	r0, 8006bfc <__swbuf_r+0x90>
 8006bae:	68a3      	ldr	r3, [r4, #8]
 8006bb0:	3001      	adds	r0, #1
 8006bb2:	3b01      	subs	r3, #1
 8006bb4:	60a3      	str	r3, [r4, #8]
 8006bb6:	6823      	ldr	r3, [r4, #0]
 8006bb8:	1c5a      	adds	r2, r3, #1
 8006bba:	6022      	str	r2, [r4, #0]
 8006bbc:	701e      	strb	r6, [r3, #0]
 8006bbe:	6963      	ldr	r3, [r4, #20]
 8006bc0:	4283      	cmp	r3, r0
 8006bc2:	d004      	beq.n	8006bce <__swbuf_r+0x62>
 8006bc4:	89a3      	ldrh	r3, [r4, #12]
 8006bc6:	07db      	lsls	r3, r3, #31
 8006bc8:	d506      	bpl.n	8006bd8 <__swbuf_r+0x6c>
 8006bca:	2e0a      	cmp	r6, #10
 8006bcc:	d104      	bne.n	8006bd8 <__swbuf_r+0x6c>
 8006bce:	4621      	mov	r1, r4
 8006bd0:	4628      	mov	r0, r5
 8006bd2:	f000 ff89 	bl	8007ae8 <_fflush_r>
 8006bd6:	b988      	cbnz	r0, 8006bfc <__swbuf_r+0x90>
 8006bd8:	4638      	mov	r0, r7
 8006bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bdc:	4b0a      	ldr	r3, [pc, #40]	; (8006c08 <__swbuf_r+0x9c>)
 8006bde:	429c      	cmp	r4, r3
 8006be0:	d101      	bne.n	8006be6 <__swbuf_r+0x7a>
 8006be2:	68ac      	ldr	r4, [r5, #8]
 8006be4:	e7cf      	b.n	8006b86 <__swbuf_r+0x1a>
 8006be6:	4b09      	ldr	r3, [pc, #36]	; (8006c0c <__swbuf_r+0xa0>)
 8006be8:	429c      	cmp	r4, r3
 8006bea:	bf08      	it	eq
 8006bec:	68ec      	ldreq	r4, [r5, #12]
 8006bee:	e7ca      	b.n	8006b86 <__swbuf_r+0x1a>
 8006bf0:	4621      	mov	r1, r4
 8006bf2:	4628      	mov	r0, r5
 8006bf4:	f000 f80c 	bl	8006c10 <__swsetup_r>
 8006bf8:	2800      	cmp	r0, #0
 8006bfa:	d0cb      	beq.n	8006b94 <__swbuf_r+0x28>
 8006bfc:	f04f 37ff 	mov.w	r7, #4294967295
 8006c00:	e7ea      	b.n	8006bd8 <__swbuf_r+0x6c>
 8006c02:	bf00      	nop
 8006c04:	08008de0 	.word	0x08008de0
 8006c08:	08008e00 	.word	0x08008e00
 8006c0c:	08008dc0 	.word	0x08008dc0

08006c10 <__swsetup_r>:
 8006c10:	4b32      	ldr	r3, [pc, #200]	; (8006cdc <__swsetup_r+0xcc>)
 8006c12:	b570      	push	{r4, r5, r6, lr}
 8006c14:	681d      	ldr	r5, [r3, #0]
 8006c16:	4606      	mov	r6, r0
 8006c18:	460c      	mov	r4, r1
 8006c1a:	b125      	cbz	r5, 8006c26 <__swsetup_r+0x16>
 8006c1c:	69ab      	ldr	r3, [r5, #24]
 8006c1e:	b913      	cbnz	r3, 8006c26 <__swsetup_r+0x16>
 8006c20:	4628      	mov	r0, r5
 8006c22:	f000 fff5 	bl	8007c10 <__sinit>
 8006c26:	4b2e      	ldr	r3, [pc, #184]	; (8006ce0 <__swsetup_r+0xd0>)
 8006c28:	429c      	cmp	r4, r3
 8006c2a:	d10f      	bne.n	8006c4c <__swsetup_r+0x3c>
 8006c2c:	686c      	ldr	r4, [r5, #4]
 8006c2e:	89a3      	ldrh	r3, [r4, #12]
 8006c30:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006c34:	0719      	lsls	r1, r3, #28
 8006c36:	d42c      	bmi.n	8006c92 <__swsetup_r+0x82>
 8006c38:	06dd      	lsls	r5, r3, #27
 8006c3a:	d411      	bmi.n	8006c60 <__swsetup_r+0x50>
 8006c3c:	2309      	movs	r3, #9
 8006c3e:	6033      	str	r3, [r6, #0]
 8006c40:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006c44:	f04f 30ff 	mov.w	r0, #4294967295
 8006c48:	81a3      	strh	r3, [r4, #12]
 8006c4a:	e03e      	b.n	8006cca <__swsetup_r+0xba>
 8006c4c:	4b25      	ldr	r3, [pc, #148]	; (8006ce4 <__swsetup_r+0xd4>)
 8006c4e:	429c      	cmp	r4, r3
 8006c50:	d101      	bne.n	8006c56 <__swsetup_r+0x46>
 8006c52:	68ac      	ldr	r4, [r5, #8]
 8006c54:	e7eb      	b.n	8006c2e <__swsetup_r+0x1e>
 8006c56:	4b24      	ldr	r3, [pc, #144]	; (8006ce8 <__swsetup_r+0xd8>)
 8006c58:	429c      	cmp	r4, r3
 8006c5a:	bf08      	it	eq
 8006c5c:	68ec      	ldreq	r4, [r5, #12]
 8006c5e:	e7e6      	b.n	8006c2e <__swsetup_r+0x1e>
 8006c60:	0758      	lsls	r0, r3, #29
 8006c62:	d512      	bpl.n	8006c8a <__swsetup_r+0x7a>
 8006c64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c66:	b141      	cbz	r1, 8006c7a <__swsetup_r+0x6a>
 8006c68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c6c:	4299      	cmp	r1, r3
 8006c6e:	d002      	beq.n	8006c76 <__swsetup_r+0x66>
 8006c70:	4630      	mov	r0, r6
 8006c72:	f001 fc83 	bl	800857c <_free_r>
 8006c76:	2300      	movs	r3, #0
 8006c78:	6363      	str	r3, [r4, #52]	; 0x34
 8006c7a:	89a3      	ldrh	r3, [r4, #12]
 8006c7c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006c80:	81a3      	strh	r3, [r4, #12]
 8006c82:	2300      	movs	r3, #0
 8006c84:	6063      	str	r3, [r4, #4]
 8006c86:	6923      	ldr	r3, [r4, #16]
 8006c88:	6023      	str	r3, [r4, #0]
 8006c8a:	89a3      	ldrh	r3, [r4, #12]
 8006c8c:	f043 0308 	orr.w	r3, r3, #8
 8006c90:	81a3      	strh	r3, [r4, #12]
 8006c92:	6923      	ldr	r3, [r4, #16]
 8006c94:	b94b      	cbnz	r3, 8006caa <__swsetup_r+0x9a>
 8006c96:	89a3      	ldrh	r3, [r4, #12]
 8006c98:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006c9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ca0:	d003      	beq.n	8006caa <__swsetup_r+0x9a>
 8006ca2:	4621      	mov	r1, r4
 8006ca4:	4630      	mov	r0, r6
 8006ca6:	f001 f87d 	bl	8007da4 <__smakebuf_r>
 8006caa:	89a0      	ldrh	r0, [r4, #12]
 8006cac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006cb0:	f010 0301 	ands.w	r3, r0, #1
 8006cb4:	d00a      	beq.n	8006ccc <__swsetup_r+0xbc>
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	60a3      	str	r3, [r4, #8]
 8006cba:	6963      	ldr	r3, [r4, #20]
 8006cbc:	425b      	negs	r3, r3
 8006cbe:	61a3      	str	r3, [r4, #24]
 8006cc0:	6923      	ldr	r3, [r4, #16]
 8006cc2:	b943      	cbnz	r3, 8006cd6 <__swsetup_r+0xc6>
 8006cc4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006cc8:	d1ba      	bne.n	8006c40 <__swsetup_r+0x30>
 8006cca:	bd70      	pop	{r4, r5, r6, pc}
 8006ccc:	0781      	lsls	r1, r0, #30
 8006cce:	bf58      	it	pl
 8006cd0:	6963      	ldrpl	r3, [r4, #20]
 8006cd2:	60a3      	str	r3, [r4, #8]
 8006cd4:	e7f4      	b.n	8006cc0 <__swsetup_r+0xb0>
 8006cd6:	2000      	movs	r0, #0
 8006cd8:	e7f7      	b.n	8006cca <__swsetup_r+0xba>
 8006cda:	bf00      	nop
 8006cdc:	20000040 	.word	0x20000040
 8006ce0:	08008de0 	.word	0x08008de0
 8006ce4:	08008e00 	.word	0x08008e00
 8006ce8:	08008dc0 	.word	0x08008dc0

08006cec <quorem>:
 8006cec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cf0:	6903      	ldr	r3, [r0, #16]
 8006cf2:	690c      	ldr	r4, [r1, #16]
 8006cf4:	4607      	mov	r7, r0
 8006cf6:	42a3      	cmp	r3, r4
 8006cf8:	f2c0 8082 	blt.w	8006e00 <quorem+0x114>
 8006cfc:	3c01      	subs	r4, #1
 8006cfe:	f100 0514 	add.w	r5, r0, #20
 8006d02:	f101 0814 	add.w	r8, r1, #20
 8006d06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d0a:	9301      	str	r3, [sp, #4]
 8006d0c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006d10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d14:	3301      	adds	r3, #1
 8006d16:	429a      	cmp	r2, r3
 8006d18:	fbb2 f6f3 	udiv	r6, r2, r3
 8006d1c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006d20:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006d24:	d331      	bcc.n	8006d8a <quorem+0x9e>
 8006d26:	f04f 0e00 	mov.w	lr, #0
 8006d2a:	4640      	mov	r0, r8
 8006d2c:	46ac      	mov	ip, r5
 8006d2e:	46f2      	mov	sl, lr
 8006d30:	f850 2b04 	ldr.w	r2, [r0], #4
 8006d34:	b293      	uxth	r3, r2
 8006d36:	fb06 e303 	mla	r3, r6, r3, lr
 8006d3a:	0c12      	lsrs	r2, r2, #16
 8006d3c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	fb06 e202 	mla	r2, r6, r2, lr
 8006d46:	ebaa 0303 	sub.w	r3, sl, r3
 8006d4a:	f8dc a000 	ldr.w	sl, [ip]
 8006d4e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006d52:	fa1f fa8a 	uxth.w	sl, sl
 8006d56:	4453      	add	r3, sl
 8006d58:	f8dc a000 	ldr.w	sl, [ip]
 8006d5c:	b292      	uxth	r2, r2
 8006d5e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006d62:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d6c:	4581      	cmp	r9, r0
 8006d6e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006d72:	f84c 3b04 	str.w	r3, [ip], #4
 8006d76:	d2db      	bcs.n	8006d30 <quorem+0x44>
 8006d78:	f855 300b 	ldr.w	r3, [r5, fp]
 8006d7c:	b92b      	cbnz	r3, 8006d8a <quorem+0x9e>
 8006d7e:	9b01      	ldr	r3, [sp, #4]
 8006d80:	3b04      	subs	r3, #4
 8006d82:	429d      	cmp	r5, r3
 8006d84:	461a      	mov	r2, r3
 8006d86:	d32f      	bcc.n	8006de8 <quorem+0xfc>
 8006d88:	613c      	str	r4, [r7, #16]
 8006d8a:	4638      	mov	r0, r7
 8006d8c:	f001 fade 	bl	800834c <__mcmp>
 8006d90:	2800      	cmp	r0, #0
 8006d92:	db25      	blt.n	8006de0 <quorem+0xf4>
 8006d94:	4628      	mov	r0, r5
 8006d96:	f04f 0c00 	mov.w	ip, #0
 8006d9a:	3601      	adds	r6, #1
 8006d9c:	f858 1b04 	ldr.w	r1, [r8], #4
 8006da0:	f8d0 e000 	ldr.w	lr, [r0]
 8006da4:	b28b      	uxth	r3, r1
 8006da6:	ebac 0303 	sub.w	r3, ip, r3
 8006daa:	fa1f f28e 	uxth.w	r2, lr
 8006dae:	4413      	add	r3, r2
 8006db0:	0c0a      	lsrs	r2, r1, #16
 8006db2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006db6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006dc0:	45c1      	cmp	r9, r8
 8006dc2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006dc6:	f840 3b04 	str.w	r3, [r0], #4
 8006dca:	d2e7      	bcs.n	8006d9c <quorem+0xb0>
 8006dcc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006dd0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006dd4:	b922      	cbnz	r2, 8006de0 <quorem+0xf4>
 8006dd6:	3b04      	subs	r3, #4
 8006dd8:	429d      	cmp	r5, r3
 8006dda:	461a      	mov	r2, r3
 8006ddc:	d30a      	bcc.n	8006df4 <quorem+0x108>
 8006dde:	613c      	str	r4, [r7, #16]
 8006de0:	4630      	mov	r0, r6
 8006de2:	b003      	add	sp, #12
 8006de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006de8:	6812      	ldr	r2, [r2, #0]
 8006dea:	3b04      	subs	r3, #4
 8006dec:	2a00      	cmp	r2, #0
 8006dee:	d1cb      	bne.n	8006d88 <quorem+0x9c>
 8006df0:	3c01      	subs	r4, #1
 8006df2:	e7c6      	b.n	8006d82 <quorem+0x96>
 8006df4:	6812      	ldr	r2, [r2, #0]
 8006df6:	3b04      	subs	r3, #4
 8006df8:	2a00      	cmp	r2, #0
 8006dfa:	d1f0      	bne.n	8006dde <quorem+0xf2>
 8006dfc:	3c01      	subs	r4, #1
 8006dfe:	e7eb      	b.n	8006dd8 <quorem+0xec>
 8006e00:	2000      	movs	r0, #0
 8006e02:	e7ee      	b.n	8006de2 <quorem+0xf6>
 8006e04:	0000      	movs	r0, r0
	...

08006e08 <_dtoa_r>:
 8006e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e0c:	4616      	mov	r6, r2
 8006e0e:	461f      	mov	r7, r3
 8006e10:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006e12:	b099      	sub	sp, #100	; 0x64
 8006e14:	4605      	mov	r5, r0
 8006e16:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006e1a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006e1e:	b974      	cbnz	r4, 8006e3e <_dtoa_r+0x36>
 8006e20:	2010      	movs	r0, #16
 8006e22:	f000 ffff 	bl	8007e24 <malloc>
 8006e26:	4602      	mov	r2, r0
 8006e28:	6268      	str	r0, [r5, #36]	; 0x24
 8006e2a:	b920      	cbnz	r0, 8006e36 <_dtoa_r+0x2e>
 8006e2c:	21ea      	movs	r1, #234	; 0xea
 8006e2e:	4ba8      	ldr	r3, [pc, #672]	; (80070d0 <_dtoa_r+0x2c8>)
 8006e30:	48a8      	ldr	r0, [pc, #672]	; (80070d4 <_dtoa_r+0x2cc>)
 8006e32:	f001 fe3d 	bl	8008ab0 <__assert_func>
 8006e36:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e3a:	6004      	str	r4, [r0, #0]
 8006e3c:	60c4      	str	r4, [r0, #12]
 8006e3e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006e40:	6819      	ldr	r1, [r3, #0]
 8006e42:	b151      	cbz	r1, 8006e5a <_dtoa_r+0x52>
 8006e44:	685a      	ldr	r2, [r3, #4]
 8006e46:	2301      	movs	r3, #1
 8006e48:	4093      	lsls	r3, r2
 8006e4a:	604a      	str	r2, [r1, #4]
 8006e4c:	608b      	str	r3, [r1, #8]
 8006e4e:	4628      	mov	r0, r5
 8006e50:	f001 f83e 	bl	8007ed0 <_Bfree>
 8006e54:	2200      	movs	r2, #0
 8006e56:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006e58:	601a      	str	r2, [r3, #0]
 8006e5a:	1e3b      	subs	r3, r7, #0
 8006e5c:	bfaf      	iteee	ge
 8006e5e:	2300      	movge	r3, #0
 8006e60:	2201      	movlt	r2, #1
 8006e62:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006e66:	9305      	strlt	r3, [sp, #20]
 8006e68:	bfa8      	it	ge
 8006e6a:	f8c8 3000 	strge.w	r3, [r8]
 8006e6e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006e72:	4b99      	ldr	r3, [pc, #612]	; (80070d8 <_dtoa_r+0x2d0>)
 8006e74:	bfb8      	it	lt
 8006e76:	f8c8 2000 	strlt.w	r2, [r8]
 8006e7a:	ea33 0309 	bics.w	r3, r3, r9
 8006e7e:	d119      	bne.n	8006eb4 <_dtoa_r+0xac>
 8006e80:	f242 730f 	movw	r3, #9999	; 0x270f
 8006e84:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006e86:	6013      	str	r3, [r2, #0]
 8006e88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006e8c:	4333      	orrs	r3, r6
 8006e8e:	f000 857f 	beq.w	8007990 <_dtoa_r+0xb88>
 8006e92:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006e94:	b953      	cbnz	r3, 8006eac <_dtoa_r+0xa4>
 8006e96:	4b91      	ldr	r3, [pc, #580]	; (80070dc <_dtoa_r+0x2d4>)
 8006e98:	e022      	b.n	8006ee0 <_dtoa_r+0xd8>
 8006e9a:	4b91      	ldr	r3, [pc, #580]	; (80070e0 <_dtoa_r+0x2d8>)
 8006e9c:	9303      	str	r3, [sp, #12]
 8006e9e:	3308      	adds	r3, #8
 8006ea0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006ea2:	6013      	str	r3, [r2, #0]
 8006ea4:	9803      	ldr	r0, [sp, #12]
 8006ea6:	b019      	add	sp, #100	; 0x64
 8006ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eac:	4b8b      	ldr	r3, [pc, #556]	; (80070dc <_dtoa_r+0x2d4>)
 8006eae:	9303      	str	r3, [sp, #12]
 8006eb0:	3303      	adds	r3, #3
 8006eb2:	e7f5      	b.n	8006ea0 <_dtoa_r+0x98>
 8006eb4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006eb8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006ebc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	f7f9 fddc 	bl	8000a80 <__aeabi_dcmpeq>
 8006ec8:	4680      	mov	r8, r0
 8006eca:	b158      	cbz	r0, 8006ee4 <_dtoa_r+0xdc>
 8006ecc:	2301      	movs	r3, #1
 8006ece:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006ed0:	6013      	str	r3, [r2, #0]
 8006ed2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	f000 8558 	beq.w	800798a <_dtoa_r+0xb82>
 8006eda:	4882      	ldr	r0, [pc, #520]	; (80070e4 <_dtoa_r+0x2dc>)
 8006edc:	6018      	str	r0, [r3, #0]
 8006ede:	1e43      	subs	r3, r0, #1
 8006ee0:	9303      	str	r3, [sp, #12]
 8006ee2:	e7df      	b.n	8006ea4 <_dtoa_r+0x9c>
 8006ee4:	ab16      	add	r3, sp, #88	; 0x58
 8006ee6:	9301      	str	r3, [sp, #4]
 8006ee8:	ab17      	add	r3, sp, #92	; 0x5c
 8006eea:	9300      	str	r3, [sp, #0]
 8006eec:	4628      	mov	r0, r5
 8006eee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006ef2:	f001 fad3 	bl	800849c <__d2b>
 8006ef6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006efa:	4683      	mov	fp, r0
 8006efc:	2c00      	cmp	r4, #0
 8006efe:	d07f      	beq.n	8007000 <_dtoa_r+0x1f8>
 8006f00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f06:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006f0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f0e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006f12:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006f16:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	4b72      	ldr	r3, [pc, #456]	; (80070e8 <_dtoa_r+0x2e0>)
 8006f1e:	f7f9 f98f 	bl	8000240 <__aeabi_dsub>
 8006f22:	a365      	add	r3, pc, #404	; (adr r3, 80070b8 <_dtoa_r+0x2b0>)
 8006f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f28:	f7f9 fb42 	bl	80005b0 <__aeabi_dmul>
 8006f2c:	a364      	add	r3, pc, #400	; (adr r3, 80070c0 <_dtoa_r+0x2b8>)
 8006f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f32:	f7f9 f987 	bl	8000244 <__adddf3>
 8006f36:	4606      	mov	r6, r0
 8006f38:	4620      	mov	r0, r4
 8006f3a:	460f      	mov	r7, r1
 8006f3c:	f7f9 face 	bl	80004dc <__aeabi_i2d>
 8006f40:	a361      	add	r3, pc, #388	; (adr r3, 80070c8 <_dtoa_r+0x2c0>)
 8006f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f46:	f7f9 fb33 	bl	80005b0 <__aeabi_dmul>
 8006f4a:	4602      	mov	r2, r0
 8006f4c:	460b      	mov	r3, r1
 8006f4e:	4630      	mov	r0, r6
 8006f50:	4639      	mov	r1, r7
 8006f52:	f7f9 f977 	bl	8000244 <__adddf3>
 8006f56:	4606      	mov	r6, r0
 8006f58:	460f      	mov	r7, r1
 8006f5a:	f7f9 fdd9 	bl	8000b10 <__aeabi_d2iz>
 8006f5e:	2200      	movs	r2, #0
 8006f60:	4682      	mov	sl, r0
 8006f62:	2300      	movs	r3, #0
 8006f64:	4630      	mov	r0, r6
 8006f66:	4639      	mov	r1, r7
 8006f68:	f7f9 fd94 	bl	8000a94 <__aeabi_dcmplt>
 8006f6c:	b148      	cbz	r0, 8006f82 <_dtoa_r+0x17a>
 8006f6e:	4650      	mov	r0, sl
 8006f70:	f7f9 fab4 	bl	80004dc <__aeabi_i2d>
 8006f74:	4632      	mov	r2, r6
 8006f76:	463b      	mov	r3, r7
 8006f78:	f7f9 fd82 	bl	8000a80 <__aeabi_dcmpeq>
 8006f7c:	b908      	cbnz	r0, 8006f82 <_dtoa_r+0x17a>
 8006f7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f82:	f1ba 0f16 	cmp.w	sl, #22
 8006f86:	d858      	bhi.n	800703a <_dtoa_r+0x232>
 8006f88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f8c:	4b57      	ldr	r3, [pc, #348]	; (80070ec <_dtoa_r+0x2e4>)
 8006f8e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f96:	f7f9 fd7d 	bl	8000a94 <__aeabi_dcmplt>
 8006f9a:	2800      	cmp	r0, #0
 8006f9c:	d04f      	beq.n	800703e <_dtoa_r+0x236>
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006fa4:	930f      	str	r3, [sp, #60]	; 0x3c
 8006fa6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006fa8:	1b1c      	subs	r4, r3, r4
 8006faa:	1e63      	subs	r3, r4, #1
 8006fac:	9309      	str	r3, [sp, #36]	; 0x24
 8006fae:	bf49      	itett	mi
 8006fb0:	f1c4 0301 	rsbmi	r3, r4, #1
 8006fb4:	2300      	movpl	r3, #0
 8006fb6:	9306      	strmi	r3, [sp, #24]
 8006fb8:	2300      	movmi	r3, #0
 8006fba:	bf54      	ite	pl
 8006fbc:	9306      	strpl	r3, [sp, #24]
 8006fbe:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006fc0:	f1ba 0f00 	cmp.w	sl, #0
 8006fc4:	db3d      	blt.n	8007042 <_dtoa_r+0x23a>
 8006fc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fc8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006fcc:	4453      	add	r3, sl
 8006fce:	9309      	str	r3, [sp, #36]	; 0x24
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	930a      	str	r3, [sp, #40]	; 0x28
 8006fd4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006fd6:	2b09      	cmp	r3, #9
 8006fd8:	f200 808c 	bhi.w	80070f4 <_dtoa_r+0x2ec>
 8006fdc:	2b05      	cmp	r3, #5
 8006fde:	bfc4      	itt	gt
 8006fe0:	3b04      	subgt	r3, #4
 8006fe2:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006fe4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006fe6:	bfc8      	it	gt
 8006fe8:	2400      	movgt	r4, #0
 8006fea:	f1a3 0302 	sub.w	r3, r3, #2
 8006fee:	bfd8      	it	le
 8006ff0:	2401      	movle	r4, #1
 8006ff2:	2b03      	cmp	r3, #3
 8006ff4:	f200 808a 	bhi.w	800710c <_dtoa_r+0x304>
 8006ff8:	e8df f003 	tbb	[pc, r3]
 8006ffc:	5b4d4f2d 	.word	0x5b4d4f2d
 8007000:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8007004:	441c      	add	r4, r3
 8007006:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800700a:	2b20      	cmp	r3, #32
 800700c:	bfc3      	ittte	gt
 800700e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007012:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8007016:	fa09 f303 	lslgt.w	r3, r9, r3
 800701a:	f1c3 0320 	rsble	r3, r3, #32
 800701e:	bfc6      	itte	gt
 8007020:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007024:	4318      	orrgt	r0, r3
 8007026:	fa06 f003 	lslle.w	r0, r6, r3
 800702a:	f7f9 fa47 	bl	80004bc <__aeabi_ui2d>
 800702e:	2301      	movs	r3, #1
 8007030:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007034:	3c01      	subs	r4, #1
 8007036:	9313      	str	r3, [sp, #76]	; 0x4c
 8007038:	e76f      	b.n	8006f1a <_dtoa_r+0x112>
 800703a:	2301      	movs	r3, #1
 800703c:	e7b2      	b.n	8006fa4 <_dtoa_r+0x19c>
 800703e:	900f      	str	r0, [sp, #60]	; 0x3c
 8007040:	e7b1      	b.n	8006fa6 <_dtoa_r+0x19e>
 8007042:	9b06      	ldr	r3, [sp, #24]
 8007044:	eba3 030a 	sub.w	r3, r3, sl
 8007048:	9306      	str	r3, [sp, #24]
 800704a:	f1ca 0300 	rsb	r3, sl, #0
 800704e:	930a      	str	r3, [sp, #40]	; 0x28
 8007050:	2300      	movs	r3, #0
 8007052:	930e      	str	r3, [sp, #56]	; 0x38
 8007054:	e7be      	b.n	8006fd4 <_dtoa_r+0x1cc>
 8007056:	2300      	movs	r3, #0
 8007058:	930b      	str	r3, [sp, #44]	; 0x2c
 800705a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800705c:	2b00      	cmp	r3, #0
 800705e:	dc58      	bgt.n	8007112 <_dtoa_r+0x30a>
 8007060:	f04f 0901 	mov.w	r9, #1
 8007064:	464b      	mov	r3, r9
 8007066:	f8cd 9020 	str.w	r9, [sp, #32]
 800706a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800706e:	2200      	movs	r2, #0
 8007070:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8007072:	6042      	str	r2, [r0, #4]
 8007074:	2204      	movs	r2, #4
 8007076:	f102 0614 	add.w	r6, r2, #20
 800707a:	429e      	cmp	r6, r3
 800707c:	6841      	ldr	r1, [r0, #4]
 800707e:	d94e      	bls.n	800711e <_dtoa_r+0x316>
 8007080:	4628      	mov	r0, r5
 8007082:	f000 fee5 	bl	8007e50 <_Balloc>
 8007086:	9003      	str	r0, [sp, #12]
 8007088:	2800      	cmp	r0, #0
 800708a:	d14c      	bne.n	8007126 <_dtoa_r+0x31e>
 800708c:	4602      	mov	r2, r0
 800708e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007092:	4b17      	ldr	r3, [pc, #92]	; (80070f0 <_dtoa_r+0x2e8>)
 8007094:	e6cc      	b.n	8006e30 <_dtoa_r+0x28>
 8007096:	2301      	movs	r3, #1
 8007098:	e7de      	b.n	8007058 <_dtoa_r+0x250>
 800709a:	2300      	movs	r3, #0
 800709c:	930b      	str	r3, [sp, #44]	; 0x2c
 800709e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80070a0:	eb0a 0903 	add.w	r9, sl, r3
 80070a4:	f109 0301 	add.w	r3, r9, #1
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	9308      	str	r3, [sp, #32]
 80070ac:	bfb8      	it	lt
 80070ae:	2301      	movlt	r3, #1
 80070b0:	e7dd      	b.n	800706e <_dtoa_r+0x266>
 80070b2:	2301      	movs	r3, #1
 80070b4:	e7f2      	b.n	800709c <_dtoa_r+0x294>
 80070b6:	bf00      	nop
 80070b8:	636f4361 	.word	0x636f4361
 80070bc:	3fd287a7 	.word	0x3fd287a7
 80070c0:	8b60c8b3 	.word	0x8b60c8b3
 80070c4:	3fc68a28 	.word	0x3fc68a28
 80070c8:	509f79fb 	.word	0x509f79fb
 80070cc:	3fd34413 	.word	0x3fd34413
 80070d0:	08008d3d 	.word	0x08008d3d
 80070d4:	08008d54 	.word	0x08008d54
 80070d8:	7ff00000 	.word	0x7ff00000
 80070dc:	08008d39 	.word	0x08008d39
 80070e0:	08008d30 	.word	0x08008d30
 80070e4:	08008d0d 	.word	0x08008d0d
 80070e8:	3ff80000 	.word	0x3ff80000
 80070ec:	08008ea8 	.word	0x08008ea8
 80070f0:	08008daf 	.word	0x08008daf
 80070f4:	2401      	movs	r4, #1
 80070f6:	2300      	movs	r3, #0
 80070f8:	940b      	str	r4, [sp, #44]	; 0x2c
 80070fa:	9322      	str	r3, [sp, #136]	; 0x88
 80070fc:	f04f 39ff 	mov.w	r9, #4294967295
 8007100:	2200      	movs	r2, #0
 8007102:	2312      	movs	r3, #18
 8007104:	f8cd 9020 	str.w	r9, [sp, #32]
 8007108:	9223      	str	r2, [sp, #140]	; 0x8c
 800710a:	e7b0      	b.n	800706e <_dtoa_r+0x266>
 800710c:	2301      	movs	r3, #1
 800710e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007110:	e7f4      	b.n	80070fc <_dtoa_r+0x2f4>
 8007112:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8007116:	464b      	mov	r3, r9
 8007118:	f8cd 9020 	str.w	r9, [sp, #32]
 800711c:	e7a7      	b.n	800706e <_dtoa_r+0x266>
 800711e:	3101      	adds	r1, #1
 8007120:	6041      	str	r1, [r0, #4]
 8007122:	0052      	lsls	r2, r2, #1
 8007124:	e7a7      	b.n	8007076 <_dtoa_r+0x26e>
 8007126:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007128:	9a03      	ldr	r2, [sp, #12]
 800712a:	601a      	str	r2, [r3, #0]
 800712c:	9b08      	ldr	r3, [sp, #32]
 800712e:	2b0e      	cmp	r3, #14
 8007130:	f200 80a8 	bhi.w	8007284 <_dtoa_r+0x47c>
 8007134:	2c00      	cmp	r4, #0
 8007136:	f000 80a5 	beq.w	8007284 <_dtoa_r+0x47c>
 800713a:	f1ba 0f00 	cmp.w	sl, #0
 800713e:	dd34      	ble.n	80071aa <_dtoa_r+0x3a2>
 8007140:	4a9a      	ldr	r2, [pc, #616]	; (80073ac <_dtoa_r+0x5a4>)
 8007142:	f00a 030f 	and.w	r3, sl, #15
 8007146:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800714a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800714e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007152:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007156:	ea4f 142a 	mov.w	r4, sl, asr #4
 800715a:	d016      	beq.n	800718a <_dtoa_r+0x382>
 800715c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007160:	4b93      	ldr	r3, [pc, #588]	; (80073b0 <_dtoa_r+0x5a8>)
 8007162:	2703      	movs	r7, #3
 8007164:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007168:	f7f9 fb4c 	bl	8000804 <__aeabi_ddiv>
 800716c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007170:	f004 040f 	and.w	r4, r4, #15
 8007174:	4e8e      	ldr	r6, [pc, #568]	; (80073b0 <_dtoa_r+0x5a8>)
 8007176:	b954      	cbnz	r4, 800718e <_dtoa_r+0x386>
 8007178:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800717c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007180:	f7f9 fb40 	bl	8000804 <__aeabi_ddiv>
 8007184:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007188:	e029      	b.n	80071de <_dtoa_r+0x3d6>
 800718a:	2702      	movs	r7, #2
 800718c:	e7f2      	b.n	8007174 <_dtoa_r+0x36c>
 800718e:	07e1      	lsls	r1, r4, #31
 8007190:	d508      	bpl.n	80071a4 <_dtoa_r+0x39c>
 8007192:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007196:	e9d6 2300 	ldrd	r2, r3, [r6]
 800719a:	f7f9 fa09 	bl	80005b0 <__aeabi_dmul>
 800719e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80071a2:	3701      	adds	r7, #1
 80071a4:	1064      	asrs	r4, r4, #1
 80071a6:	3608      	adds	r6, #8
 80071a8:	e7e5      	b.n	8007176 <_dtoa_r+0x36e>
 80071aa:	f000 80a5 	beq.w	80072f8 <_dtoa_r+0x4f0>
 80071ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80071b2:	f1ca 0400 	rsb	r4, sl, #0
 80071b6:	4b7d      	ldr	r3, [pc, #500]	; (80073ac <_dtoa_r+0x5a4>)
 80071b8:	f004 020f 	and.w	r2, r4, #15
 80071bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c4:	f7f9 f9f4 	bl	80005b0 <__aeabi_dmul>
 80071c8:	2702      	movs	r7, #2
 80071ca:	2300      	movs	r3, #0
 80071cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071d0:	4e77      	ldr	r6, [pc, #476]	; (80073b0 <_dtoa_r+0x5a8>)
 80071d2:	1124      	asrs	r4, r4, #4
 80071d4:	2c00      	cmp	r4, #0
 80071d6:	f040 8084 	bne.w	80072e2 <_dtoa_r+0x4da>
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d1d2      	bne.n	8007184 <_dtoa_r+0x37c>
 80071de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	f000 808b 	beq.w	80072fc <_dtoa_r+0x4f4>
 80071e6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80071ea:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80071ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80071f2:	2200      	movs	r2, #0
 80071f4:	4b6f      	ldr	r3, [pc, #444]	; (80073b4 <_dtoa_r+0x5ac>)
 80071f6:	f7f9 fc4d 	bl	8000a94 <__aeabi_dcmplt>
 80071fa:	2800      	cmp	r0, #0
 80071fc:	d07e      	beq.n	80072fc <_dtoa_r+0x4f4>
 80071fe:	9b08      	ldr	r3, [sp, #32]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d07b      	beq.n	80072fc <_dtoa_r+0x4f4>
 8007204:	f1b9 0f00 	cmp.w	r9, #0
 8007208:	dd38      	ble.n	800727c <_dtoa_r+0x474>
 800720a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800720e:	2200      	movs	r2, #0
 8007210:	4b69      	ldr	r3, [pc, #420]	; (80073b8 <_dtoa_r+0x5b0>)
 8007212:	f7f9 f9cd 	bl	80005b0 <__aeabi_dmul>
 8007216:	464c      	mov	r4, r9
 8007218:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800721c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8007220:	3701      	adds	r7, #1
 8007222:	4638      	mov	r0, r7
 8007224:	f7f9 f95a 	bl	80004dc <__aeabi_i2d>
 8007228:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800722c:	f7f9 f9c0 	bl	80005b0 <__aeabi_dmul>
 8007230:	2200      	movs	r2, #0
 8007232:	4b62      	ldr	r3, [pc, #392]	; (80073bc <_dtoa_r+0x5b4>)
 8007234:	f7f9 f806 	bl	8000244 <__adddf3>
 8007238:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800723c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007240:	9611      	str	r6, [sp, #68]	; 0x44
 8007242:	2c00      	cmp	r4, #0
 8007244:	d15d      	bne.n	8007302 <_dtoa_r+0x4fa>
 8007246:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800724a:	2200      	movs	r2, #0
 800724c:	4b5c      	ldr	r3, [pc, #368]	; (80073c0 <_dtoa_r+0x5b8>)
 800724e:	f7f8 fff7 	bl	8000240 <__aeabi_dsub>
 8007252:	4602      	mov	r2, r0
 8007254:	460b      	mov	r3, r1
 8007256:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800725a:	4633      	mov	r3, r6
 800725c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800725e:	f7f9 fc37 	bl	8000ad0 <__aeabi_dcmpgt>
 8007262:	2800      	cmp	r0, #0
 8007264:	f040 829c 	bne.w	80077a0 <_dtoa_r+0x998>
 8007268:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800726c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800726e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007272:	f7f9 fc0f 	bl	8000a94 <__aeabi_dcmplt>
 8007276:	2800      	cmp	r0, #0
 8007278:	f040 8290 	bne.w	800779c <_dtoa_r+0x994>
 800727c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007280:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007284:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007286:	2b00      	cmp	r3, #0
 8007288:	f2c0 8152 	blt.w	8007530 <_dtoa_r+0x728>
 800728c:	f1ba 0f0e 	cmp.w	sl, #14
 8007290:	f300 814e 	bgt.w	8007530 <_dtoa_r+0x728>
 8007294:	4b45      	ldr	r3, [pc, #276]	; (80073ac <_dtoa_r+0x5a4>)
 8007296:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800729a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800729e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80072a2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	f280 80db 	bge.w	8007460 <_dtoa_r+0x658>
 80072aa:	9b08      	ldr	r3, [sp, #32]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	f300 80d7 	bgt.w	8007460 <_dtoa_r+0x658>
 80072b2:	f040 8272 	bne.w	800779a <_dtoa_r+0x992>
 80072b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072ba:	2200      	movs	r2, #0
 80072bc:	4b40      	ldr	r3, [pc, #256]	; (80073c0 <_dtoa_r+0x5b8>)
 80072be:	f7f9 f977 	bl	80005b0 <__aeabi_dmul>
 80072c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072c6:	f7f9 fbf9 	bl	8000abc <__aeabi_dcmpge>
 80072ca:	9c08      	ldr	r4, [sp, #32]
 80072cc:	4626      	mov	r6, r4
 80072ce:	2800      	cmp	r0, #0
 80072d0:	f040 8248 	bne.w	8007764 <_dtoa_r+0x95c>
 80072d4:	2331      	movs	r3, #49	; 0x31
 80072d6:	9f03      	ldr	r7, [sp, #12]
 80072d8:	f10a 0a01 	add.w	sl, sl, #1
 80072dc:	f807 3b01 	strb.w	r3, [r7], #1
 80072e0:	e244      	b.n	800776c <_dtoa_r+0x964>
 80072e2:	07e2      	lsls	r2, r4, #31
 80072e4:	d505      	bpl.n	80072f2 <_dtoa_r+0x4ea>
 80072e6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80072ea:	f7f9 f961 	bl	80005b0 <__aeabi_dmul>
 80072ee:	2301      	movs	r3, #1
 80072f0:	3701      	adds	r7, #1
 80072f2:	1064      	asrs	r4, r4, #1
 80072f4:	3608      	adds	r6, #8
 80072f6:	e76d      	b.n	80071d4 <_dtoa_r+0x3cc>
 80072f8:	2702      	movs	r7, #2
 80072fa:	e770      	b.n	80071de <_dtoa_r+0x3d6>
 80072fc:	46d0      	mov	r8, sl
 80072fe:	9c08      	ldr	r4, [sp, #32]
 8007300:	e78f      	b.n	8007222 <_dtoa_r+0x41a>
 8007302:	9903      	ldr	r1, [sp, #12]
 8007304:	4b29      	ldr	r3, [pc, #164]	; (80073ac <_dtoa_r+0x5a4>)
 8007306:	4421      	add	r1, r4
 8007308:	9112      	str	r1, [sp, #72]	; 0x48
 800730a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800730c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007310:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007314:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007318:	2900      	cmp	r1, #0
 800731a:	d055      	beq.n	80073c8 <_dtoa_r+0x5c0>
 800731c:	2000      	movs	r0, #0
 800731e:	4929      	ldr	r1, [pc, #164]	; (80073c4 <_dtoa_r+0x5bc>)
 8007320:	f7f9 fa70 	bl	8000804 <__aeabi_ddiv>
 8007324:	463b      	mov	r3, r7
 8007326:	4632      	mov	r2, r6
 8007328:	f7f8 ff8a 	bl	8000240 <__aeabi_dsub>
 800732c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007330:	9f03      	ldr	r7, [sp, #12]
 8007332:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007336:	f7f9 fbeb 	bl	8000b10 <__aeabi_d2iz>
 800733a:	4604      	mov	r4, r0
 800733c:	f7f9 f8ce 	bl	80004dc <__aeabi_i2d>
 8007340:	4602      	mov	r2, r0
 8007342:	460b      	mov	r3, r1
 8007344:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007348:	f7f8 ff7a 	bl	8000240 <__aeabi_dsub>
 800734c:	4602      	mov	r2, r0
 800734e:	460b      	mov	r3, r1
 8007350:	3430      	adds	r4, #48	; 0x30
 8007352:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007356:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800735a:	f807 4b01 	strb.w	r4, [r7], #1
 800735e:	f7f9 fb99 	bl	8000a94 <__aeabi_dcmplt>
 8007362:	2800      	cmp	r0, #0
 8007364:	d174      	bne.n	8007450 <_dtoa_r+0x648>
 8007366:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800736a:	2000      	movs	r0, #0
 800736c:	4911      	ldr	r1, [pc, #68]	; (80073b4 <_dtoa_r+0x5ac>)
 800736e:	f7f8 ff67 	bl	8000240 <__aeabi_dsub>
 8007372:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007376:	f7f9 fb8d 	bl	8000a94 <__aeabi_dcmplt>
 800737a:	2800      	cmp	r0, #0
 800737c:	f040 80b7 	bne.w	80074ee <_dtoa_r+0x6e6>
 8007380:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007382:	429f      	cmp	r7, r3
 8007384:	f43f af7a 	beq.w	800727c <_dtoa_r+0x474>
 8007388:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800738c:	2200      	movs	r2, #0
 800738e:	4b0a      	ldr	r3, [pc, #40]	; (80073b8 <_dtoa_r+0x5b0>)
 8007390:	f7f9 f90e 	bl	80005b0 <__aeabi_dmul>
 8007394:	2200      	movs	r2, #0
 8007396:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800739a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800739e:	4b06      	ldr	r3, [pc, #24]	; (80073b8 <_dtoa_r+0x5b0>)
 80073a0:	f7f9 f906 	bl	80005b0 <__aeabi_dmul>
 80073a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80073a8:	e7c3      	b.n	8007332 <_dtoa_r+0x52a>
 80073aa:	bf00      	nop
 80073ac:	08008ea8 	.word	0x08008ea8
 80073b0:	08008e80 	.word	0x08008e80
 80073b4:	3ff00000 	.word	0x3ff00000
 80073b8:	40240000 	.word	0x40240000
 80073bc:	401c0000 	.word	0x401c0000
 80073c0:	40140000 	.word	0x40140000
 80073c4:	3fe00000 	.word	0x3fe00000
 80073c8:	4630      	mov	r0, r6
 80073ca:	4639      	mov	r1, r7
 80073cc:	f7f9 f8f0 	bl	80005b0 <__aeabi_dmul>
 80073d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80073d2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80073d6:	9c03      	ldr	r4, [sp, #12]
 80073d8:	9314      	str	r3, [sp, #80]	; 0x50
 80073da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073de:	f7f9 fb97 	bl	8000b10 <__aeabi_d2iz>
 80073e2:	9015      	str	r0, [sp, #84]	; 0x54
 80073e4:	f7f9 f87a 	bl	80004dc <__aeabi_i2d>
 80073e8:	4602      	mov	r2, r0
 80073ea:	460b      	mov	r3, r1
 80073ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073f0:	f7f8 ff26 	bl	8000240 <__aeabi_dsub>
 80073f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80073f6:	4606      	mov	r6, r0
 80073f8:	3330      	adds	r3, #48	; 0x30
 80073fa:	f804 3b01 	strb.w	r3, [r4], #1
 80073fe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007400:	460f      	mov	r7, r1
 8007402:	429c      	cmp	r4, r3
 8007404:	f04f 0200 	mov.w	r2, #0
 8007408:	d124      	bne.n	8007454 <_dtoa_r+0x64c>
 800740a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800740e:	4bb0      	ldr	r3, [pc, #704]	; (80076d0 <_dtoa_r+0x8c8>)
 8007410:	f7f8 ff18 	bl	8000244 <__adddf3>
 8007414:	4602      	mov	r2, r0
 8007416:	460b      	mov	r3, r1
 8007418:	4630      	mov	r0, r6
 800741a:	4639      	mov	r1, r7
 800741c:	f7f9 fb58 	bl	8000ad0 <__aeabi_dcmpgt>
 8007420:	2800      	cmp	r0, #0
 8007422:	d163      	bne.n	80074ec <_dtoa_r+0x6e4>
 8007424:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007428:	2000      	movs	r0, #0
 800742a:	49a9      	ldr	r1, [pc, #676]	; (80076d0 <_dtoa_r+0x8c8>)
 800742c:	f7f8 ff08 	bl	8000240 <__aeabi_dsub>
 8007430:	4602      	mov	r2, r0
 8007432:	460b      	mov	r3, r1
 8007434:	4630      	mov	r0, r6
 8007436:	4639      	mov	r1, r7
 8007438:	f7f9 fb2c 	bl	8000a94 <__aeabi_dcmplt>
 800743c:	2800      	cmp	r0, #0
 800743e:	f43f af1d 	beq.w	800727c <_dtoa_r+0x474>
 8007442:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007444:	1e7b      	subs	r3, r7, #1
 8007446:	9314      	str	r3, [sp, #80]	; 0x50
 8007448:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800744c:	2b30      	cmp	r3, #48	; 0x30
 800744e:	d0f8      	beq.n	8007442 <_dtoa_r+0x63a>
 8007450:	46c2      	mov	sl, r8
 8007452:	e03b      	b.n	80074cc <_dtoa_r+0x6c4>
 8007454:	4b9f      	ldr	r3, [pc, #636]	; (80076d4 <_dtoa_r+0x8cc>)
 8007456:	f7f9 f8ab 	bl	80005b0 <__aeabi_dmul>
 800745a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800745e:	e7bc      	b.n	80073da <_dtoa_r+0x5d2>
 8007460:	9f03      	ldr	r7, [sp, #12]
 8007462:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007466:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800746a:	4640      	mov	r0, r8
 800746c:	4649      	mov	r1, r9
 800746e:	f7f9 f9c9 	bl	8000804 <__aeabi_ddiv>
 8007472:	f7f9 fb4d 	bl	8000b10 <__aeabi_d2iz>
 8007476:	4604      	mov	r4, r0
 8007478:	f7f9 f830 	bl	80004dc <__aeabi_i2d>
 800747c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007480:	f7f9 f896 	bl	80005b0 <__aeabi_dmul>
 8007484:	4602      	mov	r2, r0
 8007486:	460b      	mov	r3, r1
 8007488:	4640      	mov	r0, r8
 800748a:	4649      	mov	r1, r9
 800748c:	f7f8 fed8 	bl	8000240 <__aeabi_dsub>
 8007490:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007494:	f807 6b01 	strb.w	r6, [r7], #1
 8007498:	9e03      	ldr	r6, [sp, #12]
 800749a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800749e:	1bbe      	subs	r6, r7, r6
 80074a0:	45b4      	cmp	ip, r6
 80074a2:	4602      	mov	r2, r0
 80074a4:	460b      	mov	r3, r1
 80074a6:	d136      	bne.n	8007516 <_dtoa_r+0x70e>
 80074a8:	f7f8 fecc 	bl	8000244 <__adddf3>
 80074ac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80074b0:	4680      	mov	r8, r0
 80074b2:	4689      	mov	r9, r1
 80074b4:	f7f9 fb0c 	bl	8000ad0 <__aeabi_dcmpgt>
 80074b8:	bb58      	cbnz	r0, 8007512 <_dtoa_r+0x70a>
 80074ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80074be:	4640      	mov	r0, r8
 80074c0:	4649      	mov	r1, r9
 80074c2:	f7f9 fadd 	bl	8000a80 <__aeabi_dcmpeq>
 80074c6:	b108      	cbz	r0, 80074cc <_dtoa_r+0x6c4>
 80074c8:	07e1      	lsls	r1, r4, #31
 80074ca:	d422      	bmi.n	8007512 <_dtoa_r+0x70a>
 80074cc:	4628      	mov	r0, r5
 80074ce:	4659      	mov	r1, fp
 80074d0:	f000 fcfe 	bl	8007ed0 <_Bfree>
 80074d4:	2300      	movs	r3, #0
 80074d6:	703b      	strb	r3, [r7, #0]
 80074d8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80074da:	f10a 0001 	add.w	r0, sl, #1
 80074de:	6018      	str	r0, [r3, #0]
 80074e0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	f43f acde 	beq.w	8006ea4 <_dtoa_r+0x9c>
 80074e8:	601f      	str	r7, [r3, #0]
 80074ea:	e4db      	b.n	8006ea4 <_dtoa_r+0x9c>
 80074ec:	4627      	mov	r7, r4
 80074ee:	463b      	mov	r3, r7
 80074f0:	461f      	mov	r7, r3
 80074f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80074f6:	2a39      	cmp	r2, #57	; 0x39
 80074f8:	d107      	bne.n	800750a <_dtoa_r+0x702>
 80074fa:	9a03      	ldr	r2, [sp, #12]
 80074fc:	429a      	cmp	r2, r3
 80074fe:	d1f7      	bne.n	80074f0 <_dtoa_r+0x6e8>
 8007500:	2230      	movs	r2, #48	; 0x30
 8007502:	9903      	ldr	r1, [sp, #12]
 8007504:	f108 0801 	add.w	r8, r8, #1
 8007508:	700a      	strb	r2, [r1, #0]
 800750a:	781a      	ldrb	r2, [r3, #0]
 800750c:	3201      	adds	r2, #1
 800750e:	701a      	strb	r2, [r3, #0]
 8007510:	e79e      	b.n	8007450 <_dtoa_r+0x648>
 8007512:	46d0      	mov	r8, sl
 8007514:	e7eb      	b.n	80074ee <_dtoa_r+0x6e6>
 8007516:	2200      	movs	r2, #0
 8007518:	4b6e      	ldr	r3, [pc, #440]	; (80076d4 <_dtoa_r+0x8cc>)
 800751a:	f7f9 f849 	bl	80005b0 <__aeabi_dmul>
 800751e:	2200      	movs	r2, #0
 8007520:	2300      	movs	r3, #0
 8007522:	4680      	mov	r8, r0
 8007524:	4689      	mov	r9, r1
 8007526:	f7f9 faab 	bl	8000a80 <__aeabi_dcmpeq>
 800752a:	2800      	cmp	r0, #0
 800752c:	d09b      	beq.n	8007466 <_dtoa_r+0x65e>
 800752e:	e7cd      	b.n	80074cc <_dtoa_r+0x6c4>
 8007530:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007532:	2a00      	cmp	r2, #0
 8007534:	f000 80d0 	beq.w	80076d8 <_dtoa_r+0x8d0>
 8007538:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800753a:	2a01      	cmp	r2, #1
 800753c:	f300 80ae 	bgt.w	800769c <_dtoa_r+0x894>
 8007540:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007542:	2a00      	cmp	r2, #0
 8007544:	f000 80a6 	beq.w	8007694 <_dtoa_r+0x88c>
 8007548:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800754c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800754e:	9f06      	ldr	r7, [sp, #24]
 8007550:	9a06      	ldr	r2, [sp, #24]
 8007552:	2101      	movs	r1, #1
 8007554:	441a      	add	r2, r3
 8007556:	9206      	str	r2, [sp, #24]
 8007558:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800755a:	4628      	mov	r0, r5
 800755c:	441a      	add	r2, r3
 800755e:	9209      	str	r2, [sp, #36]	; 0x24
 8007560:	f000 fd6c 	bl	800803c <__i2b>
 8007564:	4606      	mov	r6, r0
 8007566:	2f00      	cmp	r7, #0
 8007568:	dd0c      	ble.n	8007584 <_dtoa_r+0x77c>
 800756a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800756c:	2b00      	cmp	r3, #0
 800756e:	dd09      	ble.n	8007584 <_dtoa_r+0x77c>
 8007570:	42bb      	cmp	r3, r7
 8007572:	bfa8      	it	ge
 8007574:	463b      	movge	r3, r7
 8007576:	9a06      	ldr	r2, [sp, #24]
 8007578:	1aff      	subs	r7, r7, r3
 800757a:	1ad2      	subs	r2, r2, r3
 800757c:	9206      	str	r2, [sp, #24]
 800757e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007580:	1ad3      	subs	r3, r2, r3
 8007582:	9309      	str	r3, [sp, #36]	; 0x24
 8007584:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007586:	b1f3      	cbz	r3, 80075c6 <_dtoa_r+0x7be>
 8007588:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800758a:	2b00      	cmp	r3, #0
 800758c:	f000 80a8 	beq.w	80076e0 <_dtoa_r+0x8d8>
 8007590:	2c00      	cmp	r4, #0
 8007592:	dd10      	ble.n	80075b6 <_dtoa_r+0x7ae>
 8007594:	4631      	mov	r1, r6
 8007596:	4622      	mov	r2, r4
 8007598:	4628      	mov	r0, r5
 800759a:	f000 fe0d 	bl	80081b8 <__pow5mult>
 800759e:	465a      	mov	r2, fp
 80075a0:	4601      	mov	r1, r0
 80075a2:	4606      	mov	r6, r0
 80075a4:	4628      	mov	r0, r5
 80075a6:	f000 fd5f 	bl	8008068 <__multiply>
 80075aa:	4680      	mov	r8, r0
 80075ac:	4659      	mov	r1, fp
 80075ae:	4628      	mov	r0, r5
 80075b0:	f000 fc8e 	bl	8007ed0 <_Bfree>
 80075b4:	46c3      	mov	fp, r8
 80075b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075b8:	1b1a      	subs	r2, r3, r4
 80075ba:	d004      	beq.n	80075c6 <_dtoa_r+0x7be>
 80075bc:	4659      	mov	r1, fp
 80075be:	4628      	mov	r0, r5
 80075c0:	f000 fdfa 	bl	80081b8 <__pow5mult>
 80075c4:	4683      	mov	fp, r0
 80075c6:	2101      	movs	r1, #1
 80075c8:	4628      	mov	r0, r5
 80075ca:	f000 fd37 	bl	800803c <__i2b>
 80075ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075d0:	4604      	mov	r4, r0
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	f340 8086 	ble.w	80076e4 <_dtoa_r+0x8dc>
 80075d8:	461a      	mov	r2, r3
 80075da:	4601      	mov	r1, r0
 80075dc:	4628      	mov	r0, r5
 80075de:	f000 fdeb 	bl	80081b8 <__pow5mult>
 80075e2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80075e4:	4604      	mov	r4, r0
 80075e6:	2b01      	cmp	r3, #1
 80075e8:	dd7f      	ble.n	80076ea <_dtoa_r+0x8e2>
 80075ea:	f04f 0800 	mov.w	r8, #0
 80075ee:	6923      	ldr	r3, [r4, #16]
 80075f0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80075f4:	6918      	ldr	r0, [r3, #16]
 80075f6:	f000 fcd3 	bl	8007fa0 <__hi0bits>
 80075fa:	f1c0 0020 	rsb	r0, r0, #32
 80075fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007600:	4418      	add	r0, r3
 8007602:	f010 001f 	ands.w	r0, r0, #31
 8007606:	f000 8092 	beq.w	800772e <_dtoa_r+0x926>
 800760a:	f1c0 0320 	rsb	r3, r0, #32
 800760e:	2b04      	cmp	r3, #4
 8007610:	f340 808a 	ble.w	8007728 <_dtoa_r+0x920>
 8007614:	f1c0 001c 	rsb	r0, r0, #28
 8007618:	9b06      	ldr	r3, [sp, #24]
 800761a:	4407      	add	r7, r0
 800761c:	4403      	add	r3, r0
 800761e:	9306      	str	r3, [sp, #24]
 8007620:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007622:	4403      	add	r3, r0
 8007624:	9309      	str	r3, [sp, #36]	; 0x24
 8007626:	9b06      	ldr	r3, [sp, #24]
 8007628:	2b00      	cmp	r3, #0
 800762a:	dd05      	ble.n	8007638 <_dtoa_r+0x830>
 800762c:	4659      	mov	r1, fp
 800762e:	461a      	mov	r2, r3
 8007630:	4628      	mov	r0, r5
 8007632:	f000 fe1b 	bl	800826c <__lshift>
 8007636:	4683      	mov	fp, r0
 8007638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800763a:	2b00      	cmp	r3, #0
 800763c:	dd05      	ble.n	800764a <_dtoa_r+0x842>
 800763e:	4621      	mov	r1, r4
 8007640:	461a      	mov	r2, r3
 8007642:	4628      	mov	r0, r5
 8007644:	f000 fe12 	bl	800826c <__lshift>
 8007648:	4604      	mov	r4, r0
 800764a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800764c:	2b00      	cmp	r3, #0
 800764e:	d070      	beq.n	8007732 <_dtoa_r+0x92a>
 8007650:	4621      	mov	r1, r4
 8007652:	4658      	mov	r0, fp
 8007654:	f000 fe7a 	bl	800834c <__mcmp>
 8007658:	2800      	cmp	r0, #0
 800765a:	da6a      	bge.n	8007732 <_dtoa_r+0x92a>
 800765c:	2300      	movs	r3, #0
 800765e:	4659      	mov	r1, fp
 8007660:	220a      	movs	r2, #10
 8007662:	4628      	mov	r0, r5
 8007664:	f000 fc56 	bl	8007f14 <__multadd>
 8007668:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800766a:	4683      	mov	fp, r0
 800766c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007670:	2b00      	cmp	r3, #0
 8007672:	f000 8194 	beq.w	800799e <_dtoa_r+0xb96>
 8007676:	4631      	mov	r1, r6
 8007678:	2300      	movs	r3, #0
 800767a:	220a      	movs	r2, #10
 800767c:	4628      	mov	r0, r5
 800767e:	f000 fc49 	bl	8007f14 <__multadd>
 8007682:	f1b9 0f00 	cmp.w	r9, #0
 8007686:	4606      	mov	r6, r0
 8007688:	f300 8093 	bgt.w	80077b2 <_dtoa_r+0x9aa>
 800768c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800768e:	2b02      	cmp	r3, #2
 8007690:	dc57      	bgt.n	8007742 <_dtoa_r+0x93a>
 8007692:	e08e      	b.n	80077b2 <_dtoa_r+0x9aa>
 8007694:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007696:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800769a:	e757      	b.n	800754c <_dtoa_r+0x744>
 800769c:	9b08      	ldr	r3, [sp, #32]
 800769e:	1e5c      	subs	r4, r3, #1
 80076a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076a2:	42a3      	cmp	r3, r4
 80076a4:	bfb7      	itett	lt
 80076a6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80076a8:	1b1c      	subge	r4, r3, r4
 80076aa:	1ae2      	sublt	r2, r4, r3
 80076ac:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80076ae:	bfbe      	ittt	lt
 80076b0:	940a      	strlt	r4, [sp, #40]	; 0x28
 80076b2:	189b      	addlt	r3, r3, r2
 80076b4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80076b6:	9b08      	ldr	r3, [sp, #32]
 80076b8:	bfb8      	it	lt
 80076ba:	2400      	movlt	r4, #0
 80076bc:	2b00      	cmp	r3, #0
 80076be:	bfbb      	ittet	lt
 80076c0:	9b06      	ldrlt	r3, [sp, #24]
 80076c2:	9a08      	ldrlt	r2, [sp, #32]
 80076c4:	9f06      	ldrge	r7, [sp, #24]
 80076c6:	1a9f      	sublt	r7, r3, r2
 80076c8:	bfac      	ite	ge
 80076ca:	9b08      	ldrge	r3, [sp, #32]
 80076cc:	2300      	movlt	r3, #0
 80076ce:	e73f      	b.n	8007550 <_dtoa_r+0x748>
 80076d0:	3fe00000 	.word	0x3fe00000
 80076d4:	40240000 	.word	0x40240000
 80076d8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80076da:	9f06      	ldr	r7, [sp, #24]
 80076dc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80076de:	e742      	b.n	8007566 <_dtoa_r+0x75e>
 80076e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80076e2:	e76b      	b.n	80075bc <_dtoa_r+0x7b4>
 80076e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80076e6:	2b01      	cmp	r3, #1
 80076e8:	dc19      	bgt.n	800771e <_dtoa_r+0x916>
 80076ea:	9b04      	ldr	r3, [sp, #16]
 80076ec:	b9bb      	cbnz	r3, 800771e <_dtoa_r+0x916>
 80076ee:	9b05      	ldr	r3, [sp, #20]
 80076f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076f4:	b99b      	cbnz	r3, 800771e <_dtoa_r+0x916>
 80076f6:	9b05      	ldr	r3, [sp, #20]
 80076f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80076fc:	0d1b      	lsrs	r3, r3, #20
 80076fe:	051b      	lsls	r3, r3, #20
 8007700:	b183      	cbz	r3, 8007724 <_dtoa_r+0x91c>
 8007702:	f04f 0801 	mov.w	r8, #1
 8007706:	9b06      	ldr	r3, [sp, #24]
 8007708:	3301      	adds	r3, #1
 800770a:	9306      	str	r3, [sp, #24]
 800770c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800770e:	3301      	adds	r3, #1
 8007710:	9309      	str	r3, [sp, #36]	; 0x24
 8007712:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007714:	2b00      	cmp	r3, #0
 8007716:	f47f af6a 	bne.w	80075ee <_dtoa_r+0x7e6>
 800771a:	2001      	movs	r0, #1
 800771c:	e76f      	b.n	80075fe <_dtoa_r+0x7f6>
 800771e:	f04f 0800 	mov.w	r8, #0
 8007722:	e7f6      	b.n	8007712 <_dtoa_r+0x90a>
 8007724:	4698      	mov	r8, r3
 8007726:	e7f4      	b.n	8007712 <_dtoa_r+0x90a>
 8007728:	f43f af7d 	beq.w	8007626 <_dtoa_r+0x81e>
 800772c:	4618      	mov	r0, r3
 800772e:	301c      	adds	r0, #28
 8007730:	e772      	b.n	8007618 <_dtoa_r+0x810>
 8007732:	9b08      	ldr	r3, [sp, #32]
 8007734:	2b00      	cmp	r3, #0
 8007736:	dc36      	bgt.n	80077a6 <_dtoa_r+0x99e>
 8007738:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800773a:	2b02      	cmp	r3, #2
 800773c:	dd33      	ble.n	80077a6 <_dtoa_r+0x99e>
 800773e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007742:	f1b9 0f00 	cmp.w	r9, #0
 8007746:	d10d      	bne.n	8007764 <_dtoa_r+0x95c>
 8007748:	4621      	mov	r1, r4
 800774a:	464b      	mov	r3, r9
 800774c:	2205      	movs	r2, #5
 800774e:	4628      	mov	r0, r5
 8007750:	f000 fbe0 	bl	8007f14 <__multadd>
 8007754:	4601      	mov	r1, r0
 8007756:	4604      	mov	r4, r0
 8007758:	4658      	mov	r0, fp
 800775a:	f000 fdf7 	bl	800834c <__mcmp>
 800775e:	2800      	cmp	r0, #0
 8007760:	f73f adb8 	bgt.w	80072d4 <_dtoa_r+0x4cc>
 8007764:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007766:	9f03      	ldr	r7, [sp, #12]
 8007768:	ea6f 0a03 	mvn.w	sl, r3
 800776c:	f04f 0800 	mov.w	r8, #0
 8007770:	4621      	mov	r1, r4
 8007772:	4628      	mov	r0, r5
 8007774:	f000 fbac 	bl	8007ed0 <_Bfree>
 8007778:	2e00      	cmp	r6, #0
 800777a:	f43f aea7 	beq.w	80074cc <_dtoa_r+0x6c4>
 800777e:	f1b8 0f00 	cmp.w	r8, #0
 8007782:	d005      	beq.n	8007790 <_dtoa_r+0x988>
 8007784:	45b0      	cmp	r8, r6
 8007786:	d003      	beq.n	8007790 <_dtoa_r+0x988>
 8007788:	4641      	mov	r1, r8
 800778a:	4628      	mov	r0, r5
 800778c:	f000 fba0 	bl	8007ed0 <_Bfree>
 8007790:	4631      	mov	r1, r6
 8007792:	4628      	mov	r0, r5
 8007794:	f000 fb9c 	bl	8007ed0 <_Bfree>
 8007798:	e698      	b.n	80074cc <_dtoa_r+0x6c4>
 800779a:	2400      	movs	r4, #0
 800779c:	4626      	mov	r6, r4
 800779e:	e7e1      	b.n	8007764 <_dtoa_r+0x95c>
 80077a0:	46c2      	mov	sl, r8
 80077a2:	4626      	mov	r6, r4
 80077a4:	e596      	b.n	80072d4 <_dtoa_r+0x4cc>
 80077a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	f000 80fd 	beq.w	80079ac <_dtoa_r+0xba4>
 80077b2:	2f00      	cmp	r7, #0
 80077b4:	dd05      	ble.n	80077c2 <_dtoa_r+0x9ba>
 80077b6:	4631      	mov	r1, r6
 80077b8:	463a      	mov	r2, r7
 80077ba:	4628      	mov	r0, r5
 80077bc:	f000 fd56 	bl	800826c <__lshift>
 80077c0:	4606      	mov	r6, r0
 80077c2:	f1b8 0f00 	cmp.w	r8, #0
 80077c6:	d05c      	beq.n	8007882 <_dtoa_r+0xa7a>
 80077c8:	4628      	mov	r0, r5
 80077ca:	6871      	ldr	r1, [r6, #4]
 80077cc:	f000 fb40 	bl	8007e50 <_Balloc>
 80077d0:	4607      	mov	r7, r0
 80077d2:	b928      	cbnz	r0, 80077e0 <_dtoa_r+0x9d8>
 80077d4:	4602      	mov	r2, r0
 80077d6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80077da:	4b7f      	ldr	r3, [pc, #508]	; (80079d8 <_dtoa_r+0xbd0>)
 80077dc:	f7ff bb28 	b.w	8006e30 <_dtoa_r+0x28>
 80077e0:	6932      	ldr	r2, [r6, #16]
 80077e2:	f106 010c 	add.w	r1, r6, #12
 80077e6:	3202      	adds	r2, #2
 80077e8:	0092      	lsls	r2, r2, #2
 80077ea:	300c      	adds	r0, #12
 80077ec:	f7fe fcd2 	bl	8006194 <memcpy>
 80077f0:	2201      	movs	r2, #1
 80077f2:	4639      	mov	r1, r7
 80077f4:	4628      	mov	r0, r5
 80077f6:	f000 fd39 	bl	800826c <__lshift>
 80077fa:	46b0      	mov	r8, r6
 80077fc:	4606      	mov	r6, r0
 80077fe:	9b03      	ldr	r3, [sp, #12]
 8007800:	3301      	adds	r3, #1
 8007802:	9308      	str	r3, [sp, #32]
 8007804:	9b03      	ldr	r3, [sp, #12]
 8007806:	444b      	add	r3, r9
 8007808:	930a      	str	r3, [sp, #40]	; 0x28
 800780a:	9b04      	ldr	r3, [sp, #16]
 800780c:	f003 0301 	and.w	r3, r3, #1
 8007810:	9309      	str	r3, [sp, #36]	; 0x24
 8007812:	9b08      	ldr	r3, [sp, #32]
 8007814:	4621      	mov	r1, r4
 8007816:	3b01      	subs	r3, #1
 8007818:	4658      	mov	r0, fp
 800781a:	9304      	str	r3, [sp, #16]
 800781c:	f7ff fa66 	bl	8006cec <quorem>
 8007820:	4603      	mov	r3, r0
 8007822:	4641      	mov	r1, r8
 8007824:	3330      	adds	r3, #48	; 0x30
 8007826:	9006      	str	r0, [sp, #24]
 8007828:	4658      	mov	r0, fp
 800782a:	930b      	str	r3, [sp, #44]	; 0x2c
 800782c:	f000 fd8e 	bl	800834c <__mcmp>
 8007830:	4632      	mov	r2, r6
 8007832:	4681      	mov	r9, r0
 8007834:	4621      	mov	r1, r4
 8007836:	4628      	mov	r0, r5
 8007838:	f000 fda4 	bl	8008384 <__mdiff>
 800783c:	68c2      	ldr	r2, [r0, #12]
 800783e:	4607      	mov	r7, r0
 8007840:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007842:	bb02      	cbnz	r2, 8007886 <_dtoa_r+0xa7e>
 8007844:	4601      	mov	r1, r0
 8007846:	4658      	mov	r0, fp
 8007848:	f000 fd80 	bl	800834c <__mcmp>
 800784c:	4602      	mov	r2, r0
 800784e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007850:	4639      	mov	r1, r7
 8007852:	4628      	mov	r0, r5
 8007854:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8007858:	f000 fb3a 	bl	8007ed0 <_Bfree>
 800785c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800785e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007860:	9f08      	ldr	r7, [sp, #32]
 8007862:	ea43 0102 	orr.w	r1, r3, r2
 8007866:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007868:	430b      	orrs	r3, r1
 800786a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800786c:	d10d      	bne.n	800788a <_dtoa_r+0xa82>
 800786e:	2b39      	cmp	r3, #57	; 0x39
 8007870:	d029      	beq.n	80078c6 <_dtoa_r+0xabe>
 8007872:	f1b9 0f00 	cmp.w	r9, #0
 8007876:	dd01      	ble.n	800787c <_dtoa_r+0xa74>
 8007878:	9b06      	ldr	r3, [sp, #24]
 800787a:	3331      	adds	r3, #49	; 0x31
 800787c:	9a04      	ldr	r2, [sp, #16]
 800787e:	7013      	strb	r3, [r2, #0]
 8007880:	e776      	b.n	8007770 <_dtoa_r+0x968>
 8007882:	4630      	mov	r0, r6
 8007884:	e7b9      	b.n	80077fa <_dtoa_r+0x9f2>
 8007886:	2201      	movs	r2, #1
 8007888:	e7e2      	b.n	8007850 <_dtoa_r+0xa48>
 800788a:	f1b9 0f00 	cmp.w	r9, #0
 800788e:	db06      	blt.n	800789e <_dtoa_r+0xa96>
 8007890:	9922      	ldr	r1, [sp, #136]	; 0x88
 8007892:	ea41 0909 	orr.w	r9, r1, r9
 8007896:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007898:	ea59 0101 	orrs.w	r1, r9, r1
 800789c:	d120      	bne.n	80078e0 <_dtoa_r+0xad8>
 800789e:	2a00      	cmp	r2, #0
 80078a0:	ddec      	ble.n	800787c <_dtoa_r+0xa74>
 80078a2:	4659      	mov	r1, fp
 80078a4:	2201      	movs	r2, #1
 80078a6:	4628      	mov	r0, r5
 80078a8:	9308      	str	r3, [sp, #32]
 80078aa:	f000 fcdf 	bl	800826c <__lshift>
 80078ae:	4621      	mov	r1, r4
 80078b0:	4683      	mov	fp, r0
 80078b2:	f000 fd4b 	bl	800834c <__mcmp>
 80078b6:	2800      	cmp	r0, #0
 80078b8:	9b08      	ldr	r3, [sp, #32]
 80078ba:	dc02      	bgt.n	80078c2 <_dtoa_r+0xaba>
 80078bc:	d1de      	bne.n	800787c <_dtoa_r+0xa74>
 80078be:	07da      	lsls	r2, r3, #31
 80078c0:	d5dc      	bpl.n	800787c <_dtoa_r+0xa74>
 80078c2:	2b39      	cmp	r3, #57	; 0x39
 80078c4:	d1d8      	bne.n	8007878 <_dtoa_r+0xa70>
 80078c6:	2339      	movs	r3, #57	; 0x39
 80078c8:	9a04      	ldr	r2, [sp, #16]
 80078ca:	7013      	strb	r3, [r2, #0]
 80078cc:	463b      	mov	r3, r7
 80078ce:	461f      	mov	r7, r3
 80078d0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80078d4:	3b01      	subs	r3, #1
 80078d6:	2a39      	cmp	r2, #57	; 0x39
 80078d8:	d050      	beq.n	800797c <_dtoa_r+0xb74>
 80078da:	3201      	adds	r2, #1
 80078dc:	701a      	strb	r2, [r3, #0]
 80078de:	e747      	b.n	8007770 <_dtoa_r+0x968>
 80078e0:	2a00      	cmp	r2, #0
 80078e2:	dd03      	ble.n	80078ec <_dtoa_r+0xae4>
 80078e4:	2b39      	cmp	r3, #57	; 0x39
 80078e6:	d0ee      	beq.n	80078c6 <_dtoa_r+0xabe>
 80078e8:	3301      	adds	r3, #1
 80078ea:	e7c7      	b.n	800787c <_dtoa_r+0xa74>
 80078ec:	9a08      	ldr	r2, [sp, #32]
 80078ee:	990a      	ldr	r1, [sp, #40]	; 0x28
 80078f0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80078f4:	428a      	cmp	r2, r1
 80078f6:	d02a      	beq.n	800794e <_dtoa_r+0xb46>
 80078f8:	4659      	mov	r1, fp
 80078fa:	2300      	movs	r3, #0
 80078fc:	220a      	movs	r2, #10
 80078fe:	4628      	mov	r0, r5
 8007900:	f000 fb08 	bl	8007f14 <__multadd>
 8007904:	45b0      	cmp	r8, r6
 8007906:	4683      	mov	fp, r0
 8007908:	f04f 0300 	mov.w	r3, #0
 800790c:	f04f 020a 	mov.w	r2, #10
 8007910:	4641      	mov	r1, r8
 8007912:	4628      	mov	r0, r5
 8007914:	d107      	bne.n	8007926 <_dtoa_r+0xb1e>
 8007916:	f000 fafd 	bl	8007f14 <__multadd>
 800791a:	4680      	mov	r8, r0
 800791c:	4606      	mov	r6, r0
 800791e:	9b08      	ldr	r3, [sp, #32]
 8007920:	3301      	adds	r3, #1
 8007922:	9308      	str	r3, [sp, #32]
 8007924:	e775      	b.n	8007812 <_dtoa_r+0xa0a>
 8007926:	f000 faf5 	bl	8007f14 <__multadd>
 800792a:	4631      	mov	r1, r6
 800792c:	4680      	mov	r8, r0
 800792e:	2300      	movs	r3, #0
 8007930:	220a      	movs	r2, #10
 8007932:	4628      	mov	r0, r5
 8007934:	f000 faee 	bl	8007f14 <__multadd>
 8007938:	4606      	mov	r6, r0
 800793a:	e7f0      	b.n	800791e <_dtoa_r+0xb16>
 800793c:	f1b9 0f00 	cmp.w	r9, #0
 8007940:	bfcc      	ite	gt
 8007942:	464f      	movgt	r7, r9
 8007944:	2701      	movle	r7, #1
 8007946:	f04f 0800 	mov.w	r8, #0
 800794a:	9a03      	ldr	r2, [sp, #12]
 800794c:	4417      	add	r7, r2
 800794e:	4659      	mov	r1, fp
 8007950:	2201      	movs	r2, #1
 8007952:	4628      	mov	r0, r5
 8007954:	9308      	str	r3, [sp, #32]
 8007956:	f000 fc89 	bl	800826c <__lshift>
 800795a:	4621      	mov	r1, r4
 800795c:	4683      	mov	fp, r0
 800795e:	f000 fcf5 	bl	800834c <__mcmp>
 8007962:	2800      	cmp	r0, #0
 8007964:	dcb2      	bgt.n	80078cc <_dtoa_r+0xac4>
 8007966:	d102      	bne.n	800796e <_dtoa_r+0xb66>
 8007968:	9b08      	ldr	r3, [sp, #32]
 800796a:	07db      	lsls	r3, r3, #31
 800796c:	d4ae      	bmi.n	80078cc <_dtoa_r+0xac4>
 800796e:	463b      	mov	r3, r7
 8007970:	461f      	mov	r7, r3
 8007972:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007976:	2a30      	cmp	r2, #48	; 0x30
 8007978:	d0fa      	beq.n	8007970 <_dtoa_r+0xb68>
 800797a:	e6f9      	b.n	8007770 <_dtoa_r+0x968>
 800797c:	9a03      	ldr	r2, [sp, #12]
 800797e:	429a      	cmp	r2, r3
 8007980:	d1a5      	bne.n	80078ce <_dtoa_r+0xac6>
 8007982:	2331      	movs	r3, #49	; 0x31
 8007984:	f10a 0a01 	add.w	sl, sl, #1
 8007988:	e779      	b.n	800787e <_dtoa_r+0xa76>
 800798a:	4b14      	ldr	r3, [pc, #80]	; (80079dc <_dtoa_r+0xbd4>)
 800798c:	f7ff baa8 	b.w	8006ee0 <_dtoa_r+0xd8>
 8007990:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007992:	2b00      	cmp	r3, #0
 8007994:	f47f aa81 	bne.w	8006e9a <_dtoa_r+0x92>
 8007998:	4b11      	ldr	r3, [pc, #68]	; (80079e0 <_dtoa_r+0xbd8>)
 800799a:	f7ff baa1 	b.w	8006ee0 <_dtoa_r+0xd8>
 800799e:	f1b9 0f00 	cmp.w	r9, #0
 80079a2:	dc03      	bgt.n	80079ac <_dtoa_r+0xba4>
 80079a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80079a6:	2b02      	cmp	r3, #2
 80079a8:	f73f aecb 	bgt.w	8007742 <_dtoa_r+0x93a>
 80079ac:	9f03      	ldr	r7, [sp, #12]
 80079ae:	4621      	mov	r1, r4
 80079b0:	4658      	mov	r0, fp
 80079b2:	f7ff f99b 	bl	8006cec <quorem>
 80079b6:	9a03      	ldr	r2, [sp, #12]
 80079b8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80079bc:	f807 3b01 	strb.w	r3, [r7], #1
 80079c0:	1aba      	subs	r2, r7, r2
 80079c2:	4591      	cmp	r9, r2
 80079c4:	ddba      	ble.n	800793c <_dtoa_r+0xb34>
 80079c6:	4659      	mov	r1, fp
 80079c8:	2300      	movs	r3, #0
 80079ca:	220a      	movs	r2, #10
 80079cc:	4628      	mov	r0, r5
 80079ce:	f000 faa1 	bl	8007f14 <__multadd>
 80079d2:	4683      	mov	fp, r0
 80079d4:	e7eb      	b.n	80079ae <_dtoa_r+0xba6>
 80079d6:	bf00      	nop
 80079d8:	08008daf 	.word	0x08008daf
 80079dc:	08008d0c 	.word	0x08008d0c
 80079e0:	08008d30 	.word	0x08008d30

080079e4 <__sflush_r>:
 80079e4:	898a      	ldrh	r2, [r1, #12]
 80079e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079e8:	4605      	mov	r5, r0
 80079ea:	0710      	lsls	r0, r2, #28
 80079ec:	460c      	mov	r4, r1
 80079ee:	d457      	bmi.n	8007aa0 <__sflush_r+0xbc>
 80079f0:	684b      	ldr	r3, [r1, #4]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	dc04      	bgt.n	8007a00 <__sflush_r+0x1c>
 80079f6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	dc01      	bgt.n	8007a00 <__sflush_r+0x1c>
 80079fc:	2000      	movs	r0, #0
 80079fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007a02:	2e00      	cmp	r6, #0
 8007a04:	d0fa      	beq.n	80079fc <__sflush_r+0x18>
 8007a06:	2300      	movs	r3, #0
 8007a08:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007a0c:	682f      	ldr	r7, [r5, #0]
 8007a0e:	602b      	str	r3, [r5, #0]
 8007a10:	d032      	beq.n	8007a78 <__sflush_r+0x94>
 8007a12:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007a14:	89a3      	ldrh	r3, [r4, #12]
 8007a16:	075a      	lsls	r2, r3, #29
 8007a18:	d505      	bpl.n	8007a26 <__sflush_r+0x42>
 8007a1a:	6863      	ldr	r3, [r4, #4]
 8007a1c:	1ac0      	subs	r0, r0, r3
 8007a1e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007a20:	b10b      	cbz	r3, 8007a26 <__sflush_r+0x42>
 8007a22:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007a24:	1ac0      	subs	r0, r0, r3
 8007a26:	2300      	movs	r3, #0
 8007a28:	4602      	mov	r2, r0
 8007a2a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007a2c:	4628      	mov	r0, r5
 8007a2e:	6a21      	ldr	r1, [r4, #32]
 8007a30:	47b0      	blx	r6
 8007a32:	1c43      	adds	r3, r0, #1
 8007a34:	89a3      	ldrh	r3, [r4, #12]
 8007a36:	d106      	bne.n	8007a46 <__sflush_r+0x62>
 8007a38:	6829      	ldr	r1, [r5, #0]
 8007a3a:	291d      	cmp	r1, #29
 8007a3c:	d82c      	bhi.n	8007a98 <__sflush_r+0xb4>
 8007a3e:	4a29      	ldr	r2, [pc, #164]	; (8007ae4 <__sflush_r+0x100>)
 8007a40:	40ca      	lsrs	r2, r1
 8007a42:	07d6      	lsls	r6, r2, #31
 8007a44:	d528      	bpl.n	8007a98 <__sflush_r+0xb4>
 8007a46:	2200      	movs	r2, #0
 8007a48:	6062      	str	r2, [r4, #4]
 8007a4a:	6922      	ldr	r2, [r4, #16]
 8007a4c:	04d9      	lsls	r1, r3, #19
 8007a4e:	6022      	str	r2, [r4, #0]
 8007a50:	d504      	bpl.n	8007a5c <__sflush_r+0x78>
 8007a52:	1c42      	adds	r2, r0, #1
 8007a54:	d101      	bne.n	8007a5a <__sflush_r+0x76>
 8007a56:	682b      	ldr	r3, [r5, #0]
 8007a58:	b903      	cbnz	r3, 8007a5c <__sflush_r+0x78>
 8007a5a:	6560      	str	r0, [r4, #84]	; 0x54
 8007a5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a5e:	602f      	str	r7, [r5, #0]
 8007a60:	2900      	cmp	r1, #0
 8007a62:	d0cb      	beq.n	80079fc <__sflush_r+0x18>
 8007a64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a68:	4299      	cmp	r1, r3
 8007a6a:	d002      	beq.n	8007a72 <__sflush_r+0x8e>
 8007a6c:	4628      	mov	r0, r5
 8007a6e:	f000 fd85 	bl	800857c <_free_r>
 8007a72:	2000      	movs	r0, #0
 8007a74:	6360      	str	r0, [r4, #52]	; 0x34
 8007a76:	e7c2      	b.n	80079fe <__sflush_r+0x1a>
 8007a78:	6a21      	ldr	r1, [r4, #32]
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	4628      	mov	r0, r5
 8007a7e:	47b0      	blx	r6
 8007a80:	1c41      	adds	r1, r0, #1
 8007a82:	d1c7      	bne.n	8007a14 <__sflush_r+0x30>
 8007a84:	682b      	ldr	r3, [r5, #0]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d0c4      	beq.n	8007a14 <__sflush_r+0x30>
 8007a8a:	2b1d      	cmp	r3, #29
 8007a8c:	d001      	beq.n	8007a92 <__sflush_r+0xae>
 8007a8e:	2b16      	cmp	r3, #22
 8007a90:	d101      	bne.n	8007a96 <__sflush_r+0xb2>
 8007a92:	602f      	str	r7, [r5, #0]
 8007a94:	e7b2      	b.n	80079fc <__sflush_r+0x18>
 8007a96:	89a3      	ldrh	r3, [r4, #12]
 8007a98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a9c:	81a3      	strh	r3, [r4, #12]
 8007a9e:	e7ae      	b.n	80079fe <__sflush_r+0x1a>
 8007aa0:	690f      	ldr	r7, [r1, #16]
 8007aa2:	2f00      	cmp	r7, #0
 8007aa4:	d0aa      	beq.n	80079fc <__sflush_r+0x18>
 8007aa6:	0793      	lsls	r3, r2, #30
 8007aa8:	bf18      	it	ne
 8007aaa:	2300      	movne	r3, #0
 8007aac:	680e      	ldr	r6, [r1, #0]
 8007aae:	bf08      	it	eq
 8007ab0:	694b      	ldreq	r3, [r1, #20]
 8007ab2:	1bf6      	subs	r6, r6, r7
 8007ab4:	600f      	str	r7, [r1, #0]
 8007ab6:	608b      	str	r3, [r1, #8]
 8007ab8:	2e00      	cmp	r6, #0
 8007aba:	dd9f      	ble.n	80079fc <__sflush_r+0x18>
 8007abc:	4633      	mov	r3, r6
 8007abe:	463a      	mov	r2, r7
 8007ac0:	4628      	mov	r0, r5
 8007ac2:	6a21      	ldr	r1, [r4, #32]
 8007ac4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007ac8:	47e0      	blx	ip
 8007aca:	2800      	cmp	r0, #0
 8007acc:	dc06      	bgt.n	8007adc <__sflush_r+0xf8>
 8007ace:	89a3      	ldrh	r3, [r4, #12]
 8007ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ad4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ad8:	81a3      	strh	r3, [r4, #12]
 8007ada:	e790      	b.n	80079fe <__sflush_r+0x1a>
 8007adc:	4407      	add	r7, r0
 8007ade:	1a36      	subs	r6, r6, r0
 8007ae0:	e7ea      	b.n	8007ab8 <__sflush_r+0xd4>
 8007ae2:	bf00      	nop
 8007ae4:	20400001 	.word	0x20400001

08007ae8 <_fflush_r>:
 8007ae8:	b538      	push	{r3, r4, r5, lr}
 8007aea:	690b      	ldr	r3, [r1, #16]
 8007aec:	4605      	mov	r5, r0
 8007aee:	460c      	mov	r4, r1
 8007af0:	b913      	cbnz	r3, 8007af8 <_fflush_r+0x10>
 8007af2:	2500      	movs	r5, #0
 8007af4:	4628      	mov	r0, r5
 8007af6:	bd38      	pop	{r3, r4, r5, pc}
 8007af8:	b118      	cbz	r0, 8007b02 <_fflush_r+0x1a>
 8007afa:	6983      	ldr	r3, [r0, #24]
 8007afc:	b90b      	cbnz	r3, 8007b02 <_fflush_r+0x1a>
 8007afe:	f000 f887 	bl	8007c10 <__sinit>
 8007b02:	4b14      	ldr	r3, [pc, #80]	; (8007b54 <_fflush_r+0x6c>)
 8007b04:	429c      	cmp	r4, r3
 8007b06:	d11b      	bne.n	8007b40 <_fflush_r+0x58>
 8007b08:	686c      	ldr	r4, [r5, #4]
 8007b0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d0ef      	beq.n	8007af2 <_fflush_r+0xa>
 8007b12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007b14:	07d0      	lsls	r0, r2, #31
 8007b16:	d404      	bmi.n	8007b22 <_fflush_r+0x3a>
 8007b18:	0599      	lsls	r1, r3, #22
 8007b1a:	d402      	bmi.n	8007b22 <_fflush_r+0x3a>
 8007b1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b1e:	f000 f91a 	bl	8007d56 <__retarget_lock_acquire_recursive>
 8007b22:	4628      	mov	r0, r5
 8007b24:	4621      	mov	r1, r4
 8007b26:	f7ff ff5d 	bl	80079e4 <__sflush_r>
 8007b2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b2c:	4605      	mov	r5, r0
 8007b2e:	07da      	lsls	r2, r3, #31
 8007b30:	d4e0      	bmi.n	8007af4 <_fflush_r+0xc>
 8007b32:	89a3      	ldrh	r3, [r4, #12]
 8007b34:	059b      	lsls	r3, r3, #22
 8007b36:	d4dd      	bmi.n	8007af4 <_fflush_r+0xc>
 8007b38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b3a:	f000 f90d 	bl	8007d58 <__retarget_lock_release_recursive>
 8007b3e:	e7d9      	b.n	8007af4 <_fflush_r+0xc>
 8007b40:	4b05      	ldr	r3, [pc, #20]	; (8007b58 <_fflush_r+0x70>)
 8007b42:	429c      	cmp	r4, r3
 8007b44:	d101      	bne.n	8007b4a <_fflush_r+0x62>
 8007b46:	68ac      	ldr	r4, [r5, #8]
 8007b48:	e7df      	b.n	8007b0a <_fflush_r+0x22>
 8007b4a:	4b04      	ldr	r3, [pc, #16]	; (8007b5c <_fflush_r+0x74>)
 8007b4c:	429c      	cmp	r4, r3
 8007b4e:	bf08      	it	eq
 8007b50:	68ec      	ldreq	r4, [r5, #12]
 8007b52:	e7da      	b.n	8007b0a <_fflush_r+0x22>
 8007b54:	08008de0 	.word	0x08008de0
 8007b58:	08008e00 	.word	0x08008e00
 8007b5c:	08008dc0 	.word	0x08008dc0

08007b60 <std>:
 8007b60:	2300      	movs	r3, #0
 8007b62:	b510      	push	{r4, lr}
 8007b64:	4604      	mov	r4, r0
 8007b66:	e9c0 3300 	strd	r3, r3, [r0]
 8007b6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b6e:	6083      	str	r3, [r0, #8]
 8007b70:	8181      	strh	r1, [r0, #12]
 8007b72:	6643      	str	r3, [r0, #100]	; 0x64
 8007b74:	81c2      	strh	r2, [r0, #14]
 8007b76:	6183      	str	r3, [r0, #24]
 8007b78:	4619      	mov	r1, r3
 8007b7a:	2208      	movs	r2, #8
 8007b7c:	305c      	adds	r0, #92	; 0x5c
 8007b7e:	f7fe fb17 	bl	80061b0 <memset>
 8007b82:	4b05      	ldr	r3, [pc, #20]	; (8007b98 <std+0x38>)
 8007b84:	6224      	str	r4, [r4, #32]
 8007b86:	6263      	str	r3, [r4, #36]	; 0x24
 8007b88:	4b04      	ldr	r3, [pc, #16]	; (8007b9c <std+0x3c>)
 8007b8a:	62a3      	str	r3, [r4, #40]	; 0x28
 8007b8c:	4b04      	ldr	r3, [pc, #16]	; (8007ba0 <std+0x40>)
 8007b8e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007b90:	4b04      	ldr	r3, [pc, #16]	; (8007ba4 <std+0x44>)
 8007b92:	6323      	str	r3, [r4, #48]	; 0x30
 8007b94:	bd10      	pop	{r4, pc}
 8007b96:	bf00      	nop
 8007b98:	08008a05 	.word	0x08008a05
 8007b9c:	08008a27 	.word	0x08008a27
 8007ba0:	08008a5f 	.word	0x08008a5f
 8007ba4:	08008a83 	.word	0x08008a83

08007ba8 <_cleanup_r>:
 8007ba8:	4901      	ldr	r1, [pc, #4]	; (8007bb0 <_cleanup_r+0x8>)
 8007baa:	f000 b8af 	b.w	8007d0c <_fwalk_reent>
 8007bae:	bf00      	nop
 8007bb0:	08007ae9 	.word	0x08007ae9

08007bb4 <__sfmoreglue>:
 8007bb4:	2268      	movs	r2, #104	; 0x68
 8007bb6:	b570      	push	{r4, r5, r6, lr}
 8007bb8:	1e4d      	subs	r5, r1, #1
 8007bba:	4355      	muls	r5, r2
 8007bbc:	460e      	mov	r6, r1
 8007bbe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007bc2:	f000 fd43 	bl	800864c <_malloc_r>
 8007bc6:	4604      	mov	r4, r0
 8007bc8:	b140      	cbz	r0, 8007bdc <__sfmoreglue+0x28>
 8007bca:	2100      	movs	r1, #0
 8007bcc:	e9c0 1600 	strd	r1, r6, [r0]
 8007bd0:	300c      	adds	r0, #12
 8007bd2:	60a0      	str	r0, [r4, #8]
 8007bd4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007bd8:	f7fe faea 	bl	80061b0 <memset>
 8007bdc:	4620      	mov	r0, r4
 8007bde:	bd70      	pop	{r4, r5, r6, pc}

08007be0 <__sfp_lock_acquire>:
 8007be0:	4801      	ldr	r0, [pc, #4]	; (8007be8 <__sfp_lock_acquire+0x8>)
 8007be2:	f000 b8b8 	b.w	8007d56 <__retarget_lock_acquire_recursive>
 8007be6:	bf00      	nop
 8007be8:	20005b7d 	.word	0x20005b7d

08007bec <__sfp_lock_release>:
 8007bec:	4801      	ldr	r0, [pc, #4]	; (8007bf4 <__sfp_lock_release+0x8>)
 8007bee:	f000 b8b3 	b.w	8007d58 <__retarget_lock_release_recursive>
 8007bf2:	bf00      	nop
 8007bf4:	20005b7d 	.word	0x20005b7d

08007bf8 <__sinit_lock_acquire>:
 8007bf8:	4801      	ldr	r0, [pc, #4]	; (8007c00 <__sinit_lock_acquire+0x8>)
 8007bfa:	f000 b8ac 	b.w	8007d56 <__retarget_lock_acquire_recursive>
 8007bfe:	bf00      	nop
 8007c00:	20005b7e 	.word	0x20005b7e

08007c04 <__sinit_lock_release>:
 8007c04:	4801      	ldr	r0, [pc, #4]	; (8007c0c <__sinit_lock_release+0x8>)
 8007c06:	f000 b8a7 	b.w	8007d58 <__retarget_lock_release_recursive>
 8007c0a:	bf00      	nop
 8007c0c:	20005b7e 	.word	0x20005b7e

08007c10 <__sinit>:
 8007c10:	b510      	push	{r4, lr}
 8007c12:	4604      	mov	r4, r0
 8007c14:	f7ff fff0 	bl	8007bf8 <__sinit_lock_acquire>
 8007c18:	69a3      	ldr	r3, [r4, #24]
 8007c1a:	b11b      	cbz	r3, 8007c24 <__sinit+0x14>
 8007c1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c20:	f7ff bff0 	b.w	8007c04 <__sinit_lock_release>
 8007c24:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007c28:	6523      	str	r3, [r4, #80]	; 0x50
 8007c2a:	4b13      	ldr	r3, [pc, #76]	; (8007c78 <__sinit+0x68>)
 8007c2c:	4a13      	ldr	r2, [pc, #76]	; (8007c7c <__sinit+0x6c>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	62a2      	str	r2, [r4, #40]	; 0x28
 8007c32:	42a3      	cmp	r3, r4
 8007c34:	bf08      	it	eq
 8007c36:	2301      	moveq	r3, #1
 8007c38:	4620      	mov	r0, r4
 8007c3a:	bf08      	it	eq
 8007c3c:	61a3      	streq	r3, [r4, #24]
 8007c3e:	f000 f81f 	bl	8007c80 <__sfp>
 8007c42:	6060      	str	r0, [r4, #4]
 8007c44:	4620      	mov	r0, r4
 8007c46:	f000 f81b 	bl	8007c80 <__sfp>
 8007c4a:	60a0      	str	r0, [r4, #8]
 8007c4c:	4620      	mov	r0, r4
 8007c4e:	f000 f817 	bl	8007c80 <__sfp>
 8007c52:	2200      	movs	r2, #0
 8007c54:	2104      	movs	r1, #4
 8007c56:	60e0      	str	r0, [r4, #12]
 8007c58:	6860      	ldr	r0, [r4, #4]
 8007c5a:	f7ff ff81 	bl	8007b60 <std>
 8007c5e:	2201      	movs	r2, #1
 8007c60:	2109      	movs	r1, #9
 8007c62:	68a0      	ldr	r0, [r4, #8]
 8007c64:	f7ff ff7c 	bl	8007b60 <std>
 8007c68:	2202      	movs	r2, #2
 8007c6a:	2112      	movs	r1, #18
 8007c6c:	68e0      	ldr	r0, [r4, #12]
 8007c6e:	f7ff ff77 	bl	8007b60 <std>
 8007c72:	2301      	movs	r3, #1
 8007c74:	61a3      	str	r3, [r4, #24]
 8007c76:	e7d1      	b.n	8007c1c <__sinit+0xc>
 8007c78:	08008cf8 	.word	0x08008cf8
 8007c7c:	08007ba9 	.word	0x08007ba9

08007c80 <__sfp>:
 8007c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c82:	4607      	mov	r7, r0
 8007c84:	f7ff ffac 	bl	8007be0 <__sfp_lock_acquire>
 8007c88:	4b1e      	ldr	r3, [pc, #120]	; (8007d04 <__sfp+0x84>)
 8007c8a:	681e      	ldr	r6, [r3, #0]
 8007c8c:	69b3      	ldr	r3, [r6, #24]
 8007c8e:	b913      	cbnz	r3, 8007c96 <__sfp+0x16>
 8007c90:	4630      	mov	r0, r6
 8007c92:	f7ff ffbd 	bl	8007c10 <__sinit>
 8007c96:	3648      	adds	r6, #72	; 0x48
 8007c98:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007c9c:	3b01      	subs	r3, #1
 8007c9e:	d503      	bpl.n	8007ca8 <__sfp+0x28>
 8007ca0:	6833      	ldr	r3, [r6, #0]
 8007ca2:	b30b      	cbz	r3, 8007ce8 <__sfp+0x68>
 8007ca4:	6836      	ldr	r6, [r6, #0]
 8007ca6:	e7f7      	b.n	8007c98 <__sfp+0x18>
 8007ca8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007cac:	b9d5      	cbnz	r5, 8007ce4 <__sfp+0x64>
 8007cae:	4b16      	ldr	r3, [pc, #88]	; (8007d08 <__sfp+0x88>)
 8007cb0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007cb4:	60e3      	str	r3, [r4, #12]
 8007cb6:	6665      	str	r5, [r4, #100]	; 0x64
 8007cb8:	f000 f84c 	bl	8007d54 <__retarget_lock_init_recursive>
 8007cbc:	f7ff ff96 	bl	8007bec <__sfp_lock_release>
 8007cc0:	2208      	movs	r2, #8
 8007cc2:	4629      	mov	r1, r5
 8007cc4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007cc8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007ccc:	6025      	str	r5, [r4, #0]
 8007cce:	61a5      	str	r5, [r4, #24]
 8007cd0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007cd4:	f7fe fa6c 	bl	80061b0 <memset>
 8007cd8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007cdc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007ce0:	4620      	mov	r0, r4
 8007ce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ce4:	3468      	adds	r4, #104	; 0x68
 8007ce6:	e7d9      	b.n	8007c9c <__sfp+0x1c>
 8007ce8:	2104      	movs	r1, #4
 8007cea:	4638      	mov	r0, r7
 8007cec:	f7ff ff62 	bl	8007bb4 <__sfmoreglue>
 8007cf0:	4604      	mov	r4, r0
 8007cf2:	6030      	str	r0, [r6, #0]
 8007cf4:	2800      	cmp	r0, #0
 8007cf6:	d1d5      	bne.n	8007ca4 <__sfp+0x24>
 8007cf8:	f7ff ff78 	bl	8007bec <__sfp_lock_release>
 8007cfc:	230c      	movs	r3, #12
 8007cfe:	603b      	str	r3, [r7, #0]
 8007d00:	e7ee      	b.n	8007ce0 <__sfp+0x60>
 8007d02:	bf00      	nop
 8007d04:	08008cf8 	.word	0x08008cf8
 8007d08:	ffff0001 	.word	0xffff0001

08007d0c <_fwalk_reent>:
 8007d0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d10:	4606      	mov	r6, r0
 8007d12:	4688      	mov	r8, r1
 8007d14:	2700      	movs	r7, #0
 8007d16:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007d1a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007d1e:	f1b9 0901 	subs.w	r9, r9, #1
 8007d22:	d505      	bpl.n	8007d30 <_fwalk_reent+0x24>
 8007d24:	6824      	ldr	r4, [r4, #0]
 8007d26:	2c00      	cmp	r4, #0
 8007d28:	d1f7      	bne.n	8007d1a <_fwalk_reent+0xe>
 8007d2a:	4638      	mov	r0, r7
 8007d2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d30:	89ab      	ldrh	r3, [r5, #12]
 8007d32:	2b01      	cmp	r3, #1
 8007d34:	d907      	bls.n	8007d46 <_fwalk_reent+0x3a>
 8007d36:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007d3a:	3301      	adds	r3, #1
 8007d3c:	d003      	beq.n	8007d46 <_fwalk_reent+0x3a>
 8007d3e:	4629      	mov	r1, r5
 8007d40:	4630      	mov	r0, r6
 8007d42:	47c0      	blx	r8
 8007d44:	4307      	orrs	r7, r0
 8007d46:	3568      	adds	r5, #104	; 0x68
 8007d48:	e7e9      	b.n	8007d1e <_fwalk_reent+0x12>
	...

08007d4c <_localeconv_r>:
 8007d4c:	4800      	ldr	r0, [pc, #0]	; (8007d50 <_localeconv_r+0x4>)
 8007d4e:	4770      	bx	lr
 8007d50:	20000194 	.word	0x20000194

08007d54 <__retarget_lock_init_recursive>:
 8007d54:	4770      	bx	lr

08007d56 <__retarget_lock_acquire_recursive>:
 8007d56:	4770      	bx	lr

08007d58 <__retarget_lock_release_recursive>:
 8007d58:	4770      	bx	lr

08007d5a <__swhatbuf_r>:
 8007d5a:	b570      	push	{r4, r5, r6, lr}
 8007d5c:	460e      	mov	r6, r1
 8007d5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d62:	4614      	mov	r4, r2
 8007d64:	2900      	cmp	r1, #0
 8007d66:	461d      	mov	r5, r3
 8007d68:	b096      	sub	sp, #88	; 0x58
 8007d6a:	da08      	bge.n	8007d7e <__swhatbuf_r+0x24>
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007d72:	602a      	str	r2, [r5, #0]
 8007d74:	061a      	lsls	r2, r3, #24
 8007d76:	d410      	bmi.n	8007d9a <__swhatbuf_r+0x40>
 8007d78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d7c:	e00e      	b.n	8007d9c <__swhatbuf_r+0x42>
 8007d7e:	466a      	mov	r2, sp
 8007d80:	f000 fed6 	bl	8008b30 <_fstat_r>
 8007d84:	2800      	cmp	r0, #0
 8007d86:	dbf1      	blt.n	8007d6c <__swhatbuf_r+0x12>
 8007d88:	9a01      	ldr	r2, [sp, #4]
 8007d8a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007d8e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007d92:	425a      	negs	r2, r3
 8007d94:	415a      	adcs	r2, r3
 8007d96:	602a      	str	r2, [r5, #0]
 8007d98:	e7ee      	b.n	8007d78 <__swhatbuf_r+0x1e>
 8007d9a:	2340      	movs	r3, #64	; 0x40
 8007d9c:	2000      	movs	r0, #0
 8007d9e:	6023      	str	r3, [r4, #0]
 8007da0:	b016      	add	sp, #88	; 0x58
 8007da2:	bd70      	pop	{r4, r5, r6, pc}

08007da4 <__smakebuf_r>:
 8007da4:	898b      	ldrh	r3, [r1, #12]
 8007da6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007da8:	079d      	lsls	r5, r3, #30
 8007daa:	4606      	mov	r6, r0
 8007dac:	460c      	mov	r4, r1
 8007dae:	d507      	bpl.n	8007dc0 <__smakebuf_r+0x1c>
 8007db0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007db4:	6023      	str	r3, [r4, #0]
 8007db6:	6123      	str	r3, [r4, #16]
 8007db8:	2301      	movs	r3, #1
 8007dba:	6163      	str	r3, [r4, #20]
 8007dbc:	b002      	add	sp, #8
 8007dbe:	bd70      	pop	{r4, r5, r6, pc}
 8007dc0:	466a      	mov	r2, sp
 8007dc2:	ab01      	add	r3, sp, #4
 8007dc4:	f7ff ffc9 	bl	8007d5a <__swhatbuf_r>
 8007dc8:	9900      	ldr	r1, [sp, #0]
 8007dca:	4605      	mov	r5, r0
 8007dcc:	4630      	mov	r0, r6
 8007dce:	f000 fc3d 	bl	800864c <_malloc_r>
 8007dd2:	b948      	cbnz	r0, 8007de8 <__smakebuf_r+0x44>
 8007dd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dd8:	059a      	lsls	r2, r3, #22
 8007dda:	d4ef      	bmi.n	8007dbc <__smakebuf_r+0x18>
 8007ddc:	f023 0303 	bic.w	r3, r3, #3
 8007de0:	f043 0302 	orr.w	r3, r3, #2
 8007de4:	81a3      	strh	r3, [r4, #12]
 8007de6:	e7e3      	b.n	8007db0 <__smakebuf_r+0xc>
 8007de8:	4b0d      	ldr	r3, [pc, #52]	; (8007e20 <__smakebuf_r+0x7c>)
 8007dea:	62b3      	str	r3, [r6, #40]	; 0x28
 8007dec:	89a3      	ldrh	r3, [r4, #12]
 8007dee:	6020      	str	r0, [r4, #0]
 8007df0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007df4:	81a3      	strh	r3, [r4, #12]
 8007df6:	9b00      	ldr	r3, [sp, #0]
 8007df8:	6120      	str	r0, [r4, #16]
 8007dfa:	6163      	str	r3, [r4, #20]
 8007dfc:	9b01      	ldr	r3, [sp, #4]
 8007dfe:	b15b      	cbz	r3, 8007e18 <__smakebuf_r+0x74>
 8007e00:	4630      	mov	r0, r6
 8007e02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e06:	f000 fea5 	bl	8008b54 <_isatty_r>
 8007e0a:	b128      	cbz	r0, 8007e18 <__smakebuf_r+0x74>
 8007e0c:	89a3      	ldrh	r3, [r4, #12]
 8007e0e:	f023 0303 	bic.w	r3, r3, #3
 8007e12:	f043 0301 	orr.w	r3, r3, #1
 8007e16:	81a3      	strh	r3, [r4, #12]
 8007e18:	89a0      	ldrh	r0, [r4, #12]
 8007e1a:	4305      	orrs	r5, r0
 8007e1c:	81a5      	strh	r5, [r4, #12]
 8007e1e:	e7cd      	b.n	8007dbc <__smakebuf_r+0x18>
 8007e20:	08007ba9 	.word	0x08007ba9

08007e24 <malloc>:
 8007e24:	4b02      	ldr	r3, [pc, #8]	; (8007e30 <malloc+0xc>)
 8007e26:	4601      	mov	r1, r0
 8007e28:	6818      	ldr	r0, [r3, #0]
 8007e2a:	f000 bc0f 	b.w	800864c <_malloc_r>
 8007e2e:	bf00      	nop
 8007e30:	20000040 	.word	0x20000040

08007e34 <memchr>:
 8007e34:	4603      	mov	r3, r0
 8007e36:	b510      	push	{r4, lr}
 8007e38:	b2c9      	uxtb	r1, r1
 8007e3a:	4402      	add	r2, r0
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	4618      	mov	r0, r3
 8007e40:	d101      	bne.n	8007e46 <memchr+0x12>
 8007e42:	2000      	movs	r0, #0
 8007e44:	e003      	b.n	8007e4e <memchr+0x1a>
 8007e46:	7804      	ldrb	r4, [r0, #0]
 8007e48:	3301      	adds	r3, #1
 8007e4a:	428c      	cmp	r4, r1
 8007e4c:	d1f6      	bne.n	8007e3c <memchr+0x8>
 8007e4e:	bd10      	pop	{r4, pc}

08007e50 <_Balloc>:
 8007e50:	b570      	push	{r4, r5, r6, lr}
 8007e52:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007e54:	4604      	mov	r4, r0
 8007e56:	460d      	mov	r5, r1
 8007e58:	b976      	cbnz	r6, 8007e78 <_Balloc+0x28>
 8007e5a:	2010      	movs	r0, #16
 8007e5c:	f7ff ffe2 	bl	8007e24 <malloc>
 8007e60:	4602      	mov	r2, r0
 8007e62:	6260      	str	r0, [r4, #36]	; 0x24
 8007e64:	b920      	cbnz	r0, 8007e70 <_Balloc+0x20>
 8007e66:	2166      	movs	r1, #102	; 0x66
 8007e68:	4b17      	ldr	r3, [pc, #92]	; (8007ec8 <_Balloc+0x78>)
 8007e6a:	4818      	ldr	r0, [pc, #96]	; (8007ecc <_Balloc+0x7c>)
 8007e6c:	f000 fe20 	bl	8008ab0 <__assert_func>
 8007e70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e74:	6006      	str	r6, [r0, #0]
 8007e76:	60c6      	str	r6, [r0, #12]
 8007e78:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007e7a:	68f3      	ldr	r3, [r6, #12]
 8007e7c:	b183      	cbz	r3, 8007ea0 <_Balloc+0x50>
 8007e7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e80:	68db      	ldr	r3, [r3, #12]
 8007e82:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e86:	b9b8      	cbnz	r0, 8007eb8 <_Balloc+0x68>
 8007e88:	2101      	movs	r1, #1
 8007e8a:	fa01 f605 	lsl.w	r6, r1, r5
 8007e8e:	1d72      	adds	r2, r6, #5
 8007e90:	4620      	mov	r0, r4
 8007e92:	0092      	lsls	r2, r2, #2
 8007e94:	f000 fb5e 	bl	8008554 <_calloc_r>
 8007e98:	b160      	cbz	r0, 8007eb4 <_Balloc+0x64>
 8007e9a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e9e:	e00e      	b.n	8007ebe <_Balloc+0x6e>
 8007ea0:	2221      	movs	r2, #33	; 0x21
 8007ea2:	2104      	movs	r1, #4
 8007ea4:	4620      	mov	r0, r4
 8007ea6:	f000 fb55 	bl	8008554 <_calloc_r>
 8007eaa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007eac:	60f0      	str	r0, [r6, #12]
 8007eae:	68db      	ldr	r3, [r3, #12]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d1e4      	bne.n	8007e7e <_Balloc+0x2e>
 8007eb4:	2000      	movs	r0, #0
 8007eb6:	bd70      	pop	{r4, r5, r6, pc}
 8007eb8:	6802      	ldr	r2, [r0, #0]
 8007eba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ec4:	e7f7      	b.n	8007eb6 <_Balloc+0x66>
 8007ec6:	bf00      	nop
 8007ec8:	08008d3d 	.word	0x08008d3d
 8007ecc:	08008e20 	.word	0x08008e20

08007ed0 <_Bfree>:
 8007ed0:	b570      	push	{r4, r5, r6, lr}
 8007ed2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007ed4:	4605      	mov	r5, r0
 8007ed6:	460c      	mov	r4, r1
 8007ed8:	b976      	cbnz	r6, 8007ef8 <_Bfree+0x28>
 8007eda:	2010      	movs	r0, #16
 8007edc:	f7ff ffa2 	bl	8007e24 <malloc>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	6268      	str	r0, [r5, #36]	; 0x24
 8007ee4:	b920      	cbnz	r0, 8007ef0 <_Bfree+0x20>
 8007ee6:	218a      	movs	r1, #138	; 0x8a
 8007ee8:	4b08      	ldr	r3, [pc, #32]	; (8007f0c <_Bfree+0x3c>)
 8007eea:	4809      	ldr	r0, [pc, #36]	; (8007f10 <_Bfree+0x40>)
 8007eec:	f000 fde0 	bl	8008ab0 <__assert_func>
 8007ef0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ef4:	6006      	str	r6, [r0, #0]
 8007ef6:	60c6      	str	r6, [r0, #12]
 8007ef8:	b13c      	cbz	r4, 8007f0a <_Bfree+0x3a>
 8007efa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007efc:	6862      	ldr	r2, [r4, #4]
 8007efe:	68db      	ldr	r3, [r3, #12]
 8007f00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f04:	6021      	str	r1, [r4, #0]
 8007f06:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007f0a:	bd70      	pop	{r4, r5, r6, pc}
 8007f0c:	08008d3d 	.word	0x08008d3d
 8007f10:	08008e20 	.word	0x08008e20

08007f14 <__multadd>:
 8007f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f18:	4607      	mov	r7, r0
 8007f1a:	460c      	mov	r4, r1
 8007f1c:	461e      	mov	r6, r3
 8007f1e:	2000      	movs	r0, #0
 8007f20:	690d      	ldr	r5, [r1, #16]
 8007f22:	f101 0c14 	add.w	ip, r1, #20
 8007f26:	f8dc 3000 	ldr.w	r3, [ip]
 8007f2a:	3001      	adds	r0, #1
 8007f2c:	b299      	uxth	r1, r3
 8007f2e:	fb02 6101 	mla	r1, r2, r1, r6
 8007f32:	0c1e      	lsrs	r6, r3, #16
 8007f34:	0c0b      	lsrs	r3, r1, #16
 8007f36:	fb02 3306 	mla	r3, r2, r6, r3
 8007f3a:	b289      	uxth	r1, r1
 8007f3c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007f40:	4285      	cmp	r5, r0
 8007f42:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007f46:	f84c 1b04 	str.w	r1, [ip], #4
 8007f4a:	dcec      	bgt.n	8007f26 <__multadd+0x12>
 8007f4c:	b30e      	cbz	r6, 8007f92 <__multadd+0x7e>
 8007f4e:	68a3      	ldr	r3, [r4, #8]
 8007f50:	42ab      	cmp	r3, r5
 8007f52:	dc19      	bgt.n	8007f88 <__multadd+0x74>
 8007f54:	6861      	ldr	r1, [r4, #4]
 8007f56:	4638      	mov	r0, r7
 8007f58:	3101      	adds	r1, #1
 8007f5a:	f7ff ff79 	bl	8007e50 <_Balloc>
 8007f5e:	4680      	mov	r8, r0
 8007f60:	b928      	cbnz	r0, 8007f6e <__multadd+0x5a>
 8007f62:	4602      	mov	r2, r0
 8007f64:	21b5      	movs	r1, #181	; 0xb5
 8007f66:	4b0c      	ldr	r3, [pc, #48]	; (8007f98 <__multadd+0x84>)
 8007f68:	480c      	ldr	r0, [pc, #48]	; (8007f9c <__multadd+0x88>)
 8007f6a:	f000 fda1 	bl	8008ab0 <__assert_func>
 8007f6e:	6922      	ldr	r2, [r4, #16]
 8007f70:	f104 010c 	add.w	r1, r4, #12
 8007f74:	3202      	adds	r2, #2
 8007f76:	0092      	lsls	r2, r2, #2
 8007f78:	300c      	adds	r0, #12
 8007f7a:	f7fe f90b 	bl	8006194 <memcpy>
 8007f7e:	4621      	mov	r1, r4
 8007f80:	4638      	mov	r0, r7
 8007f82:	f7ff ffa5 	bl	8007ed0 <_Bfree>
 8007f86:	4644      	mov	r4, r8
 8007f88:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007f8c:	3501      	adds	r5, #1
 8007f8e:	615e      	str	r6, [r3, #20]
 8007f90:	6125      	str	r5, [r4, #16]
 8007f92:	4620      	mov	r0, r4
 8007f94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f98:	08008daf 	.word	0x08008daf
 8007f9c:	08008e20 	.word	0x08008e20

08007fa0 <__hi0bits>:
 8007fa0:	0c02      	lsrs	r2, r0, #16
 8007fa2:	0412      	lsls	r2, r2, #16
 8007fa4:	4603      	mov	r3, r0
 8007fa6:	b9ca      	cbnz	r2, 8007fdc <__hi0bits+0x3c>
 8007fa8:	0403      	lsls	r3, r0, #16
 8007faa:	2010      	movs	r0, #16
 8007fac:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007fb0:	bf04      	itt	eq
 8007fb2:	021b      	lsleq	r3, r3, #8
 8007fb4:	3008      	addeq	r0, #8
 8007fb6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007fba:	bf04      	itt	eq
 8007fbc:	011b      	lsleq	r3, r3, #4
 8007fbe:	3004      	addeq	r0, #4
 8007fc0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007fc4:	bf04      	itt	eq
 8007fc6:	009b      	lsleq	r3, r3, #2
 8007fc8:	3002      	addeq	r0, #2
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	db05      	blt.n	8007fda <__hi0bits+0x3a>
 8007fce:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007fd2:	f100 0001 	add.w	r0, r0, #1
 8007fd6:	bf08      	it	eq
 8007fd8:	2020      	moveq	r0, #32
 8007fda:	4770      	bx	lr
 8007fdc:	2000      	movs	r0, #0
 8007fde:	e7e5      	b.n	8007fac <__hi0bits+0xc>

08007fe0 <__lo0bits>:
 8007fe0:	6803      	ldr	r3, [r0, #0]
 8007fe2:	4602      	mov	r2, r0
 8007fe4:	f013 0007 	ands.w	r0, r3, #7
 8007fe8:	d00b      	beq.n	8008002 <__lo0bits+0x22>
 8007fea:	07d9      	lsls	r1, r3, #31
 8007fec:	d421      	bmi.n	8008032 <__lo0bits+0x52>
 8007fee:	0798      	lsls	r0, r3, #30
 8007ff0:	bf49      	itett	mi
 8007ff2:	085b      	lsrmi	r3, r3, #1
 8007ff4:	089b      	lsrpl	r3, r3, #2
 8007ff6:	2001      	movmi	r0, #1
 8007ff8:	6013      	strmi	r3, [r2, #0]
 8007ffa:	bf5c      	itt	pl
 8007ffc:	2002      	movpl	r0, #2
 8007ffe:	6013      	strpl	r3, [r2, #0]
 8008000:	4770      	bx	lr
 8008002:	b299      	uxth	r1, r3
 8008004:	b909      	cbnz	r1, 800800a <__lo0bits+0x2a>
 8008006:	2010      	movs	r0, #16
 8008008:	0c1b      	lsrs	r3, r3, #16
 800800a:	b2d9      	uxtb	r1, r3
 800800c:	b909      	cbnz	r1, 8008012 <__lo0bits+0x32>
 800800e:	3008      	adds	r0, #8
 8008010:	0a1b      	lsrs	r3, r3, #8
 8008012:	0719      	lsls	r1, r3, #28
 8008014:	bf04      	itt	eq
 8008016:	091b      	lsreq	r3, r3, #4
 8008018:	3004      	addeq	r0, #4
 800801a:	0799      	lsls	r1, r3, #30
 800801c:	bf04      	itt	eq
 800801e:	089b      	lsreq	r3, r3, #2
 8008020:	3002      	addeq	r0, #2
 8008022:	07d9      	lsls	r1, r3, #31
 8008024:	d403      	bmi.n	800802e <__lo0bits+0x4e>
 8008026:	085b      	lsrs	r3, r3, #1
 8008028:	f100 0001 	add.w	r0, r0, #1
 800802c:	d003      	beq.n	8008036 <__lo0bits+0x56>
 800802e:	6013      	str	r3, [r2, #0]
 8008030:	4770      	bx	lr
 8008032:	2000      	movs	r0, #0
 8008034:	4770      	bx	lr
 8008036:	2020      	movs	r0, #32
 8008038:	4770      	bx	lr
	...

0800803c <__i2b>:
 800803c:	b510      	push	{r4, lr}
 800803e:	460c      	mov	r4, r1
 8008040:	2101      	movs	r1, #1
 8008042:	f7ff ff05 	bl	8007e50 <_Balloc>
 8008046:	4602      	mov	r2, r0
 8008048:	b928      	cbnz	r0, 8008056 <__i2b+0x1a>
 800804a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800804e:	4b04      	ldr	r3, [pc, #16]	; (8008060 <__i2b+0x24>)
 8008050:	4804      	ldr	r0, [pc, #16]	; (8008064 <__i2b+0x28>)
 8008052:	f000 fd2d 	bl	8008ab0 <__assert_func>
 8008056:	2301      	movs	r3, #1
 8008058:	6144      	str	r4, [r0, #20]
 800805a:	6103      	str	r3, [r0, #16]
 800805c:	bd10      	pop	{r4, pc}
 800805e:	bf00      	nop
 8008060:	08008daf 	.word	0x08008daf
 8008064:	08008e20 	.word	0x08008e20

08008068 <__multiply>:
 8008068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800806c:	4691      	mov	r9, r2
 800806e:	690a      	ldr	r2, [r1, #16]
 8008070:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008074:	460c      	mov	r4, r1
 8008076:	429a      	cmp	r2, r3
 8008078:	bfbe      	ittt	lt
 800807a:	460b      	movlt	r3, r1
 800807c:	464c      	movlt	r4, r9
 800807e:	4699      	movlt	r9, r3
 8008080:	6927      	ldr	r7, [r4, #16]
 8008082:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008086:	68a3      	ldr	r3, [r4, #8]
 8008088:	6861      	ldr	r1, [r4, #4]
 800808a:	eb07 060a 	add.w	r6, r7, sl
 800808e:	42b3      	cmp	r3, r6
 8008090:	b085      	sub	sp, #20
 8008092:	bfb8      	it	lt
 8008094:	3101      	addlt	r1, #1
 8008096:	f7ff fedb 	bl	8007e50 <_Balloc>
 800809a:	b930      	cbnz	r0, 80080aa <__multiply+0x42>
 800809c:	4602      	mov	r2, r0
 800809e:	f240 115d 	movw	r1, #349	; 0x15d
 80080a2:	4b43      	ldr	r3, [pc, #268]	; (80081b0 <__multiply+0x148>)
 80080a4:	4843      	ldr	r0, [pc, #268]	; (80081b4 <__multiply+0x14c>)
 80080a6:	f000 fd03 	bl	8008ab0 <__assert_func>
 80080aa:	f100 0514 	add.w	r5, r0, #20
 80080ae:	462b      	mov	r3, r5
 80080b0:	2200      	movs	r2, #0
 80080b2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80080b6:	4543      	cmp	r3, r8
 80080b8:	d321      	bcc.n	80080fe <__multiply+0x96>
 80080ba:	f104 0314 	add.w	r3, r4, #20
 80080be:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80080c2:	f109 0314 	add.w	r3, r9, #20
 80080c6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80080ca:	9202      	str	r2, [sp, #8]
 80080cc:	1b3a      	subs	r2, r7, r4
 80080ce:	3a15      	subs	r2, #21
 80080d0:	f022 0203 	bic.w	r2, r2, #3
 80080d4:	3204      	adds	r2, #4
 80080d6:	f104 0115 	add.w	r1, r4, #21
 80080da:	428f      	cmp	r7, r1
 80080dc:	bf38      	it	cc
 80080de:	2204      	movcc	r2, #4
 80080e0:	9201      	str	r2, [sp, #4]
 80080e2:	9a02      	ldr	r2, [sp, #8]
 80080e4:	9303      	str	r3, [sp, #12]
 80080e6:	429a      	cmp	r2, r3
 80080e8:	d80c      	bhi.n	8008104 <__multiply+0x9c>
 80080ea:	2e00      	cmp	r6, #0
 80080ec:	dd03      	ble.n	80080f6 <__multiply+0x8e>
 80080ee:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d059      	beq.n	80081aa <__multiply+0x142>
 80080f6:	6106      	str	r6, [r0, #16]
 80080f8:	b005      	add	sp, #20
 80080fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080fe:	f843 2b04 	str.w	r2, [r3], #4
 8008102:	e7d8      	b.n	80080b6 <__multiply+0x4e>
 8008104:	f8b3 a000 	ldrh.w	sl, [r3]
 8008108:	f1ba 0f00 	cmp.w	sl, #0
 800810c:	d023      	beq.n	8008156 <__multiply+0xee>
 800810e:	46a9      	mov	r9, r5
 8008110:	f04f 0c00 	mov.w	ip, #0
 8008114:	f104 0e14 	add.w	lr, r4, #20
 8008118:	f85e 2b04 	ldr.w	r2, [lr], #4
 800811c:	f8d9 1000 	ldr.w	r1, [r9]
 8008120:	fa1f fb82 	uxth.w	fp, r2
 8008124:	b289      	uxth	r1, r1
 8008126:	fb0a 110b 	mla	r1, sl, fp, r1
 800812a:	4461      	add	r1, ip
 800812c:	f8d9 c000 	ldr.w	ip, [r9]
 8008130:	0c12      	lsrs	r2, r2, #16
 8008132:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008136:	fb0a c202 	mla	r2, sl, r2, ip
 800813a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800813e:	b289      	uxth	r1, r1
 8008140:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008144:	4577      	cmp	r7, lr
 8008146:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800814a:	f849 1b04 	str.w	r1, [r9], #4
 800814e:	d8e3      	bhi.n	8008118 <__multiply+0xb0>
 8008150:	9a01      	ldr	r2, [sp, #4]
 8008152:	f845 c002 	str.w	ip, [r5, r2]
 8008156:	9a03      	ldr	r2, [sp, #12]
 8008158:	3304      	adds	r3, #4
 800815a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800815e:	f1b9 0f00 	cmp.w	r9, #0
 8008162:	d020      	beq.n	80081a6 <__multiply+0x13e>
 8008164:	46ae      	mov	lr, r5
 8008166:	f04f 0a00 	mov.w	sl, #0
 800816a:	6829      	ldr	r1, [r5, #0]
 800816c:	f104 0c14 	add.w	ip, r4, #20
 8008170:	f8bc b000 	ldrh.w	fp, [ip]
 8008174:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008178:	b289      	uxth	r1, r1
 800817a:	fb09 220b 	mla	r2, r9, fp, r2
 800817e:	4492      	add	sl, r2
 8008180:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008184:	f84e 1b04 	str.w	r1, [lr], #4
 8008188:	f85c 2b04 	ldr.w	r2, [ip], #4
 800818c:	f8be 1000 	ldrh.w	r1, [lr]
 8008190:	0c12      	lsrs	r2, r2, #16
 8008192:	fb09 1102 	mla	r1, r9, r2, r1
 8008196:	4567      	cmp	r7, ip
 8008198:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800819c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80081a0:	d8e6      	bhi.n	8008170 <__multiply+0x108>
 80081a2:	9a01      	ldr	r2, [sp, #4]
 80081a4:	50a9      	str	r1, [r5, r2]
 80081a6:	3504      	adds	r5, #4
 80081a8:	e79b      	b.n	80080e2 <__multiply+0x7a>
 80081aa:	3e01      	subs	r6, #1
 80081ac:	e79d      	b.n	80080ea <__multiply+0x82>
 80081ae:	bf00      	nop
 80081b0:	08008daf 	.word	0x08008daf
 80081b4:	08008e20 	.word	0x08008e20

080081b8 <__pow5mult>:
 80081b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081bc:	4615      	mov	r5, r2
 80081be:	f012 0203 	ands.w	r2, r2, #3
 80081c2:	4606      	mov	r6, r0
 80081c4:	460f      	mov	r7, r1
 80081c6:	d007      	beq.n	80081d8 <__pow5mult+0x20>
 80081c8:	4c25      	ldr	r4, [pc, #148]	; (8008260 <__pow5mult+0xa8>)
 80081ca:	3a01      	subs	r2, #1
 80081cc:	2300      	movs	r3, #0
 80081ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80081d2:	f7ff fe9f 	bl	8007f14 <__multadd>
 80081d6:	4607      	mov	r7, r0
 80081d8:	10ad      	asrs	r5, r5, #2
 80081da:	d03d      	beq.n	8008258 <__pow5mult+0xa0>
 80081dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80081de:	b97c      	cbnz	r4, 8008200 <__pow5mult+0x48>
 80081e0:	2010      	movs	r0, #16
 80081e2:	f7ff fe1f 	bl	8007e24 <malloc>
 80081e6:	4602      	mov	r2, r0
 80081e8:	6270      	str	r0, [r6, #36]	; 0x24
 80081ea:	b928      	cbnz	r0, 80081f8 <__pow5mult+0x40>
 80081ec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80081f0:	4b1c      	ldr	r3, [pc, #112]	; (8008264 <__pow5mult+0xac>)
 80081f2:	481d      	ldr	r0, [pc, #116]	; (8008268 <__pow5mult+0xb0>)
 80081f4:	f000 fc5c 	bl	8008ab0 <__assert_func>
 80081f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80081fc:	6004      	str	r4, [r0, #0]
 80081fe:	60c4      	str	r4, [r0, #12]
 8008200:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008204:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008208:	b94c      	cbnz	r4, 800821e <__pow5mult+0x66>
 800820a:	f240 2171 	movw	r1, #625	; 0x271
 800820e:	4630      	mov	r0, r6
 8008210:	f7ff ff14 	bl	800803c <__i2b>
 8008214:	2300      	movs	r3, #0
 8008216:	4604      	mov	r4, r0
 8008218:	f8c8 0008 	str.w	r0, [r8, #8]
 800821c:	6003      	str	r3, [r0, #0]
 800821e:	f04f 0900 	mov.w	r9, #0
 8008222:	07eb      	lsls	r3, r5, #31
 8008224:	d50a      	bpl.n	800823c <__pow5mult+0x84>
 8008226:	4639      	mov	r1, r7
 8008228:	4622      	mov	r2, r4
 800822a:	4630      	mov	r0, r6
 800822c:	f7ff ff1c 	bl	8008068 <__multiply>
 8008230:	4680      	mov	r8, r0
 8008232:	4639      	mov	r1, r7
 8008234:	4630      	mov	r0, r6
 8008236:	f7ff fe4b 	bl	8007ed0 <_Bfree>
 800823a:	4647      	mov	r7, r8
 800823c:	106d      	asrs	r5, r5, #1
 800823e:	d00b      	beq.n	8008258 <__pow5mult+0xa0>
 8008240:	6820      	ldr	r0, [r4, #0]
 8008242:	b938      	cbnz	r0, 8008254 <__pow5mult+0x9c>
 8008244:	4622      	mov	r2, r4
 8008246:	4621      	mov	r1, r4
 8008248:	4630      	mov	r0, r6
 800824a:	f7ff ff0d 	bl	8008068 <__multiply>
 800824e:	6020      	str	r0, [r4, #0]
 8008250:	f8c0 9000 	str.w	r9, [r0]
 8008254:	4604      	mov	r4, r0
 8008256:	e7e4      	b.n	8008222 <__pow5mult+0x6a>
 8008258:	4638      	mov	r0, r7
 800825a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800825e:	bf00      	nop
 8008260:	08008f70 	.word	0x08008f70
 8008264:	08008d3d 	.word	0x08008d3d
 8008268:	08008e20 	.word	0x08008e20

0800826c <__lshift>:
 800826c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008270:	460c      	mov	r4, r1
 8008272:	4607      	mov	r7, r0
 8008274:	4691      	mov	r9, r2
 8008276:	6923      	ldr	r3, [r4, #16]
 8008278:	6849      	ldr	r1, [r1, #4]
 800827a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800827e:	68a3      	ldr	r3, [r4, #8]
 8008280:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008284:	f108 0601 	add.w	r6, r8, #1
 8008288:	42b3      	cmp	r3, r6
 800828a:	db0b      	blt.n	80082a4 <__lshift+0x38>
 800828c:	4638      	mov	r0, r7
 800828e:	f7ff fddf 	bl	8007e50 <_Balloc>
 8008292:	4605      	mov	r5, r0
 8008294:	b948      	cbnz	r0, 80082aa <__lshift+0x3e>
 8008296:	4602      	mov	r2, r0
 8008298:	f240 11d9 	movw	r1, #473	; 0x1d9
 800829c:	4b29      	ldr	r3, [pc, #164]	; (8008344 <__lshift+0xd8>)
 800829e:	482a      	ldr	r0, [pc, #168]	; (8008348 <__lshift+0xdc>)
 80082a0:	f000 fc06 	bl	8008ab0 <__assert_func>
 80082a4:	3101      	adds	r1, #1
 80082a6:	005b      	lsls	r3, r3, #1
 80082a8:	e7ee      	b.n	8008288 <__lshift+0x1c>
 80082aa:	2300      	movs	r3, #0
 80082ac:	f100 0114 	add.w	r1, r0, #20
 80082b0:	f100 0210 	add.w	r2, r0, #16
 80082b4:	4618      	mov	r0, r3
 80082b6:	4553      	cmp	r3, sl
 80082b8:	db37      	blt.n	800832a <__lshift+0xbe>
 80082ba:	6920      	ldr	r0, [r4, #16]
 80082bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80082c0:	f104 0314 	add.w	r3, r4, #20
 80082c4:	f019 091f 	ands.w	r9, r9, #31
 80082c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80082cc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80082d0:	d02f      	beq.n	8008332 <__lshift+0xc6>
 80082d2:	468a      	mov	sl, r1
 80082d4:	f04f 0c00 	mov.w	ip, #0
 80082d8:	f1c9 0e20 	rsb	lr, r9, #32
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	fa02 f209 	lsl.w	r2, r2, r9
 80082e2:	ea42 020c 	orr.w	r2, r2, ip
 80082e6:	f84a 2b04 	str.w	r2, [sl], #4
 80082ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80082ee:	4298      	cmp	r0, r3
 80082f0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80082f4:	d8f2      	bhi.n	80082dc <__lshift+0x70>
 80082f6:	1b03      	subs	r3, r0, r4
 80082f8:	3b15      	subs	r3, #21
 80082fa:	f023 0303 	bic.w	r3, r3, #3
 80082fe:	3304      	adds	r3, #4
 8008300:	f104 0215 	add.w	r2, r4, #21
 8008304:	4290      	cmp	r0, r2
 8008306:	bf38      	it	cc
 8008308:	2304      	movcc	r3, #4
 800830a:	f841 c003 	str.w	ip, [r1, r3]
 800830e:	f1bc 0f00 	cmp.w	ip, #0
 8008312:	d001      	beq.n	8008318 <__lshift+0xac>
 8008314:	f108 0602 	add.w	r6, r8, #2
 8008318:	3e01      	subs	r6, #1
 800831a:	4638      	mov	r0, r7
 800831c:	4621      	mov	r1, r4
 800831e:	612e      	str	r6, [r5, #16]
 8008320:	f7ff fdd6 	bl	8007ed0 <_Bfree>
 8008324:	4628      	mov	r0, r5
 8008326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800832a:	f842 0f04 	str.w	r0, [r2, #4]!
 800832e:	3301      	adds	r3, #1
 8008330:	e7c1      	b.n	80082b6 <__lshift+0x4a>
 8008332:	3904      	subs	r1, #4
 8008334:	f853 2b04 	ldr.w	r2, [r3], #4
 8008338:	4298      	cmp	r0, r3
 800833a:	f841 2f04 	str.w	r2, [r1, #4]!
 800833e:	d8f9      	bhi.n	8008334 <__lshift+0xc8>
 8008340:	e7ea      	b.n	8008318 <__lshift+0xac>
 8008342:	bf00      	nop
 8008344:	08008daf 	.word	0x08008daf
 8008348:	08008e20 	.word	0x08008e20

0800834c <__mcmp>:
 800834c:	4603      	mov	r3, r0
 800834e:	690a      	ldr	r2, [r1, #16]
 8008350:	6900      	ldr	r0, [r0, #16]
 8008352:	b530      	push	{r4, r5, lr}
 8008354:	1a80      	subs	r0, r0, r2
 8008356:	d10d      	bne.n	8008374 <__mcmp+0x28>
 8008358:	3314      	adds	r3, #20
 800835a:	3114      	adds	r1, #20
 800835c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008360:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008364:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008368:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800836c:	4295      	cmp	r5, r2
 800836e:	d002      	beq.n	8008376 <__mcmp+0x2a>
 8008370:	d304      	bcc.n	800837c <__mcmp+0x30>
 8008372:	2001      	movs	r0, #1
 8008374:	bd30      	pop	{r4, r5, pc}
 8008376:	42a3      	cmp	r3, r4
 8008378:	d3f4      	bcc.n	8008364 <__mcmp+0x18>
 800837a:	e7fb      	b.n	8008374 <__mcmp+0x28>
 800837c:	f04f 30ff 	mov.w	r0, #4294967295
 8008380:	e7f8      	b.n	8008374 <__mcmp+0x28>
	...

08008384 <__mdiff>:
 8008384:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008388:	460d      	mov	r5, r1
 800838a:	4607      	mov	r7, r0
 800838c:	4611      	mov	r1, r2
 800838e:	4628      	mov	r0, r5
 8008390:	4614      	mov	r4, r2
 8008392:	f7ff ffdb 	bl	800834c <__mcmp>
 8008396:	1e06      	subs	r6, r0, #0
 8008398:	d111      	bne.n	80083be <__mdiff+0x3a>
 800839a:	4631      	mov	r1, r6
 800839c:	4638      	mov	r0, r7
 800839e:	f7ff fd57 	bl	8007e50 <_Balloc>
 80083a2:	4602      	mov	r2, r0
 80083a4:	b928      	cbnz	r0, 80083b2 <__mdiff+0x2e>
 80083a6:	f240 2132 	movw	r1, #562	; 0x232
 80083aa:	4b3a      	ldr	r3, [pc, #232]	; (8008494 <__mdiff+0x110>)
 80083ac:	483a      	ldr	r0, [pc, #232]	; (8008498 <__mdiff+0x114>)
 80083ae:	f000 fb7f 	bl	8008ab0 <__assert_func>
 80083b2:	2301      	movs	r3, #1
 80083b4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80083b8:	4610      	mov	r0, r2
 80083ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083be:	bfa4      	itt	ge
 80083c0:	4623      	movge	r3, r4
 80083c2:	462c      	movge	r4, r5
 80083c4:	4638      	mov	r0, r7
 80083c6:	6861      	ldr	r1, [r4, #4]
 80083c8:	bfa6      	itte	ge
 80083ca:	461d      	movge	r5, r3
 80083cc:	2600      	movge	r6, #0
 80083ce:	2601      	movlt	r6, #1
 80083d0:	f7ff fd3e 	bl	8007e50 <_Balloc>
 80083d4:	4602      	mov	r2, r0
 80083d6:	b918      	cbnz	r0, 80083e0 <__mdiff+0x5c>
 80083d8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80083dc:	4b2d      	ldr	r3, [pc, #180]	; (8008494 <__mdiff+0x110>)
 80083de:	e7e5      	b.n	80083ac <__mdiff+0x28>
 80083e0:	f102 0814 	add.w	r8, r2, #20
 80083e4:	46c2      	mov	sl, r8
 80083e6:	f04f 0c00 	mov.w	ip, #0
 80083ea:	6927      	ldr	r7, [r4, #16]
 80083ec:	60c6      	str	r6, [r0, #12]
 80083ee:	692e      	ldr	r6, [r5, #16]
 80083f0:	f104 0014 	add.w	r0, r4, #20
 80083f4:	f105 0914 	add.w	r9, r5, #20
 80083f8:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80083fc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008400:	3410      	adds	r4, #16
 8008402:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008406:	f859 3b04 	ldr.w	r3, [r9], #4
 800840a:	fa1f f18b 	uxth.w	r1, fp
 800840e:	448c      	add	ip, r1
 8008410:	b299      	uxth	r1, r3
 8008412:	0c1b      	lsrs	r3, r3, #16
 8008414:	ebac 0101 	sub.w	r1, ip, r1
 8008418:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800841c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008420:	b289      	uxth	r1, r1
 8008422:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008426:	454e      	cmp	r6, r9
 8008428:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800842c:	f84a 3b04 	str.w	r3, [sl], #4
 8008430:	d8e7      	bhi.n	8008402 <__mdiff+0x7e>
 8008432:	1b73      	subs	r3, r6, r5
 8008434:	3b15      	subs	r3, #21
 8008436:	f023 0303 	bic.w	r3, r3, #3
 800843a:	3515      	adds	r5, #21
 800843c:	3304      	adds	r3, #4
 800843e:	42ae      	cmp	r6, r5
 8008440:	bf38      	it	cc
 8008442:	2304      	movcc	r3, #4
 8008444:	4418      	add	r0, r3
 8008446:	4443      	add	r3, r8
 8008448:	461e      	mov	r6, r3
 800844a:	4605      	mov	r5, r0
 800844c:	4575      	cmp	r5, lr
 800844e:	d30e      	bcc.n	800846e <__mdiff+0xea>
 8008450:	f10e 0103 	add.w	r1, lr, #3
 8008454:	1a09      	subs	r1, r1, r0
 8008456:	f021 0103 	bic.w	r1, r1, #3
 800845a:	3803      	subs	r0, #3
 800845c:	4586      	cmp	lr, r0
 800845e:	bf38      	it	cc
 8008460:	2100      	movcc	r1, #0
 8008462:	4419      	add	r1, r3
 8008464:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008468:	b18b      	cbz	r3, 800848e <__mdiff+0x10a>
 800846a:	6117      	str	r7, [r2, #16]
 800846c:	e7a4      	b.n	80083b8 <__mdiff+0x34>
 800846e:	f855 8b04 	ldr.w	r8, [r5], #4
 8008472:	fa1f f188 	uxth.w	r1, r8
 8008476:	4461      	add	r1, ip
 8008478:	140c      	asrs	r4, r1, #16
 800847a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800847e:	b289      	uxth	r1, r1
 8008480:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008484:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008488:	f846 1b04 	str.w	r1, [r6], #4
 800848c:	e7de      	b.n	800844c <__mdiff+0xc8>
 800848e:	3f01      	subs	r7, #1
 8008490:	e7e8      	b.n	8008464 <__mdiff+0xe0>
 8008492:	bf00      	nop
 8008494:	08008daf 	.word	0x08008daf
 8008498:	08008e20 	.word	0x08008e20

0800849c <__d2b>:
 800849c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80084a0:	2101      	movs	r1, #1
 80084a2:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80084a6:	4690      	mov	r8, r2
 80084a8:	461d      	mov	r5, r3
 80084aa:	f7ff fcd1 	bl	8007e50 <_Balloc>
 80084ae:	4604      	mov	r4, r0
 80084b0:	b930      	cbnz	r0, 80084c0 <__d2b+0x24>
 80084b2:	4602      	mov	r2, r0
 80084b4:	f240 310a 	movw	r1, #778	; 0x30a
 80084b8:	4b24      	ldr	r3, [pc, #144]	; (800854c <__d2b+0xb0>)
 80084ba:	4825      	ldr	r0, [pc, #148]	; (8008550 <__d2b+0xb4>)
 80084bc:	f000 faf8 	bl	8008ab0 <__assert_func>
 80084c0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80084c4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80084c8:	bb2d      	cbnz	r5, 8008516 <__d2b+0x7a>
 80084ca:	9301      	str	r3, [sp, #4]
 80084cc:	f1b8 0300 	subs.w	r3, r8, #0
 80084d0:	d026      	beq.n	8008520 <__d2b+0x84>
 80084d2:	4668      	mov	r0, sp
 80084d4:	9300      	str	r3, [sp, #0]
 80084d6:	f7ff fd83 	bl	8007fe0 <__lo0bits>
 80084da:	9900      	ldr	r1, [sp, #0]
 80084dc:	b1f0      	cbz	r0, 800851c <__d2b+0x80>
 80084de:	9a01      	ldr	r2, [sp, #4]
 80084e0:	f1c0 0320 	rsb	r3, r0, #32
 80084e4:	fa02 f303 	lsl.w	r3, r2, r3
 80084e8:	430b      	orrs	r3, r1
 80084ea:	40c2      	lsrs	r2, r0
 80084ec:	6163      	str	r3, [r4, #20]
 80084ee:	9201      	str	r2, [sp, #4]
 80084f0:	9b01      	ldr	r3, [sp, #4]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	bf14      	ite	ne
 80084f6:	2102      	movne	r1, #2
 80084f8:	2101      	moveq	r1, #1
 80084fa:	61a3      	str	r3, [r4, #24]
 80084fc:	6121      	str	r1, [r4, #16]
 80084fe:	b1c5      	cbz	r5, 8008532 <__d2b+0x96>
 8008500:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008504:	4405      	add	r5, r0
 8008506:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800850a:	603d      	str	r5, [r7, #0]
 800850c:	6030      	str	r0, [r6, #0]
 800850e:	4620      	mov	r0, r4
 8008510:	b002      	add	sp, #8
 8008512:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008516:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800851a:	e7d6      	b.n	80084ca <__d2b+0x2e>
 800851c:	6161      	str	r1, [r4, #20]
 800851e:	e7e7      	b.n	80084f0 <__d2b+0x54>
 8008520:	a801      	add	r0, sp, #4
 8008522:	f7ff fd5d 	bl	8007fe0 <__lo0bits>
 8008526:	2101      	movs	r1, #1
 8008528:	9b01      	ldr	r3, [sp, #4]
 800852a:	6121      	str	r1, [r4, #16]
 800852c:	6163      	str	r3, [r4, #20]
 800852e:	3020      	adds	r0, #32
 8008530:	e7e5      	b.n	80084fe <__d2b+0x62>
 8008532:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8008536:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800853a:	6038      	str	r0, [r7, #0]
 800853c:	6918      	ldr	r0, [r3, #16]
 800853e:	f7ff fd2f 	bl	8007fa0 <__hi0bits>
 8008542:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8008546:	6031      	str	r1, [r6, #0]
 8008548:	e7e1      	b.n	800850e <__d2b+0x72>
 800854a:	bf00      	nop
 800854c:	08008daf 	.word	0x08008daf
 8008550:	08008e20 	.word	0x08008e20

08008554 <_calloc_r>:
 8008554:	b570      	push	{r4, r5, r6, lr}
 8008556:	fba1 5402 	umull	r5, r4, r1, r2
 800855a:	b934      	cbnz	r4, 800856a <_calloc_r+0x16>
 800855c:	4629      	mov	r1, r5
 800855e:	f000 f875 	bl	800864c <_malloc_r>
 8008562:	4606      	mov	r6, r0
 8008564:	b928      	cbnz	r0, 8008572 <_calloc_r+0x1e>
 8008566:	4630      	mov	r0, r6
 8008568:	bd70      	pop	{r4, r5, r6, pc}
 800856a:	220c      	movs	r2, #12
 800856c:	2600      	movs	r6, #0
 800856e:	6002      	str	r2, [r0, #0]
 8008570:	e7f9      	b.n	8008566 <_calloc_r+0x12>
 8008572:	462a      	mov	r2, r5
 8008574:	4621      	mov	r1, r4
 8008576:	f7fd fe1b 	bl	80061b0 <memset>
 800857a:	e7f4      	b.n	8008566 <_calloc_r+0x12>

0800857c <_free_r>:
 800857c:	b538      	push	{r3, r4, r5, lr}
 800857e:	4605      	mov	r5, r0
 8008580:	2900      	cmp	r1, #0
 8008582:	d040      	beq.n	8008606 <_free_r+0x8a>
 8008584:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008588:	1f0c      	subs	r4, r1, #4
 800858a:	2b00      	cmp	r3, #0
 800858c:	bfb8      	it	lt
 800858e:	18e4      	addlt	r4, r4, r3
 8008590:	f000 fb14 	bl	8008bbc <__malloc_lock>
 8008594:	4a1c      	ldr	r2, [pc, #112]	; (8008608 <_free_r+0x8c>)
 8008596:	6813      	ldr	r3, [r2, #0]
 8008598:	b933      	cbnz	r3, 80085a8 <_free_r+0x2c>
 800859a:	6063      	str	r3, [r4, #4]
 800859c:	6014      	str	r4, [r2, #0]
 800859e:	4628      	mov	r0, r5
 80085a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085a4:	f000 bb10 	b.w	8008bc8 <__malloc_unlock>
 80085a8:	42a3      	cmp	r3, r4
 80085aa:	d908      	bls.n	80085be <_free_r+0x42>
 80085ac:	6820      	ldr	r0, [r4, #0]
 80085ae:	1821      	adds	r1, r4, r0
 80085b0:	428b      	cmp	r3, r1
 80085b2:	bf01      	itttt	eq
 80085b4:	6819      	ldreq	r1, [r3, #0]
 80085b6:	685b      	ldreq	r3, [r3, #4]
 80085b8:	1809      	addeq	r1, r1, r0
 80085ba:	6021      	streq	r1, [r4, #0]
 80085bc:	e7ed      	b.n	800859a <_free_r+0x1e>
 80085be:	461a      	mov	r2, r3
 80085c0:	685b      	ldr	r3, [r3, #4]
 80085c2:	b10b      	cbz	r3, 80085c8 <_free_r+0x4c>
 80085c4:	42a3      	cmp	r3, r4
 80085c6:	d9fa      	bls.n	80085be <_free_r+0x42>
 80085c8:	6811      	ldr	r1, [r2, #0]
 80085ca:	1850      	adds	r0, r2, r1
 80085cc:	42a0      	cmp	r0, r4
 80085ce:	d10b      	bne.n	80085e8 <_free_r+0x6c>
 80085d0:	6820      	ldr	r0, [r4, #0]
 80085d2:	4401      	add	r1, r0
 80085d4:	1850      	adds	r0, r2, r1
 80085d6:	4283      	cmp	r3, r0
 80085d8:	6011      	str	r1, [r2, #0]
 80085da:	d1e0      	bne.n	800859e <_free_r+0x22>
 80085dc:	6818      	ldr	r0, [r3, #0]
 80085de:	685b      	ldr	r3, [r3, #4]
 80085e0:	4401      	add	r1, r0
 80085e2:	6011      	str	r1, [r2, #0]
 80085e4:	6053      	str	r3, [r2, #4]
 80085e6:	e7da      	b.n	800859e <_free_r+0x22>
 80085e8:	d902      	bls.n	80085f0 <_free_r+0x74>
 80085ea:	230c      	movs	r3, #12
 80085ec:	602b      	str	r3, [r5, #0]
 80085ee:	e7d6      	b.n	800859e <_free_r+0x22>
 80085f0:	6820      	ldr	r0, [r4, #0]
 80085f2:	1821      	adds	r1, r4, r0
 80085f4:	428b      	cmp	r3, r1
 80085f6:	bf01      	itttt	eq
 80085f8:	6819      	ldreq	r1, [r3, #0]
 80085fa:	685b      	ldreq	r3, [r3, #4]
 80085fc:	1809      	addeq	r1, r1, r0
 80085fe:	6021      	streq	r1, [r4, #0]
 8008600:	6063      	str	r3, [r4, #4]
 8008602:	6054      	str	r4, [r2, #4]
 8008604:	e7cb      	b.n	800859e <_free_r+0x22>
 8008606:	bd38      	pop	{r3, r4, r5, pc}
 8008608:	20005b80 	.word	0x20005b80

0800860c <sbrk_aligned>:
 800860c:	b570      	push	{r4, r5, r6, lr}
 800860e:	4e0e      	ldr	r6, [pc, #56]	; (8008648 <sbrk_aligned+0x3c>)
 8008610:	460c      	mov	r4, r1
 8008612:	6831      	ldr	r1, [r6, #0]
 8008614:	4605      	mov	r5, r0
 8008616:	b911      	cbnz	r1, 800861e <sbrk_aligned+0x12>
 8008618:	f000 f9e4 	bl	80089e4 <_sbrk_r>
 800861c:	6030      	str	r0, [r6, #0]
 800861e:	4621      	mov	r1, r4
 8008620:	4628      	mov	r0, r5
 8008622:	f000 f9df 	bl	80089e4 <_sbrk_r>
 8008626:	1c43      	adds	r3, r0, #1
 8008628:	d00a      	beq.n	8008640 <sbrk_aligned+0x34>
 800862a:	1cc4      	adds	r4, r0, #3
 800862c:	f024 0403 	bic.w	r4, r4, #3
 8008630:	42a0      	cmp	r0, r4
 8008632:	d007      	beq.n	8008644 <sbrk_aligned+0x38>
 8008634:	1a21      	subs	r1, r4, r0
 8008636:	4628      	mov	r0, r5
 8008638:	f000 f9d4 	bl	80089e4 <_sbrk_r>
 800863c:	3001      	adds	r0, #1
 800863e:	d101      	bne.n	8008644 <sbrk_aligned+0x38>
 8008640:	f04f 34ff 	mov.w	r4, #4294967295
 8008644:	4620      	mov	r0, r4
 8008646:	bd70      	pop	{r4, r5, r6, pc}
 8008648:	20005b84 	.word	0x20005b84

0800864c <_malloc_r>:
 800864c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008650:	1ccd      	adds	r5, r1, #3
 8008652:	f025 0503 	bic.w	r5, r5, #3
 8008656:	3508      	adds	r5, #8
 8008658:	2d0c      	cmp	r5, #12
 800865a:	bf38      	it	cc
 800865c:	250c      	movcc	r5, #12
 800865e:	2d00      	cmp	r5, #0
 8008660:	4607      	mov	r7, r0
 8008662:	db01      	blt.n	8008668 <_malloc_r+0x1c>
 8008664:	42a9      	cmp	r1, r5
 8008666:	d905      	bls.n	8008674 <_malloc_r+0x28>
 8008668:	230c      	movs	r3, #12
 800866a:	2600      	movs	r6, #0
 800866c:	603b      	str	r3, [r7, #0]
 800866e:	4630      	mov	r0, r6
 8008670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008674:	4e2e      	ldr	r6, [pc, #184]	; (8008730 <_malloc_r+0xe4>)
 8008676:	f000 faa1 	bl	8008bbc <__malloc_lock>
 800867a:	6833      	ldr	r3, [r6, #0]
 800867c:	461c      	mov	r4, r3
 800867e:	bb34      	cbnz	r4, 80086ce <_malloc_r+0x82>
 8008680:	4629      	mov	r1, r5
 8008682:	4638      	mov	r0, r7
 8008684:	f7ff ffc2 	bl	800860c <sbrk_aligned>
 8008688:	1c43      	adds	r3, r0, #1
 800868a:	4604      	mov	r4, r0
 800868c:	d14d      	bne.n	800872a <_malloc_r+0xde>
 800868e:	6834      	ldr	r4, [r6, #0]
 8008690:	4626      	mov	r6, r4
 8008692:	2e00      	cmp	r6, #0
 8008694:	d140      	bne.n	8008718 <_malloc_r+0xcc>
 8008696:	6823      	ldr	r3, [r4, #0]
 8008698:	4631      	mov	r1, r6
 800869a:	4638      	mov	r0, r7
 800869c:	eb04 0803 	add.w	r8, r4, r3
 80086a0:	f000 f9a0 	bl	80089e4 <_sbrk_r>
 80086a4:	4580      	cmp	r8, r0
 80086a6:	d13a      	bne.n	800871e <_malloc_r+0xd2>
 80086a8:	6821      	ldr	r1, [r4, #0]
 80086aa:	3503      	adds	r5, #3
 80086ac:	1a6d      	subs	r5, r5, r1
 80086ae:	f025 0503 	bic.w	r5, r5, #3
 80086b2:	3508      	adds	r5, #8
 80086b4:	2d0c      	cmp	r5, #12
 80086b6:	bf38      	it	cc
 80086b8:	250c      	movcc	r5, #12
 80086ba:	4638      	mov	r0, r7
 80086bc:	4629      	mov	r1, r5
 80086be:	f7ff ffa5 	bl	800860c <sbrk_aligned>
 80086c2:	3001      	adds	r0, #1
 80086c4:	d02b      	beq.n	800871e <_malloc_r+0xd2>
 80086c6:	6823      	ldr	r3, [r4, #0]
 80086c8:	442b      	add	r3, r5
 80086ca:	6023      	str	r3, [r4, #0]
 80086cc:	e00e      	b.n	80086ec <_malloc_r+0xa0>
 80086ce:	6822      	ldr	r2, [r4, #0]
 80086d0:	1b52      	subs	r2, r2, r5
 80086d2:	d41e      	bmi.n	8008712 <_malloc_r+0xc6>
 80086d4:	2a0b      	cmp	r2, #11
 80086d6:	d916      	bls.n	8008706 <_malloc_r+0xba>
 80086d8:	1961      	adds	r1, r4, r5
 80086da:	42a3      	cmp	r3, r4
 80086dc:	6025      	str	r5, [r4, #0]
 80086de:	bf18      	it	ne
 80086e0:	6059      	strne	r1, [r3, #4]
 80086e2:	6863      	ldr	r3, [r4, #4]
 80086e4:	bf08      	it	eq
 80086e6:	6031      	streq	r1, [r6, #0]
 80086e8:	5162      	str	r2, [r4, r5]
 80086ea:	604b      	str	r3, [r1, #4]
 80086ec:	4638      	mov	r0, r7
 80086ee:	f104 060b 	add.w	r6, r4, #11
 80086f2:	f000 fa69 	bl	8008bc8 <__malloc_unlock>
 80086f6:	f026 0607 	bic.w	r6, r6, #7
 80086fa:	1d23      	adds	r3, r4, #4
 80086fc:	1af2      	subs	r2, r6, r3
 80086fe:	d0b6      	beq.n	800866e <_malloc_r+0x22>
 8008700:	1b9b      	subs	r3, r3, r6
 8008702:	50a3      	str	r3, [r4, r2]
 8008704:	e7b3      	b.n	800866e <_malloc_r+0x22>
 8008706:	6862      	ldr	r2, [r4, #4]
 8008708:	42a3      	cmp	r3, r4
 800870a:	bf0c      	ite	eq
 800870c:	6032      	streq	r2, [r6, #0]
 800870e:	605a      	strne	r2, [r3, #4]
 8008710:	e7ec      	b.n	80086ec <_malloc_r+0xa0>
 8008712:	4623      	mov	r3, r4
 8008714:	6864      	ldr	r4, [r4, #4]
 8008716:	e7b2      	b.n	800867e <_malloc_r+0x32>
 8008718:	4634      	mov	r4, r6
 800871a:	6876      	ldr	r6, [r6, #4]
 800871c:	e7b9      	b.n	8008692 <_malloc_r+0x46>
 800871e:	230c      	movs	r3, #12
 8008720:	4638      	mov	r0, r7
 8008722:	603b      	str	r3, [r7, #0]
 8008724:	f000 fa50 	bl	8008bc8 <__malloc_unlock>
 8008728:	e7a1      	b.n	800866e <_malloc_r+0x22>
 800872a:	6025      	str	r5, [r4, #0]
 800872c:	e7de      	b.n	80086ec <_malloc_r+0xa0>
 800872e:	bf00      	nop
 8008730:	20005b80 	.word	0x20005b80

08008734 <__sfputc_r>:
 8008734:	6893      	ldr	r3, [r2, #8]
 8008736:	b410      	push	{r4}
 8008738:	3b01      	subs	r3, #1
 800873a:	2b00      	cmp	r3, #0
 800873c:	6093      	str	r3, [r2, #8]
 800873e:	da07      	bge.n	8008750 <__sfputc_r+0x1c>
 8008740:	6994      	ldr	r4, [r2, #24]
 8008742:	42a3      	cmp	r3, r4
 8008744:	db01      	blt.n	800874a <__sfputc_r+0x16>
 8008746:	290a      	cmp	r1, #10
 8008748:	d102      	bne.n	8008750 <__sfputc_r+0x1c>
 800874a:	bc10      	pop	{r4}
 800874c:	f7fe ba0e 	b.w	8006b6c <__swbuf_r>
 8008750:	6813      	ldr	r3, [r2, #0]
 8008752:	1c58      	adds	r0, r3, #1
 8008754:	6010      	str	r0, [r2, #0]
 8008756:	7019      	strb	r1, [r3, #0]
 8008758:	4608      	mov	r0, r1
 800875a:	bc10      	pop	{r4}
 800875c:	4770      	bx	lr

0800875e <__sfputs_r>:
 800875e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008760:	4606      	mov	r6, r0
 8008762:	460f      	mov	r7, r1
 8008764:	4614      	mov	r4, r2
 8008766:	18d5      	adds	r5, r2, r3
 8008768:	42ac      	cmp	r4, r5
 800876a:	d101      	bne.n	8008770 <__sfputs_r+0x12>
 800876c:	2000      	movs	r0, #0
 800876e:	e007      	b.n	8008780 <__sfputs_r+0x22>
 8008770:	463a      	mov	r2, r7
 8008772:	4630      	mov	r0, r6
 8008774:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008778:	f7ff ffdc 	bl	8008734 <__sfputc_r>
 800877c:	1c43      	adds	r3, r0, #1
 800877e:	d1f3      	bne.n	8008768 <__sfputs_r+0xa>
 8008780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008784 <_vfiprintf_r>:
 8008784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008788:	460d      	mov	r5, r1
 800878a:	4614      	mov	r4, r2
 800878c:	4698      	mov	r8, r3
 800878e:	4606      	mov	r6, r0
 8008790:	b09d      	sub	sp, #116	; 0x74
 8008792:	b118      	cbz	r0, 800879c <_vfiprintf_r+0x18>
 8008794:	6983      	ldr	r3, [r0, #24]
 8008796:	b90b      	cbnz	r3, 800879c <_vfiprintf_r+0x18>
 8008798:	f7ff fa3a 	bl	8007c10 <__sinit>
 800879c:	4b89      	ldr	r3, [pc, #548]	; (80089c4 <_vfiprintf_r+0x240>)
 800879e:	429d      	cmp	r5, r3
 80087a0:	d11b      	bne.n	80087da <_vfiprintf_r+0x56>
 80087a2:	6875      	ldr	r5, [r6, #4]
 80087a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087a6:	07d9      	lsls	r1, r3, #31
 80087a8:	d405      	bmi.n	80087b6 <_vfiprintf_r+0x32>
 80087aa:	89ab      	ldrh	r3, [r5, #12]
 80087ac:	059a      	lsls	r2, r3, #22
 80087ae:	d402      	bmi.n	80087b6 <_vfiprintf_r+0x32>
 80087b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087b2:	f7ff fad0 	bl	8007d56 <__retarget_lock_acquire_recursive>
 80087b6:	89ab      	ldrh	r3, [r5, #12]
 80087b8:	071b      	lsls	r3, r3, #28
 80087ba:	d501      	bpl.n	80087c0 <_vfiprintf_r+0x3c>
 80087bc:	692b      	ldr	r3, [r5, #16]
 80087be:	b9eb      	cbnz	r3, 80087fc <_vfiprintf_r+0x78>
 80087c0:	4629      	mov	r1, r5
 80087c2:	4630      	mov	r0, r6
 80087c4:	f7fe fa24 	bl	8006c10 <__swsetup_r>
 80087c8:	b1c0      	cbz	r0, 80087fc <_vfiprintf_r+0x78>
 80087ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087cc:	07dc      	lsls	r4, r3, #31
 80087ce:	d50e      	bpl.n	80087ee <_vfiprintf_r+0x6a>
 80087d0:	f04f 30ff 	mov.w	r0, #4294967295
 80087d4:	b01d      	add	sp, #116	; 0x74
 80087d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087da:	4b7b      	ldr	r3, [pc, #492]	; (80089c8 <_vfiprintf_r+0x244>)
 80087dc:	429d      	cmp	r5, r3
 80087de:	d101      	bne.n	80087e4 <_vfiprintf_r+0x60>
 80087e0:	68b5      	ldr	r5, [r6, #8]
 80087e2:	e7df      	b.n	80087a4 <_vfiprintf_r+0x20>
 80087e4:	4b79      	ldr	r3, [pc, #484]	; (80089cc <_vfiprintf_r+0x248>)
 80087e6:	429d      	cmp	r5, r3
 80087e8:	bf08      	it	eq
 80087ea:	68f5      	ldreq	r5, [r6, #12]
 80087ec:	e7da      	b.n	80087a4 <_vfiprintf_r+0x20>
 80087ee:	89ab      	ldrh	r3, [r5, #12]
 80087f0:	0598      	lsls	r0, r3, #22
 80087f2:	d4ed      	bmi.n	80087d0 <_vfiprintf_r+0x4c>
 80087f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087f6:	f7ff faaf 	bl	8007d58 <__retarget_lock_release_recursive>
 80087fa:	e7e9      	b.n	80087d0 <_vfiprintf_r+0x4c>
 80087fc:	2300      	movs	r3, #0
 80087fe:	9309      	str	r3, [sp, #36]	; 0x24
 8008800:	2320      	movs	r3, #32
 8008802:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008806:	2330      	movs	r3, #48	; 0x30
 8008808:	f04f 0901 	mov.w	r9, #1
 800880c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008810:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80089d0 <_vfiprintf_r+0x24c>
 8008814:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008818:	4623      	mov	r3, r4
 800881a:	469a      	mov	sl, r3
 800881c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008820:	b10a      	cbz	r2, 8008826 <_vfiprintf_r+0xa2>
 8008822:	2a25      	cmp	r2, #37	; 0x25
 8008824:	d1f9      	bne.n	800881a <_vfiprintf_r+0x96>
 8008826:	ebba 0b04 	subs.w	fp, sl, r4
 800882a:	d00b      	beq.n	8008844 <_vfiprintf_r+0xc0>
 800882c:	465b      	mov	r3, fp
 800882e:	4622      	mov	r2, r4
 8008830:	4629      	mov	r1, r5
 8008832:	4630      	mov	r0, r6
 8008834:	f7ff ff93 	bl	800875e <__sfputs_r>
 8008838:	3001      	adds	r0, #1
 800883a:	f000 80aa 	beq.w	8008992 <_vfiprintf_r+0x20e>
 800883e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008840:	445a      	add	r2, fp
 8008842:	9209      	str	r2, [sp, #36]	; 0x24
 8008844:	f89a 3000 	ldrb.w	r3, [sl]
 8008848:	2b00      	cmp	r3, #0
 800884a:	f000 80a2 	beq.w	8008992 <_vfiprintf_r+0x20e>
 800884e:	2300      	movs	r3, #0
 8008850:	f04f 32ff 	mov.w	r2, #4294967295
 8008854:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008858:	f10a 0a01 	add.w	sl, sl, #1
 800885c:	9304      	str	r3, [sp, #16]
 800885e:	9307      	str	r3, [sp, #28]
 8008860:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008864:	931a      	str	r3, [sp, #104]	; 0x68
 8008866:	4654      	mov	r4, sl
 8008868:	2205      	movs	r2, #5
 800886a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800886e:	4858      	ldr	r0, [pc, #352]	; (80089d0 <_vfiprintf_r+0x24c>)
 8008870:	f7ff fae0 	bl	8007e34 <memchr>
 8008874:	9a04      	ldr	r2, [sp, #16]
 8008876:	b9d8      	cbnz	r0, 80088b0 <_vfiprintf_r+0x12c>
 8008878:	06d1      	lsls	r1, r2, #27
 800887a:	bf44      	itt	mi
 800887c:	2320      	movmi	r3, #32
 800887e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008882:	0713      	lsls	r3, r2, #28
 8008884:	bf44      	itt	mi
 8008886:	232b      	movmi	r3, #43	; 0x2b
 8008888:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800888c:	f89a 3000 	ldrb.w	r3, [sl]
 8008890:	2b2a      	cmp	r3, #42	; 0x2a
 8008892:	d015      	beq.n	80088c0 <_vfiprintf_r+0x13c>
 8008894:	4654      	mov	r4, sl
 8008896:	2000      	movs	r0, #0
 8008898:	f04f 0c0a 	mov.w	ip, #10
 800889c:	9a07      	ldr	r2, [sp, #28]
 800889e:	4621      	mov	r1, r4
 80088a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088a4:	3b30      	subs	r3, #48	; 0x30
 80088a6:	2b09      	cmp	r3, #9
 80088a8:	d94e      	bls.n	8008948 <_vfiprintf_r+0x1c4>
 80088aa:	b1b0      	cbz	r0, 80088da <_vfiprintf_r+0x156>
 80088ac:	9207      	str	r2, [sp, #28]
 80088ae:	e014      	b.n	80088da <_vfiprintf_r+0x156>
 80088b0:	eba0 0308 	sub.w	r3, r0, r8
 80088b4:	fa09 f303 	lsl.w	r3, r9, r3
 80088b8:	4313      	orrs	r3, r2
 80088ba:	46a2      	mov	sl, r4
 80088bc:	9304      	str	r3, [sp, #16]
 80088be:	e7d2      	b.n	8008866 <_vfiprintf_r+0xe2>
 80088c0:	9b03      	ldr	r3, [sp, #12]
 80088c2:	1d19      	adds	r1, r3, #4
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	9103      	str	r1, [sp, #12]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	bfbb      	ittet	lt
 80088cc:	425b      	neglt	r3, r3
 80088ce:	f042 0202 	orrlt.w	r2, r2, #2
 80088d2:	9307      	strge	r3, [sp, #28]
 80088d4:	9307      	strlt	r3, [sp, #28]
 80088d6:	bfb8      	it	lt
 80088d8:	9204      	strlt	r2, [sp, #16]
 80088da:	7823      	ldrb	r3, [r4, #0]
 80088dc:	2b2e      	cmp	r3, #46	; 0x2e
 80088de:	d10c      	bne.n	80088fa <_vfiprintf_r+0x176>
 80088e0:	7863      	ldrb	r3, [r4, #1]
 80088e2:	2b2a      	cmp	r3, #42	; 0x2a
 80088e4:	d135      	bne.n	8008952 <_vfiprintf_r+0x1ce>
 80088e6:	9b03      	ldr	r3, [sp, #12]
 80088e8:	3402      	adds	r4, #2
 80088ea:	1d1a      	adds	r2, r3, #4
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	9203      	str	r2, [sp, #12]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	bfb8      	it	lt
 80088f4:	f04f 33ff 	movlt.w	r3, #4294967295
 80088f8:	9305      	str	r3, [sp, #20]
 80088fa:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80089d4 <_vfiprintf_r+0x250>
 80088fe:	2203      	movs	r2, #3
 8008900:	4650      	mov	r0, sl
 8008902:	7821      	ldrb	r1, [r4, #0]
 8008904:	f7ff fa96 	bl	8007e34 <memchr>
 8008908:	b140      	cbz	r0, 800891c <_vfiprintf_r+0x198>
 800890a:	2340      	movs	r3, #64	; 0x40
 800890c:	eba0 000a 	sub.w	r0, r0, sl
 8008910:	fa03 f000 	lsl.w	r0, r3, r0
 8008914:	9b04      	ldr	r3, [sp, #16]
 8008916:	3401      	adds	r4, #1
 8008918:	4303      	orrs	r3, r0
 800891a:	9304      	str	r3, [sp, #16]
 800891c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008920:	2206      	movs	r2, #6
 8008922:	482d      	ldr	r0, [pc, #180]	; (80089d8 <_vfiprintf_r+0x254>)
 8008924:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008928:	f7ff fa84 	bl	8007e34 <memchr>
 800892c:	2800      	cmp	r0, #0
 800892e:	d03f      	beq.n	80089b0 <_vfiprintf_r+0x22c>
 8008930:	4b2a      	ldr	r3, [pc, #168]	; (80089dc <_vfiprintf_r+0x258>)
 8008932:	bb1b      	cbnz	r3, 800897c <_vfiprintf_r+0x1f8>
 8008934:	9b03      	ldr	r3, [sp, #12]
 8008936:	3307      	adds	r3, #7
 8008938:	f023 0307 	bic.w	r3, r3, #7
 800893c:	3308      	adds	r3, #8
 800893e:	9303      	str	r3, [sp, #12]
 8008940:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008942:	443b      	add	r3, r7
 8008944:	9309      	str	r3, [sp, #36]	; 0x24
 8008946:	e767      	b.n	8008818 <_vfiprintf_r+0x94>
 8008948:	460c      	mov	r4, r1
 800894a:	2001      	movs	r0, #1
 800894c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008950:	e7a5      	b.n	800889e <_vfiprintf_r+0x11a>
 8008952:	2300      	movs	r3, #0
 8008954:	f04f 0c0a 	mov.w	ip, #10
 8008958:	4619      	mov	r1, r3
 800895a:	3401      	adds	r4, #1
 800895c:	9305      	str	r3, [sp, #20]
 800895e:	4620      	mov	r0, r4
 8008960:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008964:	3a30      	subs	r2, #48	; 0x30
 8008966:	2a09      	cmp	r2, #9
 8008968:	d903      	bls.n	8008972 <_vfiprintf_r+0x1ee>
 800896a:	2b00      	cmp	r3, #0
 800896c:	d0c5      	beq.n	80088fa <_vfiprintf_r+0x176>
 800896e:	9105      	str	r1, [sp, #20]
 8008970:	e7c3      	b.n	80088fa <_vfiprintf_r+0x176>
 8008972:	4604      	mov	r4, r0
 8008974:	2301      	movs	r3, #1
 8008976:	fb0c 2101 	mla	r1, ip, r1, r2
 800897a:	e7f0      	b.n	800895e <_vfiprintf_r+0x1da>
 800897c:	ab03      	add	r3, sp, #12
 800897e:	9300      	str	r3, [sp, #0]
 8008980:	462a      	mov	r2, r5
 8008982:	4630      	mov	r0, r6
 8008984:	4b16      	ldr	r3, [pc, #88]	; (80089e0 <_vfiprintf_r+0x25c>)
 8008986:	a904      	add	r1, sp, #16
 8008988:	f7fd fcb8 	bl	80062fc <_printf_float>
 800898c:	4607      	mov	r7, r0
 800898e:	1c78      	adds	r0, r7, #1
 8008990:	d1d6      	bne.n	8008940 <_vfiprintf_r+0x1bc>
 8008992:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008994:	07d9      	lsls	r1, r3, #31
 8008996:	d405      	bmi.n	80089a4 <_vfiprintf_r+0x220>
 8008998:	89ab      	ldrh	r3, [r5, #12]
 800899a:	059a      	lsls	r2, r3, #22
 800899c:	d402      	bmi.n	80089a4 <_vfiprintf_r+0x220>
 800899e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089a0:	f7ff f9da 	bl	8007d58 <__retarget_lock_release_recursive>
 80089a4:	89ab      	ldrh	r3, [r5, #12]
 80089a6:	065b      	lsls	r3, r3, #25
 80089a8:	f53f af12 	bmi.w	80087d0 <_vfiprintf_r+0x4c>
 80089ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80089ae:	e711      	b.n	80087d4 <_vfiprintf_r+0x50>
 80089b0:	ab03      	add	r3, sp, #12
 80089b2:	9300      	str	r3, [sp, #0]
 80089b4:	462a      	mov	r2, r5
 80089b6:	4630      	mov	r0, r6
 80089b8:	4b09      	ldr	r3, [pc, #36]	; (80089e0 <_vfiprintf_r+0x25c>)
 80089ba:	a904      	add	r1, sp, #16
 80089bc:	f7fd ff3a 	bl	8006834 <_printf_i>
 80089c0:	e7e4      	b.n	800898c <_vfiprintf_r+0x208>
 80089c2:	bf00      	nop
 80089c4:	08008de0 	.word	0x08008de0
 80089c8:	08008e00 	.word	0x08008e00
 80089cc:	08008dc0 	.word	0x08008dc0
 80089d0:	08008f7c 	.word	0x08008f7c
 80089d4:	08008f82 	.word	0x08008f82
 80089d8:	08008f86 	.word	0x08008f86
 80089dc:	080062fd 	.word	0x080062fd
 80089e0:	0800875f 	.word	0x0800875f

080089e4 <_sbrk_r>:
 80089e4:	b538      	push	{r3, r4, r5, lr}
 80089e6:	2300      	movs	r3, #0
 80089e8:	4d05      	ldr	r5, [pc, #20]	; (8008a00 <_sbrk_r+0x1c>)
 80089ea:	4604      	mov	r4, r0
 80089ec:	4608      	mov	r0, r1
 80089ee:	602b      	str	r3, [r5, #0]
 80089f0:	f7f9 f95e 	bl	8001cb0 <_sbrk>
 80089f4:	1c43      	adds	r3, r0, #1
 80089f6:	d102      	bne.n	80089fe <_sbrk_r+0x1a>
 80089f8:	682b      	ldr	r3, [r5, #0]
 80089fa:	b103      	cbz	r3, 80089fe <_sbrk_r+0x1a>
 80089fc:	6023      	str	r3, [r4, #0]
 80089fe:	bd38      	pop	{r3, r4, r5, pc}
 8008a00:	20005b88 	.word	0x20005b88

08008a04 <__sread>:
 8008a04:	b510      	push	{r4, lr}
 8008a06:	460c      	mov	r4, r1
 8008a08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a0c:	f000 f8e2 	bl	8008bd4 <_read_r>
 8008a10:	2800      	cmp	r0, #0
 8008a12:	bfab      	itete	ge
 8008a14:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008a16:	89a3      	ldrhlt	r3, [r4, #12]
 8008a18:	181b      	addge	r3, r3, r0
 8008a1a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008a1e:	bfac      	ite	ge
 8008a20:	6563      	strge	r3, [r4, #84]	; 0x54
 8008a22:	81a3      	strhlt	r3, [r4, #12]
 8008a24:	bd10      	pop	{r4, pc}

08008a26 <__swrite>:
 8008a26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a2a:	461f      	mov	r7, r3
 8008a2c:	898b      	ldrh	r3, [r1, #12]
 8008a2e:	4605      	mov	r5, r0
 8008a30:	05db      	lsls	r3, r3, #23
 8008a32:	460c      	mov	r4, r1
 8008a34:	4616      	mov	r6, r2
 8008a36:	d505      	bpl.n	8008a44 <__swrite+0x1e>
 8008a38:	2302      	movs	r3, #2
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a40:	f000 f898 	bl	8008b74 <_lseek_r>
 8008a44:	89a3      	ldrh	r3, [r4, #12]
 8008a46:	4632      	mov	r2, r6
 8008a48:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a4c:	81a3      	strh	r3, [r4, #12]
 8008a4e:	4628      	mov	r0, r5
 8008a50:	463b      	mov	r3, r7
 8008a52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a5a:	f000 b817 	b.w	8008a8c <_write_r>

08008a5e <__sseek>:
 8008a5e:	b510      	push	{r4, lr}
 8008a60:	460c      	mov	r4, r1
 8008a62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a66:	f000 f885 	bl	8008b74 <_lseek_r>
 8008a6a:	1c43      	adds	r3, r0, #1
 8008a6c:	89a3      	ldrh	r3, [r4, #12]
 8008a6e:	bf15      	itete	ne
 8008a70:	6560      	strne	r0, [r4, #84]	; 0x54
 8008a72:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008a76:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008a7a:	81a3      	strheq	r3, [r4, #12]
 8008a7c:	bf18      	it	ne
 8008a7e:	81a3      	strhne	r3, [r4, #12]
 8008a80:	bd10      	pop	{r4, pc}

08008a82 <__sclose>:
 8008a82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a86:	f000 b831 	b.w	8008aec <_close_r>
	...

08008a8c <_write_r>:
 8008a8c:	b538      	push	{r3, r4, r5, lr}
 8008a8e:	4604      	mov	r4, r0
 8008a90:	4608      	mov	r0, r1
 8008a92:	4611      	mov	r1, r2
 8008a94:	2200      	movs	r2, #0
 8008a96:	4d05      	ldr	r5, [pc, #20]	; (8008aac <_write_r+0x20>)
 8008a98:	602a      	str	r2, [r5, #0]
 8008a9a:	461a      	mov	r2, r3
 8008a9c:	f7f9 f8bc 	bl	8001c18 <_write>
 8008aa0:	1c43      	adds	r3, r0, #1
 8008aa2:	d102      	bne.n	8008aaa <_write_r+0x1e>
 8008aa4:	682b      	ldr	r3, [r5, #0]
 8008aa6:	b103      	cbz	r3, 8008aaa <_write_r+0x1e>
 8008aa8:	6023      	str	r3, [r4, #0]
 8008aaa:	bd38      	pop	{r3, r4, r5, pc}
 8008aac:	20005b88 	.word	0x20005b88

08008ab0 <__assert_func>:
 8008ab0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008ab2:	4614      	mov	r4, r2
 8008ab4:	461a      	mov	r2, r3
 8008ab6:	4b09      	ldr	r3, [pc, #36]	; (8008adc <__assert_func+0x2c>)
 8008ab8:	4605      	mov	r5, r0
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	68d8      	ldr	r0, [r3, #12]
 8008abe:	b14c      	cbz	r4, 8008ad4 <__assert_func+0x24>
 8008ac0:	4b07      	ldr	r3, [pc, #28]	; (8008ae0 <__assert_func+0x30>)
 8008ac2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ac6:	9100      	str	r1, [sp, #0]
 8008ac8:	462b      	mov	r3, r5
 8008aca:	4906      	ldr	r1, [pc, #24]	; (8008ae4 <__assert_func+0x34>)
 8008acc:	f000 f81e 	bl	8008b0c <fiprintf>
 8008ad0:	f000 f89f 	bl	8008c12 <abort>
 8008ad4:	4b04      	ldr	r3, [pc, #16]	; (8008ae8 <__assert_func+0x38>)
 8008ad6:	461c      	mov	r4, r3
 8008ad8:	e7f3      	b.n	8008ac2 <__assert_func+0x12>
 8008ada:	bf00      	nop
 8008adc:	20000040 	.word	0x20000040
 8008ae0:	08008f8d 	.word	0x08008f8d
 8008ae4:	08008f9a 	.word	0x08008f9a
 8008ae8:	08008fc8 	.word	0x08008fc8

08008aec <_close_r>:
 8008aec:	b538      	push	{r3, r4, r5, lr}
 8008aee:	2300      	movs	r3, #0
 8008af0:	4d05      	ldr	r5, [pc, #20]	; (8008b08 <_close_r+0x1c>)
 8008af2:	4604      	mov	r4, r0
 8008af4:	4608      	mov	r0, r1
 8008af6:	602b      	str	r3, [r5, #0]
 8008af8:	f7f9 f8aa 	bl	8001c50 <_close>
 8008afc:	1c43      	adds	r3, r0, #1
 8008afe:	d102      	bne.n	8008b06 <_close_r+0x1a>
 8008b00:	682b      	ldr	r3, [r5, #0]
 8008b02:	b103      	cbz	r3, 8008b06 <_close_r+0x1a>
 8008b04:	6023      	str	r3, [r4, #0]
 8008b06:	bd38      	pop	{r3, r4, r5, pc}
 8008b08:	20005b88 	.word	0x20005b88

08008b0c <fiprintf>:
 8008b0c:	b40e      	push	{r1, r2, r3}
 8008b0e:	b503      	push	{r0, r1, lr}
 8008b10:	4601      	mov	r1, r0
 8008b12:	ab03      	add	r3, sp, #12
 8008b14:	4805      	ldr	r0, [pc, #20]	; (8008b2c <fiprintf+0x20>)
 8008b16:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b1a:	6800      	ldr	r0, [r0, #0]
 8008b1c:	9301      	str	r3, [sp, #4]
 8008b1e:	f7ff fe31 	bl	8008784 <_vfiprintf_r>
 8008b22:	b002      	add	sp, #8
 8008b24:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b28:	b003      	add	sp, #12
 8008b2a:	4770      	bx	lr
 8008b2c:	20000040 	.word	0x20000040

08008b30 <_fstat_r>:
 8008b30:	b538      	push	{r3, r4, r5, lr}
 8008b32:	2300      	movs	r3, #0
 8008b34:	4d06      	ldr	r5, [pc, #24]	; (8008b50 <_fstat_r+0x20>)
 8008b36:	4604      	mov	r4, r0
 8008b38:	4608      	mov	r0, r1
 8008b3a:	4611      	mov	r1, r2
 8008b3c:	602b      	str	r3, [r5, #0]
 8008b3e:	f7f9 f892 	bl	8001c66 <_fstat>
 8008b42:	1c43      	adds	r3, r0, #1
 8008b44:	d102      	bne.n	8008b4c <_fstat_r+0x1c>
 8008b46:	682b      	ldr	r3, [r5, #0]
 8008b48:	b103      	cbz	r3, 8008b4c <_fstat_r+0x1c>
 8008b4a:	6023      	str	r3, [r4, #0]
 8008b4c:	bd38      	pop	{r3, r4, r5, pc}
 8008b4e:	bf00      	nop
 8008b50:	20005b88 	.word	0x20005b88

08008b54 <_isatty_r>:
 8008b54:	b538      	push	{r3, r4, r5, lr}
 8008b56:	2300      	movs	r3, #0
 8008b58:	4d05      	ldr	r5, [pc, #20]	; (8008b70 <_isatty_r+0x1c>)
 8008b5a:	4604      	mov	r4, r0
 8008b5c:	4608      	mov	r0, r1
 8008b5e:	602b      	str	r3, [r5, #0]
 8008b60:	f7f9 f890 	bl	8001c84 <_isatty>
 8008b64:	1c43      	adds	r3, r0, #1
 8008b66:	d102      	bne.n	8008b6e <_isatty_r+0x1a>
 8008b68:	682b      	ldr	r3, [r5, #0]
 8008b6a:	b103      	cbz	r3, 8008b6e <_isatty_r+0x1a>
 8008b6c:	6023      	str	r3, [r4, #0]
 8008b6e:	bd38      	pop	{r3, r4, r5, pc}
 8008b70:	20005b88 	.word	0x20005b88

08008b74 <_lseek_r>:
 8008b74:	b538      	push	{r3, r4, r5, lr}
 8008b76:	4604      	mov	r4, r0
 8008b78:	4608      	mov	r0, r1
 8008b7a:	4611      	mov	r1, r2
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	4d05      	ldr	r5, [pc, #20]	; (8008b94 <_lseek_r+0x20>)
 8008b80:	602a      	str	r2, [r5, #0]
 8008b82:	461a      	mov	r2, r3
 8008b84:	f7f9 f888 	bl	8001c98 <_lseek>
 8008b88:	1c43      	adds	r3, r0, #1
 8008b8a:	d102      	bne.n	8008b92 <_lseek_r+0x1e>
 8008b8c:	682b      	ldr	r3, [r5, #0]
 8008b8e:	b103      	cbz	r3, 8008b92 <_lseek_r+0x1e>
 8008b90:	6023      	str	r3, [r4, #0]
 8008b92:	bd38      	pop	{r3, r4, r5, pc}
 8008b94:	20005b88 	.word	0x20005b88

08008b98 <__ascii_mbtowc>:
 8008b98:	b082      	sub	sp, #8
 8008b9a:	b901      	cbnz	r1, 8008b9e <__ascii_mbtowc+0x6>
 8008b9c:	a901      	add	r1, sp, #4
 8008b9e:	b142      	cbz	r2, 8008bb2 <__ascii_mbtowc+0x1a>
 8008ba0:	b14b      	cbz	r3, 8008bb6 <__ascii_mbtowc+0x1e>
 8008ba2:	7813      	ldrb	r3, [r2, #0]
 8008ba4:	600b      	str	r3, [r1, #0]
 8008ba6:	7812      	ldrb	r2, [r2, #0]
 8008ba8:	1e10      	subs	r0, r2, #0
 8008baa:	bf18      	it	ne
 8008bac:	2001      	movne	r0, #1
 8008bae:	b002      	add	sp, #8
 8008bb0:	4770      	bx	lr
 8008bb2:	4610      	mov	r0, r2
 8008bb4:	e7fb      	b.n	8008bae <__ascii_mbtowc+0x16>
 8008bb6:	f06f 0001 	mvn.w	r0, #1
 8008bba:	e7f8      	b.n	8008bae <__ascii_mbtowc+0x16>

08008bbc <__malloc_lock>:
 8008bbc:	4801      	ldr	r0, [pc, #4]	; (8008bc4 <__malloc_lock+0x8>)
 8008bbe:	f7ff b8ca 	b.w	8007d56 <__retarget_lock_acquire_recursive>
 8008bc2:	bf00      	nop
 8008bc4:	20005b7c 	.word	0x20005b7c

08008bc8 <__malloc_unlock>:
 8008bc8:	4801      	ldr	r0, [pc, #4]	; (8008bd0 <__malloc_unlock+0x8>)
 8008bca:	f7ff b8c5 	b.w	8007d58 <__retarget_lock_release_recursive>
 8008bce:	bf00      	nop
 8008bd0:	20005b7c 	.word	0x20005b7c

08008bd4 <_read_r>:
 8008bd4:	b538      	push	{r3, r4, r5, lr}
 8008bd6:	4604      	mov	r4, r0
 8008bd8:	4608      	mov	r0, r1
 8008bda:	4611      	mov	r1, r2
 8008bdc:	2200      	movs	r2, #0
 8008bde:	4d05      	ldr	r5, [pc, #20]	; (8008bf4 <_read_r+0x20>)
 8008be0:	602a      	str	r2, [r5, #0]
 8008be2:	461a      	mov	r2, r3
 8008be4:	f7f8 fffb 	bl	8001bde <_read>
 8008be8:	1c43      	adds	r3, r0, #1
 8008bea:	d102      	bne.n	8008bf2 <_read_r+0x1e>
 8008bec:	682b      	ldr	r3, [r5, #0]
 8008bee:	b103      	cbz	r3, 8008bf2 <_read_r+0x1e>
 8008bf0:	6023      	str	r3, [r4, #0]
 8008bf2:	bd38      	pop	{r3, r4, r5, pc}
 8008bf4:	20005b88 	.word	0x20005b88

08008bf8 <__ascii_wctomb>:
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	4608      	mov	r0, r1
 8008bfc:	b141      	cbz	r1, 8008c10 <__ascii_wctomb+0x18>
 8008bfe:	2aff      	cmp	r2, #255	; 0xff
 8008c00:	d904      	bls.n	8008c0c <__ascii_wctomb+0x14>
 8008c02:	228a      	movs	r2, #138	; 0x8a
 8008c04:	f04f 30ff 	mov.w	r0, #4294967295
 8008c08:	601a      	str	r2, [r3, #0]
 8008c0a:	4770      	bx	lr
 8008c0c:	2001      	movs	r0, #1
 8008c0e:	700a      	strb	r2, [r1, #0]
 8008c10:	4770      	bx	lr

08008c12 <abort>:
 8008c12:	2006      	movs	r0, #6
 8008c14:	b508      	push	{r3, lr}
 8008c16:	f000 f82b 	bl	8008c70 <raise>
 8008c1a:	2001      	movs	r0, #1
 8008c1c:	f7f8 ffd5 	bl	8001bca <_exit>

08008c20 <_raise_r>:
 8008c20:	291f      	cmp	r1, #31
 8008c22:	b538      	push	{r3, r4, r5, lr}
 8008c24:	4604      	mov	r4, r0
 8008c26:	460d      	mov	r5, r1
 8008c28:	d904      	bls.n	8008c34 <_raise_r+0x14>
 8008c2a:	2316      	movs	r3, #22
 8008c2c:	6003      	str	r3, [r0, #0]
 8008c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8008c32:	bd38      	pop	{r3, r4, r5, pc}
 8008c34:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008c36:	b112      	cbz	r2, 8008c3e <_raise_r+0x1e>
 8008c38:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c3c:	b94b      	cbnz	r3, 8008c52 <_raise_r+0x32>
 8008c3e:	4620      	mov	r0, r4
 8008c40:	f000 f830 	bl	8008ca4 <_getpid_r>
 8008c44:	462a      	mov	r2, r5
 8008c46:	4601      	mov	r1, r0
 8008c48:	4620      	mov	r0, r4
 8008c4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c4e:	f000 b817 	b.w	8008c80 <_kill_r>
 8008c52:	2b01      	cmp	r3, #1
 8008c54:	d00a      	beq.n	8008c6c <_raise_r+0x4c>
 8008c56:	1c59      	adds	r1, r3, #1
 8008c58:	d103      	bne.n	8008c62 <_raise_r+0x42>
 8008c5a:	2316      	movs	r3, #22
 8008c5c:	6003      	str	r3, [r0, #0]
 8008c5e:	2001      	movs	r0, #1
 8008c60:	e7e7      	b.n	8008c32 <_raise_r+0x12>
 8008c62:	2400      	movs	r4, #0
 8008c64:	4628      	mov	r0, r5
 8008c66:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008c6a:	4798      	blx	r3
 8008c6c:	2000      	movs	r0, #0
 8008c6e:	e7e0      	b.n	8008c32 <_raise_r+0x12>

08008c70 <raise>:
 8008c70:	4b02      	ldr	r3, [pc, #8]	; (8008c7c <raise+0xc>)
 8008c72:	4601      	mov	r1, r0
 8008c74:	6818      	ldr	r0, [r3, #0]
 8008c76:	f7ff bfd3 	b.w	8008c20 <_raise_r>
 8008c7a:	bf00      	nop
 8008c7c:	20000040 	.word	0x20000040

08008c80 <_kill_r>:
 8008c80:	b538      	push	{r3, r4, r5, lr}
 8008c82:	2300      	movs	r3, #0
 8008c84:	4d06      	ldr	r5, [pc, #24]	; (8008ca0 <_kill_r+0x20>)
 8008c86:	4604      	mov	r4, r0
 8008c88:	4608      	mov	r0, r1
 8008c8a:	4611      	mov	r1, r2
 8008c8c:	602b      	str	r3, [r5, #0]
 8008c8e:	f7f8 ff8c 	bl	8001baa <_kill>
 8008c92:	1c43      	adds	r3, r0, #1
 8008c94:	d102      	bne.n	8008c9c <_kill_r+0x1c>
 8008c96:	682b      	ldr	r3, [r5, #0]
 8008c98:	b103      	cbz	r3, 8008c9c <_kill_r+0x1c>
 8008c9a:	6023      	str	r3, [r4, #0]
 8008c9c:	bd38      	pop	{r3, r4, r5, pc}
 8008c9e:	bf00      	nop
 8008ca0:	20005b88 	.word	0x20005b88

08008ca4 <_getpid_r>:
 8008ca4:	f7f8 bf7a 	b.w	8001b9c <_getpid>

08008ca8 <_init>:
 8008ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008caa:	bf00      	nop
 8008cac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cae:	bc08      	pop	{r3}
 8008cb0:	469e      	mov	lr, r3
 8008cb2:	4770      	bx	lr

08008cb4 <_fini>:
 8008cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cb6:	bf00      	nop
 8008cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cba:	bc08      	pop	{r3}
 8008cbc:	469e      	mov	lr, r3
 8008cbe:	4770      	bx	lr
