|ucos
LED_PIO[0] <= nios_ucos:inst.out_port_from_the_LED_PIO[0]
LED_PIO[1] <= nios_ucos:inst.out_port_from_the_LED_PIO[1]
LED_PIO[2] <= nios_ucos:inst.out_port_from_the_LED_PIO[2]
LED_PIO[3] <= nios_ucos:inst.out_port_from_the_LED_PIO[3]
LED_PIO[4] <= nios_ucos:inst.out_port_from_the_LED_PIO[4]
LED_PIO[5] <= nios_ucos:inst.out_port_from_the_LED_PIO[5]
LED_PIO[6] <= nios_ucos:inst.out_port_from_the_LED_PIO[6]
LED_PIO[7] <= nios_ucos:inst.out_port_from_the_LED_PIO[7]
SYS_CLK => nios_ucos:inst.SYS_CLK
SYS_RST_N => nios_ucos:inst.reset_n
KEY_PIO[0] => nios_ucos:inst.in_port_to_the_KEY_PIO[0]
KEY_PIO[1] => nios_ucos:inst.in_port_to_the_KEY_PIO[1]
KEY_PIO[2] => nios_ucos:inst.in_port_to_the_KEY_PIO[2]
KEY_PIO[3] => nios_ucos:inst.in_port_to_the_KEY_PIO[3]


|ucos|nios_ucos:inst
SYS_CLK => SYS_CLK~0.IN14
reset_n => reset_n_sources~0.IN1
in_port_to_the_KEY_PIO[0] => in_port_to_the_KEY_PIO[0]~3.IN1
in_port_to_the_KEY_PIO[1] => in_port_to_the_KEY_PIO[1]~2.IN1
in_port_to_the_KEY_PIO[2] => in_port_to_the_KEY_PIO[2]~1.IN1
in_port_to_the_KEY_PIO[3] => in_port_to_the_KEY_PIO[3]~0.IN1
out_port_from_the_LED_PIO[0] <= LED_PIO:the_LED_PIO.out_port
out_port_from_the_LED_PIO[1] <= LED_PIO:the_LED_PIO.out_port
out_port_from_the_LED_PIO[2] <= LED_PIO:the_LED_PIO.out_port
out_port_from_the_LED_PIO[3] <= LED_PIO:the_LED_PIO.out_port
out_port_from_the_LED_PIO[4] <= LED_PIO:the_LED_PIO.out_port
out_port_from_the_LED_PIO[5] <= LED_PIO:the_LED_PIO.out_port
out_port_from_the_LED_PIO[6] <= LED_PIO:the_LED_PIO.out_port
out_port_from_the_LED_PIO[7] <= LED_PIO:the_LED_PIO.out_port


|ucos|nios_ucos:inst|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module
CPU_data_master_address_to_slave[0] => ~NO_FANOUT~
CPU_data_master_address_to_slave[1] => ~NO_FANOUT~
CPU_data_master_address_to_slave[2] => CPU_jtag_debug_module_address~8.DATAB
CPU_data_master_address_to_slave[3] => CPU_jtag_debug_module_address~7.DATAB
CPU_data_master_address_to_slave[4] => CPU_jtag_debug_module_address~6.DATAB
CPU_data_master_address_to_slave[5] => CPU_jtag_debug_module_address~5.DATAB
CPU_data_master_address_to_slave[6] => CPU_jtag_debug_module_address~4.DATAB
CPU_data_master_address_to_slave[7] => CPU_jtag_debug_module_address~3.DATAB
CPU_data_master_address_to_slave[8] => CPU_jtag_debug_module_address~2.DATAB
CPU_data_master_address_to_slave[9] => CPU_jtag_debug_module_address~1.DATAB
CPU_data_master_address_to_slave[10] => CPU_jtag_debug_module_address~0.DATAB
CPU_data_master_address_to_slave[11] => Equal0.IN24
CPU_data_master_address_to_slave[12] => Equal0.IN23
CPU_data_master_address_to_slave[13] => Equal0.IN0
CPU_data_master_byteenable[0] => CPU_jtag_debug_module_byteenable~3.DATAB
CPU_data_master_byteenable[1] => CPU_jtag_debug_module_byteenable~2.DATAB
CPU_data_master_byteenable[2] => CPU_jtag_debug_module_byteenable~1.DATAB
CPU_data_master_byteenable[3] => CPU_jtag_debug_module_byteenable~0.DATAB
CPU_data_master_debugaccess => CPU_jtag_debug_module_debugaccess.DATAIN
CPU_data_master_read => CPU_jtag_debug_module_in_a_read_cycle~0.IN0
CPU_data_master_read => CPU_data_master_requests_CPU_jtag_debug_module~0.IN1
CPU_data_master_waitrequest => CPU_data_master_qualified_request_CPU_jtag_debug_module~0.IN0
CPU_data_master_write => CPU_jtag_debug_module_write~0.IN0
CPU_data_master_write => CPU_data_master_qualified_request_CPU_jtag_debug_module~0.IN1
CPU_data_master_write => CPU_data_master_requests_CPU_jtag_debug_module~0.IN0
CPU_data_master_writedata[0] => CPU_jtag_debug_module_writedata[0].DATAIN
CPU_data_master_writedata[1] => CPU_jtag_debug_module_writedata[1].DATAIN
CPU_data_master_writedata[2] => CPU_jtag_debug_module_writedata[2].DATAIN
CPU_data_master_writedata[3] => CPU_jtag_debug_module_writedata[3].DATAIN
CPU_data_master_writedata[4] => CPU_jtag_debug_module_writedata[4].DATAIN
CPU_data_master_writedata[5] => CPU_jtag_debug_module_writedata[5].DATAIN
CPU_data_master_writedata[6] => CPU_jtag_debug_module_writedata[6].DATAIN
CPU_data_master_writedata[7] => CPU_jtag_debug_module_writedata[7].DATAIN
CPU_data_master_writedata[8] => CPU_jtag_debug_module_writedata[8].DATAIN
CPU_data_master_writedata[9] => CPU_jtag_debug_module_writedata[9].DATAIN
CPU_data_master_writedata[10] => CPU_jtag_debug_module_writedata[10].DATAIN
CPU_data_master_writedata[11] => CPU_jtag_debug_module_writedata[11].DATAIN
CPU_data_master_writedata[12] => CPU_jtag_debug_module_writedata[12].DATAIN
CPU_data_master_writedata[13] => CPU_jtag_debug_module_writedata[13].DATAIN
CPU_data_master_writedata[14] => CPU_jtag_debug_module_writedata[14].DATAIN
CPU_data_master_writedata[15] => CPU_jtag_debug_module_writedata[15].DATAIN
CPU_data_master_writedata[16] => CPU_jtag_debug_module_writedata[16].DATAIN
CPU_data_master_writedata[17] => CPU_jtag_debug_module_writedata[17].DATAIN
CPU_data_master_writedata[18] => CPU_jtag_debug_module_writedata[18].DATAIN
CPU_data_master_writedata[19] => CPU_jtag_debug_module_writedata[19].DATAIN
CPU_data_master_writedata[20] => CPU_jtag_debug_module_writedata[20].DATAIN
CPU_data_master_writedata[21] => CPU_jtag_debug_module_writedata[21].DATAIN
CPU_data_master_writedata[22] => CPU_jtag_debug_module_writedata[22].DATAIN
CPU_data_master_writedata[23] => CPU_jtag_debug_module_writedata[23].DATAIN
CPU_data_master_writedata[24] => CPU_jtag_debug_module_writedata[24].DATAIN
CPU_data_master_writedata[25] => CPU_jtag_debug_module_writedata[25].DATAIN
CPU_data_master_writedata[26] => CPU_jtag_debug_module_writedata[26].DATAIN
CPU_data_master_writedata[27] => CPU_jtag_debug_module_writedata[27].DATAIN
CPU_data_master_writedata[28] => CPU_jtag_debug_module_writedata[28].DATAIN
CPU_data_master_writedata[29] => CPU_jtag_debug_module_writedata[29].DATAIN
CPU_data_master_writedata[30] => CPU_jtag_debug_module_writedata[30].DATAIN
CPU_data_master_writedata[31] => CPU_jtag_debug_module_writedata[31].DATAIN
CPU_instruction_master_address_to_slave[0] => ~NO_FANOUT~
CPU_instruction_master_address_to_slave[1] => ~NO_FANOUT~
CPU_instruction_master_address_to_slave[2] => CPU_jtag_debug_module_address~8.DATAA
CPU_instruction_master_address_to_slave[3] => CPU_jtag_debug_module_address~7.DATAA
CPU_instruction_master_address_to_slave[4] => CPU_jtag_debug_module_address~6.DATAA
CPU_instruction_master_address_to_slave[5] => CPU_jtag_debug_module_address~5.DATAA
CPU_instruction_master_address_to_slave[6] => CPU_jtag_debug_module_address~4.DATAA
CPU_instruction_master_address_to_slave[7] => CPU_jtag_debug_module_address~3.DATAA
CPU_instruction_master_address_to_slave[8] => CPU_jtag_debug_module_address~2.DATAA
CPU_instruction_master_address_to_slave[9] => CPU_jtag_debug_module_address~1.DATAA
CPU_instruction_master_address_to_slave[10] => CPU_jtag_debug_module_address~0.DATAA
CPU_instruction_master_address_to_slave[11] => Equal1.IN24
CPU_instruction_master_address_to_slave[12] => Equal1.IN23
CPU_instruction_master_address_to_slave[13] => Equal1.IN0
CPU_instruction_master_latency_counter => CPU_instruction_master_qualified_request_CPU_jtag_debug_module~0.IN1
CPU_instruction_master_read => CPU_jtag_debug_module_in_a_read_cycle~1.IN0
CPU_instruction_master_read => CPU_instruction_master_qualified_request_CPU_jtag_debug_module~0.IN0
CPU_instruction_master_read => CPU_instruction_master_requests_CPU_jtag_debug_module~1.IN0
CPU_instruction_master_read => CPU_instruction_master_requests_CPU_jtag_debug_module~0.IN0
CPU_jtag_debug_module_readdata[0] => CPU_jtag_debug_module_readdata_from_sa[0].DATAIN
CPU_jtag_debug_module_readdata[1] => CPU_jtag_debug_module_readdata_from_sa[1].DATAIN
CPU_jtag_debug_module_readdata[2] => CPU_jtag_debug_module_readdata_from_sa[2].DATAIN
CPU_jtag_debug_module_readdata[3] => CPU_jtag_debug_module_readdata_from_sa[3].DATAIN
CPU_jtag_debug_module_readdata[4] => CPU_jtag_debug_module_readdata_from_sa[4].DATAIN
CPU_jtag_debug_module_readdata[5] => CPU_jtag_debug_module_readdata_from_sa[5].DATAIN
CPU_jtag_debug_module_readdata[6] => CPU_jtag_debug_module_readdata_from_sa[6].DATAIN
CPU_jtag_debug_module_readdata[7] => CPU_jtag_debug_module_readdata_from_sa[7].DATAIN
CPU_jtag_debug_module_readdata[8] => CPU_jtag_debug_module_readdata_from_sa[8].DATAIN
CPU_jtag_debug_module_readdata[9] => CPU_jtag_debug_module_readdata_from_sa[9].DATAIN
CPU_jtag_debug_module_readdata[10] => CPU_jtag_debug_module_readdata_from_sa[10].DATAIN
CPU_jtag_debug_module_readdata[11] => CPU_jtag_debug_module_readdata_from_sa[11].DATAIN
CPU_jtag_debug_module_readdata[12] => CPU_jtag_debug_module_readdata_from_sa[12].DATAIN
CPU_jtag_debug_module_readdata[13] => CPU_jtag_debug_module_readdata_from_sa[13].DATAIN
CPU_jtag_debug_module_readdata[14] => CPU_jtag_debug_module_readdata_from_sa[14].DATAIN
CPU_jtag_debug_module_readdata[15] => CPU_jtag_debug_module_readdata_from_sa[15].DATAIN
CPU_jtag_debug_module_readdata[16] => CPU_jtag_debug_module_readdata_from_sa[16].DATAIN
CPU_jtag_debug_module_readdata[17] => CPU_jtag_debug_module_readdata_from_sa[17].DATAIN
CPU_jtag_debug_module_readdata[18] => CPU_jtag_debug_module_readdata_from_sa[18].DATAIN
CPU_jtag_debug_module_readdata[19] => CPU_jtag_debug_module_readdata_from_sa[19].DATAIN
CPU_jtag_debug_module_readdata[20] => CPU_jtag_debug_module_readdata_from_sa[20].DATAIN
CPU_jtag_debug_module_readdata[21] => CPU_jtag_debug_module_readdata_from_sa[21].DATAIN
CPU_jtag_debug_module_readdata[22] => CPU_jtag_debug_module_readdata_from_sa[22].DATAIN
CPU_jtag_debug_module_readdata[23] => CPU_jtag_debug_module_readdata_from_sa[23].DATAIN
CPU_jtag_debug_module_readdata[24] => CPU_jtag_debug_module_readdata_from_sa[24].DATAIN
CPU_jtag_debug_module_readdata[25] => CPU_jtag_debug_module_readdata_from_sa[25].DATAIN
CPU_jtag_debug_module_readdata[26] => CPU_jtag_debug_module_readdata_from_sa[26].DATAIN
CPU_jtag_debug_module_readdata[27] => CPU_jtag_debug_module_readdata_from_sa[27].DATAIN
CPU_jtag_debug_module_readdata[28] => CPU_jtag_debug_module_readdata_from_sa[28].DATAIN
CPU_jtag_debug_module_readdata[29] => CPU_jtag_debug_module_readdata_from_sa[29].DATAIN
CPU_jtag_debug_module_readdata[30] => CPU_jtag_debug_module_readdata_from_sa[30].DATAIN
CPU_jtag_debug_module_readdata[31] => CPU_jtag_debug_module_readdata_from_sa[31].DATAIN
CPU_jtag_debug_module_resetrequest => CPU_jtag_debug_module_resetrequest_from_sa.DATAIN
clk => d1_reasons_to_wait.CLK
clk => CPU_jtag_debug_module_arb_share_counter.CLK
clk => CPU_jtag_debug_module_slavearbiterlockenable.CLK
clk => last_cycle_CPU_instruction_master_granted_slave_CPU_jtag_debug_module.CLK
clk => last_cycle_CPU_data_master_granted_slave_CPU_jtag_debug_module.CLK
clk => CPU_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => CPU_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => CPU_jtag_debug_module_arb_addend[1].CLK
clk => CPU_jtag_debug_module_arb_addend[0].CLK
clk => CPU_jtag_debug_module_reg_firsttransfer.CLK
clk => d1_CPU_jtag_debug_module_end_xfer~reg0.CLK
reset_n => CPU_jtag_debug_module_reset_n.DATAIN
reset_n => CPU_jtag_debug_module_reg_firsttransfer.PRESET
reset_n => CPU_jtag_debug_module_arb_addend[0].PRESET
reset_n => CPU_jtag_debug_module_arb_addend[1].ACLR
reset_n => CPU_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => CPU_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_CPU_data_master_granted_slave_CPU_jtag_debug_module.ACLR
reset_n => last_cycle_CPU_instruction_master_granted_slave_CPU_jtag_debug_module.ACLR
reset_n => CPU_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => CPU_jtag_debug_module_arb_share_counter.ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_CPU_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => CPU_jtag_debug_module_reset.DATAIN
CPU_data_master_granted_CPU_jtag_debug_module <= CPU_jtag_debug_module_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_qualified_request_CPU_jtag_debug_module <= CPU_data_master_qualified_request_CPU_jtag_debug_module~2.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_read_data_valid_CPU_jtag_debug_module <= <GND>
CPU_data_master_requests_CPU_jtag_debug_module <= CPU_data_master_requests_CPU_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_granted_CPU_jtag_debug_module <= CPU_jtag_debug_module_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_qualified_request_CPU_jtag_debug_module <= CPU_instruction_master_qualified_request_CPU_jtag_debug_module~2.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_read_data_valid_CPU_jtag_debug_module <= CPU_instruction_master_read_data_valid_CPU_jtag_debug_module~0.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_requests_CPU_jtag_debug_module <= CPU_instruction_master_requests_CPU_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_address[0] <= CPU_jtag_debug_module_address~8.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_address[1] <= CPU_jtag_debug_module_address~7.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_address[2] <= CPU_jtag_debug_module_address~6.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_address[3] <= CPU_jtag_debug_module_address~5.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_address[4] <= CPU_jtag_debug_module_address~4.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_address[5] <= CPU_jtag_debug_module_address~3.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_address[6] <= CPU_jtag_debug_module_address~2.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_address[7] <= CPU_jtag_debug_module_address~1.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_address[8] <= CPU_jtag_debug_module_address~0.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_begintransfer <= CPU_jtag_debug_module_begins_xfer~1.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_byteenable[0] <= CPU_jtag_debug_module_byteenable~3.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_byteenable[1] <= CPU_jtag_debug_module_byteenable~2.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_byteenable[2] <= CPU_jtag_debug_module_byteenable~1.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_byteenable[3] <= CPU_jtag_debug_module_byteenable~0.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_chipselect <= CPU_jtag_debug_module_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_debugaccess <= CPU_data_master_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[0] <= CPU_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[1] <= CPU_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[2] <= CPU_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[3] <= CPU_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[4] <= CPU_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[5] <= CPU_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[6] <= CPU_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[7] <= CPU_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[8] <= CPU_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[9] <= CPU_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[10] <= CPU_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[11] <= CPU_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[12] <= CPU_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[13] <= CPU_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[14] <= CPU_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[15] <= CPU_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[16] <= CPU_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[17] <= CPU_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[18] <= CPU_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[19] <= CPU_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[20] <= CPU_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[21] <= CPU_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[22] <= CPU_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[23] <= CPU_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[24] <= CPU_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[25] <= CPU_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[26] <= CPU_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[27] <= CPU_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[28] <= CPU_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[29] <= CPU_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[30] <= CPU_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_readdata_from_sa[31] <= CPU_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_resetrequest_from_sa <= CPU_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_write <= CPU_jtag_debug_module_write~0.DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[0] <= CPU_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[1] <= CPU_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[2] <= CPU_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[3] <= CPU_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[4] <= CPU_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[5] <= CPU_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[6] <= CPU_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[7] <= CPU_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[8] <= CPU_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[9] <= CPU_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[10] <= CPU_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[11] <= CPU_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[12] <= CPU_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[13] <= CPU_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[14] <= CPU_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[15] <= CPU_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[16] <= CPU_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[17] <= CPU_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[18] <= CPU_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[19] <= CPU_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[20] <= CPU_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[21] <= CPU_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[22] <= CPU_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[23] <= CPU_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[24] <= CPU_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[25] <= CPU_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[26] <= CPU_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[27] <= CPU_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[28] <= CPU_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[29] <= CPU_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[30] <= CPU_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
CPU_jtag_debug_module_writedata[31] <= CPU_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_CPU_jtag_debug_module_end_xfer <= d1_CPU_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU_data_master_arbitrator:the_CPU_data_master
CPU_data_master_address[0] => CPU_data_master_address_to_slave[0].DATAIN
CPU_data_master_address[1] => CPU_data_master_address_to_slave[1].DATAIN
CPU_data_master_address[2] => CPU_data_master_address_to_slave[2].DATAIN
CPU_data_master_address[3] => CPU_data_master_address_to_slave[3].DATAIN
CPU_data_master_address[4] => CPU_data_master_address_to_slave[4].DATAIN
CPU_data_master_address[5] => CPU_data_master_address_to_slave[5].DATAIN
CPU_data_master_address[6] => CPU_data_master_address_to_slave[6].DATAIN
CPU_data_master_address[7] => CPU_data_master_address_to_slave[7].DATAIN
CPU_data_master_address[8] => CPU_data_master_address_to_slave[8].DATAIN
CPU_data_master_address[9] => CPU_data_master_address_to_slave[9].DATAIN
CPU_data_master_address[10] => CPU_data_master_address_to_slave[10].DATAIN
CPU_data_master_address[11] => CPU_data_master_address_to_slave[11].DATAIN
CPU_data_master_address[12] => CPU_data_master_address_to_slave[12].DATAIN
CPU_data_master_address[13] => CPU_data_master_address_to_slave[13].DATAIN
CPU_data_master_debugaccess => ~NO_FANOUT~
CPU_data_master_granted_CPU_jtag_debug_module => r_0~1.IN1
CPU_data_master_granted_KEY_PIO_s1 => ~NO_FANOUT~
CPU_data_master_granted_LED_PIO_s1 => ~NO_FANOUT~
CPU_data_master_granted_onchip_RAM_s1 => r_0~28.IN1
CPU_data_master_granted_onchip_ROM_s1 => r_1~0.IN1
CPU_data_master_qualified_request_CPU_jtag_debug_module => r_0~0.IN1
CPU_data_master_qualified_request_CPU_jtag_debug_module => r_0~1.IN0
CPU_data_master_qualified_request_CPU_jtag_debug_module => r_0~3.IN0
CPU_data_master_qualified_request_CPU_jtag_debug_module => r_0~6.IN0
CPU_data_master_qualified_request_KEY_PIO_s1 => r_0~9.IN1
CPU_data_master_qualified_request_KEY_PIO_s1 => r_0~11.IN1
CPU_data_master_qualified_request_KEY_PIO_s1 => r_0~14.IN1
CPU_data_master_qualified_request_LED_PIO_s1 => r_0~17.IN1
CPU_data_master_qualified_request_LED_PIO_s1 => r_0~19.IN1
CPU_data_master_qualified_request_LED_PIO_s1 => r_0~22.IN1
CPU_data_master_qualified_request_onchip_RAM_s1 => r_0~25.IN0
CPU_data_master_qualified_request_onchip_RAM_s1 => r_0~28.IN0
CPU_data_master_qualified_request_onchip_RAM_s1 => r_0~30.IN1
CPU_data_master_qualified_request_onchip_RAM_s1 => r_0~34.IN0
CPU_data_master_qualified_request_onchip_ROM_s1 => r_0~37.IN0
CPU_data_master_qualified_request_onchip_ROM_s1 => r_1~0.IN0
CPU_data_master_qualified_request_onchip_ROM_s1 => r_1~1.IN1
CPU_data_master_qualified_request_onchip_ROM_s1 => r_1~5.IN1
CPU_data_master_read => r_1~6.IN0
CPU_data_master_read => r_1~2.IN0
CPU_data_master_read => r_0~31.IN0
CPU_data_master_read => r_0~20.IN0
CPU_data_master_read => r_0~12.IN0
CPU_data_master_read => r_0~4.IN0
CPU_data_master_read => r_0~3.IN1
CPU_data_master_read => r_0~11.IN0
CPU_data_master_read => r_0~19.IN0
CPU_data_master_read => r_0~30.IN0
CPU_data_master_read => r_1~1.IN0
CPU_data_master_read_data_valid_CPU_jtag_debug_module => ~NO_FANOUT~
CPU_data_master_read_data_valid_KEY_PIO_s1 => ~NO_FANOUT~
CPU_data_master_read_data_valid_LED_PIO_s1 => ~NO_FANOUT~
CPU_data_master_read_data_valid_onchip_RAM_s1 => ~NO_FANOUT~
CPU_data_master_read_data_valid_onchip_ROM_s1 => ~NO_FANOUT~
CPU_data_master_requests_CPU_jtag_debug_module => r_0~0.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~31.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~30.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~29.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~28.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~27.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~26.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~25.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~24.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~23.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~22.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~21.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~20.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~19.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~18.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~17.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~16.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~15.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~14.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~13.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~12.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~11.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~10.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~9.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~8.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~7.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~6.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~5.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~4.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~3.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~2.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~1.IN0
CPU_data_master_requests_CPU_jtag_debug_module => CPU_data_master_readdata~0.IN0
CPU_data_master_requests_KEY_PIO_s1 => r_0~9.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~67.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~66.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~65.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~64.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~63.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~62.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~61.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~60.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~59.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~58.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~57.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~56.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~55.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~54.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~53.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~52.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~51.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~50.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~49.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~48.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~47.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~46.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~45.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~44.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~43.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~42.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~41.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~40.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~35.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~34.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~33.IN0
CPU_data_master_requests_KEY_PIO_s1 => CPU_data_master_readdata~32.IN0
CPU_data_master_requests_LED_PIO_s1 => r_0~17.IN0
CPU_data_master_requests_onchip_RAM_s1 => r_0~26.IN1
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~99.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~98.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~97.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~96.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~95.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~94.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~93.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~92.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~91.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~90.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~89.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~88.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~87.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~86.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~85.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~84.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~83.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~82.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~81.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~80.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~79.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~78.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~77.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~76.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~75.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~74.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~73.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~72.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~71.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~70.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~69.IN0
CPU_data_master_requests_onchip_RAM_s1 => CPU_data_master_readdata~68.IN0
CPU_data_master_requests_onchip_ROM_s1 => r_0~38.IN1
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~163.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~162.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~161.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~160.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~159.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~158.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~157.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~156.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~155.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~154.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~153.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~152.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~151.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~150.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~149.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~148.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~147.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~146.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~145.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~144.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~143.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~142.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~141.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~140.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~139.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~138.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~137.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~136.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~135.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~134.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~133.IN0
CPU_data_master_requests_onchip_ROM_s1 => CPU_data_master_readdata~132.IN0
CPU_data_master_write => r_1~6.IN1
CPU_data_master_write => r_0~23.IN0
CPU_data_master_write => r_0~15.IN0
CPU_data_master_write => r_0~7.IN0
CPU_data_master_write => r_0~6.IN1
CPU_data_master_write => r_0~14.IN0
CPU_data_master_write => r_0~22.IN0
CPU_jtag_debug_module_readdata_from_sa[0] => CPU_data_master_readdata~0.IN1
CPU_jtag_debug_module_readdata_from_sa[1] => CPU_data_master_readdata~1.IN1
CPU_jtag_debug_module_readdata_from_sa[2] => CPU_data_master_readdata~2.IN1
CPU_jtag_debug_module_readdata_from_sa[3] => CPU_data_master_readdata~3.IN1
CPU_jtag_debug_module_readdata_from_sa[4] => CPU_data_master_readdata~4.IN1
CPU_jtag_debug_module_readdata_from_sa[5] => CPU_data_master_readdata~5.IN1
CPU_jtag_debug_module_readdata_from_sa[6] => CPU_data_master_readdata~6.IN1
CPU_jtag_debug_module_readdata_from_sa[7] => CPU_data_master_readdata~7.IN1
CPU_jtag_debug_module_readdata_from_sa[8] => CPU_data_master_readdata~8.IN1
CPU_jtag_debug_module_readdata_from_sa[9] => CPU_data_master_readdata~9.IN1
CPU_jtag_debug_module_readdata_from_sa[10] => CPU_data_master_readdata~10.IN1
CPU_jtag_debug_module_readdata_from_sa[11] => CPU_data_master_readdata~11.IN1
CPU_jtag_debug_module_readdata_from_sa[12] => CPU_data_master_readdata~12.IN1
CPU_jtag_debug_module_readdata_from_sa[13] => CPU_data_master_readdata~13.IN1
CPU_jtag_debug_module_readdata_from_sa[14] => CPU_data_master_readdata~14.IN1
CPU_jtag_debug_module_readdata_from_sa[15] => CPU_data_master_readdata~15.IN1
CPU_jtag_debug_module_readdata_from_sa[16] => CPU_data_master_readdata~16.IN1
CPU_jtag_debug_module_readdata_from_sa[17] => CPU_data_master_readdata~17.IN1
CPU_jtag_debug_module_readdata_from_sa[18] => CPU_data_master_readdata~18.IN1
CPU_jtag_debug_module_readdata_from_sa[19] => CPU_data_master_readdata~19.IN1
CPU_jtag_debug_module_readdata_from_sa[20] => CPU_data_master_readdata~20.IN1
CPU_jtag_debug_module_readdata_from_sa[21] => CPU_data_master_readdata~21.IN1
CPU_jtag_debug_module_readdata_from_sa[22] => CPU_data_master_readdata~22.IN1
CPU_jtag_debug_module_readdata_from_sa[23] => CPU_data_master_readdata~23.IN1
CPU_jtag_debug_module_readdata_from_sa[24] => CPU_data_master_readdata~24.IN1
CPU_jtag_debug_module_readdata_from_sa[25] => CPU_data_master_readdata~25.IN1
CPU_jtag_debug_module_readdata_from_sa[26] => CPU_data_master_readdata~26.IN1
CPU_jtag_debug_module_readdata_from_sa[27] => CPU_data_master_readdata~27.IN1
CPU_jtag_debug_module_readdata_from_sa[28] => CPU_data_master_readdata~28.IN1
CPU_jtag_debug_module_readdata_from_sa[29] => CPU_data_master_readdata~29.IN1
CPU_jtag_debug_module_readdata_from_sa[30] => CPU_data_master_readdata~30.IN1
CPU_jtag_debug_module_readdata_from_sa[31] => CPU_data_master_readdata~31.IN1
KEY_PIO_s1_irq_from_sa => CPU_data_master_irq[0].DATAIN
KEY_PIO_s1_readdata_from_sa[0] => CPU_data_master_readdata~32.IN1
KEY_PIO_s1_readdata_from_sa[1] => CPU_data_master_readdata~33.IN1
KEY_PIO_s1_readdata_from_sa[2] => CPU_data_master_readdata~34.IN1
KEY_PIO_s1_readdata_from_sa[3] => CPU_data_master_readdata~35.IN1
clk => CPU_data_master_waitrequest~reg0.CLK
d1_CPU_jtag_debug_module_end_xfer => ~NO_FANOUT~
d1_KEY_PIO_s1_end_xfer => ~NO_FANOUT~
d1_LED_PIO_s1_end_xfer => ~NO_FANOUT~
d1_onchip_RAM_s1_end_xfer => ~NO_FANOUT~
d1_onchip_ROM_s1_end_xfer => ~NO_FANOUT~
onchip_RAM_s1_readdata_from_sa[0] => CPU_data_master_readdata~68.IN1
onchip_RAM_s1_readdata_from_sa[1] => CPU_data_master_readdata~69.IN1
onchip_RAM_s1_readdata_from_sa[2] => CPU_data_master_readdata~70.IN1
onchip_RAM_s1_readdata_from_sa[3] => CPU_data_master_readdata~71.IN1
onchip_RAM_s1_readdata_from_sa[4] => CPU_data_master_readdata~72.IN1
onchip_RAM_s1_readdata_from_sa[5] => CPU_data_master_readdata~73.IN1
onchip_RAM_s1_readdata_from_sa[6] => CPU_data_master_readdata~74.IN1
onchip_RAM_s1_readdata_from_sa[7] => CPU_data_master_readdata~75.IN1
onchip_RAM_s1_readdata_from_sa[8] => CPU_data_master_readdata~76.IN1
onchip_RAM_s1_readdata_from_sa[9] => CPU_data_master_readdata~77.IN1
onchip_RAM_s1_readdata_from_sa[10] => CPU_data_master_readdata~78.IN1
onchip_RAM_s1_readdata_from_sa[11] => CPU_data_master_readdata~79.IN1
onchip_RAM_s1_readdata_from_sa[12] => CPU_data_master_readdata~80.IN1
onchip_RAM_s1_readdata_from_sa[13] => CPU_data_master_readdata~81.IN1
onchip_RAM_s1_readdata_from_sa[14] => CPU_data_master_readdata~82.IN1
onchip_RAM_s1_readdata_from_sa[15] => CPU_data_master_readdata~83.IN1
onchip_RAM_s1_readdata_from_sa[16] => CPU_data_master_readdata~84.IN1
onchip_RAM_s1_readdata_from_sa[17] => CPU_data_master_readdata~85.IN1
onchip_RAM_s1_readdata_from_sa[18] => CPU_data_master_readdata~86.IN1
onchip_RAM_s1_readdata_from_sa[19] => CPU_data_master_readdata~87.IN1
onchip_RAM_s1_readdata_from_sa[20] => CPU_data_master_readdata~88.IN1
onchip_RAM_s1_readdata_from_sa[21] => CPU_data_master_readdata~89.IN1
onchip_RAM_s1_readdata_from_sa[22] => CPU_data_master_readdata~90.IN1
onchip_RAM_s1_readdata_from_sa[23] => CPU_data_master_readdata~91.IN1
onchip_RAM_s1_readdata_from_sa[24] => CPU_data_master_readdata~92.IN1
onchip_RAM_s1_readdata_from_sa[25] => CPU_data_master_readdata~93.IN1
onchip_RAM_s1_readdata_from_sa[26] => CPU_data_master_readdata~94.IN1
onchip_RAM_s1_readdata_from_sa[27] => CPU_data_master_readdata~95.IN1
onchip_RAM_s1_readdata_from_sa[28] => CPU_data_master_readdata~96.IN1
onchip_RAM_s1_readdata_from_sa[29] => CPU_data_master_readdata~97.IN1
onchip_RAM_s1_readdata_from_sa[30] => CPU_data_master_readdata~98.IN1
onchip_RAM_s1_readdata_from_sa[31] => CPU_data_master_readdata~99.IN1
onchip_ROM_s1_readdata_from_sa[0] => CPU_data_master_readdata~132.IN1
onchip_ROM_s1_readdata_from_sa[1] => CPU_data_master_readdata~133.IN1
onchip_ROM_s1_readdata_from_sa[2] => CPU_data_master_readdata~134.IN1
onchip_ROM_s1_readdata_from_sa[3] => CPU_data_master_readdata~135.IN1
onchip_ROM_s1_readdata_from_sa[4] => CPU_data_master_readdata~136.IN1
onchip_ROM_s1_readdata_from_sa[5] => CPU_data_master_readdata~137.IN1
onchip_ROM_s1_readdata_from_sa[6] => CPU_data_master_readdata~138.IN1
onchip_ROM_s1_readdata_from_sa[7] => CPU_data_master_readdata~139.IN1
onchip_ROM_s1_readdata_from_sa[8] => CPU_data_master_readdata~140.IN1
onchip_ROM_s1_readdata_from_sa[9] => CPU_data_master_readdata~141.IN1
onchip_ROM_s1_readdata_from_sa[10] => CPU_data_master_readdata~142.IN1
onchip_ROM_s1_readdata_from_sa[11] => CPU_data_master_readdata~143.IN1
onchip_ROM_s1_readdata_from_sa[12] => CPU_data_master_readdata~144.IN1
onchip_ROM_s1_readdata_from_sa[13] => CPU_data_master_readdata~145.IN1
onchip_ROM_s1_readdata_from_sa[14] => CPU_data_master_readdata~146.IN1
onchip_ROM_s1_readdata_from_sa[15] => CPU_data_master_readdata~147.IN1
onchip_ROM_s1_readdata_from_sa[16] => CPU_data_master_readdata~148.IN1
onchip_ROM_s1_readdata_from_sa[17] => CPU_data_master_readdata~149.IN1
onchip_ROM_s1_readdata_from_sa[18] => CPU_data_master_readdata~150.IN1
onchip_ROM_s1_readdata_from_sa[19] => CPU_data_master_readdata~151.IN1
onchip_ROM_s1_readdata_from_sa[20] => CPU_data_master_readdata~152.IN1
onchip_ROM_s1_readdata_from_sa[21] => CPU_data_master_readdata~153.IN1
onchip_ROM_s1_readdata_from_sa[22] => CPU_data_master_readdata~154.IN1
onchip_ROM_s1_readdata_from_sa[23] => CPU_data_master_readdata~155.IN1
onchip_ROM_s1_readdata_from_sa[24] => CPU_data_master_readdata~156.IN1
onchip_ROM_s1_readdata_from_sa[25] => CPU_data_master_readdata~157.IN1
onchip_ROM_s1_readdata_from_sa[26] => CPU_data_master_readdata~158.IN1
onchip_ROM_s1_readdata_from_sa[27] => CPU_data_master_readdata~159.IN1
onchip_ROM_s1_readdata_from_sa[28] => CPU_data_master_readdata~160.IN1
onchip_ROM_s1_readdata_from_sa[29] => CPU_data_master_readdata~161.IN1
onchip_ROM_s1_readdata_from_sa[30] => CPU_data_master_readdata~162.IN1
onchip_ROM_s1_readdata_from_sa[31] => CPU_data_master_readdata~163.IN1
registered_CPU_data_master_read_data_valid_onchip_RAM_s1 => r_0~31.IN1
registered_CPU_data_master_read_data_valid_onchip_RAM_s1 => r_0~25.IN1
registered_CPU_data_master_read_data_valid_onchip_ROM_s1 => r_1~2.IN1
registered_CPU_data_master_read_data_valid_onchip_ROM_s1 => r_0~37.IN1
reset_n => CPU_data_master_waitrequest~reg0.PRESET
CPU_data_master_address_to_slave[0] <= CPU_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_address_to_slave[1] <= CPU_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_address_to_slave[2] <= CPU_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_address_to_slave[3] <= CPU_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_address_to_slave[4] <= CPU_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_address_to_slave[5] <= CPU_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_address_to_slave[6] <= CPU_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_address_to_slave[7] <= CPU_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_address_to_slave[8] <= CPU_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_address_to_slave[9] <= CPU_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_address_to_slave[10] <= CPU_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_address_to_slave[11] <= CPU_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_address_to_slave[12] <= CPU_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_address_to_slave[13] <= CPU_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_irq[0] <= KEY_PIO_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_irq[1] <= <GND>
CPU_data_master_irq[2] <= <GND>
CPU_data_master_irq[3] <= <GND>
CPU_data_master_irq[4] <= <GND>
CPU_data_master_irq[5] <= <GND>
CPU_data_master_irq[6] <= <GND>
CPU_data_master_irq[7] <= <GND>
CPU_data_master_irq[8] <= <GND>
CPU_data_master_irq[9] <= <GND>
CPU_data_master_irq[10] <= <GND>
CPU_data_master_irq[11] <= <GND>
CPU_data_master_irq[12] <= <GND>
CPU_data_master_irq[13] <= <GND>
CPU_data_master_irq[14] <= <GND>
CPU_data_master_irq[15] <= <GND>
CPU_data_master_irq[16] <= <GND>
CPU_data_master_irq[17] <= <GND>
CPU_data_master_irq[18] <= <GND>
CPU_data_master_irq[19] <= <GND>
CPU_data_master_irq[20] <= <GND>
CPU_data_master_irq[21] <= <GND>
CPU_data_master_irq[22] <= <GND>
CPU_data_master_irq[23] <= <GND>
CPU_data_master_irq[24] <= <GND>
CPU_data_master_irq[25] <= <GND>
CPU_data_master_irq[26] <= <GND>
CPU_data_master_irq[27] <= <GND>
CPU_data_master_irq[28] <= <GND>
CPU_data_master_irq[29] <= <GND>
CPU_data_master_irq[30] <= <GND>
CPU_data_master_irq[31] <= <GND>
CPU_data_master_readdata[0] <= CPU_data_master_readdata~164.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[1] <= CPU_data_master_readdata~165.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[2] <= CPU_data_master_readdata~166.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[3] <= CPU_data_master_readdata~167.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[4] <= CPU_data_master_readdata~168.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[5] <= CPU_data_master_readdata~169.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[6] <= CPU_data_master_readdata~170.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[7] <= CPU_data_master_readdata~171.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[8] <= CPU_data_master_readdata~172.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[9] <= CPU_data_master_readdata~173.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[10] <= CPU_data_master_readdata~174.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[11] <= CPU_data_master_readdata~175.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[12] <= CPU_data_master_readdata~176.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[13] <= CPU_data_master_readdata~177.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[14] <= CPU_data_master_readdata~178.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[15] <= CPU_data_master_readdata~179.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[16] <= CPU_data_master_readdata~180.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[17] <= CPU_data_master_readdata~181.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[18] <= CPU_data_master_readdata~182.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[19] <= CPU_data_master_readdata~183.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[20] <= CPU_data_master_readdata~184.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[21] <= CPU_data_master_readdata~185.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[22] <= CPU_data_master_readdata~186.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[23] <= CPU_data_master_readdata~187.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[24] <= CPU_data_master_readdata~188.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[25] <= CPU_data_master_readdata~189.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[26] <= CPU_data_master_readdata~190.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[27] <= CPU_data_master_readdata~191.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[28] <= CPU_data_master_readdata~192.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[29] <= CPU_data_master_readdata~193.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[30] <= CPU_data_master_readdata~194.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_readdata[31] <= CPU_data_master_readdata~195.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_waitrequest <= CPU_data_master_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU_instruction_master_arbitrator:the_CPU_instruction_master
CPU_instruction_master_address[0] => CPU_instruction_master_address_to_slave[0].DATAIN
CPU_instruction_master_address[1] => CPU_instruction_master_address_to_slave[1].DATAIN
CPU_instruction_master_address[2] => CPU_instruction_master_address_to_slave[2].DATAIN
CPU_instruction_master_address[3] => CPU_instruction_master_address_to_slave[3].DATAIN
CPU_instruction_master_address[4] => CPU_instruction_master_address_to_slave[4].DATAIN
CPU_instruction_master_address[5] => CPU_instruction_master_address_to_slave[5].DATAIN
CPU_instruction_master_address[6] => CPU_instruction_master_address_to_slave[6].DATAIN
CPU_instruction_master_address[7] => CPU_instruction_master_address_to_slave[7].DATAIN
CPU_instruction_master_address[8] => CPU_instruction_master_address_to_slave[8].DATAIN
CPU_instruction_master_address[9] => CPU_instruction_master_address_to_slave[9].DATAIN
CPU_instruction_master_address[10] => CPU_instruction_master_address_to_slave[10].DATAIN
CPU_instruction_master_address[11] => CPU_instruction_master_address_to_slave[11].DATAIN
CPU_instruction_master_address[12] => CPU_instruction_master_address_to_slave[12].DATAIN
CPU_instruction_master_address[13] => CPU_instruction_master_address_to_slave[13].DATAIN
CPU_instruction_master_granted_CPU_jtag_debug_module => CPU_instruction_master_is_granted_some_slave~0.IN0
CPU_instruction_master_granted_CPU_jtag_debug_module => r_0~1.IN0
CPU_instruction_master_granted_onchip_RAM_s1 => CPU_instruction_master_is_granted_some_slave~0.IN1
CPU_instruction_master_granted_onchip_RAM_s1 => r_0~9.IN0
CPU_instruction_master_granted_onchip_ROM_s1 => CPU_instruction_master_is_granted_some_slave.IN1
CPU_instruction_master_granted_onchip_ROM_s1 => r_1~1.IN0
CPU_instruction_master_qualified_request_CPU_jtag_debug_module => CPU_instruction_master_readdata~0.IN1
CPU_instruction_master_qualified_request_CPU_jtag_debug_module => r_0~0.IN1
CPU_instruction_master_qualified_request_CPU_jtag_debug_module => r_0~1.IN1
CPU_instruction_master_qualified_request_CPU_jtag_debug_module => r_0~3.IN1
CPU_instruction_master_qualified_request_onchip_RAM_s1 => r_0~7.IN1
CPU_instruction_master_qualified_request_onchip_RAM_s1 => r_0~9.IN1
CPU_instruction_master_qualified_request_onchip_RAM_s1 => r_0~11.IN1
CPU_instruction_master_qualified_request_onchip_ROM_s1 => r_1~0.IN1
CPU_instruction_master_qualified_request_onchip_ROM_s1 => r_1~1.IN1
CPU_instruction_master_qualified_request_onchip_ROM_s1 => r_1~3.IN1
CPU_instruction_master_read => p1_CPU_instruction_master_latency_counter~0.IN0
CPU_instruction_master_read => CPU_instruction_master_readdata~0.IN0
CPU_instruction_master_read => r_1~4.IN0
CPU_instruction_master_read => r_0~12.IN0
CPU_instruction_master_read => r_0~4.IN0
CPU_instruction_master_read => r_0~3.IN0
CPU_instruction_master_read => r_0~11.IN0
CPU_instruction_master_read => r_1~3.IN0
CPU_instruction_master_read_data_valid_CPU_jtag_debug_module => CPU_instruction_master_readdatavalid~1.IN1
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => pre_flush_CPU_instruction_master_readdatavalid.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~64.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~63.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~62.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~61.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~60.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~59.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~58.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~57.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~56.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~55.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~54.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~53.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~52.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~51.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~50.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~49.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~48.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~47.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~46.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~45.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~44.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~43.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~42.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~41.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~40.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~39.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~38.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~37.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~36.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~35.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~34.IN0
CPU_instruction_master_read_data_valid_onchip_RAM_s1 => CPU_instruction_master_readdata~33.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => pre_flush_CPU_instruction_master_readdatavalid.IN1
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~128.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~127.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~126.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~125.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~124.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~123.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~122.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~121.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~120.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~119.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~118.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~117.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~116.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~115.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~114.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~113.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~112.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~111.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~110.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~109.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~108.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~107.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~106.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~105.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~104.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~103.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~102.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~101.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~100.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~99.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~98.IN0
CPU_instruction_master_read_data_valid_onchip_ROM_s1 => CPU_instruction_master_readdata~97.IN0
CPU_instruction_master_requests_CPU_jtag_debug_module => r_0~0.IN0
CPU_instruction_master_requests_onchip_RAM_s1 => latency_load_value.IN0
CPU_instruction_master_requests_onchip_RAM_s1 => r_0~7.IN0
CPU_instruction_master_requests_onchip_ROM_s1 => latency_load_value.IN1
CPU_instruction_master_requests_onchip_ROM_s1 => r_1~0.IN0
CPU_jtag_debug_module_readdata_from_sa[0] => CPU_instruction_master_readdata~1.IN1
CPU_jtag_debug_module_readdata_from_sa[1] => CPU_instruction_master_readdata~2.IN1
CPU_jtag_debug_module_readdata_from_sa[2] => CPU_instruction_master_readdata~3.IN1
CPU_jtag_debug_module_readdata_from_sa[3] => CPU_instruction_master_readdata~4.IN1
CPU_jtag_debug_module_readdata_from_sa[4] => CPU_instruction_master_readdata~5.IN1
CPU_jtag_debug_module_readdata_from_sa[5] => CPU_instruction_master_readdata~6.IN1
CPU_jtag_debug_module_readdata_from_sa[6] => CPU_instruction_master_readdata~7.IN1
CPU_jtag_debug_module_readdata_from_sa[7] => CPU_instruction_master_readdata~8.IN1
CPU_jtag_debug_module_readdata_from_sa[8] => CPU_instruction_master_readdata~9.IN1
CPU_jtag_debug_module_readdata_from_sa[9] => CPU_instruction_master_readdata~10.IN1
CPU_jtag_debug_module_readdata_from_sa[10] => CPU_instruction_master_readdata~11.IN1
CPU_jtag_debug_module_readdata_from_sa[11] => CPU_instruction_master_readdata~12.IN1
CPU_jtag_debug_module_readdata_from_sa[12] => CPU_instruction_master_readdata~13.IN1
CPU_jtag_debug_module_readdata_from_sa[13] => CPU_instruction_master_readdata~14.IN1
CPU_jtag_debug_module_readdata_from_sa[14] => CPU_instruction_master_readdata~15.IN1
CPU_jtag_debug_module_readdata_from_sa[15] => CPU_instruction_master_readdata~16.IN1
CPU_jtag_debug_module_readdata_from_sa[16] => CPU_instruction_master_readdata~17.IN1
CPU_jtag_debug_module_readdata_from_sa[17] => CPU_instruction_master_readdata~18.IN1
CPU_jtag_debug_module_readdata_from_sa[18] => CPU_instruction_master_readdata~19.IN1
CPU_jtag_debug_module_readdata_from_sa[19] => CPU_instruction_master_readdata~20.IN1
CPU_jtag_debug_module_readdata_from_sa[20] => CPU_instruction_master_readdata~21.IN1
CPU_jtag_debug_module_readdata_from_sa[21] => CPU_instruction_master_readdata~22.IN1
CPU_jtag_debug_module_readdata_from_sa[22] => CPU_instruction_master_readdata~23.IN1
CPU_jtag_debug_module_readdata_from_sa[23] => CPU_instruction_master_readdata~24.IN1
CPU_jtag_debug_module_readdata_from_sa[24] => CPU_instruction_master_readdata~25.IN1
CPU_jtag_debug_module_readdata_from_sa[25] => CPU_instruction_master_readdata~26.IN1
CPU_jtag_debug_module_readdata_from_sa[26] => CPU_instruction_master_readdata~27.IN1
CPU_jtag_debug_module_readdata_from_sa[27] => CPU_instruction_master_readdata~28.IN1
CPU_jtag_debug_module_readdata_from_sa[28] => CPU_instruction_master_readdata~29.IN1
CPU_jtag_debug_module_readdata_from_sa[29] => CPU_instruction_master_readdata~30.IN1
CPU_jtag_debug_module_readdata_from_sa[30] => CPU_instruction_master_readdata~31.IN1
CPU_jtag_debug_module_readdata_from_sa[31] => CPU_instruction_master_readdata~32.IN1
clk => CPU_instruction_master_read_but_no_slave_selected.CLK
clk => CPU_instruction_master_latency_counter~reg0.CLK
d1_CPU_jtag_debug_module_end_xfer => r_0~4.IN1
d1_onchip_RAM_s1_end_xfer => ~NO_FANOUT~
d1_onchip_ROM_s1_end_xfer => ~NO_FANOUT~
onchip_RAM_s1_readdata_from_sa[0] => CPU_instruction_master_readdata~33.IN1
onchip_RAM_s1_readdata_from_sa[1] => CPU_instruction_master_readdata~34.IN1
onchip_RAM_s1_readdata_from_sa[2] => CPU_instruction_master_readdata~35.IN1
onchip_RAM_s1_readdata_from_sa[3] => CPU_instruction_master_readdata~36.IN1
onchip_RAM_s1_readdata_from_sa[4] => CPU_instruction_master_readdata~37.IN1
onchip_RAM_s1_readdata_from_sa[5] => CPU_instruction_master_readdata~38.IN1
onchip_RAM_s1_readdata_from_sa[6] => CPU_instruction_master_readdata~39.IN1
onchip_RAM_s1_readdata_from_sa[7] => CPU_instruction_master_readdata~40.IN1
onchip_RAM_s1_readdata_from_sa[8] => CPU_instruction_master_readdata~41.IN1
onchip_RAM_s1_readdata_from_sa[9] => CPU_instruction_master_readdata~42.IN1
onchip_RAM_s1_readdata_from_sa[10] => CPU_instruction_master_readdata~43.IN1
onchip_RAM_s1_readdata_from_sa[11] => CPU_instruction_master_readdata~44.IN1
onchip_RAM_s1_readdata_from_sa[12] => CPU_instruction_master_readdata~45.IN1
onchip_RAM_s1_readdata_from_sa[13] => CPU_instruction_master_readdata~46.IN1
onchip_RAM_s1_readdata_from_sa[14] => CPU_instruction_master_readdata~47.IN1
onchip_RAM_s1_readdata_from_sa[15] => CPU_instruction_master_readdata~48.IN1
onchip_RAM_s1_readdata_from_sa[16] => CPU_instruction_master_readdata~49.IN1
onchip_RAM_s1_readdata_from_sa[17] => CPU_instruction_master_readdata~50.IN1
onchip_RAM_s1_readdata_from_sa[18] => CPU_instruction_master_readdata~51.IN1
onchip_RAM_s1_readdata_from_sa[19] => CPU_instruction_master_readdata~52.IN1
onchip_RAM_s1_readdata_from_sa[20] => CPU_instruction_master_readdata~53.IN1
onchip_RAM_s1_readdata_from_sa[21] => CPU_instruction_master_readdata~54.IN1
onchip_RAM_s1_readdata_from_sa[22] => CPU_instruction_master_readdata~55.IN1
onchip_RAM_s1_readdata_from_sa[23] => CPU_instruction_master_readdata~56.IN1
onchip_RAM_s1_readdata_from_sa[24] => CPU_instruction_master_readdata~57.IN1
onchip_RAM_s1_readdata_from_sa[25] => CPU_instruction_master_readdata~58.IN1
onchip_RAM_s1_readdata_from_sa[26] => CPU_instruction_master_readdata~59.IN1
onchip_RAM_s1_readdata_from_sa[27] => CPU_instruction_master_readdata~60.IN1
onchip_RAM_s1_readdata_from_sa[28] => CPU_instruction_master_readdata~61.IN1
onchip_RAM_s1_readdata_from_sa[29] => CPU_instruction_master_readdata~62.IN1
onchip_RAM_s1_readdata_from_sa[30] => CPU_instruction_master_readdata~63.IN1
onchip_RAM_s1_readdata_from_sa[31] => CPU_instruction_master_readdata~64.IN1
onchip_ROM_s1_readdata_from_sa[0] => CPU_instruction_master_readdata~97.IN1
onchip_ROM_s1_readdata_from_sa[1] => CPU_instruction_master_readdata~98.IN1
onchip_ROM_s1_readdata_from_sa[2] => CPU_instruction_master_readdata~99.IN1
onchip_ROM_s1_readdata_from_sa[3] => CPU_instruction_master_readdata~100.IN1
onchip_ROM_s1_readdata_from_sa[4] => CPU_instruction_master_readdata~101.IN1
onchip_ROM_s1_readdata_from_sa[5] => CPU_instruction_master_readdata~102.IN1
onchip_ROM_s1_readdata_from_sa[6] => CPU_instruction_master_readdata~103.IN1
onchip_ROM_s1_readdata_from_sa[7] => CPU_instruction_master_readdata~104.IN1
onchip_ROM_s1_readdata_from_sa[8] => CPU_instruction_master_readdata~105.IN1
onchip_ROM_s1_readdata_from_sa[9] => CPU_instruction_master_readdata~106.IN1
onchip_ROM_s1_readdata_from_sa[10] => CPU_instruction_master_readdata~107.IN1
onchip_ROM_s1_readdata_from_sa[11] => CPU_instruction_master_readdata~108.IN1
onchip_ROM_s1_readdata_from_sa[12] => CPU_instruction_master_readdata~109.IN1
onchip_ROM_s1_readdata_from_sa[13] => CPU_instruction_master_readdata~110.IN1
onchip_ROM_s1_readdata_from_sa[14] => CPU_instruction_master_readdata~111.IN1
onchip_ROM_s1_readdata_from_sa[15] => CPU_instruction_master_readdata~112.IN1
onchip_ROM_s1_readdata_from_sa[16] => CPU_instruction_master_readdata~113.IN1
onchip_ROM_s1_readdata_from_sa[17] => CPU_instruction_master_readdata~114.IN1
onchip_ROM_s1_readdata_from_sa[18] => CPU_instruction_master_readdata~115.IN1
onchip_ROM_s1_readdata_from_sa[19] => CPU_instruction_master_readdata~116.IN1
onchip_ROM_s1_readdata_from_sa[20] => CPU_instruction_master_readdata~117.IN1
onchip_ROM_s1_readdata_from_sa[21] => CPU_instruction_master_readdata~118.IN1
onchip_ROM_s1_readdata_from_sa[22] => CPU_instruction_master_readdata~119.IN1
onchip_ROM_s1_readdata_from_sa[23] => CPU_instruction_master_readdata~120.IN1
onchip_ROM_s1_readdata_from_sa[24] => CPU_instruction_master_readdata~121.IN1
onchip_ROM_s1_readdata_from_sa[25] => CPU_instruction_master_readdata~122.IN1
onchip_ROM_s1_readdata_from_sa[26] => CPU_instruction_master_readdata~123.IN1
onchip_ROM_s1_readdata_from_sa[27] => CPU_instruction_master_readdata~124.IN1
onchip_ROM_s1_readdata_from_sa[28] => CPU_instruction_master_readdata~125.IN1
onchip_ROM_s1_readdata_from_sa[29] => CPU_instruction_master_readdata~126.IN1
onchip_ROM_s1_readdata_from_sa[30] => CPU_instruction_master_readdata~127.IN1
onchip_ROM_s1_readdata_from_sa[31] => CPU_instruction_master_readdata~128.IN1
reset_n => CPU_instruction_master_read_but_no_slave_selected.ACLR
reset_n => CPU_instruction_master_latency_counter~reg0.ACLR
CPU_instruction_master_address_to_slave[0] <= CPU_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_address_to_slave[1] <= CPU_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_address_to_slave[2] <= CPU_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_address_to_slave[3] <= CPU_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_address_to_slave[4] <= CPU_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_address_to_slave[5] <= CPU_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_address_to_slave[6] <= CPU_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_address_to_slave[7] <= CPU_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_address_to_slave[8] <= CPU_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_address_to_slave[9] <= CPU_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_address_to_slave[10] <= CPU_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_address_to_slave[11] <= CPU_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_address_to_slave[12] <= CPU_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_address_to_slave[13] <= CPU_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_latency_counter <= CPU_instruction_master_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[0] <= CPU_instruction_master_readdata~129.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[1] <= CPU_instruction_master_readdata~130.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[2] <= CPU_instruction_master_readdata~131.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[3] <= CPU_instruction_master_readdata~132.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[4] <= CPU_instruction_master_readdata~133.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[5] <= CPU_instruction_master_readdata~134.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[6] <= CPU_instruction_master_readdata~135.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[7] <= CPU_instruction_master_readdata~136.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[8] <= CPU_instruction_master_readdata~137.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[9] <= CPU_instruction_master_readdata~138.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[10] <= CPU_instruction_master_readdata~139.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[11] <= CPU_instruction_master_readdata~140.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[12] <= CPU_instruction_master_readdata~141.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[13] <= CPU_instruction_master_readdata~142.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[14] <= CPU_instruction_master_readdata~143.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[15] <= CPU_instruction_master_readdata~144.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[16] <= CPU_instruction_master_readdata~145.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[17] <= CPU_instruction_master_readdata~146.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[18] <= CPU_instruction_master_readdata~147.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[19] <= CPU_instruction_master_readdata~148.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[20] <= CPU_instruction_master_readdata~149.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[21] <= CPU_instruction_master_readdata~150.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[22] <= CPU_instruction_master_readdata~151.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[23] <= CPU_instruction_master_readdata~152.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[24] <= CPU_instruction_master_readdata~153.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[25] <= CPU_instruction_master_readdata~154.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[26] <= CPU_instruction_master_readdata~155.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[27] <= CPU_instruction_master_readdata~156.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[28] <= CPU_instruction_master_readdata~157.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[29] <= CPU_instruction_master_readdata~158.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[30] <= CPU_instruction_master_readdata~159.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdata[31] <= CPU_instruction_master_readdata~160.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_readdatavalid <= CPU_instruction_master_readdatavalid~5.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_waitrequest <= CPU_instruction_master_run.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU
clk => clk~0.IN9
d_irq[0] => M_ipending_reg_nxt~0.IN1
d_irq[1] => ~NO_FANOUT~
d_irq[2] => ~NO_FANOUT~
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_waitrequest => M_st_stall.IN1
d_waitrequest => d_read_nxt~0.IN1
d_waitrequest => av_ld_data_transfer.IN1
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => i_readdatavalid~0.IN1
i_waitrequest => i_read_nxt~0.IN1
i_waitrequest => ic_fill_req_accepted.IN1
jtag_debug_module_address[0] => jtag_debug_module_address[0]~8.IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1]~7.IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2]~6.IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3]~5.IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4]~4.IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5]~3.IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6]~2.IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7]~1.IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8]~0.IN1
jtag_debug_module_begintransfer => jtag_debug_module_begintransfer~0.IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0]~3.IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1]~2.IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2]~1.IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3]~0.IN1
jtag_debug_module_clk => jtag_debug_module_clk~0.IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess~0.IN1
jtag_debug_module_reset => jtag_debug_module_reset~0.IN1
jtag_debug_module_select => jtag_debug_module_select~0.IN1
jtag_debug_module_write => jtag_debug_module_write~0.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0]~31.IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1]~30.IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2]~29.IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3]~28.IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4]~27.IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5]~26.IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6]~25.IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7]~24.IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8]~23.IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9]~22.IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10]~21.IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11]~20.IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12]~19.IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13]~18.IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14]~17.IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15]~16.IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16]~15.IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17]~14.IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18]~13.IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19]~12.IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20]~11.IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21]~10.IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22]~9.IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23]~8.IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24]~7.IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25]~6.IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26]~5.IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27]~4.IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28]~3.IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29]~2.IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30]~1.IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31]~0.IN1
reset_n => reset_n~0.IN2
d_address[0] <= M_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= M_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= M_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= M_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= M_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= d_address[5]~5.DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= d_address[6]~4.DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= d_address[7]~3.DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= d_address[8]~2.DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= d_address[9]~1.DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= d_address[10]~0.DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= M_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= M_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= M_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= M_mem_byte_en[0]~3.DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= M_mem_byte_en[1]~2.DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= M_mem_byte_en[2]~1.DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= M_mem_byte_en[3]~0.DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read~0.DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write~0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= M_st_data[0]~31.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= M_st_data[1]~30.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= M_st_data[2]~29.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= M_st_data[3]~28.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= M_st_data[4]~27.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= M_st_data[5]~26.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= M_st_data[6]~25.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= M_st_data[7]~24.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= M_st_data[8]~23.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= M_st_data[9]~22.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= M_st_data[10]~21.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= M_st_data[11]~20.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= M_st_data[12]~19.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= M_st_data[13]~18.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= M_st_data[14]~17.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= M_st_data[15]~16.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= M_st_data[16]~15.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= M_st_data[17]~14.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= M_st_data[18]~13.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= M_st_data[19]~12.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= M_st_data[20]~11.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= M_st_data[21]~10.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= M_st_data[22]~9.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= M_st_data[23]~8.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= M_st_data[24]~7.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= M_st_data[25]~6.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= M_st_data[26]~5.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= M_st_data[27]~4.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= M_st_data[28]~3.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= M_st_data[29]~2.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= M_st_data[30]~1.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= M_st_data[31]~0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= i_address[0]~1.DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1]~0.DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2]~4.DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3]~3.DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4]~2.DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0]~5.DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1]~4.DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2]~3.DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3]~2.DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4]~1.DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5]~0.DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= i_address[11]~7.DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= i_address[12]~6.DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= i_address[13]~5.DB_MAX_OUTPUT_PORT_TYPE
i_read <= i_read~0.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= CPU_nios2_oci:the_CPU_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[1] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[2] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[3] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[4] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[5] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[6] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[7] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[8] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[9] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[10] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[11] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[12] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[13] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[14] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[15] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[16] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[17] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[18] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[19] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[20] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[21] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[22] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[23] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[24] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[25] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[26] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[27] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[28] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[29] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[30] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_readdata[31] <= CPU_nios2_oci:the_CPU_nios2_oci.readdata
jtag_debug_module_resetrequest <= CPU_nios2_oci:the_CPU_nios2_oci.resetrequest


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench
E_src1[0] => E_src1_src2_fast_cmp~0.IN0
E_src1[1] => E_src1_src2_fast_cmp~1.IN0
E_src1[2] => E_src1_src2_fast_cmp~2.IN0
E_src1[3] => E_src1_src2_fast_cmp~3.IN0
E_src1[4] => E_src1_src2_fast_cmp~4.IN0
E_src1[5] => E_src1_src2_fast_cmp~5.IN0
E_src1[6] => E_src1_src2_fast_cmp~6.IN0
E_src1[7] => E_src1_src2_fast_cmp~7.IN0
E_src1[8] => E_src1_src2_fast_cmp~8.IN0
E_src1[9] => E_src1_src2_fast_cmp~9.IN0
E_src1[10] => E_src1_src2_fast_cmp~10.IN0
E_src1[11] => E_src1_src2_fast_cmp~11.IN0
E_src1[12] => E_src1_src2_fast_cmp~12.IN0
E_src1[13] => E_src1_src2_fast_cmp~13.IN0
E_src1[14] => E_src1_src2_fast_cmp~14.IN0
E_src1[15] => E_src1_src2_fast_cmp~15.IN0
E_src1[16] => E_src1_src2_fast_cmp~16.IN0
E_src1[17] => E_src1_src2_fast_cmp~17.IN0
E_src1[18] => E_src1_src2_fast_cmp~18.IN0
E_src1[19] => E_src1_src2_fast_cmp~19.IN0
E_src1[20] => E_src1_src2_fast_cmp~20.IN0
E_src1[21] => E_src1_src2_fast_cmp~21.IN0
E_src1[22] => E_src1_src2_fast_cmp~22.IN0
E_src1[23] => E_src1_src2_fast_cmp~23.IN0
E_src1[24] => E_src1_src2_fast_cmp~24.IN0
E_src1[25] => E_src1_src2_fast_cmp~25.IN0
E_src1[26] => E_src1_src2_fast_cmp~26.IN0
E_src1[27] => E_src1_src2_fast_cmp~27.IN0
E_src1[28] => E_src1_src2_fast_cmp~28.IN0
E_src1[29] => E_src1_src2_fast_cmp~29.IN0
E_src1[30] => E_src1_src2_fast_cmp~30.IN0
E_src1[31] => E_src1_src2_fast_cmp~31.IN0
E_src2[0] => E_src1_src2_fast_cmp~0.IN1
E_src2[1] => E_src1_src2_fast_cmp~1.IN1
E_src2[2] => E_src1_src2_fast_cmp~2.IN1
E_src2[3] => E_src1_src2_fast_cmp~3.IN1
E_src2[4] => E_src1_src2_fast_cmp~4.IN1
E_src2[5] => E_src1_src2_fast_cmp~5.IN1
E_src2[6] => E_src1_src2_fast_cmp~6.IN1
E_src2[7] => E_src1_src2_fast_cmp~7.IN1
E_src2[8] => E_src1_src2_fast_cmp~8.IN1
E_src2[9] => E_src1_src2_fast_cmp~9.IN1
E_src2[10] => E_src1_src2_fast_cmp~10.IN1
E_src2[11] => E_src1_src2_fast_cmp~11.IN1
E_src2[12] => E_src1_src2_fast_cmp~12.IN1
E_src2[13] => E_src1_src2_fast_cmp~13.IN1
E_src2[14] => E_src1_src2_fast_cmp~14.IN1
E_src2[15] => E_src1_src2_fast_cmp~15.IN1
E_src2[16] => E_src1_src2_fast_cmp~16.IN1
E_src2[17] => E_src1_src2_fast_cmp~17.IN1
E_src2[18] => E_src1_src2_fast_cmp~18.IN1
E_src2[19] => E_src1_src2_fast_cmp~19.IN1
E_src2[20] => E_src1_src2_fast_cmp~20.IN1
E_src2[21] => E_src1_src2_fast_cmp~21.IN1
E_src2[22] => E_src1_src2_fast_cmp~22.IN1
E_src2[23] => E_src1_src2_fast_cmp~23.IN1
E_src2[24] => E_src1_src2_fast_cmp~24.IN1
E_src2[25] => E_src1_src2_fast_cmp~25.IN1
E_src2[26] => E_src1_src2_fast_cmp~26.IN1
E_src2[27] => E_src1_src2_fast_cmp~27.IN1
E_src2[28] => E_src1_src2_fast_cmp~28.IN1
E_src2[29] => E_src1_src2_fast_cmp~29.IN1
E_src2[30] => E_src1_src2_fast_cmp~30.IN1
E_src2[31] => E_src1_src2_fast_cmp~31.IN1
E_valid => ~NO_FANOUT~
M_bstatus_reg => ~NO_FANOUT~
M_cmp_result => ~NO_FANOUT~
M_ctrl_exception => ~NO_FANOUT~
M_ctrl_ld_non_io => ~NO_FANOUT~
M_dst_regnum[0] => ~NO_FANOUT~
M_dst_regnum[1] => ~NO_FANOUT~
M_dst_regnum[2] => ~NO_FANOUT~
M_dst_regnum[3] => ~NO_FANOUT~
M_dst_regnum[4] => ~NO_FANOUT~
M_en => ~NO_FANOUT~
M_estatus_reg => ~NO_FANOUT~
M_ienable_reg[0] => ~NO_FANOUT~
M_ienable_reg[1] => ~NO_FANOUT~
M_ienable_reg[2] => ~NO_FANOUT~
M_ienable_reg[3] => ~NO_FANOUT~
M_ienable_reg[4] => ~NO_FANOUT~
M_ienable_reg[5] => ~NO_FANOUT~
M_ienable_reg[6] => ~NO_FANOUT~
M_ienable_reg[7] => ~NO_FANOUT~
M_ienable_reg[8] => ~NO_FANOUT~
M_ienable_reg[9] => ~NO_FANOUT~
M_ienable_reg[10] => ~NO_FANOUT~
M_ienable_reg[11] => ~NO_FANOUT~
M_ienable_reg[12] => ~NO_FANOUT~
M_ienable_reg[13] => ~NO_FANOUT~
M_ienable_reg[14] => ~NO_FANOUT~
M_ienable_reg[15] => ~NO_FANOUT~
M_ienable_reg[16] => ~NO_FANOUT~
M_ienable_reg[17] => ~NO_FANOUT~
M_ienable_reg[18] => ~NO_FANOUT~
M_ienable_reg[19] => ~NO_FANOUT~
M_ienable_reg[20] => ~NO_FANOUT~
M_ienable_reg[21] => ~NO_FANOUT~
M_ienable_reg[22] => ~NO_FANOUT~
M_ienable_reg[23] => ~NO_FANOUT~
M_ienable_reg[24] => ~NO_FANOUT~
M_ienable_reg[25] => ~NO_FANOUT~
M_ienable_reg[26] => ~NO_FANOUT~
M_ienable_reg[27] => ~NO_FANOUT~
M_ienable_reg[28] => ~NO_FANOUT~
M_ienable_reg[29] => ~NO_FANOUT~
M_ienable_reg[30] => ~NO_FANOUT~
M_ienable_reg[31] => ~NO_FANOUT~
M_ipending_reg[0] => ~NO_FANOUT~
M_ipending_reg[1] => ~NO_FANOUT~
M_ipending_reg[2] => ~NO_FANOUT~
M_ipending_reg[3] => ~NO_FANOUT~
M_ipending_reg[4] => ~NO_FANOUT~
M_ipending_reg[5] => ~NO_FANOUT~
M_ipending_reg[6] => ~NO_FANOUT~
M_ipending_reg[7] => ~NO_FANOUT~
M_ipending_reg[8] => ~NO_FANOUT~
M_ipending_reg[9] => ~NO_FANOUT~
M_ipending_reg[10] => ~NO_FANOUT~
M_ipending_reg[11] => ~NO_FANOUT~
M_ipending_reg[12] => ~NO_FANOUT~
M_ipending_reg[13] => ~NO_FANOUT~
M_ipending_reg[14] => ~NO_FANOUT~
M_ipending_reg[15] => ~NO_FANOUT~
M_ipending_reg[16] => ~NO_FANOUT~
M_ipending_reg[17] => ~NO_FANOUT~
M_ipending_reg[18] => ~NO_FANOUT~
M_ipending_reg[19] => ~NO_FANOUT~
M_ipending_reg[20] => ~NO_FANOUT~
M_ipending_reg[21] => ~NO_FANOUT~
M_ipending_reg[22] => ~NO_FANOUT~
M_ipending_reg[23] => ~NO_FANOUT~
M_ipending_reg[24] => ~NO_FANOUT~
M_ipending_reg[25] => ~NO_FANOUT~
M_ipending_reg[26] => ~NO_FANOUT~
M_ipending_reg[27] => ~NO_FANOUT~
M_ipending_reg[28] => ~NO_FANOUT~
M_ipending_reg[29] => ~NO_FANOUT~
M_ipending_reg[30] => ~NO_FANOUT~
M_ipending_reg[31] => ~NO_FANOUT~
M_iw[0] => ~NO_FANOUT~
M_iw[1] => ~NO_FANOUT~
M_iw[2] => ~NO_FANOUT~
M_iw[3] => ~NO_FANOUT~
M_iw[4] => ~NO_FANOUT~
M_iw[5] => ~NO_FANOUT~
M_iw[6] => ~NO_FANOUT~
M_iw[7] => ~NO_FANOUT~
M_iw[8] => ~NO_FANOUT~
M_iw[9] => ~NO_FANOUT~
M_iw[10] => ~NO_FANOUT~
M_iw[11] => ~NO_FANOUT~
M_iw[12] => ~NO_FANOUT~
M_iw[13] => ~NO_FANOUT~
M_iw[14] => ~NO_FANOUT~
M_iw[15] => ~NO_FANOUT~
M_iw[16] => ~NO_FANOUT~
M_iw[17] => ~NO_FANOUT~
M_iw[18] => ~NO_FANOUT~
M_iw[19] => ~NO_FANOUT~
M_iw[20] => ~NO_FANOUT~
M_iw[21] => ~NO_FANOUT~
M_iw[22] => ~NO_FANOUT~
M_iw[23] => ~NO_FANOUT~
M_iw[24] => ~NO_FANOUT~
M_iw[25] => ~NO_FANOUT~
M_iw[26] => ~NO_FANOUT~
M_iw[27] => ~NO_FANOUT~
M_iw[28] => ~NO_FANOUT~
M_iw[29] => ~NO_FANOUT~
M_iw[30] => ~NO_FANOUT~
M_iw[31] => ~NO_FANOUT~
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_byte_en[0] => ~NO_FANOUT~
M_mem_byte_en[1] => ~NO_FANOUT~
M_mem_byte_en[2] => ~NO_FANOUT~
M_mem_byte_en[3] => ~NO_FANOUT~
M_op_hbreak => ~NO_FANOUT~
M_op_intr => ~NO_FANOUT~
M_pcb[0] => ~NO_FANOUT~
M_pcb[1] => ~NO_FANOUT~
M_pcb[2] => ~NO_FANOUT~
M_pcb[3] => ~NO_FANOUT~
M_pcb[4] => ~NO_FANOUT~
M_pcb[5] => ~NO_FANOUT~
M_pcb[6] => ~NO_FANOUT~
M_pcb[7] => ~NO_FANOUT~
M_pcb[8] => ~NO_FANOUT~
M_pcb[9] => ~NO_FANOUT~
M_pcb[10] => ~NO_FANOUT~
M_pcb[11] => ~NO_FANOUT~
M_pcb[12] => ~NO_FANOUT~
M_pcb[13] => ~NO_FANOUT~
M_st_data[0] => ~NO_FANOUT~
M_st_data[1] => ~NO_FANOUT~
M_st_data[2] => ~NO_FANOUT~
M_st_data[3] => ~NO_FANOUT~
M_st_data[4] => ~NO_FANOUT~
M_st_data[5] => ~NO_FANOUT~
M_st_data[6] => ~NO_FANOUT~
M_st_data[7] => ~NO_FANOUT~
M_st_data[8] => ~NO_FANOUT~
M_st_data[9] => ~NO_FANOUT~
M_st_data[10] => ~NO_FANOUT~
M_st_data[11] => ~NO_FANOUT~
M_st_data[12] => ~NO_FANOUT~
M_st_data[13] => ~NO_FANOUT~
M_st_data[14] => ~NO_FANOUT~
M_st_data[15] => ~NO_FANOUT~
M_st_data[16] => ~NO_FANOUT~
M_st_data[17] => ~NO_FANOUT~
M_st_data[18] => ~NO_FANOUT~
M_st_data[19] => ~NO_FANOUT~
M_st_data[20] => ~NO_FANOUT~
M_st_data[21] => ~NO_FANOUT~
M_st_data[22] => ~NO_FANOUT~
M_st_data[23] => ~NO_FANOUT~
M_st_data[24] => ~NO_FANOUT~
M_st_data[25] => ~NO_FANOUT~
M_st_data[26] => ~NO_FANOUT~
M_st_data[27] => ~NO_FANOUT~
M_st_data[28] => ~NO_FANOUT~
M_st_data[29] => ~NO_FANOUT~
M_st_data[30] => ~NO_FANOUT~
M_st_data[31] => ~NO_FANOUT~
M_status_reg => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
M_wr_data_unfiltered[0] => M_wr_data_filtered[0].DATAIN
M_wr_data_unfiltered[1] => M_wr_data_filtered[1].DATAIN
M_wr_data_unfiltered[2] => M_wr_data_filtered[2].DATAIN
M_wr_data_unfiltered[3] => M_wr_data_filtered[3].DATAIN
M_wr_data_unfiltered[4] => M_wr_data_filtered[4].DATAIN
M_wr_data_unfiltered[5] => M_wr_data_filtered[5].DATAIN
M_wr_data_unfiltered[6] => M_wr_data_filtered[6].DATAIN
M_wr_data_unfiltered[7] => M_wr_data_filtered[7].DATAIN
M_wr_data_unfiltered[8] => M_wr_data_filtered[8].DATAIN
M_wr_data_unfiltered[9] => M_wr_data_filtered[9].DATAIN
M_wr_data_unfiltered[10] => M_wr_data_filtered[10].DATAIN
M_wr_data_unfiltered[11] => M_wr_data_filtered[11].DATAIN
M_wr_data_unfiltered[12] => M_wr_data_filtered[12].DATAIN
M_wr_data_unfiltered[13] => M_wr_data_filtered[13].DATAIN
M_wr_data_unfiltered[14] => M_wr_data_filtered[14].DATAIN
M_wr_data_unfiltered[15] => M_wr_data_filtered[15].DATAIN
M_wr_data_unfiltered[16] => M_wr_data_filtered[16].DATAIN
M_wr_data_unfiltered[17] => M_wr_data_filtered[17].DATAIN
M_wr_data_unfiltered[18] => M_wr_data_filtered[18].DATAIN
M_wr_data_unfiltered[19] => M_wr_data_filtered[19].DATAIN
M_wr_data_unfiltered[20] => M_wr_data_filtered[20].DATAIN
M_wr_data_unfiltered[21] => M_wr_data_filtered[21].DATAIN
M_wr_data_unfiltered[22] => M_wr_data_filtered[22].DATAIN
M_wr_data_unfiltered[23] => M_wr_data_filtered[23].DATAIN
M_wr_data_unfiltered[24] => M_wr_data_filtered[24].DATAIN
M_wr_data_unfiltered[25] => M_wr_data_filtered[25].DATAIN
M_wr_data_unfiltered[26] => M_wr_data_filtered[26].DATAIN
M_wr_data_unfiltered[27] => M_wr_data_filtered[27].DATAIN
M_wr_data_unfiltered[28] => M_wr_data_filtered[28].DATAIN
M_wr_data_unfiltered[29] => M_wr_data_filtered[29].DATAIN
M_wr_data_unfiltered[30] => M_wr_data_filtered[30].DATAIN
M_wr_data_unfiltered[31] => M_wr_data_filtered[31].DATAIN
M_wr_dst_reg => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_wr_data[0] => ~NO_FANOUT~
W_wr_data[1] => ~NO_FANOUT~
W_wr_data[2] => ~NO_FANOUT~
W_wr_data[3] => ~NO_FANOUT~
W_wr_data[4] => ~NO_FANOUT~
W_wr_data[5] => ~NO_FANOUT~
W_wr_data[6] => ~NO_FANOUT~
W_wr_data[7] => ~NO_FANOUT~
W_wr_data[8] => ~NO_FANOUT~
W_wr_data[9] => ~NO_FANOUT~
W_wr_data[10] => ~NO_FANOUT~
W_wr_data[11] => ~NO_FANOUT~
W_wr_data[12] => ~NO_FANOUT~
W_wr_data[13] => ~NO_FANOUT~
W_wr_data[14] => ~NO_FANOUT~
W_wr_data[15] => ~NO_FANOUT~
W_wr_data[16] => ~NO_FANOUT~
W_wr_data[17] => ~NO_FANOUT~
W_wr_data[18] => ~NO_FANOUT~
W_wr_data[19] => ~NO_FANOUT~
W_wr_data[20] => ~NO_FANOUT~
W_wr_data[21] => ~NO_FANOUT~
W_wr_data[22] => ~NO_FANOUT~
W_wr_data[23] => ~NO_FANOUT~
W_wr_data[24] => ~NO_FANOUT~
W_wr_data[25] => ~NO_FANOUT~
W_wr_data[26] => ~NO_FANOUT~
W_wr_data[27] => ~NO_FANOUT~
W_wr_data[28] => ~NO_FANOUT~
W_wr_data[29] => ~NO_FANOUT~
W_wr_data[30] => ~NO_FANOUT~
W_wr_data[31] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
E_src1_eq_src2 <= Add0.DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[0] <= M_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[1] <= M_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[2] <= M_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[3] <= M_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[4] <= M_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[5] <= M_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[6] <= M_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[7] <= M_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[8] <= M_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[9] <= M_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[10] <= M_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[11] <= M_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[12] <= M_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[13] <= M_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[14] <= M_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[15] <= M_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[16] <= M_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[17] <= M_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[18] <= M_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[19] <= M_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[20] <= M_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[21] <= M_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[22] <= M_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[23] <= M_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[24] <= M_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[25] <= M_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[26] <= M_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[27] <= M_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[28] <= M_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[29] <= M_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[30] <= M_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
M_wr_data_filtered[31] <= M_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdaddress[0] => rdaddress[0]~8.IN1
rdaddress[1] => rdaddress[1]~7.IN1
rdaddress[2] => rdaddress[2]~6.IN1
rdaddress[3] => rdaddress[3]~5.IN1
rdaddress[4] => rdaddress[4]~4.IN1
rdaddress[5] => rdaddress[5]~3.IN1
rdaddress[6] => rdaddress[6]~2.IN1
rdaddress[7] => rdaddress[7]~1.IN1
rdaddress[8] => rdaddress[8]~0.IN1
rdclken => rdclken~0.IN1
rdclock => rdclock~0.IN1
wraddress[0] => wraddress[0]~8.IN1
wraddress[1] => wraddress[1]~7.IN1
wraddress[2] => wraddress[2]~6.IN1
wraddress[3] => wraddress[3]~5.IN1
wraddress[4] => wraddress[4]~4.IN1
wraddress[5] => wraddress[5]~3.IN1
wraddress[6] => wraddress[6]~2.IN1
wraddress[7] => wraddress[7]~1.IN1
wraddress[8] => wraddress[8]~0.IN1
wrclock => wrclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_uob1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_uob1:auto_generated.data_a[0]
data_a[1] => altsyncram_uob1:auto_generated.data_a[1]
data_a[2] => altsyncram_uob1:auto_generated.data_a[2]
data_a[3] => altsyncram_uob1:auto_generated.data_a[3]
data_a[4] => altsyncram_uob1:auto_generated.data_a[4]
data_a[5] => altsyncram_uob1:auto_generated.data_a[5]
data_a[6] => altsyncram_uob1:auto_generated.data_a[6]
data_a[7] => altsyncram_uob1:auto_generated.data_a[7]
data_a[8] => altsyncram_uob1:auto_generated.data_a[8]
data_a[9] => altsyncram_uob1:auto_generated.data_a[9]
data_a[10] => altsyncram_uob1:auto_generated.data_a[10]
data_a[11] => altsyncram_uob1:auto_generated.data_a[11]
data_a[12] => altsyncram_uob1:auto_generated.data_a[12]
data_a[13] => altsyncram_uob1:auto_generated.data_a[13]
data_a[14] => altsyncram_uob1:auto_generated.data_a[14]
data_a[15] => altsyncram_uob1:auto_generated.data_a[15]
data_a[16] => altsyncram_uob1:auto_generated.data_a[16]
data_a[17] => altsyncram_uob1:auto_generated.data_a[17]
data_a[18] => altsyncram_uob1:auto_generated.data_a[18]
data_a[19] => altsyncram_uob1:auto_generated.data_a[19]
data_a[20] => altsyncram_uob1:auto_generated.data_a[20]
data_a[21] => altsyncram_uob1:auto_generated.data_a[21]
data_a[22] => altsyncram_uob1:auto_generated.data_a[22]
data_a[23] => altsyncram_uob1:auto_generated.data_a[23]
data_a[24] => altsyncram_uob1:auto_generated.data_a[24]
data_a[25] => altsyncram_uob1:auto_generated.data_a[25]
data_a[26] => altsyncram_uob1:auto_generated.data_a[26]
data_a[27] => altsyncram_uob1:auto_generated.data_a[27]
data_a[28] => altsyncram_uob1:auto_generated.data_a[28]
data_a[29] => altsyncram_uob1:auto_generated.data_a[29]
data_a[30] => altsyncram_uob1:auto_generated.data_a[30]
data_a[31] => altsyncram_uob1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_uob1:auto_generated.address_a[0]
address_a[1] => altsyncram_uob1:auto_generated.address_a[1]
address_a[2] => altsyncram_uob1:auto_generated.address_a[2]
address_a[3] => altsyncram_uob1:auto_generated.address_a[3]
address_a[4] => altsyncram_uob1:auto_generated.address_a[4]
address_a[5] => altsyncram_uob1:auto_generated.address_a[5]
address_a[6] => altsyncram_uob1:auto_generated.address_a[6]
address_a[7] => altsyncram_uob1:auto_generated.address_a[7]
address_a[8] => altsyncram_uob1:auto_generated.address_a[8]
address_b[0] => altsyncram_uob1:auto_generated.address_b[0]
address_b[1] => altsyncram_uob1:auto_generated.address_b[1]
address_b[2] => altsyncram_uob1:auto_generated.address_b[2]
address_b[3] => altsyncram_uob1:auto_generated.address_b[3]
address_b[4] => altsyncram_uob1:auto_generated.address_b[4]
address_b[5] => altsyncram_uob1:auto_generated.address_b[5]
address_b[6] => altsyncram_uob1:auto_generated.address_b[6]
address_b[7] => altsyncram_uob1:auto_generated.address_b[7]
address_b[8] => altsyncram_uob1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uob1:auto_generated.clock0
clock1 => altsyncram_uob1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_uob1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_uob1:auto_generated.q_b[0]
q_b[1] <= altsyncram_uob1:auto_generated.q_b[1]
q_b[2] <= altsyncram_uob1:auto_generated.q_b[2]
q_b[3] <= altsyncram_uob1:auto_generated.q_b[3]
q_b[4] <= altsyncram_uob1:auto_generated.q_b[4]
q_b[5] <= altsyncram_uob1:auto_generated.q_b[5]
q_b[6] <= altsyncram_uob1:auto_generated.q_b[6]
q_b[7] <= altsyncram_uob1:auto_generated.q_b[7]
q_b[8] <= altsyncram_uob1:auto_generated.q_b[8]
q_b[9] <= altsyncram_uob1:auto_generated.q_b[9]
q_b[10] <= altsyncram_uob1:auto_generated.q_b[10]
q_b[11] <= altsyncram_uob1:auto_generated.q_b[11]
q_b[12] <= altsyncram_uob1:auto_generated.q_b[12]
q_b[13] <= altsyncram_uob1:auto_generated.q_b[13]
q_b[14] <= altsyncram_uob1:auto_generated.q_b[14]
q_b[15] <= altsyncram_uob1:auto_generated.q_b[15]
q_b[16] <= altsyncram_uob1:auto_generated.q_b[16]
q_b[17] <= altsyncram_uob1:auto_generated.q_b[17]
q_b[18] <= altsyncram_uob1:auto_generated.q_b[18]
q_b[19] <= altsyncram_uob1:auto_generated.q_b[19]
q_b[20] <= altsyncram_uob1:auto_generated.q_b[20]
q_b[21] <= altsyncram_uob1:auto_generated.q_b[21]
q_b[22] <= altsyncram_uob1:auto_generated.q_b[22]
q_b[23] <= altsyncram_uob1:auto_generated.q_b[23]
q_b[24] <= altsyncram_uob1:auto_generated.q_b[24]
q_b[25] <= altsyncram_uob1:auto_generated.q_b[25]
q_b[26] <= altsyncram_uob1:auto_generated.q_b[26]
q_b[27] <= altsyncram_uob1:auto_generated.q_b[27]
q_b[28] <= altsyncram_uob1:auto_generated.q_b[28]
q_b[29] <= altsyncram_uob1:auto_generated.q_b[29]
q_b[30] <= altsyncram_uob1:auto_generated.q_b[30]
q_b[31] <= altsyncram_uob1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data|altsyncram:the_altsyncram|altsyncram_uob1:auto_generated
address_a[0] => altsyncram_6sk1:altsyncram1.address_b[0]
address_a[1] => altsyncram_6sk1:altsyncram1.address_b[1]
address_a[2] => altsyncram_6sk1:altsyncram1.address_b[2]
address_a[3] => altsyncram_6sk1:altsyncram1.address_b[3]
address_a[4] => altsyncram_6sk1:altsyncram1.address_b[4]
address_a[5] => altsyncram_6sk1:altsyncram1.address_b[5]
address_a[6] => altsyncram_6sk1:altsyncram1.address_b[6]
address_a[7] => altsyncram_6sk1:altsyncram1.address_b[7]
address_a[8] => altsyncram_6sk1:altsyncram1.address_b[8]
address_b[0] => altsyncram_6sk1:altsyncram1.address_a[0]
address_b[1] => altsyncram_6sk1:altsyncram1.address_a[1]
address_b[2] => altsyncram_6sk1:altsyncram1.address_a[2]
address_b[3] => altsyncram_6sk1:altsyncram1.address_a[3]
address_b[4] => altsyncram_6sk1:altsyncram1.address_a[4]
address_b[5] => altsyncram_6sk1:altsyncram1.address_a[5]
address_b[6] => altsyncram_6sk1:altsyncram1.address_a[6]
address_b[7] => altsyncram_6sk1:altsyncram1.address_a[7]
address_b[8] => altsyncram_6sk1:altsyncram1.address_a[8]
clock0 => altsyncram_6sk1:altsyncram1.clock1
clock1 => altsyncram_6sk1:altsyncram1.clock0
clocken1 => altsyncram_6sk1:altsyncram1.clocken0
data_a[0] => altsyncram_6sk1:altsyncram1.data_b[0]
data_a[1] => altsyncram_6sk1:altsyncram1.data_b[1]
data_a[2] => altsyncram_6sk1:altsyncram1.data_b[2]
data_a[3] => altsyncram_6sk1:altsyncram1.data_b[3]
data_a[4] => altsyncram_6sk1:altsyncram1.data_b[4]
data_a[5] => altsyncram_6sk1:altsyncram1.data_b[5]
data_a[6] => altsyncram_6sk1:altsyncram1.data_b[6]
data_a[7] => altsyncram_6sk1:altsyncram1.data_b[7]
data_a[8] => altsyncram_6sk1:altsyncram1.data_b[8]
data_a[9] => altsyncram_6sk1:altsyncram1.data_b[9]
data_a[10] => altsyncram_6sk1:altsyncram1.data_b[10]
data_a[11] => altsyncram_6sk1:altsyncram1.data_b[11]
data_a[12] => altsyncram_6sk1:altsyncram1.data_b[12]
data_a[13] => altsyncram_6sk1:altsyncram1.data_b[13]
data_a[14] => altsyncram_6sk1:altsyncram1.data_b[14]
data_a[15] => altsyncram_6sk1:altsyncram1.data_b[15]
data_a[16] => altsyncram_6sk1:altsyncram1.data_b[16]
data_a[17] => altsyncram_6sk1:altsyncram1.data_b[17]
data_a[18] => altsyncram_6sk1:altsyncram1.data_b[18]
data_a[19] => altsyncram_6sk1:altsyncram1.data_b[19]
data_a[20] => altsyncram_6sk1:altsyncram1.data_b[20]
data_a[21] => altsyncram_6sk1:altsyncram1.data_b[21]
data_a[22] => altsyncram_6sk1:altsyncram1.data_b[22]
data_a[23] => altsyncram_6sk1:altsyncram1.data_b[23]
data_a[24] => altsyncram_6sk1:altsyncram1.data_b[24]
data_a[25] => altsyncram_6sk1:altsyncram1.data_b[25]
data_a[26] => altsyncram_6sk1:altsyncram1.data_b[26]
data_a[27] => altsyncram_6sk1:altsyncram1.data_b[27]
data_a[28] => altsyncram_6sk1:altsyncram1.data_b[28]
data_a[29] => altsyncram_6sk1:altsyncram1.data_b[29]
data_a[30] => altsyncram_6sk1:altsyncram1.data_b[30]
data_a[31] => altsyncram_6sk1:altsyncram1.data_b[31]
q_b[0] <= altsyncram_6sk1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_6sk1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_6sk1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_6sk1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_6sk1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_6sk1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_6sk1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_6sk1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_6sk1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_6sk1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_6sk1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_6sk1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_6sk1:altsyncram1.q_a[12]
q_b[13] <= altsyncram_6sk1:altsyncram1.q_a[13]
q_b[14] <= altsyncram_6sk1:altsyncram1.q_a[14]
q_b[15] <= altsyncram_6sk1:altsyncram1.q_a[15]
q_b[16] <= altsyncram_6sk1:altsyncram1.q_a[16]
q_b[17] <= altsyncram_6sk1:altsyncram1.q_a[17]
q_b[18] <= altsyncram_6sk1:altsyncram1.q_a[18]
q_b[19] <= altsyncram_6sk1:altsyncram1.q_a[19]
q_b[20] <= altsyncram_6sk1:altsyncram1.q_a[20]
q_b[21] <= altsyncram_6sk1:altsyncram1.q_a[21]
q_b[22] <= altsyncram_6sk1:altsyncram1.q_a[22]
q_b[23] <= altsyncram_6sk1:altsyncram1.q_a[23]
q_b[24] <= altsyncram_6sk1:altsyncram1.q_a[24]
q_b[25] <= altsyncram_6sk1:altsyncram1.q_a[25]
q_b[26] <= altsyncram_6sk1:altsyncram1.q_a[26]
q_b[27] <= altsyncram_6sk1:altsyncram1.q_a[27]
q_b[28] <= altsyncram_6sk1:altsyncram1.q_a[28]
q_b[29] <= altsyncram_6sk1:altsyncram1.q_a[29]
q_b[30] <= altsyncram_6sk1:altsyncram1.q_a[30]
q_b[31] <= altsyncram_6sk1:altsyncram1.q_a[31]
wren_a => altsyncram_6sk1:altsyncram1.clocken1
wren_a => altsyncram_6sk1:altsyncram1.wren_b


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data|altsyncram:the_altsyncram|altsyncram_uob1:auto_generated|altsyncram_6sk1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[6] => ram_block2a30.PORTAADDR6
address_a[6] => ram_block2a31.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[7] => ram_block2a24.PORTAADDR7
address_a[7] => ram_block2a25.PORTAADDR7
address_a[7] => ram_block2a26.PORTAADDR7
address_a[7] => ram_block2a27.PORTAADDR7
address_a[7] => ram_block2a28.PORTAADDR7
address_a[7] => ram_block2a29.PORTAADDR7
address_a[7] => ram_block2a30.PORTAADDR7
address_a[7] => ram_block2a31.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_a[8] => ram_block2a23.PORTAADDR8
address_a[8] => ram_block2a24.PORTAADDR8
address_a[8] => ram_block2a25.PORTAADDR8
address_a[8] => ram_block2a26.PORTAADDR8
address_a[8] => ram_block2a27.PORTAADDR8
address_a[8] => ram_block2a28.PORTAADDR8
address_a[8] => ram_block2a29.PORTAADDR8
address_a[8] => ram_block2a30.PORTAADDR8
address_a[8] => ram_block2a31.PORTAADDR8
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[6] => ram_block2a24.PORTBADDR6
address_b[6] => ram_block2a25.PORTBADDR6
address_b[6] => ram_block2a26.PORTBADDR6
address_b[6] => ram_block2a27.PORTBADDR6
address_b[6] => ram_block2a28.PORTBADDR6
address_b[6] => ram_block2a29.PORTBADDR6
address_b[6] => ram_block2a30.PORTBADDR6
address_b[6] => ram_block2a31.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[7] => ram_block2a16.PORTBADDR7
address_b[7] => ram_block2a17.PORTBADDR7
address_b[7] => ram_block2a18.PORTBADDR7
address_b[7] => ram_block2a19.PORTBADDR7
address_b[7] => ram_block2a20.PORTBADDR7
address_b[7] => ram_block2a21.PORTBADDR7
address_b[7] => ram_block2a22.PORTBADDR7
address_b[7] => ram_block2a23.PORTBADDR7
address_b[7] => ram_block2a24.PORTBADDR7
address_b[7] => ram_block2a25.PORTBADDR7
address_b[7] => ram_block2a26.PORTBADDR7
address_b[7] => ram_block2a27.PORTBADDR7
address_b[7] => ram_block2a28.PORTBADDR7
address_b[7] => ram_block2a29.PORTBADDR7
address_b[7] => ram_block2a30.PORTBADDR7
address_b[7] => ram_block2a31.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[8] => ram_block2a16.PORTBADDR8
address_b[8] => ram_block2a17.PORTBADDR8
address_b[8] => ram_block2a18.PORTBADDR8
address_b[8] => ram_block2a19.PORTBADDR8
address_b[8] => ram_block2a20.PORTBADDR8
address_b[8] => ram_block2a21.PORTBADDR8
address_b[8] => ram_block2a22.PORTBADDR8
address_b[8] => ram_block2a23.PORTBADDR8
address_b[8] => ram_block2a24.PORTBADDR8
address_b[8] => ram_block2a25.PORTBADDR8
address_b[8] => ram_block2a26.PORTBADDR8
address_b[8] => ram_block2a27.PORTBADDR8
address_b[8] => ram_block2a28.PORTBADDR8
address_b[8] => ram_block2a29.PORTBADDR8
address_b[8] => ram_block2a30.PORTBADDR8
address_b[8] => ram_block2a31.PORTBADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken0 => ram_block2a13.ENA0
clocken0 => ram_block2a14.ENA0
clocken0 => ram_block2a15.ENA0
clocken0 => ram_block2a16.ENA0
clocken0 => ram_block2a17.ENA0
clocken0 => ram_block2a18.ENA0
clocken0 => ram_block2a19.ENA0
clocken0 => ram_block2a20.ENA0
clocken0 => ram_block2a21.ENA0
clocken0 => ram_block2a22.ENA0
clocken0 => ram_block2a23.ENA0
clocken0 => ram_block2a24.ENA0
clocken0 => ram_block2a25.ENA0
clocken0 => ram_block2a26.ENA0
clocken0 => ram_block2a27.ENA0
clocken0 => ram_block2a28.ENA0
clocken0 => ram_block2a29.ENA0
clocken0 => ram_block2a30.ENA0
clocken0 => ram_block2a31.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
clocken1 => ram_block2a23.ENA1
clocken1 => ram_block2a24.ENA1
clocken1 => ram_block2a25.ENA1
clocken1 => ram_block2a26.ENA1
clocken1 => ram_block2a27.ENA1
clocken1 => ram_block2a28.ENA1
clocken1 => ram_block2a29.ENA1
clocken1 => ram_block2a30.ENA1
clocken1 => ram_block2a31.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_a[23] => ram_block2a23.PORTADATAIN
data_a[24] => ram_block2a24.PORTADATAIN
data_a[25] => ram_block2a25.PORTADATAIN
data_a[26] => ram_block2a26.PORTADATAIN
data_a[27] => ram_block2a27.PORTADATAIN
data_a[28] => ram_block2a28.PORTADATAIN
data_a[29] => ram_block2a29.PORTADATAIN
data_a[30] => ram_block2a30.PORTADATAIN
data_a[31] => ram_block2a31.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
data_b[13] => ram_block2a13.PORTBDATAIN
data_b[14] => ram_block2a14.PORTBDATAIN
data_b[15] => ram_block2a15.PORTBDATAIN
data_b[16] => ram_block2a16.PORTBDATAIN
data_b[17] => ram_block2a17.PORTBDATAIN
data_b[18] => ram_block2a18.PORTBDATAIN
data_b[19] => ram_block2a19.PORTBDATAIN
data_b[20] => ram_block2a20.PORTBDATAIN
data_b[21] => ram_block2a21.PORTBDATAIN
data_b[22] => ram_block2a22.PORTBDATAIN
data_b[23] => ram_block2a23.PORTBDATAIN
data_b[24] => ram_block2a24.PORTBDATAIN
data_b[25] => ram_block2a25.PORTBDATAIN
data_b[26] => ram_block2a26.PORTBDATAIN
data_b[27] => ram_block2a27.PORTBDATAIN
data_b[28] => ram_block2a28.PORTBDATAIN
data_b[29] => ram_block2a29.PORTBDATAIN
data_b[30] => ram_block2a30.PORTBDATAIN
data_b[31] => ram_block2a31.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_a[13] <= ram_block2a13.PORTADATAOUT
q_a[14] <= ram_block2a14.PORTADATAOUT
q_a[15] <= ram_block2a15.PORTADATAOUT
q_a[16] <= ram_block2a16.PORTADATAOUT
q_a[17] <= ram_block2a17.PORTADATAOUT
q_a[18] <= ram_block2a18.PORTADATAOUT
q_a[19] <= ram_block2a19.PORTADATAOUT
q_a[20] <= ram_block2a20.PORTADATAOUT
q_a[21] <= ram_block2a21.PORTADATAOUT
q_a[22] <= ram_block2a22.PORTADATAOUT
q_a[23] <= ram_block2a23.PORTADATAOUT
q_a[24] <= ram_block2a24.PORTADATAOUT
q_a[25] <= ram_block2a25.PORTADATAOUT
q_a[26] <= ram_block2a26.PORTADATAOUT
q_a[27] <= ram_block2a27.PORTADATAOUT
q_a[28] <= ram_block2a28.PORTADATAOUT
q_a[29] <= ram_block2a29.PORTADATAOUT
q_a[30] <= ram_block2a30.PORTADATAOUT
q_a[31] <= ram_block2a31.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
q_b[22] <= ram_block2a22.PORTBDATAOUT
q_b[23] <= ram_block2a23.PORTBDATAOUT
q_b[24] <= ram_block2a24.PORTBDATAOUT
q_b[25] <= ram_block2a25.PORTBDATAOUT
q_b[26] <= ram_block2a26.PORTBDATAOUT
q_b[27] <= ram_block2a27.PORTBDATAOUT
q_b[28] <= ram_block2a28.PORTBDATAOUT
q_b[29] <= ram_block2a29.PORTBDATAOUT
q_b[30] <= ram_block2a30.PORTBDATAOUT
q_b[31] <= ram_block2a31.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a22.PORTAWE
wren_a => ram_block2a23.PORTAWE
wren_a => ram_block2a24.PORTAWE
wren_a => ram_block2a25.PORTAWE
wren_a => ram_block2a26.PORTAWE
wren_a => ram_block2a27.PORTAWE
wren_a => ram_block2a28.PORTAWE
wren_a => ram_block2a29.PORTAWE
wren_a => ram_block2a30.PORTAWE
wren_a => ram_block2a31.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE
wren_b => ram_block2a13.PORTBRE
wren_b => ram_block2a14.PORTBRE
wren_b => ram_block2a15.PORTBRE
wren_b => ram_block2a16.PORTBRE
wren_b => ram_block2a17.PORTBRE
wren_b => ram_block2a18.PORTBRE
wren_b => ram_block2a19.PORTBRE
wren_b => ram_block2a20.PORTBRE
wren_b => ram_block2a21.PORTBRE
wren_b => ram_block2a22.PORTBRE
wren_b => ram_block2a23.PORTBRE
wren_b => ram_block2a24.PORTBRE
wren_b => ram_block2a25.PORTBRE
wren_b => ram_block2a26.PORTBRE
wren_b => ram_block2a27.PORTBRE
wren_b => ram_block2a28.PORTBRE
wren_b => ram_block2a29.PORTBRE
wren_b => ram_block2a30.PORTBRE
wren_b => ram_block2a31.PORTBRE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag
data[0] => data[0]~10.IN1
data[1] => data[1]~9.IN1
data[2] => data[2]~8.IN1
data[3] => data[3]~7.IN1
data[4] => data[4]~6.IN1
data[5] => data[5]~5.IN1
data[6] => data[6]~4.IN1
data[7] => data[7]~3.IN1
data[8] => data[8]~2.IN1
data[9] => data[9]~1.IN1
data[10] => data[10]~0.IN1
rdaddress[0] => rdaddress[0]~5.IN1
rdaddress[1] => rdaddress[1]~4.IN1
rdaddress[2] => rdaddress[2]~3.IN1
rdaddress[3] => rdaddress[3]~2.IN1
rdaddress[4] => rdaddress[4]~1.IN1
rdaddress[5] => rdaddress[5]~0.IN1
rdclken => rdclken~0.IN1
rdclock => rdclock~0.IN1
wraddress[0] => wraddress[0]~5.IN1
wraddress[1] => wraddress[1]~4.IN1
wraddress[2] => wraddress[2]~3.IN1
wraddress[3] => wraddress[3]~2.IN1
wraddress[4] => wraddress[4]~1.IN1
wraddress[5] => wraddress[5]~0.IN1
wrclock => wrclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_ade1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ade1:auto_generated.data_a[0]
data_a[1] => altsyncram_ade1:auto_generated.data_a[1]
data_a[2] => altsyncram_ade1:auto_generated.data_a[2]
data_a[3] => altsyncram_ade1:auto_generated.data_a[3]
data_a[4] => altsyncram_ade1:auto_generated.data_a[4]
data_a[5] => altsyncram_ade1:auto_generated.data_a[5]
data_a[6] => altsyncram_ade1:auto_generated.data_a[6]
data_a[7] => altsyncram_ade1:auto_generated.data_a[7]
data_a[8] => altsyncram_ade1:auto_generated.data_a[8]
data_a[9] => altsyncram_ade1:auto_generated.data_a[9]
data_a[10] => altsyncram_ade1:auto_generated.data_a[10]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
address_a[0] => altsyncram_ade1:auto_generated.address_a[0]
address_a[1] => altsyncram_ade1:auto_generated.address_a[1]
address_a[2] => altsyncram_ade1:auto_generated.address_a[2]
address_a[3] => altsyncram_ade1:auto_generated.address_a[3]
address_a[4] => altsyncram_ade1:auto_generated.address_a[4]
address_a[5] => altsyncram_ade1:auto_generated.address_a[5]
address_b[0] => altsyncram_ade1:auto_generated.address_b[0]
address_b[1] => altsyncram_ade1:auto_generated.address_b[1]
address_b[2] => altsyncram_ade1:auto_generated.address_b[2]
address_b[3] => altsyncram_ade1:auto_generated.address_b[3]
address_b[4] => altsyncram_ade1:auto_generated.address_b[4]
address_b[5] => altsyncram_ade1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ade1:auto_generated.clock0
clock1 => altsyncram_ade1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_ade1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_b[0] <= altsyncram_ade1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ade1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ade1:auto_generated.q_b[2]
q_b[3] <= altsyncram_ade1:auto_generated.q_b[3]
q_b[4] <= altsyncram_ade1:auto_generated.q_b[4]
q_b[5] <= altsyncram_ade1:auto_generated.q_b[5]
q_b[6] <= altsyncram_ade1:auto_generated.q_b[6]
q_b[7] <= altsyncram_ade1:auto_generated.q_b[7]
q_b[8] <= altsyncram_ade1:auto_generated.q_b[8]
q_b[9] <= altsyncram_ade1:auto_generated.q_b[9]
q_b[10] <= altsyncram_ade1:auto_generated.q_b[10]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ade1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdaddress[0] => rdaddress[0]~4.IN1
rdaddress[1] => rdaddress[1]~3.IN1
rdaddress[2] => rdaddress[2]~2.IN1
rdaddress[3] => rdaddress[3]~1.IN1
rdaddress[4] => rdaddress[4]~0.IN1
rdclken => rdclken~0.IN1
rdclock => rdclock~0.IN1
wraddress[0] => wraddress[0]~4.IN1
wraddress[1] => wraddress[1]~3.IN1
wraddress[2] => wraddress[2]~2.IN1
wraddress[3] => wraddress[3]~1.IN1
wraddress[4] => wraddress[4]~0.IN1
wrclock => wrclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_l6e1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_l6e1:auto_generated.data_a[0]
data_a[1] => altsyncram_l6e1:auto_generated.data_a[1]
data_a[2] => altsyncram_l6e1:auto_generated.data_a[2]
data_a[3] => altsyncram_l6e1:auto_generated.data_a[3]
data_a[4] => altsyncram_l6e1:auto_generated.data_a[4]
data_a[5] => altsyncram_l6e1:auto_generated.data_a[5]
data_a[6] => altsyncram_l6e1:auto_generated.data_a[6]
data_a[7] => altsyncram_l6e1:auto_generated.data_a[7]
data_a[8] => altsyncram_l6e1:auto_generated.data_a[8]
data_a[9] => altsyncram_l6e1:auto_generated.data_a[9]
data_a[10] => altsyncram_l6e1:auto_generated.data_a[10]
data_a[11] => altsyncram_l6e1:auto_generated.data_a[11]
data_a[12] => altsyncram_l6e1:auto_generated.data_a[12]
data_a[13] => altsyncram_l6e1:auto_generated.data_a[13]
data_a[14] => altsyncram_l6e1:auto_generated.data_a[14]
data_a[15] => altsyncram_l6e1:auto_generated.data_a[15]
data_a[16] => altsyncram_l6e1:auto_generated.data_a[16]
data_a[17] => altsyncram_l6e1:auto_generated.data_a[17]
data_a[18] => altsyncram_l6e1:auto_generated.data_a[18]
data_a[19] => altsyncram_l6e1:auto_generated.data_a[19]
data_a[20] => altsyncram_l6e1:auto_generated.data_a[20]
data_a[21] => altsyncram_l6e1:auto_generated.data_a[21]
data_a[22] => altsyncram_l6e1:auto_generated.data_a[22]
data_a[23] => altsyncram_l6e1:auto_generated.data_a[23]
data_a[24] => altsyncram_l6e1:auto_generated.data_a[24]
data_a[25] => altsyncram_l6e1:auto_generated.data_a[25]
data_a[26] => altsyncram_l6e1:auto_generated.data_a[26]
data_a[27] => altsyncram_l6e1:auto_generated.data_a[27]
data_a[28] => altsyncram_l6e1:auto_generated.data_a[28]
data_a[29] => altsyncram_l6e1:auto_generated.data_a[29]
data_a[30] => altsyncram_l6e1:auto_generated.data_a[30]
data_a[31] => altsyncram_l6e1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_l6e1:auto_generated.address_a[0]
address_a[1] => altsyncram_l6e1:auto_generated.address_a[1]
address_a[2] => altsyncram_l6e1:auto_generated.address_a[2]
address_a[3] => altsyncram_l6e1:auto_generated.address_a[3]
address_a[4] => altsyncram_l6e1:auto_generated.address_a[4]
address_b[0] => altsyncram_l6e1:auto_generated.address_b[0]
address_b[1] => altsyncram_l6e1:auto_generated.address_b[1]
address_b[2] => altsyncram_l6e1:auto_generated.address_b[2]
address_b[3] => altsyncram_l6e1:auto_generated.address_b[3]
address_b[4] => altsyncram_l6e1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l6e1:auto_generated.clock0
clock1 => altsyncram_l6e1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_l6e1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_l6e1:auto_generated.q_b[0]
q_b[1] <= altsyncram_l6e1:auto_generated.q_b[1]
q_b[2] <= altsyncram_l6e1:auto_generated.q_b[2]
q_b[3] <= altsyncram_l6e1:auto_generated.q_b[3]
q_b[4] <= altsyncram_l6e1:auto_generated.q_b[4]
q_b[5] <= altsyncram_l6e1:auto_generated.q_b[5]
q_b[6] <= altsyncram_l6e1:auto_generated.q_b[6]
q_b[7] <= altsyncram_l6e1:auto_generated.q_b[7]
q_b[8] <= altsyncram_l6e1:auto_generated.q_b[8]
q_b[9] <= altsyncram_l6e1:auto_generated.q_b[9]
q_b[10] <= altsyncram_l6e1:auto_generated.q_b[10]
q_b[11] <= altsyncram_l6e1:auto_generated.q_b[11]
q_b[12] <= altsyncram_l6e1:auto_generated.q_b[12]
q_b[13] <= altsyncram_l6e1:auto_generated.q_b[13]
q_b[14] <= altsyncram_l6e1:auto_generated.q_b[14]
q_b[15] <= altsyncram_l6e1:auto_generated.q_b[15]
q_b[16] <= altsyncram_l6e1:auto_generated.q_b[16]
q_b[17] <= altsyncram_l6e1:auto_generated.q_b[17]
q_b[18] <= altsyncram_l6e1:auto_generated.q_b[18]
q_b[19] <= altsyncram_l6e1:auto_generated.q_b[19]
q_b[20] <= altsyncram_l6e1:auto_generated.q_b[20]
q_b[21] <= altsyncram_l6e1:auto_generated.q_b[21]
q_b[22] <= altsyncram_l6e1:auto_generated.q_b[22]
q_b[23] <= altsyncram_l6e1:auto_generated.q_b[23]
q_b[24] <= altsyncram_l6e1:auto_generated.q_b[24]
q_b[25] <= altsyncram_l6e1:auto_generated.q_b[25]
q_b[26] <= altsyncram_l6e1:auto_generated.q_b[26]
q_b[27] <= altsyncram_l6e1:auto_generated.q_b[27]
q_b[28] <= altsyncram_l6e1:auto_generated.q_b[28]
q_b[29] <= altsyncram_l6e1:auto_generated.q_b[29]
q_b[30] <= altsyncram_l6e1:auto_generated.q_b[30]
q_b[31] <= altsyncram_l6e1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_l6e1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdaddress[0] => rdaddress[0]~4.IN1
rdaddress[1] => rdaddress[1]~3.IN1
rdaddress[2] => rdaddress[2]~2.IN1
rdaddress[3] => rdaddress[3]~1.IN1
rdaddress[4] => rdaddress[4]~0.IN1
rdclken => rdclken~0.IN1
rdclock => rdclock~0.IN1
wraddress[0] => wraddress[0]~4.IN1
wraddress[1] => wraddress[1]~3.IN1
wraddress[2] => wraddress[2]~2.IN1
wraddress[3] => wraddress[3]~1.IN1
wraddress[4] => wraddress[4]~0.IN1
wrclock => wrclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_m6e1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m6e1:auto_generated.data_a[0]
data_a[1] => altsyncram_m6e1:auto_generated.data_a[1]
data_a[2] => altsyncram_m6e1:auto_generated.data_a[2]
data_a[3] => altsyncram_m6e1:auto_generated.data_a[3]
data_a[4] => altsyncram_m6e1:auto_generated.data_a[4]
data_a[5] => altsyncram_m6e1:auto_generated.data_a[5]
data_a[6] => altsyncram_m6e1:auto_generated.data_a[6]
data_a[7] => altsyncram_m6e1:auto_generated.data_a[7]
data_a[8] => altsyncram_m6e1:auto_generated.data_a[8]
data_a[9] => altsyncram_m6e1:auto_generated.data_a[9]
data_a[10] => altsyncram_m6e1:auto_generated.data_a[10]
data_a[11] => altsyncram_m6e1:auto_generated.data_a[11]
data_a[12] => altsyncram_m6e1:auto_generated.data_a[12]
data_a[13] => altsyncram_m6e1:auto_generated.data_a[13]
data_a[14] => altsyncram_m6e1:auto_generated.data_a[14]
data_a[15] => altsyncram_m6e1:auto_generated.data_a[15]
data_a[16] => altsyncram_m6e1:auto_generated.data_a[16]
data_a[17] => altsyncram_m6e1:auto_generated.data_a[17]
data_a[18] => altsyncram_m6e1:auto_generated.data_a[18]
data_a[19] => altsyncram_m6e1:auto_generated.data_a[19]
data_a[20] => altsyncram_m6e1:auto_generated.data_a[20]
data_a[21] => altsyncram_m6e1:auto_generated.data_a[21]
data_a[22] => altsyncram_m6e1:auto_generated.data_a[22]
data_a[23] => altsyncram_m6e1:auto_generated.data_a[23]
data_a[24] => altsyncram_m6e1:auto_generated.data_a[24]
data_a[25] => altsyncram_m6e1:auto_generated.data_a[25]
data_a[26] => altsyncram_m6e1:auto_generated.data_a[26]
data_a[27] => altsyncram_m6e1:auto_generated.data_a[27]
data_a[28] => altsyncram_m6e1:auto_generated.data_a[28]
data_a[29] => altsyncram_m6e1:auto_generated.data_a[29]
data_a[30] => altsyncram_m6e1:auto_generated.data_a[30]
data_a[31] => altsyncram_m6e1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_m6e1:auto_generated.address_a[0]
address_a[1] => altsyncram_m6e1:auto_generated.address_a[1]
address_a[2] => altsyncram_m6e1:auto_generated.address_a[2]
address_a[3] => altsyncram_m6e1:auto_generated.address_a[3]
address_a[4] => altsyncram_m6e1:auto_generated.address_a[4]
address_b[0] => altsyncram_m6e1:auto_generated.address_b[0]
address_b[1] => altsyncram_m6e1:auto_generated.address_b[1]
address_b[2] => altsyncram_m6e1:auto_generated.address_b[2]
address_b[3] => altsyncram_m6e1:auto_generated.address_b[3]
address_b[4] => altsyncram_m6e1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m6e1:auto_generated.clock0
clock1 => altsyncram_m6e1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_m6e1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_m6e1:auto_generated.q_b[0]
q_b[1] <= altsyncram_m6e1:auto_generated.q_b[1]
q_b[2] <= altsyncram_m6e1:auto_generated.q_b[2]
q_b[3] <= altsyncram_m6e1:auto_generated.q_b[3]
q_b[4] <= altsyncram_m6e1:auto_generated.q_b[4]
q_b[5] <= altsyncram_m6e1:auto_generated.q_b[5]
q_b[6] <= altsyncram_m6e1:auto_generated.q_b[6]
q_b[7] <= altsyncram_m6e1:auto_generated.q_b[7]
q_b[8] <= altsyncram_m6e1:auto_generated.q_b[8]
q_b[9] <= altsyncram_m6e1:auto_generated.q_b[9]
q_b[10] <= altsyncram_m6e1:auto_generated.q_b[10]
q_b[11] <= altsyncram_m6e1:auto_generated.q_b[11]
q_b[12] <= altsyncram_m6e1:auto_generated.q_b[12]
q_b[13] <= altsyncram_m6e1:auto_generated.q_b[13]
q_b[14] <= altsyncram_m6e1:auto_generated.q_b[14]
q_b[15] <= altsyncram_m6e1:auto_generated.q_b[15]
q_b[16] <= altsyncram_m6e1:auto_generated.q_b[16]
q_b[17] <= altsyncram_m6e1:auto_generated.q_b[17]
q_b[18] <= altsyncram_m6e1:auto_generated.q_b[18]
q_b[19] <= altsyncram_m6e1:auto_generated.q_b[19]
q_b[20] <= altsyncram_m6e1:auto_generated.q_b[20]
q_b[21] <= altsyncram_m6e1:auto_generated.q_b[21]
q_b[22] <= altsyncram_m6e1:auto_generated.q_b[22]
q_b[23] <= altsyncram_m6e1:auto_generated.q_b[23]
q_b[24] <= altsyncram_m6e1:auto_generated.q_b[24]
q_b[25] <= altsyncram_m6e1:auto_generated.q_b[25]
q_b[26] <= altsyncram_m6e1:auto_generated.q_b[26]
q_b[27] <= altsyncram_m6e1:auto_generated.q_b[27]
q_b[28] <= altsyncram_m6e1:auto_generated.q_b[28]
q_b[29] <= altsyncram_m6e1:auto_generated.q_b[29]
q_b[30] <= altsyncram_m6e1:auto_generated.q_b[30]
q_b[31] <= altsyncram_m6e1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_m6e1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci
D_en => D_en~0.IN1
E_en => E_en~0.IN1
E_valid => E_valid~0.IN1
F_pc[0] => F_pc[0]~11.IN1
F_pc[1] => F_pc[1]~10.IN1
F_pc[2] => F_pc[2]~9.IN1
F_pc[3] => F_pc[3]~8.IN1
F_pc[4] => F_pc[4]~7.IN1
F_pc[5] => F_pc[5]~6.IN1
F_pc[6] => F_pc[6]~5.IN1
F_pc[7] => F_pc[7]~4.IN1
F_pc[8] => F_pc[8]~3.IN1
F_pc[9] => F_pc[9]~2.IN1
F_pc[10] => F_pc[10]~1.IN1
F_pc[11] => F_pc[11]~0.IN1
M_cmp_result => M_cmp_result~0.IN1
M_ctrl_exception => M_ctrl_exception~0.IN1
M_ctrl_ld => M_ctrl_ld~0.IN1
M_ctrl_st => M_ctrl_st~0.IN1
M_en => M_en~0.IN2
M_mem_baddr[0] => M_mem_baddr[0]~13.IN1
M_mem_baddr[1] => M_mem_baddr[1]~12.IN1
M_mem_baddr[2] => M_mem_baddr[2]~11.IN1
M_mem_baddr[3] => M_mem_baddr[3]~10.IN1
M_mem_baddr[4] => M_mem_baddr[4]~9.IN1
M_mem_baddr[5] => M_mem_baddr[5]~8.IN1
M_mem_baddr[6] => M_mem_baddr[6]~7.IN1
M_mem_baddr[7] => M_mem_baddr[7]~6.IN1
M_mem_baddr[8] => M_mem_baddr[8]~5.IN1
M_mem_baddr[9] => M_mem_baddr[9]~4.IN1
M_mem_baddr[10] => M_mem_baddr[10]~3.IN1
M_mem_baddr[11] => M_mem_baddr[11]~2.IN1
M_mem_baddr[12] => M_mem_baddr[12]~1.IN1
M_mem_baddr[13] => M_mem_baddr[13]~0.IN1
M_op_beq => M_op_beq~0.IN1
M_op_bge => M_op_bge~0.IN1
M_op_bgeu => M_op_bgeu~0.IN1
M_op_blt => M_op_blt~0.IN1
M_op_bltu => M_op_bltu~0.IN1
M_op_bne => M_op_bne~0.IN1
M_op_br => M_op_br~0.IN1
M_op_bret => M_op_bret~0.IN1
M_op_call => M_op_call~0.IN1
M_op_callr => M_op_callr~0.IN1
M_op_eret => M_op_eret~0.IN1
M_op_jmp => M_op_jmp~0.IN1
M_op_ret => M_op_ret~0.IN1
M_pcb[0] => M_pcb[0]~13.IN1
M_pcb[1] => M_pcb[1]~12.IN1
M_pcb[2] => M_pcb[2]~11.IN1
M_pcb[3] => M_pcb[3]~10.IN1
M_pcb[4] => M_pcb[4]~9.IN1
M_pcb[5] => M_pcb[5]~8.IN1
M_pcb[6] => M_pcb[6]~7.IN1
M_pcb[7] => M_pcb[7]~6.IN1
M_pcb[8] => M_pcb[8]~5.IN1
M_pcb[9] => M_pcb[9]~4.IN1
M_pcb[10] => M_pcb[10]~3.IN1
M_pcb[11] => M_pcb[11]~2.IN1
M_pcb[12] => M_pcb[12]~1.IN1
M_pcb[13] => M_pcb[13]~0.IN1
M_st_data[0] => M_st_data[0]~31.IN1
M_st_data[1] => M_st_data[1]~30.IN1
M_st_data[2] => M_st_data[2]~29.IN1
M_st_data[3] => M_st_data[3]~28.IN1
M_st_data[4] => M_st_data[4]~27.IN1
M_st_data[5] => M_st_data[5]~26.IN1
M_st_data[6] => M_st_data[6]~25.IN1
M_st_data[7] => M_st_data[7]~24.IN1
M_st_data[8] => M_st_data[8]~23.IN1
M_st_data[9] => M_st_data[9]~22.IN1
M_st_data[10] => M_st_data[10]~21.IN1
M_st_data[11] => M_st_data[11]~20.IN1
M_st_data[12] => M_st_data[12]~19.IN1
M_st_data[13] => M_st_data[13]~18.IN1
M_st_data[14] => M_st_data[14]~17.IN1
M_st_data[15] => M_st_data[15]~16.IN1
M_st_data[16] => M_st_data[16]~15.IN1
M_st_data[17] => M_st_data[17]~14.IN1
M_st_data[18] => M_st_data[18]~13.IN1
M_st_data[19] => M_st_data[19]~12.IN1
M_st_data[20] => M_st_data[20]~11.IN1
M_st_data[21] => M_st_data[21]~10.IN1
M_st_data[22] => M_st_data[22]~9.IN1
M_st_data[23] => M_st_data[23]~8.IN1
M_st_data[24] => M_st_data[24]~7.IN1
M_st_data[25] => M_st_data[25]~6.IN1
M_st_data[26] => M_st_data[26]~5.IN1
M_st_data[27] => M_st_data[27]~4.IN1
M_st_data[28] => M_st_data[28]~3.IN1
M_st_data[29] => M_st_data[29]~2.IN1
M_st_data[30] => M_st_data[30]~1.IN1
M_st_data[31] => M_st_data[31]~0.IN1
M_valid => M_valid~0.IN2
M_wr_data_filtered[0] => M_wr_data_filtered[0]~31.IN2
M_wr_data_filtered[1] => M_wr_data_filtered[1]~30.IN2
M_wr_data_filtered[2] => M_wr_data_filtered[2]~29.IN2
M_wr_data_filtered[3] => M_wr_data_filtered[3]~28.IN2
M_wr_data_filtered[4] => M_wr_data_filtered[4]~27.IN2
M_wr_data_filtered[5] => M_wr_data_filtered[5]~26.IN2
M_wr_data_filtered[6] => M_wr_data_filtered[6]~25.IN2
M_wr_data_filtered[7] => M_wr_data_filtered[7]~24.IN2
M_wr_data_filtered[8] => M_wr_data_filtered[8]~23.IN2
M_wr_data_filtered[9] => M_wr_data_filtered[9]~22.IN2
M_wr_data_filtered[10] => M_wr_data_filtered[10]~21.IN2
M_wr_data_filtered[11] => M_wr_data_filtered[11]~20.IN2
M_wr_data_filtered[12] => M_wr_data_filtered[12]~19.IN2
M_wr_data_filtered[13] => M_wr_data_filtered[13]~18.IN2
M_wr_data_filtered[14] => M_wr_data_filtered[14]~17.IN2
M_wr_data_filtered[15] => M_wr_data_filtered[15]~16.IN2
M_wr_data_filtered[16] => M_wr_data_filtered[16]~15.IN2
M_wr_data_filtered[17] => M_wr_data_filtered[17]~14.IN2
M_wr_data_filtered[18] => M_wr_data_filtered[18]~13.IN2
M_wr_data_filtered[19] => M_wr_data_filtered[19]~12.IN2
M_wr_data_filtered[20] => M_wr_data_filtered[20]~11.IN2
M_wr_data_filtered[21] => M_wr_data_filtered[21]~10.IN2
M_wr_data_filtered[22] => M_wr_data_filtered[22]~9.IN2
M_wr_data_filtered[23] => M_wr_data_filtered[23]~8.IN2
M_wr_data_filtered[24] => M_wr_data_filtered[24]~7.IN2
M_wr_data_filtered[25] => M_wr_data_filtered[25]~6.IN2
M_wr_data_filtered[26] => M_wr_data_filtered[26]~5.IN2
M_wr_data_filtered[27] => M_wr_data_filtered[27]~4.IN2
M_wr_data_filtered[28] => M_wr_data_filtered[28]~3.IN2
M_wr_data_filtered[29] => M_wr_data_filtered[29]~2.IN2
M_wr_data_filtered[30] => M_wr_data_filtered[30]~1.IN2
M_wr_data_filtered[31] => M_wr_data_filtered[31]~0.IN2
address[0] => address[0]~8.IN2
address[1] => address[1]~7.IN2
address[2] => address[2]~6.IN2
address[3] => address[3]~5.IN2
address[4] => address[4]~4.IN2
address[5] => address[5]~3.IN2
address[6] => address[6]~2.IN2
address[7] => address[7]~1.IN2
address[8] => address[8]~0.IN2
begintransfer => begintransfer~0.IN1
byteenable[0] => byteenable[0]~3.IN1
byteenable[1] => byteenable[1]~2.IN1
byteenable[2] => byteenable[2]~1.IN1
byteenable[3] => byteenable[3]~0.IN1
chipselect => chipselect~0.IN2
clk => clk~0.IN12
debugaccess => debugaccess~0.IN2
hbreak_enabled => hbreak_enabled~0.IN1
reset => reset~0.IN1
reset_n => reset_n~0.IN8
write => write~0.IN2
writedata[0] => writedata[0]~31.IN2
writedata[1] => writedata[1]~30.IN2
writedata[2] => writedata[2]~29.IN2
writedata[3] => writedata[3]~28.IN2
writedata[4] => writedata[4]~27.IN2
writedata[5] => writedata[5]~26.IN2
writedata[6] => writedata[6]~25.IN2
writedata[7] => writedata[7]~24.IN2
writedata[8] => writedata[8]~23.IN2
writedata[9] => writedata[9]~22.IN2
writedata[10] => writedata[10]~21.IN2
writedata[11] => writedata[11]~20.IN2
writedata[12] => writedata[12]~19.IN2
writedata[13] => writedata[13]~18.IN2
writedata[14] => writedata[14]~17.IN2
writedata[15] => writedata[15]~16.IN2
writedata[16] => writedata[16]~15.IN2
writedata[17] => writedata[17]~14.IN2
writedata[18] => writedata[18]~13.IN2
writedata[19] => writedata[19]~12.IN2
writedata[20] => writedata[20]~11.IN2
writedata[21] => writedata[21]~10.IN2
writedata[22] => writedata[22]~9.IN2
writedata[23] => writedata[23]~8.IN2
writedata[24] => writedata[24]~7.IN2
writedata[25] => writedata[25]~6.IN2
writedata[26] => writedata[26]~5.IN2
writedata[27] => writedata[27]~4.IN2
writedata[28] => writedata[28]~3.IN2
writedata[29] => writedata[29]~2.IN2
writedata[30] => writedata[30]~1.IN2
writedata[31] => writedata[31]~0.IN2
jtag_debug_module_debugaccess_to_roms <= debugack.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= CPU_nios2_oci_debug:the_CPU_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[1] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[2] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[3] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[4] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[5] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[6] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[7] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[8] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[9] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[10] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[11] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[12] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[13] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[14] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[15] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[16] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[17] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[18] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[19] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[20] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[21] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[22] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[23] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[24] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[25] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[26] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[27] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[28] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[29] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[30] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_ienable[31] <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_ienable
oci_single_step_mode <= CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= readdata~31.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata~30.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata~29.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata~28.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata~27.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata~26.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata~25.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata~24.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata~23.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata~22.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata~21.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata~20.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata~19.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata~18.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata~17.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata~16.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata~15.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata~14.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata~13.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata~12.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata~11.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata~10.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata~9.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata~8.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata~7.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata~0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~0.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug
clk => probepresent.CLK
clk => resetrequest~reg0.CLK
clk => jtag_break.CLK
clk => resetlatch~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_go~reg0.CLK
dbrk_break => oci_hbreak_req~0.IN1
debugreq => oci_hbreak_req~2.IN0
debugreq => always0~0.IN0
hbreak_enabled => always0~0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => probepresent~0.OUTPUTSELECT
jdo[19] => probepresent~1.OUTPUTSELECT
jdo[20] => jtag_break~0.OUTPUTSELECT
jdo[21] => jtag_break~1.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => monitor_go~0.OUTPUTSELECT
jdo[24] => resetlatch~0.OUTPUTSELECT
jdo[25] => monitor_error~0.OUTPUTSELECT
jdo[25] => monitor_ready~0.OUTPUTSELECT
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => probepresent.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetlatch~reg0.ENA
ocireg_ers => monitor_error~1.OUTPUTSELECT
ocireg_mrs => monitor_ready~1.OUTPUTSELECT
reset => resetlatch~1.OUTPUTSELECT
reset => jtag_break~3.OUTPUTSELECT
st_ready_test_idle => monitor_go~1.OUTPUTSELECT
take_action_ocimem_a => monitor_go~3.OUTPUTSELECT
take_action_ocimem_a => monitor_error~3.OUTPUTSELECT
take_action_ocimem_a => monitor_ready~3.OUTPUTSELECT
take_action_ocimem_a => resetlatch~2.OUTPUTSELECT
take_action_ocimem_a => jtag_break~4.OUTPUTSELECT
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => monitor_go~2.OUTPUTSELECT
take_action_ocireg => monitor_error~2.OUTPUTSELECT
take_action_ocireg => monitor_ready~2.OUTPUTSELECT
xbrk_break => oci_hbreak_req~1.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req~2.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem
address[0] => address[0]~7.IN1
address[1] => address[1]~6.IN1
address[2] => address[2]~5.IN1
address[3] => address[3]~4.IN1
address[4] => address[4]~3.IN1
address[5] => address[5]~2.IN1
address[6] => address[6]~1.IN1
address[7] => address[7]~0.IN1
address[8] => comb~2.IN1
begintransfer => avalon.IN1
byteenable[0] => byteenable[0]~3.IN1
byteenable[1] => byteenable[1]~2.IN1
byteenable[2] => byteenable[2]~1.IN1
byteenable[3] => byteenable[3]~0.IN1
chipselect => comb~0.IN0
clk => clk~0.IN2
debugaccess => comb~1.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg~127.DATAB
jdo[4] => MonDReg~126.DATAB
jdo[5] => MonDReg~125.DATAB
jdo[6] => MonDReg~124.DATAB
jdo[7] => MonDReg~123.DATAB
jdo[8] => MonDReg~122.DATAB
jdo[9] => MonDReg~121.DATAB
jdo[10] => MonDReg~120.DATAB
jdo[11] => MonDReg~119.DATAB
jdo[12] => MonDReg~118.DATAB
jdo[13] => MonDReg~117.DATAB
jdo[14] => MonDReg~116.DATAB
jdo[15] => MonDReg~115.DATAB
jdo[16] => MonDReg~114.DATAB
jdo[17] => MonAReg~17.DATAB
jdo[17] => MonDReg~113.DATAB
jdo[18] => MonDReg~112.DATAB
jdo[19] => MonDReg~111.DATAB
jdo[20] => MonDReg~110.DATAB
jdo[21] => MonDReg~109.DATAB
jdo[22] => MonDReg~108.DATAB
jdo[23] => MonDReg~107.DATAB
jdo[24] => MonDReg~106.DATAB
jdo[25] => MonDReg~105.DATAB
jdo[26] => MonAReg~25.DATAB
jdo[26] => MonDReg~104.DATAB
jdo[27] => MonAReg~24.DATAB
jdo[27] => MonDReg~103.DATAB
jdo[28] => MonAReg~23.DATAB
jdo[28] => MonDReg~102.DATAB
jdo[29] => MonAReg~22.DATAB
jdo[29] => MonDReg~101.DATAB
jdo[30] => MonAReg~21.DATAB
jdo[30] => MonDReg~100.DATAB
jdo[31] => MonAReg~20.DATAB
jdo[31] => MonDReg~99.DATAB
jdo[32] => MonAReg~19.DATAB
jdo[32] => MonDReg~98.DATAB
jdo[33] => MonAReg~18.DATAB
jdo[33] => MonDReg~97.DATAB
jdo[34] => MonDReg~96.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonWr.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[0]~reg0.ACLR
resetrequest => avalon.IN0
take_action_ocimem_a => MonWr~2.OUTPUTSELECT
take_action_ocimem_a => MonDReg~159.OUTPUTSELECT
take_action_ocimem_a => MonDReg~158.OUTPUTSELECT
take_action_ocimem_a => MonDReg~157.OUTPUTSELECT
take_action_ocimem_a => MonDReg~156.OUTPUTSELECT
take_action_ocimem_a => MonDReg~155.OUTPUTSELECT
take_action_ocimem_a => MonDReg~154.OUTPUTSELECT
take_action_ocimem_a => MonDReg~153.OUTPUTSELECT
take_action_ocimem_a => MonDReg~152.OUTPUTSELECT
take_action_ocimem_a => MonDReg~151.OUTPUTSELECT
take_action_ocimem_a => MonDReg~150.OUTPUTSELECT
take_action_ocimem_a => MonDReg~149.OUTPUTSELECT
take_action_ocimem_a => MonDReg~148.OUTPUTSELECT
take_action_ocimem_a => MonDReg~147.OUTPUTSELECT
take_action_ocimem_a => MonDReg~146.OUTPUTSELECT
take_action_ocimem_a => MonDReg~145.OUTPUTSELECT
take_action_ocimem_a => MonDReg~144.OUTPUTSELECT
take_action_ocimem_a => MonDReg~143.OUTPUTSELECT
take_action_ocimem_a => MonDReg~142.OUTPUTSELECT
take_action_ocimem_a => MonDReg~141.OUTPUTSELECT
take_action_ocimem_a => MonDReg~140.OUTPUTSELECT
take_action_ocimem_a => MonDReg~139.OUTPUTSELECT
take_action_ocimem_a => MonDReg~138.OUTPUTSELECT
take_action_ocimem_a => MonDReg~137.OUTPUTSELECT
take_action_ocimem_a => MonDReg~136.OUTPUTSELECT
take_action_ocimem_a => MonDReg~135.OUTPUTSELECT
take_action_ocimem_a => MonDReg~134.OUTPUTSELECT
take_action_ocimem_a => MonDReg~133.OUTPUTSELECT
take_action_ocimem_a => MonDReg~132.OUTPUTSELECT
take_action_ocimem_a => MonDReg~131.OUTPUTSELECT
take_action_ocimem_a => MonDReg~130.OUTPUTSELECT
take_action_ocimem_a => MonDReg~129.OUTPUTSELECT
take_action_ocimem_a => MonDReg~128.OUTPUTSELECT
take_action_ocimem_a => MonRd~2.OUTPUTSELECT
take_action_ocimem_a => MonAReg~25.OUTPUTSELECT
take_action_ocimem_a => MonAReg~24.OUTPUTSELECT
take_action_ocimem_a => MonAReg~23.OUTPUTSELECT
take_action_ocimem_a => MonAReg~22.OUTPUTSELECT
take_action_ocimem_a => MonAReg~21.OUTPUTSELECT
take_action_ocimem_a => MonAReg~20.OUTPUTSELECT
take_action_ocimem_a => MonAReg~19.OUTPUTSELECT
take_action_ocimem_a => MonAReg~18.OUTPUTSELECT
take_action_ocimem_a => MonAReg~17.OUTPUTSELECT
take_action_ocimem_b => MonRd~1.OUTPUTSELECT
take_action_ocimem_b => MonWr~1.OUTPUTSELECT
take_action_ocimem_b => MonDReg~127.OUTPUTSELECT
take_action_ocimem_b => MonDReg~126.OUTPUTSELECT
take_action_ocimem_b => MonDReg~125.OUTPUTSELECT
take_action_ocimem_b => MonDReg~124.OUTPUTSELECT
take_action_ocimem_b => MonDReg~123.OUTPUTSELECT
take_action_ocimem_b => MonDReg~122.OUTPUTSELECT
take_action_ocimem_b => MonDReg~121.OUTPUTSELECT
take_action_ocimem_b => MonDReg~120.OUTPUTSELECT
take_action_ocimem_b => MonDReg~119.OUTPUTSELECT
take_action_ocimem_b => MonDReg~118.OUTPUTSELECT
take_action_ocimem_b => MonDReg~117.OUTPUTSELECT
take_action_ocimem_b => MonDReg~116.OUTPUTSELECT
take_action_ocimem_b => MonDReg~115.OUTPUTSELECT
take_action_ocimem_b => MonDReg~114.OUTPUTSELECT
take_action_ocimem_b => MonDReg~113.OUTPUTSELECT
take_action_ocimem_b => MonDReg~112.OUTPUTSELECT
take_action_ocimem_b => MonDReg~111.OUTPUTSELECT
take_action_ocimem_b => MonDReg~110.OUTPUTSELECT
take_action_ocimem_b => MonDReg~109.OUTPUTSELECT
take_action_ocimem_b => MonDReg~108.OUTPUTSELECT
take_action_ocimem_b => MonDReg~107.OUTPUTSELECT
take_action_ocimem_b => MonDReg~106.OUTPUTSELECT
take_action_ocimem_b => MonDReg~105.OUTPUTSELECT
take_action_ocimem_b => MonDReg~104.OUTPUTSELECT
take_action_ocimem_b => MonDReg~103.OUTPUTSELECT
take_action_ocimem_b => MonDReg~102.OUTPUTSELECT
take_action_ocimem_b => MonDReg~101.OUTPUTSELECT
take_action_ocimem_b => MonDReg~100.OUTPUTSELECT
take_action_ocimem_b => MonDReg~99.OUTPUTSELECT
take_action_ocimem_b => MonDReg~98.OUTPUTSELECT
take_action_ocimem_b => MonDReg~97.OUTPUTSELECT
take_action_ocimem_b => MonDReg~96.OUTPUTSELECT
take_action_ocimem_b => MonAReg~16.OUTPUTSELECT
take_action_ocimem_b => MonAReg~15.OUTPUTSELECT
take_action_ocimem_b => MonAReg~14.OUTPUTSELECT
take_action_ocimem_b => MonAReg~13.OUTPUTSELECT
take_action_ocimem_b => MonAReg~12.OUTPUTSELECT
take_action_ocimem_b => MonAReg~11.OUTPUTSELECT
take_action_ocimem_b => MonAReg~10.OUTPUTSELECT
take_action_ocimem_b => MonAReg~9.OUTPUTSELECT
take_action_ocimem_b => MonAReg~8.OUTPUTSELECT
take_no_action_ocimem_a => MonWr~3.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~191.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~190.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~189.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~188.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~187.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~186.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~185.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~184.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~183.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~182.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~181.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~180.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~179.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~178.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~177.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~176.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~175.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~174.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~173.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~172.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~171.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~170.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~169.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~168.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~167.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~166.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~165.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~164.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~163.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~162.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~161.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~160.OUTPUTSELECT
take_no_action_ocimem_a => MonRd~3.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~34.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~33.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~32.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~31.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~30.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~29.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~28.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~27.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~26.OUTPUTSELECT
write => comb~0.IN1
writedata[0] => writedata[0]~31.IN1
writedata[1] => writedata[1]~30.IN1
writedata[2] => writedata[2]~29.IN1
writedata[3] => writedata[3]~28.IN1
writedata[4] => writedata[4]~27.IN1
writedata[5] => writedata[5]~26.IN1
writedata[6] => writedata[6]~25.IN1
writedata[7] => writedata[7]~24.IN1
writedata[8] => writedata[8]~23.IN1
writedata[9] => writedata[9]~22.IN1
writedata[10] => writedata[10]~21.IN1
writedata[11] => writedata[11]~20.IN1
writedata[12] => writedata[12]~19.IN1
writedata[13] => writedata[13]~18.IN1
writedata[14] => writedata[14]~17.IN1
writedata[15] => writedata[15]~16.IN1
writedata[16] => writedata[16]~15.IN1
writedata[17] => writedata[17]~14.IN1
writedata[18] => writedata[18]~13.IN1
writedata[19] => writedata[19]~12.IN1
writedata[20] => writedata[20]~11.IN1
writedata[21] => writedata[21]~10.IN1
writedata[22] => writedata[22]~9.IN1
writedata[23] => writedata[23]~8.IN1
writedata[24] => writedata[24]~7.IN1
writedata[25] => writedata[25]~6.IN1
writedata[26] => writedata[26]~5.IN1
writedata[27] => writedata[27]~4.IN1
writedata[28] => writedata[28]~3.IN1
writedata[29] => writedata[29]~2.IN1
writedata[30] => writedata[30]~1.IN1
writedata[31] => writedata[31]~0.IN1
MonDReg[0] <= MonDReg[0]~31.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1]~30.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2]~29.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3]~28.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4]~27.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5]~26.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6]~25.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7]~24.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8]~23.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9]~22.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10]~21.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11]~20.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12]~19.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13]~18.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14]~17.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15]~16.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16]~15.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17]~14.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18]~13.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19]~12.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20]~11.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21]~10.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22]~9.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23]~8.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24]~7.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25]~6.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26]~5.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27]~4.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28]~3.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29]~2.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30]~1.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31]~0.DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[1] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[2] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[3] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[4] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[5] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[6] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[7] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[8] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[9] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[10] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[11] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[12] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[13] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[14] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[15] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[16] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[17] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[18] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[19] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[20] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[21] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[22] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[23] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[24] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[25] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[26] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[27] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[28] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[29] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[30] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[31] <= CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component.q_a


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component
address_a[0] => address_a[0]~7.IN1
address_a[1] => address_a[1]~6.IN1
address_a[2] => address_a[2]~5.IN1
address_a[3] => address_a[3]~4.IN1
address_a[4] => address_a[4]~3.IN1
address_a[5] => address_a[5]~2.IN1
address_a[6] => address_a[6]~1.IN1
address_a[7] => address_a[7]~0.IN1
address_b[0] => address_b[0]~7.IN1
address_b[1] => address_b[1]~6.IN1
address_b[2] => address_b[2]~5.IN1
address_b[3] => address_b[3]~4.IN1
address_b[4] => address_b[4]~3.IN1
address_b[5] => address_b[5]~2.IN1
address_b[6] => address_b[6]~1.IN1
address_b[7] => address_b[7]~0.IN1
byteena_a[0] => byteena_a[0]~3.IN1
byteena_a[1] => byteena_a[1]~2.IN1
byteena_a[2] => byteena_a[2]~1.IN1
byteena_a[3] => byteena_a[3]~0.IN1
clock0 => clock0~0.IN1
clock1 => clock1~0.IN1
clocken0 => clocken0~0.IN1
clocken1 => clocken1~0.IN1
data_a[0] => data_a[0]~31.IN1
data_a[1] => data_a[1]~30.IN1
data_a[2] => data_a[2]~29.IN1
data_a[3] => data_a[3]~28.IN1
data_a[4] => data_a[4]~27.IN1
data_a[5] => data_a[5]~26.IN1
data_a[6] => data_a[6]~25.IN1
data_a[7] => data_a[7]~24.IN1
data_a[8] => data_a[8]~23.IN1
data_a[9] => data_a[9]~22.IN1
data_a[10] => data_a[10]~21.IN1
data_a[11] => data_a[11]~20.IN1
data_a[12] => data_a[12]~19.IN1
data_a[13] => data_a[13]~18.IN1
data_a[14] => data_a[14]~17.IN1
data_a[15] => data_a[15]~16.IN1
data_a[16] => data_a[16]~15.IN1
data_a[17] => data_a[17]~14.IN1
data_a[18] => data_a[18]~13.IN1
data_a[19] => data_a[19]~12.IN1
data_a[20] => data_a[20]~11.IN1
data_a[21] => data_a[21]~10.IN1
data_a[22] => data_a[22]~9.IN1
data_a[23] => data_a[23]~8.IN1
data_a[24] => data_a[24]~7.IN1
data_a[25] => data_a[25]~6.IN1
data_a[26] => data_a[26]~5.IN1
data_a[27] => data_a[27]~4.IN1
data_a[28] => data_a[28]~3.IN1
data_a[29] => data_a[29]~2.IN1
data_a[30] => data_a[30]~1.IN1
data_a[31] => data_a[31]~0.IN1
data_b[0] => data_b[0]~31.IN1
data_b[1] => data_b[1]~30.IN1
data_b[2] => data_b[2]~29.IN1
data_b[3] => data_b[3]~28.IN1
data_b[4] => data_b[4]~27.IN1
data_b[5] => data_b[5]~26.IN1
data_b[6] => data_b[6]~25.IN1
data_b[7] => data_b[7]~24.IN1
data_b[8] => data_b[8]~23.IN1
data_b[9] => data_b[9]~22.IN1
data_b[10] => data_b[10]~21.IN1
data_b[11] => data_b[11]~20.IN1
data_b[12] => data_b[12]~19.IN1
data_b[13] => data_b[13]~18.IN1
data_b[14] => data_b[14]~17.IN1
data_b[15] => data_b[15]~16.IN1
data_b[16] => data_b[16]~15.IN1
data_b[17] => data_b[17]~14.IN1
data_b[18] => data_b[18]~13.IN1
data_b[19] => data_b[19]~12.IN1
data_b[20] => data_b[20]~11.IN1
data_b[21] => data_b[21]~10.IN1
data_b[22] => data_b[22]~9.IN1
data_b[23] => data_b[23]~8.IN1
data_b[24] => data_b[24]~7.IN1
data_b[25] => data_b[25]~6.IN1
data_b[26] => data_b[26]~5.IN1
data_b[27] => data_b[27]~4.IN1
data_b[28] => data_b[28]~3.IN1
data_b[29] => data_b[29]~2.IN1
data_b[30] => data_b[30]~1.IN1
data_b[31] => data_b[31]~0.IN1
wren_a => wren_a~0.IN1
wren_b => wren_b~0.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_t072:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_t072:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t072:auto_generated.data_a[0]
data_a[1] => altsyncram_t072:auto_generated.data_a[1]
data_a[2] => altsyncram_t072:auto_generated.data_a[2]
data_a[3] => altsyncram_t072:auto_generated.data_a[3]
data_a[4] => altsyncram_t072:auto_generated.data_a[4]
data_a[5] => altsyncram_t072:auto_generated.data_a[5]
data_a[6] => altsyncram_t072:auto_generated.data_a[6]
data_a[7] => altsyncram_t072:auto_generated.data_a[7]
data_a[8] => altsyncram_t072:auto_generated.data_a[8]
data_a[9] => altsyncram_t072:auto_generated.data_a[9]
data_a[10] => altsyncram_t072:auto_generated.data_a[10]
data_a[11] => altsyncram_t072:auto_generated.data_a[11]
data_a[12] => altsyncram_t072:auto_generated.data_a[12]
data_a[13] => altsyncram_t072:auto_generated.data_a[13]
data_a[14] => altsyncram_t072:auto_generated.data_a[14]
data_a[15] => altsyncram_t072:auto_generated.data_a[15]
data_a[16] => altsyncram_t072:auto_generated.data_a[16]
data_a[17] => altsyncram_t072:auto_generated.data_a[17]
data_a[18] => altsyncram_t072:auto_generated.data_a[18]
data_a[19] => altsyncram_t072:auto_generated.data_a[19]
data_a[20] => altsyncram_t072:auto_generated.data_a[20]
data_a[21] => altsyncram_t072:auto_generated.data_a[21]
data_a[22] => altsyncram_t072:auto_generated.data_a[22]
data_a[23] => altsyncram_t072:auto_generated.data_a[23]
data_a[24] => altsyncram_t072:auto_generated.data_a[24]
data_a[25] => altsyncram_t072:auto_generated.data_a[25]
data_a[26] => altsyncram_t072:auto_generated.data_a[26]
data_a[27] => altsyncram_t072:auto_generated.data_a[27]
data_a[28] => altsyncram_t072:auto_generated.data_a[28]
data_a[29] => altsyncram_t072:auto_generated.data_a[29]
data_a[30] => altsyncram_t072:auto_generated.data_a[30]
data_a[31] => altsyncram_t072:auto_generated.data_a[31]
data_b[0] => altsyncram_t072:auto_generated.data_b[0]
data_b[1] => altsyncram_t072:auto_generated.data_b[1]
data_b[2] => altsyncram_t072:auto_generated.data_b[2]
data_b[3] => altsyncram_t072:auto_generated.data_b[3]
data_b[4] => altsyncram_t072:auto_generated.data_b[4]
data_b[5] => altsyncram_t072:auto_generated.data_b[5]
data_b[6] => altsyncram_t072:auto_generated.data_b[6]
data_b[7] => altsyncram_t072:auto_generated.data_b[7]
data_b[8] => altsyncram_t072:auto_generated.data_b[8]
data_b[9] => altsyncram_t072:auto_generated.data_b[9]
data_b[10] => altsyncram_t072:auto_generated.data_b[10]
data_b[11] => altsyncram_t072:auto_generated.data_b[11]
data_b[12] => altsyncram_t072:auto_generated.data_b[12]
data_b[13] => altsyncram_t072:auto_generated.data_b[13]
data_b[14] => altsyncram_t072:auto_generated.data_b[14]
data_b[15] => altsyncram_t072:auto_generated.data_b[15]
data_b[16] => altsyncram_t072:auto_generated.data_b[16]
data_b[17] => altsyncram_t072:auto_generated.data_b[17]
data_b[18] => altsyncram_t072:auto_generated.data_b[18]
data_b[19] => altsyncram_t072:auto_generated.data_b[19]
data_b[20] => altsyncram_t072:auto_generated.data_b[20]
data_b[21] => altsyncram_t072:auto_generated.data_b[21]
data_b[22] => altsyncram_t072:auto_generated.data_b[22]
data_b[23] => altsyncram_t072:auto_generated.data_b[23]
data_b[24] => altsyncram_t072:auto_generated.data_b[24]
data_b[25] => altsyncram_t072:auto_generated.data_b[25]
data_b[26] => altsyncram_t072:auto_generated.data_b[26]
data_b[27] => altsyncram_t072:auto_generated.data_b[27]
data_b[28] => altsyncram_t072:auto_generated.data_b[28]
data_b[29] => altsyncram_t072:auto_generated.data_b[29]
data_b[30] => altsyncram_t072:auto_generated.data_b[30]
data_b[31] => altsyncram_t072:auto_generated.data_b[31]
address_a[0] => altsyncram_t072:auto_generated.address_a[0]
address_a[1] => altsyncram_t072:auto_generated.address_a[1]
address_a[2] => altsyncram_t072:auto_generated.address_a[2]
address_a[3] => altsyncram_t072:auto_generated.address_a[3]
address_a[4] => altsyncram_t072:auto_generated.address_a[4]
address_a[5] => altsyncram_t072:auto_generated.address_a[5]
address_a[6] => altsyncram_t072:auto_generated.address_a[6]
address_a[7] => altsyncram_t072:auto_generated.address_a[7]
address_b[0] => altsyncram_t072:auto_generated.address_b[0]
address_b[1] => altsyncram_t072:auto_generated.address_b[1]
address_b[2] => altsyncram_t072:auto_generated.address_b[2]
address_b[3] => altsyncram_t072:auto_generated.address_b[3]
address_b[4] => altsyncram_t072:auto_generated.address_b[4]
address_b[5] => altsyncram_t072:auto_generated.address_b[5]
address_b[6] => altsyncram_t072:auto_generated.address_b[6]
address_b[7] => altsyncram_t072:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t072:auto_generated.clock0
clock1 => altsyncram_t072:auto_generated.clock1
clocken0 => altsyncram_t072:auto_generated.clocken0
clocken1 => altsyncram_t072:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_t072:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_t072:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_t072:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_t072:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t072:auto_generated.q_a[0]
q_a[1] <= altsyncram_t072:auto_generated.q_a[1]
q_a[2] <= altsyncram_t072:auto_generated.q_a[2]
q_a[3] <= altsyncram_t072:auto_generated.q_a[3]
q_a[4] <= altsyncram_t072:auto_generated.q_a[4]
q_a[5] <= altsyncram_t072:auto_generated.q_a[5]
q_a[6] <= altsyncram_t072:auto_generated.q_a[6]
q_a[7] <= altsyncram_t072:auto_generated.q_a[7]
q_a[8] <= altsyncram_t072:auto_generated.q_a[8]
q_a[9] <= altsyncram_t072:auto_generated.q_a[9]
q_a[10] <= altsyncram_t072:auto_generated.q_a[10]
q_a[11] <= altsyncram_t072:auto_generated.q_a[11]
q_a[12] <= altsyncram_t072:auto_generated.q_a[12]
q_a[13] <= altsyncram_t072:auto_generated.q_a[13]
q_a[14] <= altsyncram_t072:auto_generated.q_a[14]
q_a[15] <= altsyncram_t072:auto_generated.q_a[15]
q_a[16] <= altsyncram_t072:auto_generated.q_a[16]
q_a[17] <= altsyncram_t072:auto_generated.q_a[17]
q_a[18] <= altsyncram_t072:auto_generated.q_a[18]
q_a[19] <= altsyncram_t072:auto_generated.q_a[19]
q_a[20] <= altsyncram_t072:auto_generated.q_a[20]
q_a[21] <= altsyncram_t072:auto_generated.q_a[21]
q_a[22] <= altsyncram_t072:auto_generated.q_a[22]
q_a[23] <= altsyncram_t072:auto_generated.q_a[23]
q_a[24] <= altsyncram_t072:auto_generated.q_a[24]
q_a[25] <= altsyncram_t072:auto_generated.q_a[25]
q_a[26] <= altsyncram_t072:auto_generated.q_a[26]
q_a[27] <= altsyncram_t072:auto_generated.q_a[27]
q_a[28] <= altsyncram_t072:auto_generated.q_a[28]
q_a[29] <= altsyncram_t072:auto_generated.q_a[29]
q_a[30] <= altsyncram_t072:auto_generated.q_a[30]
q_a[31] <= altsyncram_t072:auto_generated.q_a[31]
q_b[0] <= altsyncram_t072:auto_generated.q_b[0]
q_b[1] <= altsyncram_t072:auto_generated.q_b[1]
q_b[2] <= altsyncram_t072:auto_generated.q_b[2]
q_b[3] <= altsyncram_t072:auto_generated.q_b[3]
q_b[4] <= altsyncram_t072:auto_generated.q_b[4]
q_b[5] <= altsyncram_t072:auto_generated.q_b[5]
q_b[6] <= altsyncram_t072:auto_generated.q_b[6]
q_b[7] <= altsyncram_t072:auto_generated.q_b[7]
q_b[8] <= altsyncram_t072:auto_generated.q_b[8]
q_b[9] <= altsyncram_t072:auto_generated.q_b[9]
q_b[10] <= altsyncram_t072:auto_generated.q_b[10]
q_b[11] <= altsyncram_t072:auto_generated.q_b[11]
q_b[12] <= altsyncram_t072:auto_generated.q_b[12]
q_b[13] <= altsyncram_t072:auto_generated.q_b[13]
q_b[14] <= altsyncram_t072:auto_generated.q_b[14]
q_b[15] <= altsyncram_t072:auto_generated.q_b[15]
q_b[16] <= altsyncram_t072:auto_generated.q_b[16]
q_b[17] <= altsyncram_t072:auto_generated.q_b[17]
q_b[18] <= altsyncram_t072:auto_generated.q_b[18]
q_b[19] <= altsyncram_t072:auto_generated.q_b[19]
q_b[20] <= altsyncram_t072:auto_generated.q_b[20]
q_b[21] <= altsyncram_t072:auto_generated.q_b[21]
q_b[22] <= altsyncram_t072:auto_generated.q_b[22]
q_b[23] <= altsyncram_t072:auto_generated.q_b[23]
q_b[24] <= altsyncram_t072:auto_generated.q_b[24]
q_b[25] <= altsyncram_t072:auto_generated.q_b[25]
q_b[26] <= altsyncram_t072:auto_generated.q_b[26]
q_b[27] <= altsyncram_t072:auto_generated.q_b[27]
q_b[28] <= altsyncram_t072:auto_generated.q_b[28]
q_b[29] <= altsyncram_t072:auto_generated.q_b[29]
q_b[30] <= altsyncram_t072:auto_generated.q_b[30]
q_b[31] <= altsyncram_t072:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg
address[0] => Equal0.IN1
address[0] => Equal1.IN0
address[1] => Equal0.IN2
address[1] => Equal1.IN2
address[2] => Equal0.IN3
address[2] => Equal1.IN3
address[3] => Equal0.IN4
address[3] => Equal1.IN4
address[4] => Equal0.IN5
address[4] => Equal1.IN5
address[5] => Equal0.IN6
address[5] => Equal1.IN6
address[6] => Equal0.IN7
address[6] => Equal1.IN7
address[7] => Equal0.IN8
address[7] => Equal1.IN8
address[8] => Equal0.IN0
address[8] => Equal1.IN1
chipselect => write_strobe~0.IN0
clk => oci_single_step_mode~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[0]~reg0.CLK
debugaccess => write_strobe.IN1
monitor_error => oci_reg_readdata~63.DATAB
monitor_go => oci_reg_readdata~61.DATAB
monitor_ready => oci_reg_readdata~62.DATAB
reset_n => oci_single_step_mode~reg0.ACLR
reset_n => oci_ienable[31]~reg0.PRESET
reset_n => oci_ienable[30]~reg0.PRESET
reset_n => oci_ienable[29]~reg0.PRESET
reset_n => oci_ienable[28]~reg0.PRESET
reset_n => oci_ienable[27]~reg0.PRESET
reset_n => oci_ienable[26]~reg0.PRESET
reset_n => oci_ienable[25]~reg0.PRESET
reset_n => oci_ienable[24]~reg0.PRESET
reset_n => oci_ienable[23]~reg0.PRESET
reset_n => oci_ienable[22]~reg0.PRESET
reset_n => oci_ienable[21]~reg0.PRESET
reset_n => oci_ienable[20]~reg0.PRESET
reset_n => oci_ienable[19]~reg0.PRESET
reset_n => oci_ienable[18]~reg0.PRESET
reset_n => oci_ienable[17]~reg0.PRESET
reset_n => oci_ienable[16]~reg0.PRESET
reset_n => oci_ienable[15]~reg0.PRESET
reset_n => oci_ienable[14]~reg0.PRESET
reset_n => oci_ienable[13]~reg0.PRESET
reset_n => oci_ienable[12]~reg0.PRESET
reset_n => oci_ienable[11]~reg0.PRESET
reset_n => oci_ienable[10]~reg0.PRESET
reset_n => oci_ienable[9]~reg0.PRESET
reset_n => oci_ienable[8]~reg0.PRESET
reset_n => oci_ienable[7]~reg0.PRESET
reset_n => oci_ienable[6]~reg0.PRESET
reset_n => oci_ienable[5]~reg0.PRESET
reset_n => oci_ienable[4]~reg0.PRESET
reset_n => oci_ienable[3]~reg0.PRESET
reset_n => oci_ienable[2]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.PRESET
reset_n => oci_ienable[0]~reg0.PRESET
write => write_strobe~0.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= oci_ienable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= oci_ienable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= oci_ienable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= oci_ienable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= oci_ienable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= oci_ienable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= oci_ienable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= oci_ienable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= oci_ienable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= oci_ienable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= oci_ienable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= oci_ienable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= oci_ienable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= oci_ienable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= oci_ienable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= oci_ienable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= oci_ienable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= oci_ienable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= oci_ienable[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= oci_ienable[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= oci_ienable[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= oci_ienable[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= oci_ienable[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= oci_ienable[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= oci_ienable[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= oci_ienable[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= oci_ienable[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= oci_ienable[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= oci_ienable[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= oci_ienable[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= oci_ienable[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= oci_ienable[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= oci_reg_readdata~63.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= oci_reg_readdata~62.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= oci_reg_readdata~61.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= oci_reg_readdata~60.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= oci_reg_readdata~59.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= oci_reg_readdata~58.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= oci_reg_readdata~57.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= oci_reg_readdata~56.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= oci_reg_readdata~55.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= oci_reg_readdata~54.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= oci_reg_readdata~53.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= oci_reg_readdata~52.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= oci_reg_readdata~51.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= oci_reg_readdata~50.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= oci_reg_readdata~49.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= oci_reg_readdata~48.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= oci_reg_readdata~47.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= oci_reg_readdata~46.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= oci_reg_readdata~45.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= oci_reg_readdata~44.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= oci_reg_readdata~43.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= oci_reg_readdata~42.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= oci_reg_readdata~41.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= oci_reg_readdata~40.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= oci_reg_readdata~39.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= oci_reg_readdata~38.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= oci_reg_readdata~37.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= oci_reg_readdata~36.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= oci_reg_readdata~35.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= oci_reg_readdata~34.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= oci_reg_readdata~33.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= oci_reg_readdata~32.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= oci_single_step_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= take_action_ocireg~0.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_break:the_CPU_nios2_oci_break
clk => trigbrktype~reg0.CLK
clk => dbrk_hit0_latch~reg0.CLK
clk => dbrk_hit1_latch~reg0.CLK
clk => dbrk_hit2_latch~reg0.CLK
clk => dbrk_hit3_latch~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[0]~reg0.CLK
clk => trigger_state.CLK
dbrk_break => trigbrktype~0.OUTPUTSELECT
dbrk_goto0 => always3~0.IN0
dbrk_goto1 => always3~2.IN0
dbrk_hit0 => ~NO_FANOUT~
dbrk_hit1 => ~NO_FANOUT~
dbrk_hit2 => ~NO_FANOUT~
dbrk_hit3 => ~NO_FANOUT~
jdo[0] => break_readreg~127.DATAB
jdo[0] => break_readreg~63.DATAB
jdo[0] => break_readreg~31.DATAB
jdo[1] => break_readreg~126.DATAB
jdo[1] => break_readreg~62.DATAB
jdo[1] => break_readreg~30.DATAB
jdo[2] => break_readreg~125.DATAB
jdo[2] => break_readreg~61.DATAB
jdo[2] => break_readreg~29.DATAB
jdo[3] => break_readreg~124.DATAB
jdo[3] => break_readreg~60.DATAB
jdo[3] => break_readreg~28.DATAB
jdo[4] => break_readreg~123.DATAB
jdo[4] => break_readreg~59.DATAB
jdo[4] => break_readreg~27.DATAB
jdo[5] => break_readreg~122.DATAB
jdo[5] => break_readreg~58.DATAB
jdo[5] => break_readreg~26.DATAB
jdo[6] => break_readreg~121.DATAB
jdo[6] => break_readreg~57.DATAB
jdo[6] => break_readreg~25.DATAB
jdo[7] => break_readreg~120.DATAB
jdo[7] => break_readreg~56.DATAB
jdo[7] => break_readreg~24.DATAB
jdo[8] => break_readreg~119.DATAB
jdo[8] => break_readreg~55.DATAB
jdo[8] => break_readreg~23.DATAB
jdo[9] => break_readreg~118.DATAB
jdo[9] => break_readreg~54.DATAB
jdo[9] => break_readreg~22.DATAB
jdo[10] => break_readreg~117.DATAB
jdo[10] => break_readreg~53.DATAB
jdo[10] => break_readreg~21.DATAB
jdo[11] => break_readreg~116.DATAB
jdo[11] => break_readreg~52.DATAB
jdo[11] => break_readreg~20.DATAB
jdo[12] => break_readreg~115.DATAB
jdo[12] => break_readreg~51.DATAB
jdo[12] => break_readreg~19.DATAB
jdo[13] => break_readreg~114.DATAB
jdo[13] => break_readreg~50.DATAB
jdo[13] => break_readreg~18.DATAB
jdo[14] => break_readreg~113.DATAB
jdo[14] => break_readreg~49.DATAB
jdo[14] => break_readreg~17.DATAB
jdo[15] => break_readreg~112.DATAB
jdo[15] => break_readreg~48.DATAB
jdo[15] => break_readreg~16.DATAB
jdo[16] => break_readreg~111.DATAB
jdo[16] => break_readreg~47.DATAB
jdo[16] => break_readreg~15.DATAB
jdo[17] => break_readreg~110.DATAB
jdo[17] => break_readreg~46.DATAB
jdo[17] => break_readreg~14.DATAB
jdo[18] => break_readreg~109.DATAB
jdo[18] => break_readreg~45.DATAB
jdo[18] => break_readreg~13.DATAB
jdo[19] => break_readreg~108.DATAB
jdo[19] => break_readreg~44.DATAB
jdo[19] => break_readreg~12.DATAB
jdo[20] => break_readreg~107.DATAB
jdo[20] => break_readreg~43.DATAB
jdo[20] => break_readreg~11.DATAB
jdo[21] => break_readreg~106.DATAB
jdo[21] => break_readreg~42.DATAB
jdo[21] => break_readreg~10.DATAB
jdo[22] => break_readreg~105.DATAB
jdo[22] => break_readreg~41.DATAB
jdo[22] => break_readreg~9.DATAB
jdo[23] => break_readreg~104.DATAB
jdo[23] => break_readreg~40.DATAB
jdo[23] => break_readreg~8.DATAB
jdo[24] => break_readreg~103.DATAB
jdo[24] => break_readreg~39.DATAB
jdo[24] => break_readreg~7.DATAB
jdo[25] => break_readreg~102.DATAB
jdo[25] => break_readreg~38.DATAB
jdo[25] => break_readreg~6.DATAB
jdo[26] => break_readreg~101.DATAB
jdo[26] => break_readreg~37.DATAB
jdo[26] => break_readreg~5.DATAB
jdo[27] => break_readreg~100.DATAB
jdo[27] => break_readreg~36.DATAB
jdo[27] => break_readreg~4.DATAB
jdo[28] => break_readreg~99.DATAB
jdo[28] => break_readreg~35.DATAB
jdo[28] => break_readreg~3.DATAB
jdo[29] => break_readreg~98.DATAB
jdo[29] => break_readreg~34.DATAB
jdo[29] => break_readreg~2.DATAB
jdo[30] => break_readreg~97.DATAB
jdo[30] => break_readreg~33.DATAB
jdo[30] => break_readreg~1.DATAB
jdo[31] => break_readreg~96.DATAB
jdo[31] => break_readreg~32.DATAB
jdo[31] => break_readreg~0.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => trigbrktype~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[0]~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break~0.IN0
take_action_break_b => take_action_any_break~0.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg~95.OUTPUTSELECT
take_no_action_break_a => break_readreg~94.OUTPUTSELECT
take_no_action_break_a => break_readreg~93.OUTPUTSELECT
take_no_action_break_a => break_readreg~92.OUTPUTSELECT
take_no_action_break_a => break_readreg~91.OUTPUTSELECT
take_no_action_break_a => break_readreg~90.OUTPUTSELECT
take_no_action_break_a => break_readreg~89.OUTPUTSELECT
take_no_action_break_a => break_readreg~88.OUTPUTSELECT
take_no_action_break_a => break_readreg~87.OUTPUTSELECT
take_no_action_break_a => break_readreg~86.OUTPUTSELECT
take_no_action_break_a => break_readreg~85.OUTPUTSELECT
take_no_action_break_a => break_readreg~84.OUTPUTSELECT
take_no_action_break_a => break_readreg~83.OUTPUTSELECT
take_no_action_break_a => break_readreg~82.OUTPUTSELECT
take_no_action_break_a => break_readreg~81.OUTPUTSELECT
take_no_action_break_a => break_readreg~80.OUTPUTSELECT
take_no_action_break_a => break_readreg~79.OUTPUTSELECT
take_no_action_break_a => break_readreg~78.OUTPUTSELECT
take_no_action_break_a => break_readreg~77.OUTPUTSELECT
take_no_action_break_a => break_readreg~76.OUTPUTSELECT
take_no_action_break_a => break_readreg~75.OUTPUTSELECT
take_no_action_break_a => break_readreg~74.OUTPUTSELECT
take_no_action_break_a => break_readreg~73.OUTPUTSELECT
take_no_action_break_a => break_readreg~72.OUTPUTSELECT
take_no_action_break_a => break_readreg~71.OUTPUTSELECT
take_no_action_break_a => break_readreg~70.OUTPUTSELECT
take_no_action_break_a => break_readreg~69.OUTPUTSELECT
take_no_action_break_a => break_readreg~68.OUTPUTSELECT
take_no_action_break_a => break_readreg~67.OUTPUTSELECT
take_no_action_break_a => break_readreg~66.OUTPUTSELECT
take_no_action_break_a => break_readreg~65.OUTPUTSELECT
take_no_action_break_a => break_readreg~64.OUTPUTSELECT
take_no_action_break_b => break_readreg~63.OUTPUTSELECT
take_no_action_break_b => break_readreg~62.OUTPUTSELECT
take_no_action_break_b => break_readreg~61.OUTPUTSELECT
take_no_action_break_b => break_readreg~60.OUTPUTSELECT
take_no_action_break_b => break_readreg~59.OUTPUTSELECT
take_no_action_break_b => break_readreg~58.OUTPUTSELECT
take_no_action_break_b => break_readreg~57.OUTPUTSELECT
take_no_action_break_b => break_readreg~56.OUTPUTSELECT
take_no_action_break_b => break_readreg~55.OUTPUTSELECT
take_no_action_break_b => break_readreg~54.OUTPUTSELECT
take_no_action_break_b => break_readreg~53.OUTPUTSELECT
take_no_action_break_b => break_readreg~52.OUTPUTSELECT
take_no_action_break_b => break_readreg~51.OUTPUTSELECT
take_no_action_break_b => break_readreg~50.OUTPUTSELECT
take_no_action_break_b => break_readreg~49.OUTPUTSELECT
take_no_action_break_b => break_readreg~48.OUTPUTSELECT
take_no_action_break_b => break_readreg~47.OUTPUTSELECT
take_no_action_break_b => break_readreg~46.OUTPUTSELECT
take_no_action_break_b => break_readreg~45.OUTPUTSELECT
take_no_action_break_b => break_readreg~44.OUTPUTSELECT
take_no_action_break_b => break_readreg~43.OUTPUTSELECT
take_no_action_break_b => break_readreg~42.OUTPUTSELECT
take_no_action_break_b => break_readreg~41.OUTPUTSELECT
take_no_action_break_b => break_readreg~40.OUTPUTSELECT
take_no_action_break_b => break_readreg~39.OUTPUTSELECT
take_no_action_break_b => break_readreg~38.OUTPUTSELECT
take_no_action_break_b => break_readreg~37.OUTPUTSELECT
take_no_action_break_b => break_readreg~36.OUTPUTSELECT
take_no_action_break_b => break_readreg~35.OUTPUTSELECT
take_no_action_break_b => break_readreg~34.OUTPUTSELECT
take_no_action_break_b => break_readreg~33.OUTPUTSELECT
take_no_action_break_b => break_readreg~32.OUTPUTSELECT
take_no_action_break_c => break_readreg~31.OUTPUTSELECT
take_no_action_break_c => break_readreg~30.OUTPUTSELECT
take_no_action_break_c => break_readreg~29.OUTPUTSELECT
take_no_action_break_c => break_readreg~28.OUTPUTSELECT
take_no_action_break_c => break_readreg~27.OUTPUTSELECT
take_no_action_break_c => break_readreg~26.OUTPUTSELECT
take_no_action_break_c => break_readreg~25.OUTPUTSELECT
take_no_action_break_c => break_readreg~24.OUTPUTSELECT
take_no_action_break_c => break_readreg~23.OUTPUTSELECT
take_no_action_break_c => break_readreg~22.OUTPUTSELECT
take_no_action_break_c => break_readreg~21.OUTPUTSELECT
take_no_action_break_c => break_readreg~20.OUTPUTSELECT
take_no_action_break_c => break_readreg~19.OUTPUTSELECT
take_no_action_break_c => break_readreg~18.OUTPUTSELECT
take_no_action_break_c => break_readreg~17.OUTPUTSELECT
take_no_action_break_c => break_readreg~16.OUTPUTSELECT
take_no_action_break_c => break_readreg~15.OUTPUTSELECT
take_no_action_break_c => break_readreg~14.OUTPUTSELECT
take_no_action_break_c => break_readreg~13.OUTPUTSELECT
take_no_action_break_c => break_readreg~12.OUTPUTSELECT
take_no_action_break_c => break_readreg~11.OUTPUTSELECT
take_no_action_break_c => break_readreg~10.OUTPUTSELECT
take_no_action_break_c => break_readreg~9.OUTPUTSELECT
take_no_action_break_c => break_readreg~8.OUTPUTSELECT
take_no_action_break_c => break_readreg~7.OUTPUTSELECT
take_no_action_break_c => break_readreg~6.OUTPUTSELECT
take_no_action_break_c => break_readreg~5.OUTPUTSELECT
take_no_action_break_c => break_readreg~4.OUTPUTSELECT
take_no_action_break_c => break_readreg~3.OUTPUTSELECT
take_no_action_break_c => break_readreg~2.OUTPUTSELECT
take_no_action_break_c => break_readreg~1.OUTPUTSELECT
take_no_action_break_c => break_readreg~0.OUTPUTSELECT
xbrk_goto0 => always3~0.IN1
xbrk_goto1 => always3~2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[0] <= <GND>
dbrk0[1] <= <GND>
dbrk0[2] <= <GND>
dbrk0[3] <= <GND>
dbrk0[4] <= <GND>
dbrk0[5] <= <GND>
dbrk0[6] <= <GND>
dbrk0[7] <= <GND>
dbrk0[8] <= <GND>
dbrk0[9] <= <GND>
dbrk0[10] <= <GND>
dbrk0[11] <= <GND>
dbrk0[12] <= <GND>
dbrk0[13] <= <GND>
dbrk0[14] <= <GND>
dbrk0[15] <= <GND>
dbrk0[16] <= <GND>
dbrk0[17] <= <GND>
dbrk0[18] <= <GND>
dbrk0[19] <= <GND>
dbrk0[20] <= <GND>
dbrk0[21] <= <GND>
dbrk0[22] <= <GND>
dbrk0[23] <= <GND>
dbrk0[24] <= <GND>
dbrk0[25] <= <GND>
dbrk0[26] <= <GND>
dbrk0[27] <= <GND>
dbrk0[28] <= <GND>
dbrk0[29] <= <GND>
dbrk0[30] <= <GND>
dbrk0[31] <= <GND>
dbrk0[32] <= <GND>
dbrk0[33] <= <GND>
dbrk0[34] <= <GND>
dbrk0[35] <= <GND>
dbrk0[36] <= <GND>
dbrk0[37] <= <GND>
dbrk0[38] <= <GND>
dbrk0[39] <= <GND>
dbrk0[40] <= <GND>
dbrk0[41] <= <GND>
dbrk0[42] <= <GND>
dbrk0[43] <= <GND>
dbrk0[44] <= <GND>
dbrk0[45] <= <GND>
dbrk0[46] <= <GND>
dbrk0[47] <= <GND>
dbrk0[48] <= <GND>
dbrk0[49] <= <GND>
dbrk0[50] <= <GND>
dbrk0[51] <= <GND>
dbrk0[52] <= <GND>
dbrk0[53] <= <GND>
dbrk0[54] <= <GND>
dbrk0[55] <= <GND>
dbrk0[56] <= <GND>
dbrk0[57] <= <GND>
dbrk0[58] <= <GND>
dbrk0[59] <= <GND>
dbrk0[60] <= <GND>
dbrk0[61] <= <GND>
dbrk0[62] <= <GND>
dbrk0[63] <= <GND>
dbrk0[64] <= <GND>
dbrk0[65] <= <GND>
dbrk0[66] <= <GND>
dbrk0[67] <= <GND>
dbrk0[68] <= <GND>
dbrk0[69] <= <GND>
dbrk0[70] <= <GND>
dbrk0[71] <= <GND>
dbrk0[72] <= <GND>
dbrk0[73] <= <GND>
dbrk0[74] <= <GND>
dbrk0[75] <= <GND>
dbrk0[76] <= <GND>
dbrk0[77] <= <GND>
dbrk1[0] <= <GND>
dbrk1[1] <= <GND>
dbrk1[2] <= <GND>
dbrk1[3] <= <GND>
dbrk1[4] <= <GND>
dbrk1[5] <= <GND>
dbrk1[6] <= <GND>
dbrk1[7] <= <GND>
dbrk1[8] <= <GND>
dbrk1[9] <= <GND>
dbrk1[10] <= <GND>
dbrk1[11] <= <GND>
dbrk1[12] <= <GND>
dbrk1[13] <= <GND>
dbrk1[14] <= <GND>
dbrk1[15] <= <GND>
dbrk1[16] <= <GND>
dbrk1[17] <= <GND>
dbrk1[18] <= <GND>
dbrk1[19] <= <GND>
dbrk1[20] <= <GND>
dbrk1[21] <= <GND>
dbrk1[22] <= <GND>
dbrk1[23] <= <GND>
dbrk1[24] <= <GND>
dbrk1[25] <= <GND>
dbrk1[26] <= <GND>
dbrk1[27] <= <GND>
dbrk1[28] <= <GND>
dbrk1[29] <= <GND>
dbrk1[30] <= <GND>
dbrk1[31] <= <GND>
dbrk1[32] <= <GND>
dbrk1[33] <= <GND>
dbrk1[34] <= <GND>
dbrk1[35] <= <GND>
dbrk1[36] <= <GND>
dbrk1[37] <= <GND>
dbrk1[38] <= <GND>
dbrk1[39] <= <GND>
dbrk1[40] <= <GND>
dbrk1[41] <= <GND>
dbrk1[42] <= <GND>
dbrk1[43] <= <GND>
dbrk1[44] <= <GND>
dbrk1[45] <= <GND>
dbrk1[46] <= <GND>
dbrk1[47] <= <GND>
dbrk1[48] <= <GND>
dbrk1[49] <= <GND>
dbrk1[50] <= <GND>
dbrk1[51] <= <GND>
dbrk1[52] <= <GND>
dbrk1[53] <= <GND>
dbrk1[54] <= <GND>
dbrk1[55] <= <GND>
dbrk1[56] <= <GND>
dbrk1[57] <= <GND>
dbrk1[58] <= <GND>
dbrk1[59] <= <GND>
dbrk1[60] <= <GND>
dbrk1[61] <= <GND>
dbrk1[62] <= <GND>
dbrk1[63] <= <GND>
dbrk1[64] <= <GND>
dbrk1[65] <= <GND>
dbrk1[66] <= <GND>
dbrk1[67] <= <GND>
dbrk1[68] <= <GND>
dbrk1[69] <= <GND>
dbrk1[70] <= <GND>
dbrk1[71] <= <GND>
dbrk1[72] <= <GND>
dbrk1[73] <= <GND>
dbrk1[74] <= <GND>
dbrk1[75] <= <GND>
dbrk1[76] <= <GND>
dbrk1[77] <= <GND>
dbrk2[0] <= <GND>
dbrk2[1] <= <GND>
dbrk2[2] <= <GND>
dbrk2[3] <= <GND>
dbrk2[4] <= <GND>
dbrk2[5] <= <GND>
dbrk2[6] <= <GND>
dbrk2[7] <= <GND>
dbrk2[8] <= <GND>
dbrk2[9] <= <GND>
dbrk2[10] <= <GND>
dbrk2[11] <= <GND>
dbrk2[12] <= <GND>
dbrk2[13] <= <GND>
dbrk2[14] <= <GND>
dbrk2[15] <= <GND>
dbrk2[16] <= <GND>
dbrk2[17] <= <GND>
dbrk2[18] <= <GND>
dbrk2[19] <= <GND>
dbrk2[20] <= <GND>
dbrk2[21] <= <GND>
dbrk2[22] <= <GND>
dbrk2[23] <= <GND>
dbrk2[24] <= <GND>
dbrk2[25] <= <GND>
dbrk2[26] <= <GND>
dbrk2[27] <= <GND>
dbrk2[28] <= <GND>
dbrk2[29] <= <GND>
dbrk2[30] <= <GND>
dbrk2[31] <= <GND>
dbrk2[32] <= <GND>
dbrk2[33] <= <GND>
dbrk2[34] <= <GND>
dbrk2[35] <= <GND>
dbrk2[36] <= <GND>
dbrk2[37] <= <GND>
dbrk2[38] <= <GND>
dbrk2[39] <= <GND>
dbrk2[40] <= <GND>
dbrk2[41] <= <GND>
dbrk2[42] <= <GND>
dbrk2[43] <= <GND>
dbrk2[44] <= <GND>
dbrk2[45] <= <GND>
dbrk2[46] <= <GND>
dbrk2[47] <= <GND>
dbrk2[48] <= <GND>
dbrk2[49] <= <GND>
dbrk2[50] <= <GND>
dbrk2[51] <= <GND>
dbrk2[52] <= <GND>
dbrk2[53] <= <GND>
dbrk2[54] <= <GND>
dbrk2[55] <= <GND>
dbrk2[56] <= <GND>
dbrk2[57] <= <GND>
dbrk2[58] <= <GND>
dbrk2[59] <= <GND>
dbrk2[60] <= <GND>
dbrk2[61] <= <GND>
dbrk2[62] <= <GND>
dbrk2[63] <= <GND>
dbrk2[64] <= <GND>
dbrk2[65] <= <GND>
dbrk2[66] <= <GND>
dbrk2[67] <= <GND>
dbrk2[68] <= <GND>
dbrk2[69] <= <GND>
dbrk2[70] <= <GND>
dbrk2[71] <= <GND>
dbrk2[72] <= <GND>
dbrk2[73] <= <GND>
dbrk2[74] <= <GND>
dbrk2[75] <= <GND>
dbrk2[76] <= <GND>
dbrk2[77] <= <GND>
dbrk3[0] <= <GND>
dbrk3[1] <= <GND>
dbrk3[2] <= <GND>
dbrk3[3] <= <GND>
dbrk3[4] <= <GND>
dbrk3[5] <= <GND>
dbrk3[6] <= <GND>
dbrk3[7] <= <GND>
dbrk3[8] <= <GND>
dbrk3[9] <= <GND>
dbrk3[10] <= <GND>
dbrk3[11] <= <GND>
dbrk3[12] <= <GND>
dbrk3[13] <= <GND>
dbrk3[14] <= <GND>
dbrk3[15] <= <GND>
dbrk3[16] <= <GND>
dbrk3[17] <= <GND>
dbrk3[18] <= <GND>
dbrk3[19] <= <GND>
dbrk3[20] <= <GND>
dbrk3[21] <= <GND>
dbrk3[22] <= <GND>
dbrk3[23] <= <GND>
dbrk3[24] <= <GND>
dbrk3[25] <= <GND>
dbrk3[26] <= <GND>
dbrk3[27] <= <GND>
dbrk3[28] <= <GND>
dbrk3[29] <= <GND>
dbrk3[30] <= <GND>
dbrk3[31] <= <GND>
dbrk3[32] <= <GND>
dbrk3[33] <= <GND>
dbrk3[34] <= <GND>
dbrk3[35] <= <GND>
dbrk3[36] <= <GND>
dbrk3[37] <= <GND>
dbrk3[38] <= <GND>
dbrk3[39] <= <GND>
dbrk3[40] <= <GND>
dbrk3[41] <= <GND>
dbrk3[42] <= <GND>
dbrk3[43] <= <GND>
dbrk3[44] <= <GND>
dbrk3[45] <= <GND>
dbrk3[46] <= <GND>
dbrk3[47] <= <GND>
dbrk3[48] <= <GND>
dbrk3[49] <= <GND>
dbrk3[50] <= <GND>
dbrk3[51] <= <GND>
dbrk3[52] <= <GND>
dbrk3[53] <= <GND>
dbrk3[54] <= <GND>
dbrk3[55] <= <GND>
dbrk3[56] <= <GND>
dbrk3[57] <= <GND>
dbrk3[58] <= <GND>
dbrk3[59] <= <GND>
dbrk3[60] <= <GND>
dbrk3[61] <= <GND>
dbrk3[62] <= <GND>
dbrk3[63] <= <GND>
dbrk3[64] <= <GND>
dbrk3[65] <= <GND>
dbrk3[66] <= <GND>
dbrk3[67] <= <GND>
dbrk3[68] <= <GND>
dbrk3[69] <= <GND>
dbrk3[70] <= <GND>
dbrk3[71] <= <GND>
dbrk3[72] <= <GND>
dbrk3[73] <= <GND>
dbrk3[74] <= <GND>
dbrk3[75] <= <GND>
dbrk3[76] <= <GND>
dbrk3[77] <= <GND>
dbrk_hit0_latch <= dbrk_hit0_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit1_latch <= dbrk_hit1_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit2_latch <= dbrk_hit2_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit3_latch <= dbrk_hit3_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[0] <= <GND>
xbrk0[1] <= <GND>
xbrk0[2] <= <GND>
xbrk0[3] <= <GND>
xbrk0[4] <= <GND>
xbrk0[5] <= <GND>
xbrk0[6] <= <GND>
xbrk0[7] <= <GND>
xbrk0[8] <= <GND>
xbrk0[9] <= <GND>
xbrk0[10] <= <GND>
xbrk0[11] <= <GND>
xbrk0[12] <= <GND>
xbrk0[13] <= <GND>
xbrk1[0] <= <GND>
xbrk1[1] <= <GND>
xbrk1[2] <= <GND>
xbrk1[3] <= <GND>
xbrk1[4] <= <GND>
xbrk1[5] <= <GND>
xbrk1[6] <= <GND>
xbrk1[7] <= <GND>
xbrk1[8] <= <GND>
xbrk1[9] <= <GND>
xbrk1[10] <= <GND>
xbrk1[11] <= <GND>
xbrk1[12] <= <GND>
xbrk1[13] <= <GND>
xbrk2[0] <= <GND>
xbrk2[1] <= <GND>
xbrk2[2] <= <GND>
xbrk2[3] <= <GND>
xbrk2[4] <= <GND>
xbrk2[5] <= <GND>
xbrk2[6] <= <GND>
xbrk2[7] <= <GND>
xbrk2[8] <= <GND>
xbrk2[9] <= <GND>
xbrk2[10] <= <GND>
xbrk2[11] <= <GND>
xbrk2[12] <= <GND>
xbrk2[13] <= <GND>
xbrk3[0] <= <GND>
xbrk3[1] <= <GND>
xbrk3[2] <= <GND>
xbrk3[3] <= <GND>
xbrk3[4] <= <GND>
xbrk3[5] <= <GND>
xbrk3[6] <= <GND>
xbrk3[7] <= <GND>
xbrk3[8] <= <GND>
xbrk3[9] <= <GND>
xbrk3[10] <= <GND>
xbrk3[11] <= <GND>
xbrk3[12] <= <GND>
xbrk3[13] <= <GND>
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_xbrk:the_CPU_nios2_oci_xbrk
D_en => xbrk_hit0.ENA
D_en => xbrk_hit1.ENA
D_en => xbrk_hit2.ENA
D_en => xbrk_hit3.ENA
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_goto1.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_valid => xbrk_goto1~0.IN1
E_valid => xbrk_goto0~0.IN1
E_valid => xbrk_trigout~0.IN1
E_valid => xbrk_traceoff~0.IN1
E_valid => xbrk_traceon~0.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
clk => xbrk_hit0.CLK
clk => xbrk_hit1.CLK
clk => xbrk_hit2.CLK
clk => xbrk_hit3.CLK
clk => xbrk_break~reg0.CLK
clk => E_xbrk_traceon.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_goto1.CLK
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_goto1.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => xbrk_hit3.ACLR
reset_n => xbrk_hit2.ACLR
reset_n => xbrk_hit1.ACLR
reset_n => xbrk_hit0.ACLR
reset_n => xbrk_break~reg0.ACLR
trigger_state_0 => xbrk3_armed~0.IN0
trigger_state_0 => xbrk2_armed~0.IN0
trigger_state_0 => xbrk1_armed~0.IN0
trigger_state_0 => xbrk0_armed~0.IN0
trigger_state_1 => xbrk3_armed~1.IN0
trigger_state_1 => xbrk2_armed~1.IN0
trigger_state_1 => xbrk1_armed~1.IN0
trigger_state_1 => xbrk0_armed~1.IN0
xbrk0[0] => ~NO_FANOUT~
xbrk0[1] => ~NO_FANOUT~
xbrk0[2] => ~NO_FANOUT~
xbrk0[3] => ~NO_FANOUT~
xbrk0[4] => ~NO_FANOUT~
xbrk0[5] => ~NO_FANOUT~
xbrk0[6] => ~NO_FANOUT~
xbrk0[7] => ~NO_FANOUT~
xbrk0[8] => ~NO_FANOUT~
xbrk0[9] => ~NO_FANOUT~
xbrk0[10] => ~NO_FANOUT~
xbrk0[11] => ~NO_FANOUT~
xbrk0[12] => ~NO_FANOUT~
xbrk0[13] => ~NO_FANOUT~
xbrk1[0] => ~NO_FANOUT~
xbrk1[1] => ~NO_FANOUT~
xbrk1[2] => ~NO_FANOUT~
xbrk1[3] => ~NO_FANOUT~
xbrk1[4] => ~NO_FANOUT~
xbrk1[5] => ~NO_FANOUT~
xbrk1[6] => ~NO_FANOUT~
xbrk1[7] => ~NO_FANOUT~
xbrk1[8] => ~NO_FANOUT~
xbrk1[9] => ~NO_FANOUT~
xbrk1[10] => ~NO_FANOUT~
xbrk1[11] => ~NO_FANOUT~
xbrk1[12] => ~NO_FANOUT~
xbrk1[13] => ~NO_FANOUT~
xbrk2[0] => ~NO_FANOUT~
xbrk2[1] => ~NO_FANOUT~
xbrk2[2] => ~NO_FANOUT~
xbrk2[3] => ~NO_FANOUT~
xbrk2[4] => ~NO_FANOUT~
xbrk2[5] => ~NO_FANOUT~
xbrk2[6] => ~NO_FANOUT~
xbrk2[7] => ~NO_FANOUT~
xbrk2[8] => ~NO_FANOUT~
xbrk2[9] => ~NO_FANOUT~
xbrk2[10] => ~NO_FANOUT~
xbrk2[11] => ~NO_FANOUT~
xbrk2[12] => ~NO_FANOUT~
xbrk2[13] => ~NO_FANOUT~
xbrk3[0] => ~NO_FANOUT~
xbrk3[1] => ~NO_FANOUT~
xbrk3[2] => ~NO_FANOUT~
xbrk3[3] => ~NO_FANOUT~
xbrk3[4] => ~NO_FANOUT~
xbrk3[5] => ~NO_FANOUT~
xbrk3[6] => ~NO_FANOUT~
xbrk3[7] => ~NO_FANOUT~
xbrk3[8] => ~NO_FANOUT~
xbrk3[9] => ~NO_FANOUT~
xbrk3[10] => ~NO_FANOUT~
xbrk3[11] => ~NO_FANOUT~
xbrk3[12] => ~NO_FANOUT~
xbrk3[13] => ~NO_FANOUT~
xbrk_ctrl0[0] => xbrk_break_hit~1.IN1
xbrk_ctrl0[1] => xbrk_tout_hit~0.IN1
xbrk_ctrl0[2] => xbrk_toff_hit~0.IN1
xbrk_ctrl0[3] => xbrk_ton_hit~0.IN1
xbrk_ctrl0[4] => xbrk0_armed~0.IN1
xbrk_ctrl0[5] => xbrk0_armed~1.IN1
xbrk_ctrl0[6] => xbrk_goto0_hit~0.IN1
xbrk_ctrl0[7] => xbrk_goto1_hit~0.IN1
xbrk_ctrl1[0] => xbrk_break_hit~3.IN1
xbrk_ctrl1[1] => xbrk_tout_hit~1.IN1
xbrk_ctrl1[2] => xbrk_toff_hit~1.IN1
xbrk_ctrl1[3] => xbrk_ton_hit~1.IN1
xbrk_ctrl1[4] => xbrk1_armed~0.IN1
xbrk_ctrl1[5] => xbrk1_armed~1.IN1
xbrk_ctrl1[6] => xbrk_goto0_hit~1.IN1
xbrk_ctrl1[7] => xbrk_goto1_hit~1.IN1
xbrk_ctrl2[0] => xbrk_break_hit~6.IN1
xbrk_ctrl2[1] => xbrk_tout_hit~3.IN1
xbrk_ctrl2[2] => xbrk_toff_hit~3.IN1
xbrk_ctrl2[3] => xbrk_ton_hit~3.IN1
xbrk_ctrl2[4] => xbrk2_armed~0.IN1
xbrk_ctrl2[5] => xbrk2_armed~1.IN1
xbrk_ctrl2[6] => xbrk_goto0_hit~3.IN1
xbrk_ctrl2[7] => xbrk_goto1_hit~3.IN1
xbrk_ctrl3[0] => xbrk_break_hit~9.IN1
xbrk_ctrl3[1] => xbrk_tout_hit~5.IN1
xbrk_ctrl3[2] => xbrk_toff_hit~5.IN1
xbrk_ctrl3[3] => xbrk_ton_hit~5.IN1
xbrk_ctrl3[4] => xbrk3_armed~0.IN1
xbrk_ctrl3[5] => xbrk3_armed~1.IN1
xbrk_ctrl3[6] => xbrk_goto0_hit~5.IN1
xbrk_ctrl3[7] => xbrk_goto1_hit~5.IN1
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= xbrk_goto0~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= xbrk_goto1~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= xbrk_traceoff~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= xbrk_traceon~0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= xbrk_trigout~0.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk
M_ctrl_ld => cpu_d_read~0.IN0
M_ctrl_st => cpu_d_write~0.IN1
M_en => cpu_d_read_valid~0.IN1
M_en => cpu_d_wait.DATAIN
M_mem_baddr[0] => cpu_d_address[0]~13.IN6
M_mem_baddr[1] => cpu_d_address[1]~12.IN6
M_mem_baddr[2] => cpu_d_address[2]~11.IN6
M_mem_baddr[3] => cpu_d_address[3]~10.IN6
M_mem_baddr[4] => cpu_d_address[4]~9.IN6
M_mem_baddr[5] => cpu_d_address[5]~8.IN6
M_mem_baddr[6] => cpu_d_address[6]~7.IN6
M_mem_baddr[7] => cpu_d_address[7]~6.IN6
M_mem_baddr[8] => cpu_d_address[8]~5.IN6
M_mem_baddr[9] => cpu_d_address[9]~4.IN6
M_mem_baddr[10] => cpu_d_address[10]~3.IN6
M_mem_baddr[11] => cpu_d_address[11]~2.IN6
M_mem_baddr[12] => cpu_d_address[12]~1.IN6
M_mem_baddr[13] => cpu_d_address[13]~0.IN6
M_st_data[0] => dbrk_data~31.DATAB
M_st_data[0] => cpu_d_writedata[0].DATAIN
M_st_data[1] => dbrk_data~30.DATAB
M_st_data[1] => cpu_d_writedata[1].DATAIN
M_st_data[2] => dbrk_data~29.DATAB
M_st_data[2] => cpu_d_writedata[2].DATAIN
M_st_data[3] => dbrk_data~28.DATAB
M_st_data[3] => cpu_d_writedata[3].DATAIN
M_st_data[4] => dbrk_data~27.DATAB
M_st_data[4] => cpu_d_writedata[4].DATAIN
M_st_data[5] => dbrk_data~26.DATAB
M_st_data[5] => cpu_d_writedata[5].DATAIN
M_st_data[6] => dbrk_data~25.DATAB
M_st_data[6] => cpu_d_writedata[6].DATAIN
M_st_data[7] => dbrk_data~24.DATAB
M_st_data[7] => cpu_d_writedata[7].DATAIN
M_st_data[8] => dbrk_data~23.DATAB
M_st_data[8] => cpu_d_writedata[8].DATAIN
M_st_data[9] => dbrk_data~22.DATAB
M_st_data[9] => cpu_d_writedata[9].DATAIN
M_st_data[10] => dbrk_data~21.DATAB
M_st_data[10] => cpu_d_writedata[10].DATAIN
M_st_data[11] => dbrk_data~20.DATAB
M_st_data[11] => cpu_d_writedata[11].DATAIN
M_st_data[12] => dbrk_data~19.DATAB
M_st_data[12] => cpu_d_writedata[12].DATAIN
M_st_data[13] => dbrk_data~18.DATAB
M_st_data[13] => cpu_d_writedata[13].DATAIN
M_st_data[14] => dbrk_data~17.DATAB
M_st_data[14] => cpu_d_writedata[14].DATAIN
M_st_data[15] => dbrk_data~16.DATAB
M_st_data[15] => cpu_d_writedata[15].DATAIN
M_st_data[16] => dbrk_data~15.DATAB
M_st_data[16] => cpu_d_writedata[16].DATAIN
M_st_data[17] => dbrk_data~14.DATAB
M_st_data[17] => cpu_d_writedata[17].DATAIN
M_st_data[18] => dbrk_data~13.DATAB
M_st_data[18] => cpu_d_writedata[18].DATAIN
M_st_data[19] => dbrk_data~12.DATAB
M_st_data[19] => cpu_d_writedata[19].DATAIN
M_st_data[20] => dbrk_data~11.DATAB
M_st_data[20] => cpu_d_writedata[20].DATAIN
M_st_data[21] => dbrk_data~10.DATAB
M_st_data[21] => cpu_d_writedata[21].DATAIN
M_st_data[22] => dbrk_data~9.DATAB
M_st_data[22] => cpu_d_writedata[22].DATAIN
M_st_data[23] => dbrk_data~8.DATAB
M_st_data[23] => cpu_d_writedata[23].DATAIN
M_st_data[24] => dbrk_data~7.DATAB
M_st_data[24] => cpu_d_writedata[24].DATAIN
M_st_data[25] => dbrk_data~6.DATAB
M_st_data[25] => cpu_d_writedata[25].DATAIN
M_st_data[26] => dbrk_data~5.DATAB
M_st_data[26] => cpu_d_writedata[26].DATAIN
M_st_data[27] => dbrk_data~4.DATAB
M_st_data[27] => cpu_d_writedata[27].DATAIN
M_st_data[28] => dbrk_data~3.DATAB
M_st_data[28] => cpu_d_writedata[28].DATAIN
M_st_data[29] => dbrk_data~2.DATAB
M_st_data[29] => cpu_d_writedata[29].DATAIN
M_st_data[30] => dbrk_data~1.DATAB
M_st_data[30] => cpu_d_writedata[30].DATAIN
M_st_data[31] => dbrk_data~0.DATAB
M_st_data[31] => cpu_d_writedata[31].DATAIN
M_valid => cpu_d_write~0.IN0
M_valid => cpu_d_read~0.IN1
M_wr_data_filtered[0] => dbrk_data~31.DATAA
M_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
M_wr_data_filtered[1] => dbrk_data~30.DATAA
M_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
M_wr_data_filtered[2] => dbrk_data~29.DATAA
M_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
M_wr_data_filtered[3] => dbrk_data~28.DATAA
M_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
M_wr_data_filtered[4] => dbrk_data~27.DATAA
M_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
M_wr_data_filtered[5] => dbrk_data~26.DATAA
M_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
M_wr_data_filtered[6] => dbrk_data~25.DATAA
M_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
M_wr_data_filtered[7] => dbrk_data~24.DATAA
M_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
M_wr_data_filtered[8] => dbrk_data~23.DATAA
M_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
M_wr_data_filtered[9] => dbrk_data~22.DATAA
M_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
M_wr_data_filtered[10] => dbrk_data~21.DATAA
M_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
M_wr_data_filtered[11] => dbrk_data~20.DATAA
M_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
M_wr_data_filtered[12] => dbrk_data~19.DATAA
M_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
M_wr_data_filtered[13] => dbrk_data~18.DATAA
M_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
M_wr_data_filtered[14] => dbrk_data~17.DATAA
M_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
M_wr_data_filtered[15] => dbrk_data~16.DATAA
M_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
M_wr_data_filtered[16] => dbrk_data~15.DATAA
M_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
M_wr_data_filtered[17] => dbrk_data~14.DATAA
M_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
M_wr_data_filtered[18] => dbrk_data~13.DATAA
M_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
M_wr_data_filtered[19] => dbrk_data~12.DATAA
M_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
M_wr_data_filtered[20] => dbrk_data~11.DATAA
M_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
M_wr_data_filtered[21] => dbrk_data~10.DATAA
M_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
M_wr_data_filtered[22] => dbrk_data~9.DATAA
M_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
M_wr_data_filtered[23] => dbrk_data~8.DATAA
M_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
M_wr_data_filtered[24] => dbrk_data~7.DATAA
M_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
M_wr_data_filtered[25] => dbrk_data~6.DATAA
M_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
M_wr_data_filtered[26] => dbrk_data~5.DATAA
M_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
M_wr_data_filtered[27] => dbrk_data~4.DATAA
M_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
M_wr_data_filtered[28] => dbrk_data~3.DATAA
M_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
M_wr_data_filtered[29] => dbrk_data~2.DATAA
M_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
M_wr_data_filtered[30] => dbrk_data~1.DATAA
M_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
M_wr_data_filtered[31] => dbrk_data~0.DATAA
M_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_break~reg0.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_goto1~reg0.CLK
dbrk0[0] => dbrk0[0]~77.IN2
dbrk0[1] => dbrk0[1]~76.IN2
dbrk0[2] => dbrk0[2]~75.IN2
dbrk0[3] => dbrk0[3]~74.IN2
dbrk0[4] => dbrk0[4]~73.IN2
dbrk0[5] => dbrk0[5]~72.IN2
dbrk0[6] => dbrk0[6]~71.IN2
dbrk0[7] => dbrk0[7]~70.IN2
dbrk0[8] => dbrk0[8]~69.IN2
dbrk0[9] => dbrk0[9]~68.IN2
dbrk0[10] => dbrk0[10]~67.IN2
dbrk0[11] => dbrk0[11]~66.IN2
dbrk0[12] => dbrk0[12]~65.IN2
dbrk0[13] => dbrk0[13]~64.IN2
dbrk0[14] => dbrk0[14]~63.IN2
dbrk0[15] => dbrk0[15]~62.IN2
dbrk0[16] => dbrk0[16]~61.IN2
dbrk0[17] => dbrk0[17]~60.IN2
dbrk0[18] => dbrk0[18]~59.IN2
dbrk0[19] => dbrk0[19]~58.IN2
dbrk0[20] => dbrk0[20]~57.IN2
dbrk0[21] => dbrk0[21]~56.IN2
dbrk0[22] => dbrk0[22]~55.IN2
dbrk0[23] => dbrk0[23]~54.IN2
dbrk0[24] => dbrk0[24]~53.IN2
dbrk0[25] => dbrk0[25]~52.IN2
dbrk0[26] => dbrk0[26]~51.IN2
dbrk0[27] => dbrk0[27]~50.IN2
dbrk0[28] => dbrk0[28]~49.IN2
dbrk0[29] => dbrk0[29]~48.IN2
dbrk0[30] => dbrk0[30]~47.IN2
dbrk0[31] => dbrk0[31]~46.IN2
dbrk0[32] => dbrk0[32]~45.IN2
dbrk0[33] => dbrk0[33]~44.IN2
dbrk0[34] => dbrk0[34]~43.IN2
dbrk0[35] => dbrk0[35]~42.IN2
dbrk0[36] => dbrk0[36]~41.IN2
dbrk0[37] => dbrk0[37]~40.IN2
dbrk0[38] => dbrk0[38]~39.IN2
dbrk0[39] => dbrk0[39]~38.IN2
dbrk0[40] => dbrk0[40]~37.IN2
dbrk0[41] => dbrk0[41]~36.IN2
dbrk0[42] => dbrk0[42]~35.IN2
dbrk0[43] => dbrk0[43]~34.IN2
dbrk0[44] => dbrk0[44]~33.IN2
dbrk0[45] => dbrk0[45]~32.IN2
dbrk0[46] => dbrk0[46]~31.IN2
dbrk0[47] => dbrk0[47]~30.IN2
dbrk0[48] => dbrk0[48]~29.IN2
dbrk0[49] => dbrk0[49]~28.IN2
dbrk0[50] => dbrk0[50]~27.IN2
dbrk0[51] => dbrk0[51]~26.IN2
dbrk0[52] => dbrk0[52]~25.IN2
dbrk0[53] => dbrk0[53]~24.IN2
dbrk0[54] => dbrk0[54]~23.IN2
dbrk0[55] => dbrk0[55]~22.IN2
dbrk0[56] => dbrk0[56]~21.IN2
dbrk0[57] => dbrk0[57]~20.IN2
dbrk0[58] => dbrk0[58]~19.IN2
dbrk0[59] => dbrk0[59]~18.IN2
dbrk0[60] => dbrk0[60]~17.IN2
dbrk0[61] => dbrk0[61]~16.IN2
dbrk0[62] => dbrk0[62]~15.IN2
dbrk0[63] => dbrk0[63]~14.IN2
dbrk0[64] => dbrk0[64]~13.IN2
dbrk0[65] => dbrk0[65]~12.IN2
dbrk0[66] => dbrk0[66]~11.IN2
dbrk0[67] => dbrk0[67]~10.IN2
dbrk0[68] => dbrk0[68]~9.IN2
dbrk0[69] => dbrk0[69]~8.IN2
dbrk0[70] => dbrk0[70]~7.IN2
dbrk0[71] => dbrk0[71]~6.IN2
dbrk0[72] => dbrk0[72]~5.IN2
dbrk0[73] => dbrk0[73]~4.IN2
dbrk0[74] => dbrk0[74]~3.IN2
dbrk0[75] => dbrk0[75]~2.IN2
dbrk0[76] => dbrk0[76]~1.IN2
dbrk0[77] => dbrk0[77]~0.IN2
dbrk1[0] => dbrk1[0]~77.IN2
dbrk1[1] => dbrk1[1]~76.IN2
dbrk1[2] => dbrk1[2]~75.IN2
dbrk1[3] => dbrk1[3]~74.IN2
dbrk1[4] => dbrk1[4]~73.IN2
dbrk1[5] => dbrk1[5]~72.IN2
dbrk1[6] => dbrk1[6]~71.IN2
dbrk1[7] => dbrk1[7]~70.IN2
dbrk1[8] => dbrk1[8]~69.IN2
dbrk1[9] => dbrk1[9]~68.IN2
dbrk1[10] => dbrk1[10]~67.IN2
dbrk1[11] => dbrk1[11]~66.IN2
dbrk1[12] => dbrk1[12]~65.IN2
dbrk1[13] => dbrk1[13]~64.IN2
dbrk1[14] => dbrk1[14]~63.IN2
dbrk1[15] => dbrk1[15]~62.IN2
dbrk1[16] => dbrk1[16]~61.IN2
dbrk1[17] => dbrk1[17]~60.IN2
dbrk1[18] => dbrk1[18]~59.IN2
dbrk1[19] => dbrk1[19]~58.IN2
dbrk1[20] => dbrk1[20]~57.IN2
dbrk1[21] => dbrk1[21]~56.IN2
dbrk1[22] => dbrk1[22]~55.IN2
dbrk1[23] => dbrk1[23]~54.IN2
dbrk1[24] => dbrk1[24]~53.IN2
dbrk1[25] => dbrk1[25]~52.IN2
dbrk1[26] => dbrk1[26]~51.IN2
dbrk1[27] => dbrk1[27]~50.IN2
dbrk1[28] => dbrk1[28]~49.IN2
dbrk1[29] => dbrk1[29]~48.IN2
dbrk1[30] => dbrk1[30]~47.IN2
dbrk1[31] => dbrk1[31]~46.IN2
dbrk1[32] => dbrk1[32]~45.IN2
dbrk1[33] => dbrk1[33]~44.IN2
dbrk1[34] => dbrk1[34]~43.IN2
dbrk1[35] => dbrk1[35]~42.IN2
dbrk1[36] => dbrk1[36]~41.IN2
dbrk1[37] => dbrk1[37]~40.IN2
dbrk1[38] => dbrk1[38]~39.IN2
dbrk1[39] => dbrk1[39]~38.IN2
dbrk1[40] => dbrk1[40]~37.IN2
dbrk1[41] => dbrk1[41]~36.IN2
dbrk1[42] => dbrk1[42]~35.IN2
dbrk1[43] => dbrk1[43]~34.IN2
dbrk1[44] => dbrk1[44]~33.IN2
dbrk1[45] => dbrk1[45]~32.IN2
dbrk1[46] => dbrk1[46]~31.IN2
dbrk1[47] => dbrk1[47]~30.IN2
dbrk1[48] => dbrk1[48]~29.IN2
dbrk1[49] => dbrk1[49]~28.IN2
dbrk1[50] => dbrk1[50]~27.IN2
dbrk1[51] => dbrk1[51]~26.IN2
dbrk1[52] => dbrk1[52]~25.IN2
dbrk1[53] => dbrk1[53]~24.IN2
dbrk1[54] => dbrk1[54]~23.IN2
dbrk1[55] => dbrk1[55]~22.IN2
dbrk1[56] => dbrk1[56]~21.IN2
dbrk1[57] => dbrk1[57]~20.IN2
dbrk1[58] => dbrk1[58]~19.IN2
dbrk1[59] => dbrk1[59]~18.IN2
dbrk1[60] => dbrk1[60]~17.IN2
dbrk1[61] => dbrk1[61]~16.IN2
dbrk1[62] => dbrk1[62]~15.IN2
dbrk1[63] => dbrk1[63]~14.IN2
dbrk1[64] => dbrk1[64]~13.IN2
dbrk1[65] => dbrk1[65]~12.IN2
dbrk1[66] => dbrk1[66]~11.IN2
dbrk1[67] => dbrk1[67]~10.IN2
dbrk1[68] => dbrk1[68]~9.IN2
dbrk1[69] => dbrk1[69]~8.IN2
dbrk1[70] => dbrk1[70]~7.IN2
dbrk1[71] => dbrk1[71]~6.IN2
dbrk1[72] => dbrk1[72]~5.IN2
dbrk1[73] => dbrk1[73]~4.IN2
dbrk1[74] => dbrk1[74]~3.IN2
dbrk1[75] => dbrk1[75]~2.IN2
dbrk1[76] => dbrk1[76]~1.IN2
dbrk1[77] => dbrk1[77]~0.IN2
dbrk2[0] => dbrk2[0]~77.IN2
dbrk2[1] => dbrk2[1]~76.IN2
dbrk2[2] => dbrk2[2]~75.IN2
dbrk2[3] => dbrk2[3]~74.IN2
dbrk2[4] => dbrk2[4]~73.IN2
dbrk2[5] => dbrk2[5]~72.IN2
dbrk2[6] => dbrk2[6]~71.IN2
dbrk2[7] => dbrk2[7]~70.IN2
dbrk2[8] => dbrk2[8]~69.IN2
dbrk2[9] => dbrk2[9]~68.IN2
dbrk2[10] => dbrk2[10]~67.IN2
dbrk2[11] => dbrk2[11]~66.IN2
dbrk2[12] => dbrk2[12]~65.IN2
dbrk2[13] => dbrk2[13]~64.IN2
dbrk2[14] => dbrk2[14]~63.IN2
dbrk2[15] => dbrk2[15]~62.IN2
dbrk2[16] => dbrk2[16]~61.IN2
dbrk2[17] => dbrk2[17]~60.IN2
dbrk2[18] => dbrk2[18]~59.IN2
dbrk2[19] => dbrk2[19]~58.IN2
dbrk2[20] => dbrk2[20]~57.IN2
dbrk2[21] => dbrk2[21]~56.IN2
dbrk2[22] => dbrk2[22]~55.IN2
dbrk2[23] => dbrk2[23]~54.IN2
dbrk2[24] => dbrk2[24]~53.IN2
dbrk2[25] => dbrk2[25]~52.IN2
dbrk2[26] => dbrk2[26]~51.IN2
dbrk2[27] => dbrk2[27]~50.IN2
dbrk2[28] => dbrk2[28]~49.IN2
dbrk2[29] => dbrk2[29]~48.IN2
dbrk2[30] => dbrk2[30]~47.IN2
dbrk2[31] => dbrk2[31]~46.IN2
dbrk2[32] => dbrk2[32]~45.IN2
dbrk2[33] => dbrk2[33]~44.IN2
dbrk2[34] => dbrk2[34]~43.IN2
dbrk2[35] => dbrk2[35]~42.IN2
dbrk2[36] => dbrk2[36]~41.IN2
dbrk2[37] => dbrk2[37]~40.IN2
dbrk2[38] => dbrk2[38]~39.IN2
dbrk2[39] => dbrk2[39]~38.IN2
dbrk2[40] => dbrk2[40]~37.IN2
dbrk2[41] => dbrk2[41]~36.IN2
dbrk2[42] => dbrk2[42]~35.IN2
dbrk2[43] => dbrk2[43]~34.IN2
dbrk2[44] => dbrk2[44]~33.IN2
dbrk2[45] => dbrk2[45]~32.IN2
dbrk2[46] => dbrk2[46]~31.IN2
dbrk2[47] => dbrk2[47]~30.IN2
dbrk2[48] => dbrk2[48]~29.IN2
dbrk2[49] => dbrk2[49]~28.IN2
dbrk2[50] => dbrk2[50]~27.IN2
dbrk2[51] => dbrk2[51]~26.IN2
dbrk2[52] => dbrk2[52]~25.IN2
dbrk2[53] => dbrk2[53]~24.IN2
dbrk2[54] => dbrk2[54]~23.IN2
dbrk2[55] => dbrk2[55]~22.IN2
dbrk2[56] => dbrk2[56]~21.IN2
dbrk2[57] => dbrk2[57]~20.IN2
dbrk2[58] => dbrk2[58]~19.IN2
dbrk2[59] => dbrk2[59]~18.IN2
dbrk2[60] => dbrk2[60]~17.IN2
dbrk2[61] => dbrk2[61]~16.IN2
dbrk2[62] => dbrk2[62]~15.IN2
dbrk2[63] => dbrk2[63]~14.IN2
dbrk2[64] => dbrk2[64]~13.IN2
dbrk2[65] => dbrk2[65]~12.IN2
dbrk2[66] => dbrk2[66]~11.IN2
dbrk2[67] => dbrk2[67]~10.IN2
dbrk2[68] => dbrk2[68]~9.IN2
dbrk2[69] => dbrk2[69]~8.IN2
dbrk2[70] => dbrk2[70]~7.IN2
dbrk2[71] => dbrk2[71]~6.IN2
dbrk2[72] => dbrk2[72]~5.IN2
dbrk2[73] => dbrk2[73]~4.IN2
dbrk2[74] => dbrk2[74]~3.IN2
dbrk2[75] => dbrk2[75]~2.IN2
dbrk2[76] => dbrk2[76]~1.IN2
dbrk2[77] => dbrk2[77]~0.IN2
dbrk3[0] => dbrk3[0]~77.IN2
dbrk3[1] => dbrk3[1]~76.IN2
dbrk3[2] => dbrk3[2]~75.IN2
dbrk3[3] => dbrk3[3]~74.IN2
dbrk3[4] => dbrk3[4]~73.IN2
dbrk3[5] => dbrk3[5]~72.IN2
dbrk3[6] => dbrk3[6]~71.IN2
dbrk3[7] => dbrk3[7]~70.IN2
dbrk3[8] => dbrk3[8]~69.IN2
dbrk3[9] => dbrk3[9]~68.IN2
dbrk3[10] => dbrk3[10]~67.IN2
dbrk3[11] => dbrk3[11]~66.IN2
dbrk3[12] => dbrk3[12]~65.IN2
dbrk3[13] => dbrk3[13]~64.IN2
dbrk3[14] => dbrk3[14]~63.IN2
dbrk3[15] => dbrk3[15]~62.IN2
dbrk3[16] => dbrk3[16]~61.IN2
dbrk3[17] => dbrk3[17]~60.IN2
dbrk3[18] => dbrk3[18]~59.IN2
dbrk3[19] => dbrk3[19]~58.IN2
dbrk3[20] => dbrk3[20]~57.IN2
dbrk3[21] => dbrk3[21]~56.IN2
dbrk3[22] => dbrk3[22]~55.IN2
dbrk3[23] => dbrk3[23]~54.IN2
dbrk3[24] => dbrk3[24]~53.IN2
dbrk3[25] => dbrk3[25]~52.IN2
dbrk3[26] => dbrk3[26]~51.IN2
dbrk3[27] => dbrk3[27]~50.IN2
dbrk3[28] => dbrk3[28]~49.IN2
dbrk3[29] => dbrk3[29]~48.IN2
dbrk3[30] => dbrk3[30]~47.IN2
dbrk3[31] => dbrk3[31]~46.IN2
dbrk3[32] => dbrk3[32]~45.IN2
dbrk3[33] => dbrk3[33]~44.IN2
dbrk3[34] => dbrk3[34]~43.IN2
dbrk3[35] => dbrk3[35]~42.IN2
dbrk3[36] => dbrk3[36]~41.IN2
dbrk3[37] => dbrk3[37]~40.IN2
dbrk3[38] => dbrk3[38]~39.IN2
dbrk3[39] => dbrk3[39]~38.IN2
dbrk3[40] => dbrk3[40]~37.IN2
dbrk3[41] => dbrk3[41]~36.IN2
dbrk3[42] => dbrk3[42]~35.IN2
dbrk3[43] => dbrk3[43]~34.IN2
dbrk3[44] => dbrk3[44]~33.IN2
dbrk3[45] => dbrk3[45]~32.IN2
dbrk3[46] => dbrk3[46]~31.IN2
dbrk3[47] => dbrk3[47]~30.IN2
dbrk3[48] => dbrk3[48]~29.IN2
dbrk3[49] => dbrk3[49]~28.IN2
dbrk3[50] => dbrk3[50]~27.IN2
dbrk3[51] => dbrk3[51]~26.IN2
dbrk3[52] => dbrk3[52]~25.IN2
dbrk3[53] => dbrk3[53]~24.IN2
dbrk3[54] => dbrk3[54]~23.IN2
dbrk3[55] => dbrk3[55]~22.IN2
dbrk3[56] => dbrk3[56]~21.IN2
dbrk3[57] => dbrk3[57]~20.IN2
dbrk3[58] => dbrk3[58]~19.IN2
dbrk3[59] => dbrk3[59]~18.IN2
dbrk3[60] => dbrk3[60]~17.IN2
dbrk3[61] => dbrk3[61]~16.IN2
dbrk3[62] => dbrk3[62]~15.IN2
dbrk3[63] => dbrk3[63]~14.IN2
dbrk3[64] => dbrk3[64]~13.IN2
dbrk3[65] => dbrk3[65]~12.IN2
dbrk3[66] => dbrk3[66]~11.IN2
dbrk3[67] => dbrk3[67]~10.IN2
dbrk3[68] => dbrk3[68]~9.IN2
dbrk3[69] => dbrk3[69]~8.IN2
dbrk3[70] => dbrk3[70]~7.IN2
dbrk3[71] => dbrk3[71]~6.IN2
dbrk3[72] => dbrk3[72]~5.IN2
dbrk3[73] => dbrk3[73]~4.IN2
dbrk3[74] => dbrk3[74]~3.IN2
dbrk3[75] => dbrk3[75]~2.IN2
dbrk3[76] => dbrk3[76]~1.IN2
dbrk3[77] => dbrk3[77]~0.IN2
debugack => dbrk_break~0.DATAB
reset_n => dbrk_break~reg0.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
cpu_d_address[0] <= cpu_d_address[0]~13.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= cpu_d_address[1]~12.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= cpu_d_address[2]~11.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= cpu_d_address[3]~10.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= cpu_d_address[4]~9.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= cpu_d_address[5]~8.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= cpu_d_address[6]~7.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= cpu_d_address[7]~6.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= cpu_d_address[8]~5.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= cpu_d_address[9]~4.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= cpu_d_address[10]~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= cpu_d_address[11]~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= cpu_d_address[12]~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= cpu_d_address[13]~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= cpu_d_read~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= M_wr_data_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= M_wr_data_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= M_wr_data_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= M_wr_data_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= M_wr_data_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= M_wr_data_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= M_wr_data_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= M_wr_data_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= M_wr_data_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= M_wr_data_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= M_wr_data_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= M_wr_data_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= M_wr_data_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= M_wr_data_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= M_wr_data_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= M_wr_data_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= M_wr_data_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= M_wr_data_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= M_wr_data_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= M_wr_data_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= M_wr_data_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= M_wr_data_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= M_wr_data_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= M_wr_data_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= M_wr_data_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= M_wr_data_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= M_wr_data_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= M_wr_data_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= M_wr_data_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= M_wr_data_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= M_wr_data_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= M_wr_data_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= M_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= cpu_d_write~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= M_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= M_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= M_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= M_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= M_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= M_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= M_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= M_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= M_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= M_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= M_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= M_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= M_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= M_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= M_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= M_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= M_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= M_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= M_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= M_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= M_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= M_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= M_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= M_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= M_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= M_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= M_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= M_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= M_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= M_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= M_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= M_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= dbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0 <= <GND>
dbrk_hit1 <= <GND>
dbrk_hit2 <= <GND>
dbrk_hit3 <= <GND>
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk|CPU_nios2_oci_match_paired:CPU_nios2_oci_dbrk_hit0_match_paired
addr[0] => LessThan1.IN14
addr[0] => LessThan0.IN14
addr[1] => LessThan1.IN13
addr[1] => LessThan0.IN13
addr[2] => LessThan1.IN12
addr[2] => LessThan0.IN12
addr[3] => LessThan1.IN11
addr[3] => LessThan0.IN11
addr[4] => LessThan1.IN10
addr[4] => LessThan0.IN10
addr[5] => LessThan1.IN9
addr[5] => LessThan0.IN9
addr[6] => LessThan1.IN8
addr[6] => LessThan0.IN8
addr[7] => LessThan1.IN7
addr[7] => LessThan0.IN7
addr[8] => LessThan1.IN6
addr[8] => LessThan0.IN6
addr[9] => LessThan1.IN5
addr[9] => LessThan0.IN5
addr[10] => LessThan1.IN4
addr[10] => LessThan0.IN4
addr[11] => LessThan1.IN3
addr[11] => LessThan0.IN3
addr[12] => LessThan1.IN2
addr[12] => LessThan0.IN2
addr[13] => LessThan1.IN1
addr[13] => LessThan0.IN1
data[0] => match_paired_combinatorial~2.IN0
data[1] => match_paired_combinatorial~3.IN0
data[2] => match_paired_combinatorial~4.IN0
data[3] => match_paired_combinatorial~5.IN0
data[4] => match_paired_combinatorial~6.IN0
data[5] => match_paired_combinatorial~7.IN0
data[6] => match_paired_combinatorial~8.IN0
data[7] => match_paired_combinatorial~9.IN0
data[8] => match_paired_combinatorial~10.IN0
data[9] => match_paired_combinatorial~11.IN0
data[10] => match_paired_combinatorial~12.IN0
data[11] => match_paired_combinatorial~13.IN0
data[12] => match_paired_combinatorial~14.IN0
data[13] => match_paired_combinatorial~15.IN0
data[14] => match_paired_combinatorial~16.IN0
data[15] => match_paired_combinatorial~17.IN0
data[16] => match_paired_combinatorial~18.IN0
data[17] => match_paired_combinatorial~19.IN0
data[18] => match_paired_combinatorial~20.IN0
data[19] => match_paired_combinatorial~21.IN0
data[20] => match_paired_combinatorial~22.IN0
data[21] => match_paired_combinatorial~23.IN0
data[22] => match_paired_combinatorial~24.IN0
data[23] => match_paired_combinatorial~25.IN0
data[24] => match_paired_combinatorial~26.IN0
data[25] => match_paired_combinatorial~27.IN0
data[26] => match_paired_combinatorial~28.IN0
data[27] => match_paired_combinatorial~29.IN0
data[28] => match_paired_combinatorial~30.IN0
data[29] => match_paired_combinatorial~31.IN0
data[30] => match_paired_combinatorial~32.IN0
data[31] => match_paired_combinatorial~33.IN0
dbrka[0] => LessThan0.IN28
dbrka[1] => LessThan0.IN27
dbrka[2] => LessThan0.IN26
dbrka[3] => LessThan0.IN25
dbrka[4] => LessThan0.IN24
dbrka[5] => LessThan0.IN23
dbrka[6] => LessThan0.IN22
dbrka[7] => LessThan0.IN21
dbrka[8] => LessThan0.IN20
dbrka[9] => LessThan0.IN19
dbrka[10] => LessThan0.IN18
dbrka[11] => LessThan0.IN17
dbrka[12] => LessThan0.IN16
dbrka[13] => LessThan0.IN15
dbrka[14] => ~NO_FANOUT~
dbrka[15] => ~NO_FANOUT~
dbrka[16] => ~NO_FANOUT~
dbrka[17] => ~NO_FANOUT~
dbrka[18] => ~NO_FANOUT~
dbrka[19] => ~NO_FANOUT~
dbrka[20] => ~NO_FANOUT~
dbrka[21] => ~NO_FANOUT~
dbrka[22] => ~NO_FANOUT~
dbrka[23] => ~NO_FANOUT~
dbrka[24] => ~NO_FANOUT~
dbrka[25] => ~NO_FANOUT~
dbrka[26] => ~NO_FANOUT~
dbrka[27] => ~NO_FANOUT~
dbrka[28] => ~NO_FANOUT~
dbrka[29] => ~NO_FANOUT~
dbrka[30] => ~NO_FANOUT~
dbrka[31] => ~NO_FANOUT~
dbrka[32] => match_paired_combinatorial~2.IN1
dbrka[33] => match_paired_combinatorial~3.IN1
dbrka[34] => match_paired_combinatorial~4.IN1
dbrka[35] => match_paired_combinatorial~5.IN1
dbrka[36] => match_paired_combinatorial~6.IN1
dbrka[37] => match_paired_combinatorial~7.IN1
dbrka[38] => match_paired_combinatorial~8.IN1
dbrka[39] => match_paired_combinatorial~9.IN1
dbrka[40] => match_paired_combinatorial~10.IN1
dbrka[41] => match_paired_combinatorial~11.IN1
dbrka[42] => match_paired_combinatorial~12.IN1
dbrka[43] => match_paired_combinatorial~13.IN1
dbrka[44] => match_paired_combinatorial~14.IN1
dbrka[45] => match_paired_combinatorial~15.IN1
dbrka[46] => match_paired_combinatorial~16.IN1
dbrka[47] => match_paired_combinatorial~17.IN1
dbrka[48] => match_paired_combinatorial~18.IN1
dbrka[49] => match_paired_combinatorial~19.IN1
dbrka[50] => match_paired_combinatorial~20.IN1
dbrka[51] => match_paired_combinatorial~21.IN1
dbrka[52] => match_paired_combinatorial~22.IN1
dbrka[53] => match_paired_combinatorial~23.IN1
dbrka[54] => match_paired_combinatorial~24.IN1
dbrka[55] => match_paired_combinatorial~25.IN1
dbrka[56] => match_paired_combinatorial~26.IN1
dbrka[57] => match_paired_combinatorial~27.IN1
dbrka[58] => match_paired_combinatorial~28.IN1
dbrka[59] => match_paired_combinatorial~29.IN1
dbrka[60] => match_paired_combinatorial~30.IN1
dbrka[61] => match_paired_combinatorial~31.IN1
dbrka[62] => match_paired_combinatorial~32.IN1
dbrka[63] => match_paired_combinatorial~33.IN1
dbrka[64] => ~NO_FANOUT~
dbrka[65] => match_paired_combinatorial~69.IN0
dbrka[66] => match_paired_combinatorial~68.IN0
dbrka[67] => match_paired_combinatorial~1.IN0
dbrka[68] => match_paired_combinatorial~66.IN0
dbrka[69] => ~NO_FANOUT~
dbrka[70] => ~NO_FANOUT~
dbrkb[0] => LessThan1.IN28
dbrkb[1] => LessThan1.IN27
dbrkb[2] => LessThan1.IN26
dbrkb[3] => LessThan1.IN25
dbrkb[4] => LessThan1.IN24
dbrkb[5] => LessThan1.IN23
dbrkb[6] => LessThan1.IN22
dbrkb[7] => LessThan1.IN21
dbrkb[8] => LessThan1.IN20
dbrkb[9] => LessThan1.IN19
dbrkb[10] => LessThan1.IN18
dbrkb[11] => LessThan1.IN17
dbrkb[12] => LessThan1.IN16
dbrkb[13] => LessThan1.IN15
dbrkb[14] => ~NO_FANOUT~
dbrkb[15] => ~NO_FANOUT~
dbrkb[16] => ~NO_FANOUT~
dbrkb[17] => ~NO_FANOUT~
dbrkb[18] => ~NO_FANOUT~
dbrkb[19] => ~NO_FANOUT~
dbrkb[20] => ~NO_FANOUT~
dbrkb[21] => ~NO_FANOUT~
dbrkb[22] => ~NO_FANOUT~
dbrkb[23] => ~NO_FANOUT~
dbrkb[24] => ~NO_FANOUT~
dbrkb[25] => ~NO_FANOUT~
dbrkb[26] => ~NO_FANOUT~
dbrkb[27] => ~NO_FANOUT~
dbrkb[28] => ~NO_FANOUT~
dbrkb[29] => ~NO_FANOUT~
dbrkb[30] => ~NO_FANOUT~
dbrkb[31] => ~NO_FANOUT~
dbrkb[32] => match_paired_combinatorial~34.IN1
dbrkb[33] => match_paired_combinatorial~35.IN1
dbrkb[34] => match_paired_combinatorial~36.IN1
dbrkb[35] => match_paired_combinatorial~37.IN1
dbrkb[36] => match_paired_combinatorial~38.IN1
dbrkb[37] => match_paired_combinatorial~39.IN1
dbrkb[38] => match_paired_combinatorial~40.IN1
dbrkb[39] => match_paired_combinatorial~41.IN1
dbrkb[40] => match_paired_combinatorial~42.IN1
dbrkb[41] => match_paired_combinatorial~43.IN1
dbrkb[42] => match_paired_combinatorial~44.IN1
dbrkb[43] => match_paired_combinatorial~45.IN1
dbrkb[44] => match_paired_combinatorial~46.IN1
dbrkb[45] => match_paired_combinatorial~47.IN1
dbrkb[46] => match_paired_combinatorial~48.IN1
dbrkb[47] => match_paired_combinatorial~49.IN1
dbrkb[48] => match_paired_combinatorial~50.IN1
dbrkb[49] => match_paired_combinatorial~51.IN1
dbrkb[50] => match_paired_combinatorial~52.IN1
dbrkb[51] => match_paired_combinatorial~53.IN1
dbrkb[52] => match_paired_combinatorial~54.IN1
dbrkb[53] => match_paired_combinatorial~55.IN1
dbrkb[54] => match_paired_combinatorial~56.IN1
dbrkb[55] => match_paired_combinatorial~57.IN1
dbrkb[56] => match_paired_combinatorial~58.IN1
dbrkb[57] => match_paired_combinatorial~59.IN1
dbrkb[58] => match_paired_combinatorial~60.IN1
dbrkb[59] => match_paired_combinatorial~61.IN1
dbrkb[60] => match_paired_combinatorial~62.IN1
dbrkb[61] => match_paired_combinatorial~63.IN1
dbrkb[62] => match_paired_combinatorial~64.IN1
dbrkb[63] => match_paired_combinatorial~65.IN1
dbrkb[64] => ~NO_FANOUT~
dbrkb[65] => ~NO_FANOUT~
dbrkb[66] => ~NO_FANOUT~
dbrkb[67] => ~NO_FANOUT~
dbrkb[68] => ~NO_FANOUT~
dbrkb[69] => ~NO_FANOUT~
dbrkb[70] => ~NO_FANOUT~
read => match_paired_combinatorial~68.IN1
write => match_paired_combinatorial~69.IN1
match_paired <= match_paired_combinatorial~71.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk|CPU_nios2_oci_match_single:CPU_nios2_oci_dbrk_hit0_match_single
addr[0] => Equal0.IN13
addr[1] => Equal0.IN12
addr[2] => Equal0.IN11
addr[3] => Equal0.IN10
addr[4] => Equal0.IN9
addr[5] => Equal0.IN8
addr[6] => Equal0.IN7
addr[7] => Equal0.IN6
addr[8] => Equal0.IN5
addr[9] => Equal0.IN4
addr[10] => Equal0.IN3
addr[11] => Equal0.IN2
addr[12] => Equal0.IN1
addr[13] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN27
dbrk[1] => Equal0.IN26
dbrk[2] => Equal0.IN25
dbrk[3] => Equal0.IN24
dbrk[4] => Equal0.IN23
dbrk[5] => Equal0.IN22
dbrk[6] => Equal0.IN21
dbrk[7] => Equal0.IN20
dbrk[8] => Equal0.IN19
dbrk[9] => Equal0.IN18
dbrk[10] => Equal0.IN17
dbrk[11] => Equal0.IN16
dbrk[12] => Equal0.IN15
dbrk[13] => Equal0.IN14
dbrk[14] => ~NO_FANOUT~
dbrk[15] => ~NO_FANOUT~
dbrk[16] => ~NO_FANOUT~
dbrk[17] => ~NO_FANOUT~
dbrk[18] => ~NO_FANOUT~
dbrk[19] => ~NO_FANOUT~
dbrk[20] => ~NO_FANOUT~
dbrk[21] => ~NO_FANOUT~
dbrk[22] => ~NO_FANOUT~
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk|CPU_nios2_oci_match_single:CPU_nios2_oci_dbrk_hit1_match_single
addr[0] => Equal0.IN13
addr[1] => Equal0.IN12
addr[2] => Equal0.IN11
addr[3] => Equal0.IN10
addr[4] => Equal0.IN9
addr[5] => Equal0.IN8
addr[6] => Equal0.IN7
addr[7] => Equal0.IN6
addr[8] => Equal0.IN5
addr[9] => Equal0.IN4
addr[10] => Equal0.IN3
addr[11] => Equal0.IN2
addr[12] => Equal0.IN1
addr[13] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN27
dbrk[1] => Equal0.IN26
dbrk[2] => Equal0.IN25
dbrk[3] => Equal0.IN24
dbrk[4] => Equal0.IN23
dbrk[5] => Equal0.IN22
dbrk[6] => Equal0.IN21
dbrk[7] => Equal0.IN20
dbrk[8] => Equal0.IN19
dbrk[9] => Equal0.IN18
dbrk[10] => Equal0.IN17
dbrk[11] => Equal0.IN16
dbrk[12] => Equal0.IN15
dbrk[13] => Equal0.IN14
dbrk[14] => ~NO_FANOUT~
dbrk[15] => ~NO_FANOUT~
dbrk[16] => ~NO_FANOUT~
dbrk[17] => ~NO_FANOUT~
dbrk[18] => ~NO_FANOUT~
dbrk[19] => ~NO_FANOUT~
dbrk[20] => ~NO_FANOUT~
dbrk[21] => ~NO_FANOUT~
dbrk[22] => ~NO_FANOUT~
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk|CPU_nios2_oci_match_paired:CPU_nios2_oci_dbrk_hit2_match_paired
addr[0] => LessThan1.IN14
addr[0] => LessThan0.IN14
addr[1] => LessThan1.IN13
addr[1] => LessThan0.IN13
addr[2] => LessThan1.IN12
addr[2] => LessThan0.IN12
addr[3] => LessThan1.IN11
addr[3] => LessThan0.IN11
addr[4] => LessThan1.IN10
addr[4] => LessThan0.IN10
addr[5] => LessThan1.IN9
addr[5] => LessThan0.IN9
addr[6] => LessThan1.IN8
addr[6] => LessThan0.IN8
addr[7] => LessThan1.IN7
addr[7] => LessThan0.IN7
addr[8] => LessThan1.IN6
addr[8] => LessThan0.IN6
addr[9] => LessThan1.IN5
addr[9] => LessThan0.IN5
addr[10] => LessThan1.IN4
addr[10] => LessThan0.IN4
addr[11] => LessThan1.IN3
addr[11] => LessThan0.IN3
addr[12] => LessThan1.IN2
addr[12] => LessThan0.IN2
addr[13] => LessThan1.IN1
addr[13] => LessThan0.IN1
data[0] => match_paired_combinatorial~2.IN0
data[1] => match_paired_combinatorial~3.IN0
data[2] => match_paired_combinatorial~4.IN0
data[3] => match_paired_combinatorial~5.IN0
data[4] => match_paired_combinatorial~6.IN0
data[5] => match_paired_combinatorial~7.IN0
data[6] => match_paired_combinatorial~8.IN0
data[7] => match_paired_combinatorial~9.IN0
data[8] => match_paired_combinatorial~10.IN0
data[9] => match_paired_combinatorial~11.IN0
data[10] => match_paired_combinatorial~12.IN0
data[11] => match_paired_combinatorial~13.IN0
data[12] => match_paired_combinatorial~14.IN0
data[13] => match_paired_combinatorial~15.IN0
data[14] => match_paired_combinatorial~16.IN0
data[15] => match_paired_combinatorial~17.IN0
data[16] => match_paired_combinatorial~18.IN0
data[17] => match_paired_combinatorial~19.IN0
data[18] => match_paired_combinatorial~20.IN0
data[19] => match_paired_combinatorial~21.IN0
data[20] => match_paired_combinatorial~22.IN0
data[21] => match_paired_combinatorial~23.IN0
data[22] => match_paired_combinatorial~24.IN0
data[23] => match_paired_combinatorial~25.IN0
data[24] => match_paired_combinatorial~26.IN0
data[25] => match_paired_combinatorial~27.IN0
data[26] => match_paired_combinatorial~28.IN0
data[27] => match_paired_combinatorial~29.IN0
data[28] => match_paired_combinatorial~30.IN0
data[29] => match_paired_combinatorial~31.IN0
data[30] => match_paired_combinatorial~32.IN0
data[31] => match_paired_combinatorial~33.IN0
dbrka[0] => LessThan0.IN28
dbrka[1] => LessThan0.IN27
dbrka[2] => LessThan0.IN26
dbrka[3] => LessThan0.IN25
dbrka[4] => LessThan0.IN24
dbrka[5] => LessThan0.IN23
dbrka[6] => LessThan0.IN22
dbrka[7] => LessThan0.IN21
dbrka[8] => LessThan0.IN20
dbrka[9] => LessThan0.IN19
dbrka[10] => LessThan0.IN18
dbrka[11] => LessThan0.IN17
dbrka[12] => LessThan0.IN16
dbrka[13] => LessThan0.IN15
dbrka[14] => ~NO_FANOUT~
dbrka[15] => ~NO_FANOUT~
dbrka[16] => ~NO_FANOUT~
dbrka[17] => ~NO_FANOUT~
dbrka[18] => ~NO_FANOUT~
dbrka[19] => ~NO_FANOUT~
dbrka[20] => ~NO_FANOUT~
dbrka[21] => ~NO_FANOUT~
dbrka[22] => ~NO_FANOUT~
dbrka[23] => ~NO_FANOUT~
dbrka[24] => ~NO_FANOUT~
dbrka[25] => ~NO_FANOUT~
dbrka[26] => ~NO_FANOUT~
dbrka[27] => ~NO_FANOUT~
dbrka[28] => ~NO_FANOUT~
dbrka[29] => ~NO_FANOUT~
dbrka[30] => ~NO_FANOUT~
dbrka[31] => ~NO_FANOUT~
dbrka[32] => match_paired_combinatorial~2.IN1
dbrka[33] => match_paired_combinatorial~3.IN1
dbrka[34] => match_paired_combinatorial~4.IN1
dbrka[35] => match_paired_combinatorial~5.IN1
dbrka[36] => match_paired_combinatorial~6.IN1
dbrka[37] => match_paired_combinatorial~7.IN1
dbrka[38] => match_paired_combinatorial~8.IN1
dbrka[39] => match_paired_combinatorial~9.IN1
dbrka[40] => match_paired_combinatorial~10.IN1
dbrka[41] => match_paired_combinatorial~11.IN1
dbrka[42] => match_paired_combinatorial~12.IN1
dbrka[43] => match_paired_combinatorial~13.IN1
dbrka[44] => match_paired_combinatorial~14.IN1
dbrka[45] => match_paired_combinatorial~15.IN1
dbrka[46] => match_paired_combinatorial~16.IN1
dbrka[47] => match_paired_combinatorial~17.IN1
dbrka[48] => match_paired_combinatorial~18.IN1
dbrka[49] => match_paired_combinatorial~19.IN1
dbrka[50] => match_paired_combinatorial~20.IN1
dbrka[51] => match_paired_combinatorial~21.IN1
dbrka[52] => match_paired_combinatorial~22.IN1
dbrka[53] => match_paired_combinatorial~23.IN1
dbrka[54] => match_paired_combinatorial~24.IN1
dbrka[55] => match_paired_combinatorial~25.IN1
dbrka[56] => match_paired_combinatorial~26.IN1
dbrka[57] => match_paired_combinatorial~27.IN1
dbrka[58] => match_paired_combinatorial~28.IN1
dbrka[59] => match_paired_combinatorial~29.IN1
dbrka[60] => match_paired_combinatorial~30.IN1
dbrka[61] => match_paired_combinatorial~31.IN1
dbrka[62] => match_paired_combinatorial~32.IN1
dbrka[63] => match_paired_combinatorial~33.IN1
dbrka[64] => ~NO_FANOUT~
dbrka[65] => match_paired_combinatorial~69.IN0
dbrka[66] => match_paired_combinatorial~68.IN0
dbrka[67] => match_paired_combinatorial~1.IN0
dbrka[68] => match_paired_combinatorial~66.IN0
dbrka[69] => ~NO_FANOUT~
dbrka[70] => ~NO_FANOUT~
dbrkb[0] => LessThan1.IN28
dbrkb[1] => LessThan1.IN27
dbrkb[2] => LessThan1.IN26
dbrkb[3] => LessThan1.IN25
dbrkb[4] => LessThan1.IN24
dbrkb[5] => LessThan1.IN23
dbrkb[6] => LessThan1.IN22
dbrkb[7] => LessThan1.IN21
dbrkb[8] => LessThan1.IN20
dbrkb[9] => LessThan1.IN19
dbrkb[10] => LessThan1.IN18
dbrkb[11] => LessThan1.IN17
dbrkb[12] => LessThan1.IN16
dbrkb[13] => LessThan1.IN15
dbrkb[14] => ~NO_FANOUT~
dbrkb[15] => ~NO_FANOUT~
dbrkb[16] => ~NO_FANOUT~
dbrkb[17] => ~NO_FANOUT~
dbrkb[18] => ~NO_FANOUT~
dbrkb[19] => ~NO_FANOUT~
dbrkb[20] => ~NO_FANOUT~
dbrkb[21] => ~NO_FANOUT~
dbrkb[22] => ~NO_FANOUT~
dbrkb[23] => ~NO_FANOUT~
dbrkb[24] => ~NO_FANOUT~
dbrkb[25] => ~NO_FANOUT~
dbrkb[26] => ~NO_FANOUT~
dbrkb[27] => ~NO_FANOUT~
dbrkb[28] => ~NO_FANOUT~
dbrkb[29] => ~NO_FANOUT~
dbrkb[30] => ~NO_FANOUT~
dbrkb[31] => ~NO_FANOUT~
dbrkb[32] => match_paired_combinatorial~34.IN1
dbrkb[33] => match_paired_combinatorial~35.IN1
dbrkb[34] => match_paired_combinatorial~36.IN1
dbrkb[35] => match_paired_combinatorial~37.IN1
dbrkb[36] => match_paired_combinatorial~38.IN1
dbrkb[37] => match_paired_combinatorial~39.IN1
dbrkb[38] => match_paired_combinatorial~40.IN1
dbrkb[39] => match_paired_combinatorial~41.IN1
dbrkb[40] => match_paired_combinatorial~42.IN1
dbrkb[41] => match_paired_combinatorial~43.IN1
dbrkb[42] => match_paired_combinatorial~44.IN1
dbrkb[43] => match_paired_combinatorial~45.IN1
dbrkb[44] => match_paired_combinatorial~46.IN1
dbrkb[45] => match_paired_combinatorial~47.IN1
dbrkb[46] => match_paired_combinatorial~48.IN1
dbrkb[47] => match_paired_combinatorial~49.IN1
dbrkb[48] => match_paired_combinatorial~50.IN1
dbrkb[49] => match_paired_combinatorial~51.IN1
dbrkb[50] => match_paired_combinatorial~52.IN1
dbrkb[51] => match_paired_combinatorial~53.IN1
dbrkb[52] => match_paired_combinatorial~54.IN1
dbrkb[53] => match_paired_combinatorial~55.IN1
dbrkb[54] => match_paired_combinatorial~56.IN1
dbrkb[55] => match_paired_combinatorial~57.IN1
dbrkb[56] => match_paired_combinatorial~58.IN1
dbrkb[57] => match_paired_combinatorial~59.IN1
dbrkb[58] => match_paired_combinatorial~60.IN1
dbrkb[59] => match_paired_combinatorial~61.IN1
dbrkb[60] => match_paired_combinatorial~62.IN1
dbrkb[61] => match_paired_combinatorial~63.IN1
dbrkb[62] => match_paired_combinatorial~64.IN1
dbrkb[63] => match_paired_combinatorial~65.IN1
dbrkb[64] => ~NO_FANOUT~
dbrkb[65] => ~NO_FANOUT~
dbrkb[66] => ~NO_FANOUT~
dbrkb[67] => ~NO_FANOUT~
dbrkb[68] => ~NO_FANOUT~
dbrkb[69] => ~NO_FANOUT~
dbrkb[70] => ~NO_FANOUT~
read => match_paired_combinatorial~68.IN1
write => match_paired_combinatorial~69.IN1
match_paired <= match_paired_combinatorial~71.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk|CPU_nios2_oci_match_single:CPU_nios2_oci_dbrk_hit2_match_single
addr[0] => Equal0.IN13
addr[1] => Equal0.IN12
addr[2] => Equal0.IN11
addr[3] => Equal0.IN10
addr[4] => Equal0.IN9
addr[5] => Equal0.IN8
addr[6] => Equal0.IN7
addr[7] => Equal0.IN6
addr[8] => Equal0.IN5
addr[9] => Equal0.IN4
addr[10] => Equal0.IN3
addr[11] => Equal0.IN2
addr[12] => Equal0.IN1
addr[13] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN27
dbrk[1] => Equal0.IN26
dbrk[2] => Equal0.IN25
dbrk[3] => Equal0.IN24
dbrk[4] => Equal0.IN23
dbrk[5] => Equal0.IN22
dbrk[6] => Equal0.IN21
dbrk[7] => Equal0.IN20
dbrk[8] => Equal0.IN19
dbrk[9] => Equal0.IN18
dbrk[10] => Equal0.IN17
dbrk[11] => Equal0.IN16
dbrk[12] => Equal0.IN15
dbrk[13] => Equal0.IN14
dbrk[14] => ~NO_FANOUT~
dbrk[15] => ~NO_FANOUT~
dbrk[16] => ~NO_FANOUT~
dbrk[17] => ~NO_FANOUT~
dbrk[18] => ~NO_FANOUT~
dbrk[19] => ~NO_FANOUT~
dbrk[20] => ~NO_FANOUT~
dbrk[21] => ~NO_FANOUT~
dbrk[22] => ~NO_FANOUT~
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk|CPU_nios2_oci_match_single:CPU_nios2_oci_dbrk_hit3_match_single
addr[0] => Equal0.IN13
addr[1] => Equal0.IN12
addr[2] => Equal0.IN11
addr[3] => Equal0.IN10
addr[4] => Equal0.IN9
addr[5] => Equal0.IN8
addr[6] => Equal0.IN7
addr[7] => Equal0.IN6
addr[8] => Equal0.IN5
addr[9] => Equal0.IN4
addr[10] => Equal0.IN3
addr[11] => Equal0.IN2
addr[12] => Equal0.IN1
addr[13] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN27
dbrk[1] => Equal0.IN26
dbrk[2] => Equal0.IN25
dbrk[3] => Equal0.IN24
dbrk[4] => Equal0.IN23
dbrk[5] => Equal0.IN22
dbrk[6] => Equal0.IN21
dbrk[7] => Equal0.IN20
dbrk[8] => Equal0.IN19
dbrk[9] => Equal0.IN18
dbrk[10] => Equal0.IN17
dbrk[11] => Equal0.IN16
dbrk[12] => Equal0.IN15
dbrk[13] => Equal0.IN14
dbrk[14] => ~NO_FANOUT~
dbrk[15] => ~NO_FANOUT~
dbrk[16] => ~NO_FANOUT~
dbrk[17] => ~NO_FANOUT~
dbrk[18] => ~NO_FANOUT~
dbrk[19] => ~NO_FANOUT~
dbrk[20] => ~NO_FANOUT~
dbrk[21] => ~NO_FANOUT~
dbrk[22] => ~NO_FANOUT~
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace
M_cmp_result => ~NO_FANOUT~
M_ctrl_exception => ~NO_FANOUT~
M_en => ~NO_FANOUT~
M_op_beq => ~NO_FANOUT~
M_op_bge => ~NO_FANOUT~
M_op_bgeu => ~NO_FANOUT~
M_op_blt => ~NO_FANOUT~
M_op_bltu => ~NO_FANOUT~
M_op_bne => ~NO_FANOUT~
M_op_br => ~NO_FANOUT~
M_op_bret => ~NO_FANOUT~
M_op_call => ~NO_FANOUT~
M_op_callr => ~NO_FANOUT~
M_op_eret => ~NO_FANOUT~
M_op_jmp => ~NO_FANOUT~
M_op_ret => ~NO_FANOUT~
M_pcb[0] => ~NO_FANOUT~
M_pcb[1] => ~NO_FANOUT~
M_pcb[2] => ~NO_FANOUT~
M_pcb[3] => ~NO_FANOUT~
M_pcb[4] => ~NO_FANOUT~
M_pcb[5] => ~NO_FANOUT~
M_pcb[6] => ~NO_FANOUT~
M_pcb[7] => ~NO_FANOUT~
M_pcb[8] => ~NO_FANOUT~
M_pcb[9] => ~NO_FANOUT~
M_pcb[10] => ~NO_FANOUT~
M_pcb[11] => ~NO_FANOUT~
M_pcb[12] => ~NO_FANOUT~
M_pcb[13] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
M_wr_data_filtered[0] => ~NO_FANOUT~
M_wr_data_filtered[1] => ~NO_FANOUT~
M_wr_data_filtered[2] => ~NO_FANOUT~
M_wr_data_filtered[3] => ~NO_FANOUT~
M_wr_data_filtered[4] => ~NO_FANOUT~
M_wr_data_filtered[5] => ~NO_FANOUT~
M_wr_data_filtered[6] => ~NO_FANOUT~
M_wr_data_filtered[7] => ~NO_FANOUT~
M_wr_data_filtered[8] => ~NO_FANOUT~
M_wr_data_filtered[9] => ~NO_FANOUT~
M_wr_data_filtered[10] => ~NO_FANOUT~
M_wr_data_filtered[11] => ~NO_FANOUT~
M_wr_data_filtered[12] => ~NO_FANOUT~
M_wr_data_filtered[13] => ~NO_FANOUT~
M_wr_data_filtered[14] => ~NO_FANOUT~
M_wr_data_filtered[15] => ~NO_FANOUT~
M_wr_data_filtered[16] => ~NO_FANOUT~
M_wr_data_filtered[17] => ~NO_FANOUT~
M_wr_data_filtered[18] => ~NO_FANOUT~
M_wr_data_filtered[19] => ~NO_FANOUT~
M_wr_data_filtered[20] => ~NO_FANOUT~
M_wr_data_filtered[21] => ~NO_FANOUT~
M_wr_data_filtered[22] => ~NO_FANOUT~
M_wr_data_filtered[23] => ~NO_FANOUT~
M_wr_data_filtered[24] => ~NO_FANOUT~
M_wr_data_filtered[25] => ~NO_FANOUT~
M_wr_data_filtered[26] => ~NO_FANOUT~
M_wr_data_filtered[27] => ~NO_FANOUT~
M_wr_data_filtered[28] => ~NO_FANOUT~
M_wr_data_filtered[29] => ~NO_FANOUT~
M_wr_data_filtered[30] => ~NO_FANOUT~
M_wr_data_filtered[31] => ~NO_FANOUT~
clk => itm[35]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[0]~reg0.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => ~NO_FANOUT~
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => itm[35]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
reset_n => ~NO_FANOUT~
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dtrace:the_CPU_nios2_oci_dtrace
clk => atm[35]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[0]~reg0.CLK
cpu_d_address[0] => atm[0]~reg0.DATAIN
cpu_d_address[1] => atm[1]~reg0.DATAIN
cpu_d_address[2] => atm[2]~reg0.DATAIN
cpu_d_address[3] => atm[3]~reg0.DATAIN
cpu_d_address[4] => atm[4]~reg0.DATAIN
cpu_d_address[5] => atm[5]~reg0.DATAIN
cpu_d_address[6] => atm[6]~reg0.DATAIN
cpu_d_address[7] => atm[7]~reg0.DATAIN
cpu_d_address[8] => atm[8]~reg0.DATAIN
cpu_d_address[9] => atm[9]~reg0.DATAIN
cpu_d_address[10] => atm[10]~reg0.DATAIN
cpu_d_address[11] => atm[11]~reg0.DATAIN
cpu_d_address[12] => atm[12]~reg0.DATAIN
cpu_d_address[13] => atm[13]~reg0.DATAIN
cpu_d_read => always0~2.IN1
cpu_d_readdata[0] => dtm~32.DATAA
cpu_d_readdata[1] => dtm~31.DATAA
cpu_d_readdata[2] => dtm~30.DATAA
cpu_d_readdata[3] => dtm~29.DATAA
cpu_d_readdata[4] => dtm~28.DATAA
cpu_d_readdata[5] => dtm~27.DATAA
cpu_d_readdata[6] => dtm~26.DATAA
cpu_d_readdata[7] => dtm~25.DATAA
cpu_d_readdata[8] => dtm~24.DATAA
cpu_d_readdata[9] => dtm~23.DATAA
cpu_d_readdata[10] => dtm~22.DATAA
cpu_d_readdata[11] => dtm~21.DATAA
cpu_d_readdata[12] => dtm~20.DATAA
cpu_d_readdata[13] => dtm~19.DATAA
cpu_d_readdata[14] => dtm~18.DATAA
cpu_d_readdata[15] => dtm~17.DATAA
cpu_d_readdata[16] => dtm~16.DATAA
cpu_d_readdata[17] => dtm~15.DATAA
cpu_d_readdata[18] => dtm~14.DATAA
cpu_d_readdata[19] => dtm~13.DATAA
cpu_d_readdata[20] => dtm~12.DATAA
cpu_d_readdata[21] => dtm~11.DATAA
cpu_d_readdata[22] => dtm~10.DATAA
cpu_d_readdata[23] => dtm~9.DATAA
cpu_d_readdata[24] => dtm~8.DATAA
cpu_d_readdata[25] => dtm~7.DATAA
cpu_d_readdata[26] => dtm~6.DATAA
cpu_d_readdata[27] => dtm~5.DATAA
cpu_d_readdata[28] => dtm~4.DATAA
cpu_d_readdata[29] => dtm~3.DATAA
cpu_d_readdata[30] => dtm~2.DATAA
cpu_d_readdata[31] => dtm~1.DATAA
cpu_d_wait => always0~0.IN0
cpu_d_wait => always0~2.IN0
cpu_d_write => always0~0.IN1
cpu_d_writedata[0] => dtm~32.DATAB
cpu_d_writedata[1] => dtm~31.DATAB
cpu_d_writedata[2] => dtm~30.DATAB
cpu_d_writedata[3] => dtm~29.DATAB
cpu_d_writedata[4] => dtm~28.DATAB
cpu_d_writedata[5] => dtm~27.DATAB
cpu_d_writedata[6] => dtm~26.DATAB
cpu_d_writedata[7] => dtm~25.DATAB
cpu_d_writedata[8] => dtm~24.DATAB
cpu_d_writedata[9] => dtm~23.DATAB
cpu_d_writedata[10] => dtm~22.DATAB
cpu_d_writedata[11] => dtm~21.DATAB
cpu_d_writedata[12] => dtm~20.DATAB
cpu_d_writedata[13] => dtm~19.DATAB
cpu_d_writedata[14] => dtm~18.DATAB
cpu_d_writedata[15] => dtm~17.DATAB
cpu_d_writedata[16] => dtm~16.DATAB
cpu_d_writedata[17] => dtm~15.DATAB
cpu_d_writedata[18] => dtm~14.DATAB
cpu_d_writedata[19] => dtm~13.DATAB
cpu_d_writedata[20] => dtm~12.DATAB
cpu_d_writedata[21] => dtm~11.DATAB
cpu_d_writedata[22] => dtm~10.DATAB
cpu_d_writedata[23] => dtm~9.DATAB
cpu_d_writedata[24] => dtm~8.DATAB
cpu_d_writedata[25] => dtm~7.DATAB
cpu_d_writedata[26] => dtm~6.DATAB
cpu_d_writedata[27] => dtm~5.DATAB
cpu_d_writedata[28] => dtm~4.DATAB
cpu_d_writedata[29] => dtm~3.DATAB
cpu_d_writedata[30] => dtm~2.DATAB
cpu_d_writedata[31] => dtm~1.DATAB
jrst_n => atm[35]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[0]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0]~8.IN1
trc_ctrl[1] => trc_ctrl[1]~7.IN1
trc_ctrl[2] => trc_ctrl[2]~6.IN1
trc_ctrl[3] => trc_ctrl[3]~5.IN1
trc_ctrl[4] => trc_ctrl[4]~4.IN1
trc_ctrl[5] => trc_ctrl[5]~3.IN1
trc_ctrl[6] => trc_ctrl[6]~2.IN1
trc_ctrl[7] => trc_ctrl[7]~1.IN1
trc_ctrl[8] => trc_ctrl[8]~0.IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dtrace:the_CPU_nios2_oci_dtrace|CPU_nios2_oci_td_mode:CPU_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder1.IN1
ctrl[6] => Decoder0.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder1.IN0
ctrl[7] => Decoder0.IN0
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN3
atm[33] => WideOr1.IN2
atm[34] => WideOr1.IN1
atm[35] => WideOr1.IN0
clk => fifocount[4].CLK
clk => fifocount[3].CLK
clk => fifocount[2].CLK
clk => fifocount[1].CLK
clk => fifocount[0].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this~0.IN0
dbrk_traceon => trc_this~0.IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN3
dtm[33] => WideOr2.IN2
dtm[34] => WideOr2.IN1
dtm[35] => WideOr2.IN0
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[4].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[0].ACLR
reset_n => ~NO_FANOUT~
trc_on => trc_this~1.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_nios2_oci_compute_tm_count:CPU_nios2_oci_compute_tm_count_tm_count
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0
compute_tm_count[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_nios2_oci_fifowp_inc:CPU_nios2_oci_fifowp_inc_fifowp
free2 => always0~1.IN1
free3 => always0~0.IN1
tm_count[0] => LessThan1.IN4
tm_count[0] => LessThan0.IN4
tm_count[0] => Equal0.IN0
tm_count[1] => LessThan1.IN3
tm_count[1] => LessThan0.IN3
tm_count[1] => Equal0.IN1
fifowp_inc[0] <= fifowp_inc~2.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc~1.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_nios2_oci_fifocount_inc:CPU_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc~9.OUTPUTSELECT
empty => fifocount_inc~8.OUTPUTSELECT
empty => fifocount_inc~7.OUTPUTSELECT
empty => fifocount_inc~6.OUTPUTSELECT
empty => fifocount_inc~5.OUTPUTSELECT
free2 => always0~1.IN1
free3 => always0~0.IN1
tm_count[0] => fifocount_inc~9.DATAB
tm_count[0] => LessThan1.IN4
tm_count[0] => LessThan0.IN4
tm_count[0] => Equal0.IN0
tm_count[1] => fifocount_inc~8.DATAB
tm_count[1] => LessThan1.IN3
tm_count[1] => LessThan0.IN3
tm_count[1] => Equal0.IN1
fifocount_inc[0] <= fifocount_inc~9.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc~8.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc~7.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc~6.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc~5.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_pib:the_CPU_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im
clk => clk~0.IN2
jdo[0] => ~NO_FANOUT~
jdo[1] => jdo[1]~35.IN1
jdo[2] => jdo[2]~34.IN1
jdo[3] => jdo[3]~33.IN1
jdo[4] => jdo[4]~32.IN1
jdo[5] => jdo[5]~31.IN1
jdo[6] => jdo[6]~30.IN1
jdo[7] => jdo[7]~29.IN1
jdo[8] => jdo[8]~28.IN1
jdo[9] => jdo[9]~27.IN1
jdo[10] => jdo[10]~26.IN1
jdo[11] => jdo[11]~25.IN1
jdo[12] => jdo[12]~24.IN1
jdo[13] => jdo[13]~23.IN1
jdo[14] => jdo[14]~22.IN1
jdo[15] => jdo[15]~21.IN1
jdo[16] => jdo[16]~20.IN1
jdo[17] => jdo[17]~19.IN1
jdo[18] => jdo[18]~18.IN1
jdo[19] => jdo[19]~17.IN1
jdo[20] => jdo[20]~16.IN1
jdo[21] => jdo[21]~15.IN1
jdo[22] => jdo[22]~14.IN1
jdo[23] => jdo[23]~13.IN1
jdo[24] => jdo[24]~12.IN1
jdo[25] => jdo[25]~11.IN1
jdo[26] => jdo[26]~10.IN1
jdo[27] => jdo[27]~9.IN1
jdo[28] => jdo[28]~8.IN1
jdo[29] => jdo[29]~7.IN1
jdo[30] => jdo[30]~6.IN1
jdo[31] => jdo[31]~5.IN1
jdo[32] => jdo[32]~4.IN1
jdo[33] => jdo[33]~3.IN1
jdo[34] => jdo[34]~2.IN1
jdo[35] => jdo[35]~1.IN1
jdo[36] => jdo[36]~0.IN1
jdo[37] => ~NO_FANOUT~
jrst_n => trc_im_addr[6]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_wrap~reg0.ACLR
reset_n => trc_jtag_addr[16].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[0].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => trc_jtag_addr~33.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~32.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~31.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~30.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~29.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~28.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~27.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~26.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~25.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~24.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~23.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~22.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~21.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~20.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~19.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~18.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~17.OUTPUTSELECT
take_action_tracemem_a => always1~0.IN0
take_action_tracemem_b => take_action_tracemem_b~0.IN1
take_no_action_tracemem_a => always1~0.IN1
trc_ctrl[0] => comb~0.IN0
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff~0.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => trc_im_data[0].IN1
tw[1] => trc_im_data[1].IN1
tw[2] => trc_im_data[2].IN1
tw[3] => trc_im_data[3].IN1
tw[4] => trc_im_data[4].IN1
tw[5] => trc_im_data[5].IN1
tw[6] => trc_im_data[6].IN1
tw[7] => trc_im_data[7].IN1
tw[8] => trc_im_data[8].IN1
tw[9] => trc_im_data[9].IN1
tw[10] => trc_im_data[10].IN1
tw[11] => trc_im_data[11].IN1
tw[12] => trc_im_data[12].IN1
tw[13] => trc_im_data[13].IN1
tw[14] => trc_im_data[14].IN1
tw[15] => trc_im_data[15].IN1
tw[16] => trc_im_data[16].IN1
tw[17] => trc_im_data[17].IN1
tw[18] => trc_im_data[18].IN1
tw[19] => trc_im_data[19].IN1
tw[20] => trc_im_data[20].IN1
tw[21] => trc_im_data[21].IN1
tw[22] => trc_im_data[22].IN1
tw[23] => trc_im_data[23].IN1
tw[24] => trc_im_data[24].IN1
tw[25] => trc_im_data[25].IN1
tw[26] => trc_im_data[26].IN1
tw[27] => trc_im_data[27].IN1
tw[28] => trc_im_data[28].IN1
tw[29] => trc_im_data[29].IN1
tw[30] => trc_im_data[30].IN1
tw[31] => trc_im_data[31].IN1
tw[32] => trc_im_data[32].IN1
tw[33] => trc_im_data[33].IN1
tw[34] => trc_im_data[34].IN1
tw[35] => trc_im_data[35].IN1
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= tracemem_tw~0.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr[0]~6.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1]~5.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2]~4.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3]~3.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4]~2.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5]~1.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6]~0.DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff~0.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component
address_a[0] => address_a[0]~6.IN1
address_a[1] => address_a[1]~5.IN1
address_a[2] => address_a[2]~4.IN1
address_a[3] => address_a[3]~3.IN1
address_a[4] => address_a[4]~2.IN1
address_a[5] => address_a[5]~1.IN1
address_a[6] => address_a[6]~0.IN1
address_b[0] => address_b[0]~6.IN1
address_b[1] => address_b[1]~5.IN1
address_b[2] => address_b[2]~4.IN1
address_b[3] => address_b[3]~3.IN1
address_b[4] => address_b[4]~2.IN1
address_b[5] => address_b[5]~1.IN1
address_b[6] => address_b[6]~0.IN1
clock0 => clock0~0.IN1
clock1 => clock1~0.IN1
clocken0 => clocken0~0.IN1
clocken1 => clocken1~0.IN1
data_a[0] => data_a[0]~35.IN1
data_a[1] => data_a[1]~34.IN1
data_a[2] => data_a[2]~33.IN1
data_a[3] => data_a[3]~32.IN1
data_a[4] => data_a[4]~31.IN1
data_a[5] => data_a[5]~30.IN1
data_a[6] => data_a[6]~29.IN1
data_a[7] => data_a[7]~28.IN1
data_a[8] => data_a[8]~27.IN1
data_a[9] => data_a[9]~26.IN1
data_a[10] => data_a[10]~25.IN1
data_a[11] => data_a[11]~24.IN1
data_a[12] => data_a[12]~23.IN1
data_a[13] => data_a[13]~22.IN1
data_a[14] => data_a[14]~21.IN1
data_a[15] => data_a[15]~20.IN1
data_a[16] => data_a[16]~19.IN1
data_a[17] => data_a[17]~18.IN1
data_a[18] => data_a[18]~17.IN1
data_a[19] => data_a[19]~16.IN1
data_a[20] => data_a[20]~15.IN1
data_a[21] => data_a[21]~14.IN1
data_a[22] => data_a[22]~13.IN1
data_a[23] => data_a[23]~12.IN1
data_a[24] => data_a[24]~11.IN1
data_a[25] => data_a[25]~10.IN1
data_a[26] => data_a[26]~9.IN1
data_a[27] => data_a[27]~8.IN1
data_a[28] => data_a[28]~7.IN1
data_a[29] => data_a[29]~6.IN1
data_a[30] => data_a[30]~5.IN1
data_a[31] => data_a[31]~4.IN1
data_a[32] => data_a[32]~3.IN1
data_a[33] => data_a[33]~2.IN1
data_a[34] => data_a[34]~1.IN1
data_a[35] => data_a[35]~0.IN1
data_b[0] => data_b[0]~35.IN1
data_b[1] => data_b[1]~34.IN1
data_b[2] => data_b[2]~33.IN1
data_b[3] => data_b[3]~32.IN1
data_b[4] => data_b[4]~31.IN1
data_b[5] => data_b[5]~30.IN1
data_b[6] => data_b[6]~29.IN1
data_b[7] => data_b[7]~28.IN1
data_b[8] => data_b[8]~27.IN1
data_b[9] => data_b[9]~26.IN1
data_b[10] => data_b[10]~25.IN1
data_b[11] => data_b[11]~24.IN1
data_b[12] => data_b[12]~23.IN1
data_b[13] => data_b[13]~22.IN1
data_b[14] => data_b[14]~21.IN1
data_b[15] => data_b[15]~20.IN1
data_b[16] => data_b[16]~19.IN1
data_b[17] => data_b[17]~18.IN1
data_b[18] => data_b[18]~17.IN1
data_b[19] => data_b[19]~16.IN1
data_b[20] => data_b[20]~15.IN1
data_b[21] => data_b[21]~14.IN1
data_b[22] => data_b[22]~13.IN1
data_b[23] => data_b[23]~12.IN1
data_b[24] => data_b[24]~11.IN1
data_b[25] => data_b[25]~10.IN1
data_b[26] => data_b[26]~9.IN1
data_b[27] => data_b[27]~8.IN1
data_b[28] => data_b[28]~7.IN1
data_b[29] => data_b[29]~6.IN1
data_b[30] => data_b[30]~5.IN1
data_b[31] => data_b[31]~4.IN1
data_b[32] => data_b[32]~3.IN1
data_b[33] => data_b[33]~2.IN1
data_b[34] => data_b[34]~1.IN1
data_b[35] => data_b[35]~0.IN1
wren_a => wren_a~0.IN1
wren_b => wren_b~0.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_a[32] <= altsyncram:the_altsyncram.q_a
q_a[33] <= altsyncram:the_altsyncram.q_a
q_a[34] <= altsyncram:the_altsyncram.q_a
q_a[35] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b
q_b[32] <= altsyncram:the_altsyncram.q_b
q_b[33] <= altsyncram:the_altsyncram.q_b
q_b[34] <= altsyncram:the_altsyncram.q_b
q_b[35] <= altsyncram:the_altsyncram.q_b


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_e502:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_e502:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e502:auto_generated.data_a[0]
data_a[1] => altsyncram_e502:auto_generated.data_a[1]
data_a[2] => altsyncram_e502:auto_generated.data_a[2]
data_a[3] => altsyncram_e502:auto_generated.data_a[3]
data_a[4] => altsyncram_e502:auto_generated.data_a[4]
data_a[5] => altsyncram_e502:auto_generated.data_a[5]
data_a[6] => altsyncram_e502:auto_generated.data_a[6]
data_a[7] => altsyncram_e502:auto_generated.data_a[7]
data_a[8] => altsyncram_e502:auto_generated.data_a[8]
data_a[9] => altsyncram_e502:auto_generated.data_a[9]
data_a[10] => altsyncram_e502:auto_generated.data_a[10]
data_a[11] => altsyncram_e502:auto_generated.data_a[11]
data_a[12] => altsyncram_e502:auto_generated.data_a[12]
data_a[13] => altsyncram_e502:auto_generated.data_a[13]
data_a[14] => altsyncram_e502:auto_generated.data_a[14]
data_a[15] => altsyncram_e502:auto_generated.data_a[15]
data_a[16] => altsyncram_e502:auto_generated.data_a[16]
data_a[17] => altsyncram_e502:auto_generated.data_a[17]
data_a[18] => altsyncram_e502:auto_generated.data_a[18]
data_a[19] => altsyncram_e502:auto_generated.data_a[19]
data_a[20] => altsyncram_e502:auto_generated.data_a[20]
data_a[21] => altsyncram_e502:auto_generated.data_a[21]
data_a[22] => altsyncram_e502:auto_generated.data_a[22]
data_a[23] => altsyncram_e502:auto_generated.data_a[23]
data_a[24] => altsyncram_e502:auto_generated.data_a[24]
data_a[25] => altsyncram_e502:auto_generated.data_a[25]
data_a[26] => altsyncram_e502:auto_generated.data_a[26]
data_a[27] => altsyncram_e502:auto_generated.data_a[27]
data_a[28] => altsyncram_e502:auto_generated.data_a[28]
data_a[29] => altsyncram_e502:auto_generated.data_a[29]
data_a[30] => altsyncram_e502:auto_generated.data_a[30]
data_a[31] => altsyncram_e502:auto_generated.data_a[31]
data_a[32] => altsyncram_e502:auto_generated.data_a[32]
data_a[33] => altsyncram_e502:auto_generated.data_a[33]
data_a[34] => altsyncram_e502:auto_generated.data_a[34]
data_a[35] => altsyncram_e502:auto_generated.data_a[35]
data_b[0] => altsyncram_e502:auto_generated.data_b[0]
data_b[1] => altsyncram_e502:auto_generated.data_b[1]
data_b[2] => altsyncram_e502:auto_generated.data_b[2]
data_b[3] => altsyncram_e502:auto_generated.data_b[3]
data_b[4] => altsyncram_e502:auto_generated.data_b[4]
data_b[5] => altsyncram_e502:auto_generated.data_b[5]
data_b[6] => altsyncram_e502:auto_generated.data_b[6]
data_b[7] => altsyncram_e502:auto_generated.data_b[7]
data_b[8] => altsyncram_e502:auto_generated.data_b[8]
data_b[9] => altsyncram_e502:auto_generated.data_b[9]
data_b[10] => altsyncram_e502:auto_generated.data_b[10]
data_b[11] => altsyncram_e502:auto_generated.data_b[11]
data_b[12] => altsyncram_e502:auto_generated.data_b[12]
data_b[13] => altsyncram_e502:auto_generated.data_b[13]
data_b[14] => altsyncram_e502:auto_generated.data_b[14]
data_b[15] => altsyncram_e502:auto_generated.data_b[15]
data_b[16] => altsyncram_e502:auto_generated.data_b[16]
data_b[17] => altsyncram_e502:auto_generated.data_b[17]
data_b[18] => altsyncram_e502:auto_generated.data_b[18]
data_b[19] => altsyncram_e502:auto_generated.data_b[19]
data_b[20] => altsyncram_e502:auto_generated.data_b[20]
data_b[21] => altsyncram_e502:auto_generated.data_b[21]
data_b[22] => altsyncram_e502:auto_generated.data_b[22]
data_b[23] => altsyncram_e502:auto_generated.data_b[23]
data_b[24] => altsyncram_e502:auto_generated.data_b[24]
data_b[25] => altsyncram_e502:auto_generated.data_b[25]
data_b[26] => altsyncram_e502:auto_generated.data_b[26]
data_b[27] => altsyncram_e502:auto_generated.data_b[27]
data_b[28] => altsyncram_e502:auto_generated.data_b[28]
data_b[29] => altsyncram_e502:auto_generated.data_b[29]
data_b[30] => altsyncram_e502:auto_generated.data_b[30]
data_b[31] => altsyncram_e502:auto_generated.data_b[31]
data_b[32] => altsyncram_e502:auto_generated.data_b[32]
data_b[33] => altsyncram_e502:auto_generated.data_b[33]
data_b[34] => altsyncram_e502:auto_generated.data_b[34]
data_b[35] => altsyncram_e502:auto_generated.data_b[35]
address_a[0] => altsyncram_e502:auto_generated.address_a[0]
address_a[1] => altsyncram_e502:auto_generated.address_a[1]
address_a[2] => altsyncram_e502:auto_generated.address_a[2]
address_a[3] => altsyncram_e502:auto_generated.address_a[3]
address_a[4] => altsyncram_e502:auto_generated.address_a[4]
address_a[5] => altsyncram_e502:auto_generated.address_a[5]
address_a[6] => altsyncram_e502:auto_generated.address_a[6]
address_b[0] => altsyncram_e502:auto_generated.address_b[0]
address_b[1] => altsyncram_e502:auto_generated.address_b[1]
address_b[2] => altsyncram_e502:auto_generated.address_b[2]
address_b[3] => altsyncram_e502:auto_generated.address_b[3]
address_b[4] => altsyncram_e502:auto_generated.address_b[4]
address_b[5] => altsyncram_e502:auto_generated.address_b[5]
address_b[6] => altsyncram_e502:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e502:auto_generated.clock0
clock1 => altsyncram_e502:auto_generated.clock1
clocken0 => altsyncram_e502:auto_generated.clocken0
clocken1 => altsyncram_e502:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e502:auto_generated.q_a[0]
q_a[1] <= altsyncram_e502:auto_generated.q_a[1]
q_a[2] <= altsyncram_e502:auto_generated.q_a[2]
q_a[3] <= altsyncram_e502:auto_generated.q_a[3]
q_a[4] <= altsyncram_e502:auto_generated.q_a[4]
q_a[5] <= altsyncram_e502:auto_generated.q_a[5]
q_a[6] <= altsyncram_e502:auto_generated.q_a[6]
q_a[7] <= altsyncram_e502:auto_generated.q_a[7]
q_a[8] <= altsyncram_e502:auto_generated.q_a[8]
q_a[9] <= altsyncram_e502:auto_generated.q_a[9]
q_a[10] <= altsyncram_e502:auto_generated.q_a[10]
q_a[11] <= altsyncram_e502:auto_generated.q_a[11]
q_a[12] <= altsyncram_e502:auto_generated.q_a[12]
q_a[13] <= altsyncram_e502:auto_generated.q_a[13]
q_a[14] <= altsyncram_e502:auto_generated.q_a[14]
q_a[15] <= altsyncram_e502:auto_generated.q_a[15]
q_a[16] <= altsyncram_e502:auto_generated.q_a[16]
q_a[17] <= altsyncram_e502:auto_generated.q_a[17]
q_a[18] <= altsyncram_e502:auto_generated.q_a[18]
q_a[19] <= altsyncram_e502:auto_generated.q_a[19]
q_a[20] <= altsyncram_e502:auto_generated.q_a[20]
q_a[21] <= altsyncram_e502:auto_generated.q_a[21]
q_a[22] <= altsyncram_e502:auto_generated.q_a[22]
q_a[23] <= altsyncram_e502:auto_generated.q_a[23]
q_a[24] <= altsyncram_e502:auto_generated.q_a[24]
q_a[25] <= altsyncram_e502:auto_generated.q_a[25]
q_a[26] <= altsyncram_e502:auto_generated.q_a[26]
q_a[27] <= altsyncram_e502:auto_generated.q_a[27]
q_a[28] <= altsyncram_e502:auto_generated.q_a[28]
q_a[29] <= altsyncram_e502:auto_generated.q_a[29]
q_a[30] <= altsyncram_e502:auto_generated.q_a[30]
q_a[31] <= altsyncram_e502:auto_generated.q_a[31]
q_a[32] <= altsyncram_e502:auto_generated.q_a[32]
q_a[33] <= altsyncram_e502:auto_generated.q_a[33]
q_a[34] <= altsyncram_e502:auto_generated.q_a[34]
q_a[35] <= altsyncram_e502:auto_generated.q_a[35]
q_b[0] <= altsyncram_e502:auto_generated.q_b[0]
q_b[1] <= altsyncram_e502:auto_generated.q_b[1]
q_b[2] <= altsyncram_e502:auto_generated.q_b[2]
q_b[3] <= altsyncram_e502:auto_generated.q_b[3]
q_b[4] <= altsyncram_e502:auto_generated.q_b[4]
q_b[5] <= altsyncram_e502:auto_generated.q_b[5]
q_b[6] <= altsyncram_e502:auto_generated.q_b[6]
q_b[7] <= altsyncram_e502:auto_generated.q_b[7]
q_b[8] <= altsyncram_e502:auto_generated.q_b[8]
q_b[9] <= altsyncram_e502:auto_generated.q_b[9]
q_b[10] <= altsyncram_e502:auto_generated.q_b[10]
q_b[11] <= altsyncram_e502:auto_generated.q_b[11]
q_b[12] <= altsyncram_e502:auto_generated.q_b[12]
q_b[13] <= altsyncram_e502:auto_generated.q_b[13]
q_b[14] <= altsyncram_e502:auto_generated.q_b[14]
q_b[15] <= altsyncram_e502:auto_generated.q_b[15]
q_b[16] <= altsyncram_e502:auto_generated.q_b[16]
q_b[17] <= altsyncram_e502:auto_generated.q_b[17]
q_b[18] <= altsyncram_e502:auto_generated.q_b[18]
q_b[19] <= altsyncram_e502:auto_generated.q_b[19]
q_b[20] <= altsyncram_e502:auto_generated.q_b[20]
q_b[21] <= altsyncram_e502:auto_generated.q_b[21]
q_b[22] <= altsyncram_e502:auto_generated.q_b[22]
q_b[23] <= altsyncram_e502:auto_generated.q_b[23]
q_b[24] <= altsyncram_e502:auto_generated.q_b[24]
q_b[25] <= altsyncram_e502:auto_generated.q_b[25]
q_b[26] <= altsyncram_e502:auto_generated.q_b[26]
q_b[27] <= altsyncram_e502:auto_generated.q_b[27]
q_b[28] <= altsyncram_e502:auto_generated.q_b[28]
q_b[29] <= altsyncram_e502:auto_generated.q_b[29]
q_b[30] <= altsyncram_e502:auto_generated.q_b[30]
q_b[31] <= altsyncram_e502:auto_generated.q_b[31]
q_b[32] <= altsyncram_e502:auto_generated.q_b[32]
q_b[33] <= altsyncram_e502:auto_generated.q_b[33]
q_b[34] <= altsyncram_e502:auto_generated.q_b[34]
q_b[35] <= altsyncram_e502:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0]~31.IN1
MonDReg[1] => MonDReg[1]~30.IN1
MonDReg[2] => MonDReg[2]~29.IN1
MonDReg[3] => MonDReg[3]~28.IN1
MonDReg[4] => MonDReg[4]~27.IN1
MonDReg[5] => MonDReg[5]~26.IN1
MonDReg[6] => MonDReg[6]~25.IN1
MonDReg[7] => MonDReg[7]~24.IN1
MonDReg[8] => MonDReg[8]~23.IN1
MonDReg[9] => MonDReg[9]~22.IN1
MonDReg[10] => MonDReg[10]~21.IN1
MonDReg[11] => MonDReg[11]~20.IN1
MonDReg[12] => MonDReg[12]~19.IN1
MonDReg[13] => MonDReg[13]~18.IN1
MonDReg[14] => MonDReg[14]~17.IN1
MonDReg[15] => MonDReg[15]~16.IN1
MonDReg[16] => MonDReg[16]~15.IN1
MonDReg[17] => MonDReg[17]~14.IN1
MonDReg[18] => MonDReg[18]~13.IN1
MonDReg[19] => MonDReg[19]~12.IN1
MonDReg[20] => MonDReg[20]~11.IN1
MonDReg[21] => MonDReg[21]~10.IN1
MonDReg[22] => MonDReg[22]~9.IN1
MonDReg[23] => MonDReg[23]~8.IN1
MonDReg[24] => MonDReg[24]~7.IN1
MonDReg[25] => MonDReg[25]~6.IN1
MonDReg[26] => MonDReg[26]~5.IN1
MonDReg[27] => MonDReg[27]~4.IN1
MonDReg[28] => MonDReg[28]~3.IN1
MonDReg[29] => MonDReg[29]~2.IN1
MonDReg[30] => MonDReg[30]~1.IN1
MonDReg[31] => MonDReg[31]~0.IN1
break_readreg[0] => break_readreg[0]~31.IN1
break_readreg[1] => break_readreg[1]~30.IN1
break_readreg[2] => break_readreg[2]~29.IN1
break_readreg[3] => break_readreg[3]~28.IN1
break_readreg[4] => break_readreg[4]~27.IN1
break_readreg[5] => break_readreg[5]~26.IN1
break_readreg[6] => break_readreg[6]~25.IN1
break_readreg[7] => break_readreg[7]~24.IN1
break_readreg[8] => break_readreg[8]~23.IN1
break_readreg[9] => break_readreg[9]~22.IN1
break_readreg[10] => break_readreg[10]~21.IN1
break_readreg[11] => break_readreg[11]~20.IN1
break_readreg[12] => break_readreg[12]~19.IN1
break_readreg[13] => break_readreg[13]~18.IN1
break_readreg[14] => break_readreg[14]~17.IN1
break_readreg[15] => break_readreg[15]~16.IN1
break_readreg[16] => break_readreg[16]~15.IN1
break_readreg[17] => break_readreg[17]~14.IN1
break_readreg[18] => break_readreg[18]~13.IN1
break_readreg[19] => break_readreg[19]~12.IN1
break_readreg[20] => break_readreg[20]~11.IN1
break_readreg[21] => break_readreg[21]~10.IN1
break_readreg[22] => break_readreg[22]~9.IN1
break_readreg[23] => break_readreg[23]~8.IN1
break_readreg[24] => break_readreg[24]~7.IN1
break_readreg[25] => break_readreg[25]~6.IN1
break_readreg[26] => break_readreg[26]~5.IN1
break_readreg[27] => break_readreg[27]~4.IN1
break_readreg[28] => break_readreg[28]~3.IN1
break_readreg[29] => break_readreg[29]~2.IN1
break_readreg[30] => break_readreg[30]~1.IN1
break_readreg[31] => break_readreg[31]~0.IN1
clk => clk~0.IN1
dbrk_hit0_latch => dbrk_hit0_latch~0.IN1
dbrk_hit1_latch => dbrk_hit1_latch~0.IN1
dbrk_hit2_latch => dbrk_hit2_latch~0.IN1
dbrk_hit3_latch => dbrk_hit3_latch~0.IN1
debugack => debugack~0.IN1
monitor_error => monitor_error~0.IN1
monitor_ready => monitor_ready~0.IN1
reset_n => reset_n~0.IN1
resetlatch => resetlatch~0.IN1
tracemem_on => tracemem_on~0.IN1
tracemem_trcdata[0] => tracemem_trcdata[0]~35.IN1
tracemem_trcdata[1] => tracemem_trcdata[1]~34.IN1
tracemem_trcdata[2] => tracemem_trcdata[2]~33.IN1
tracemem_trcdata[3] => tracemem_trcdata[3]~32.IN1
tracemem_trcdata[4] => tracemem_trcdata[4]~31.IN1
tracemem_trcdata[5] => tracemem_trcdata[5]~30.IN1
tracemem_trcdata[6] => tracemem_trcdata[6]~29.IN1
tracemem_trcdata[7] => tracemem_trcdata[7]~28.IN1
tracemem_trcdata[8] => tracemem_trcdata[8]~27.IN1
tracemem_trcdata[9] => tracemem_trcdata[9]~26.IN1
tracemem_trcdata[10] => tracemem_trcdata[10]~25.IN1
tracemem_trcdata[11] => tracemem_trcdata[11]~24.IN1
tracemem_trcdata[12] => tracemem_trcdata[12]~23.IN1
tracemem_trcdata[13] => tracemem_trcdata[13]~22.IN1
tracemem_trcdata[14] => tracemem_trcdata[14]~21.IN1
tracemem_trcdata[15] => tracemem_trcdata[15]~20.IN1
tracemem_trcdata[16] => tracemem_trcdata[16]~19.IN1
tracemem_trcdata[17] => tracemem_trcdata[17]~18.IN1
tracemem_trcdata[18] => tracemem_trcdata[18]~17.IN1
tracemem_trcdata[19] => tracemem_trcdata[19]~16.IN1
tracemem_trcdata[20] => tracemem_trcdata[20]~15.IN1
tracemem_trcdata[21] => tracemem_trcdata[21]~14.IN1
tracemem_trcdata[22] => tracemem_trcdata[22]~13.IN1
tracemem_trcdata[23] => tracemem_trcdata[23]~12.IN1
tracemem_trcdata[24] => tracemem_trcdata[24]~11.IN1
tracemem_trcdata[25] => tracemem_trcdata[25]~10.IN1
tracemem_trcdata[26] => tracemem_trcdata[26]~9.IN1
tracemem_trcdata[27] => tracemem_trcdata[27]~8.IN1
tracemem_trcdata[28] => tracemem_trcdata[28]~7.IN1
tracemem_trcdata[29] => tracemem_trcdata[29]~6.IN1
tracemem_trcdata[30] => tracemem_trcdata[30]~5.IN1
tracemem_trcdata[31] => tracemem_trcdata[31]~4.IN1
tracemem_trcdata[32] => tracemem_trcdata[32]~3.IN1
tracemem_trcdata[33] => tracemem_trcdata[33]~2.IN1
tracemem_trcdata[34] => tracemem_trcdata[34]~1.IN1
tracemem_trcdata[35] => tracemem_trcdata[35]~0.IN1
tracemem_tw => tracemem_tw~0.IN1
trc_im_addr[0] => trc_im_addr[0]~6.IN1
trc_im_addr[1] => trc_im_addr[1]~5.IN1
trc_im_addr[2] => trc_im_addr[2]~4.IN1
trc_im_addr[3] => trc_im_addr[3]~3.IN1
trc_im_addr[4] => trc_im_addr[4]~2.IN1
trc_im_addr[5] => trc_im_addr[5]~1.IN1
trc_im_addr[6] => trc_im_addr[6]~0.IN1
trc_on => trc_on~0.IN1
trc_wrap => trc_wrap~0.IN1
trigbrktype => trigbrktype~0.IN1
trigger_state_1 => trigger_state_1~0.IN1
jdo[0] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[1] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[2] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[3] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[4] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[5] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[6] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[7] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[8] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[9] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[10] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[11] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[12] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[13] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[14] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[15] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[16] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[17] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[18] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[19] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[20] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[21] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[22] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[23] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[24] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[25] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[26] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[27] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[28] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[29] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[30] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[31] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[32] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[33] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[34] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[35] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[36] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jdo[37] <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jdo
jrst_n <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.jrst_n
st_ready_test_idle <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.st_ready_test_idle
take_action_break_a <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.take_action_break_a
take_action_break_b <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.take_action_break_b
take_action_break_c <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.take_action_break_c
take_action_ocimem_a <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.take_action_ocimem_a
take_action_ocimem_b <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.take_action_ocimem_b
take_action_tracectrl <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.take_action_tracectrl
take_action_tracemem_a <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.take_action_tracemem_a
take_action_tracemem_b <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.take_action_tracemem_b
take_no_action_break_a <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.take_no_action_break_a
take_no_action_break_b <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.take_no_action_break_b
take_no_action_break_c <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.take_no_action_break_c
take_no_action_ocimem_a <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.take_no_action_ocimem_a
take_no_action_tracemem_a <= CPU_jtag_debug_module:the_CPU_jtag_debug_module1.take_no_action_tracemem_a


|ucos|nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module:the_CPU_jtag_debug_module1
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN0
MonDReg[16] => Mux20.IN0
MonDReg[17] => Mux19.IN0
MonDReg[18] => Mux18.IN0
MonDReg[19] => Mux17.IN0
MonDReg[20] => Mux16.IN0
MonDReg[21] => Mux15.IN0
MonDReg[22] => Mux14.IN0
MonDReg[23] => Mux13.IN0
MonDReg[24] => Mux12.IN0
MonDReg[25] => Mux11.IN0
MonDReg[26] => Mux10.IN0
MonDReg[27] => Mux9.IN0
MonDReg[28] => Mux8.IN0
MonDReg[29] => Mux7.IN0
MonDReg[30] => Mux6.IN0
MonDReg[31] => Mux5.IN0
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN1
break_readreg[16] => Mux20.IN1
break_readreg[17] => Mux19.IN1
break_readreg[18] => Mux18.IN1
break_readreg[19] => Mux17.IN1
break_readreg[20] => Mux16.IN1
break_readreg[21] => Mux15.IN1
break_readreg[22] => Mux14.IN1
break_readreg[23] => Mux13.IN1
break_readreg[24] => Mux12.IN1
break_readreg[25] => Mux11.IN1
break_readreg[26] => Mux10.IN1
break_readreg[27] => Mux9.IN1
break_readreg[28] => Mux8.IN1
break_readreg[29] => Mux7.IN1
break_readreg[30] => Mux6.IN1
break_readreg[31] => Mux5.IN1
clk => dr_update1.CLK
clk => dr_update2.CLK
clk => jxdr.CLK
clrn => jrst_n.DATAIN
clrn => ir_out[0]~reg0.ACLR
clrn => ir_out[1]~reg0.ACLR
clrn => in_between_shiftdr_and_updatedr.ACLR
clrn => sr[37].ACLR
clrn => sr[36].ACLR
clrn => sr[35].ACLR
clrn => sr[34].ACLR
clrn => sr[33].ACLR
clrn => sr[32].ACLR
clrn => sr[31].ACLR
clrn => sr[30].ACLR
clrn => sr[29].ACLR
clrn => sr[28].ACLR
clrn => sr[27].ACLR
clrn => sr[26].ACLR
clrn => sr[25].ACLR
clrn => sr[24].ACLR
clrn => sr[23].ACLR
clrn => sr[22].ACLR
clrn => sr[21].ACLR
clrn => sr[20].ACLR
clrn => sr[19].ACLR
clrn => sr[18].ACLR
clrn => sr[17].ACLR
clrn => sr[16].ACLR
clrn => sr[15].ACLR
clrn => sr[14].ACLR
clrn => sr[13].ACLR
clrn => sr[12].ACLR
clrn => sr[11].ACLR
clrn => sr[10].ACLR
clrn => sr[9].ACLR
clrn => sr[8].ACLR
clrn => sr[7].ACLR
clrn => sr[6].ACLR
clrn => sr[5].ACLR
clrn => sr[4].ACLR
clrn => sr[3].ACLR
clrn => sr[2].ACLR
clrn => sr[1].ACLR
clrn => sr[0].ACLR
clrn => ir[1].ENA
clrn => ir[0].ENA
clrn => DRsize~8.IN1
dbrk_hit0_latch => Mux4.IN0
dbrk_hit1_latch => Mux3.IN0
dbrk_hit2_latch => Mux2.IN0
dbrk_hit3_latch => Mux1.IN0
debugack => ir_out[1]~reg0.DATAIN
debugack => Mux2.IN1
ena => st_updateir~0.IN1
ena => st_updatedr~0.IN1
ena => always2~4.IN0
ena => always2~1.IN0
ir_in[0] => ir~1.DATAB
ir_in[0] => Decoder0.IN1
ir_in[1] => ir~0.DATAB
ir_in[1] => Decoder0.IN0
jtag_state_sdr => st_shiftdr~0.IN1
jtag_state_udr => st_updateir~1.IN0
jtag_state_udr => st_updatedr~1.IN1
monitor_error => Mux3.IN1
monitor_ready => ir_out[0]~reg0.DATAIN
monitor_ready => Mux37.IN0
raw_tck => ir_out[1]~reg0.CLK
raw_tck => ir_out[0]~reg0.CLK
raw_tck => sr[37].CLK
raw_tck => sr[36].CLK
raw_tck => sr[35].CLK
raw_tck => sr[34].CLK
raw_tck => sr[33].CLK
raw_tck => sr[32].CLK
raw_tck => sr[31].CLK
raw_tck => sr[30].CLK
raw_tck => sr[29].CLK
raw_tck => sr[28].CLK
raw_tck => sr[27].CLK
raw_tck => sr[26].CLK
raw_tck => sr[25].CLK
raw_tck => sr[24].CLK
raw_tck => sr[23].CLK
raw_tck => sr[22].CLK
raw_tck => sr[21].CLK
raw_tck => sr[20].CLK
raw_tck => sr[19].CLK
raw_tck => sr[18].CLK
raw_tck => sr[17].CLK
raw_tck => sr[16].CLK
raw_tck => sr[15].CLK
raw_tck => sr[14].CLK
raw_tck => sr[13].CLK
raw_tck => sr[12].CLK
raw_tck => sr[11].CLK
raw_tck => sr[10].CLK
raw_tck => sr[9].CLK
raw_tck => sr[8].CLK
raw_tck => sr[7].CLK
raw_tck => sr[6].CLK
raw_tck => sr[5].CLK
raw_tck => sr[4].CLK
raw_tck => sr[3].CLK
raw_tck => sr[2].CLK
raw_tck => sr[1].CLK
raw_tck => sr[0].CLK
raw_tck => ir[1].CLK
raw_tck => ir[0].CLK
raw_tck => jdo[37]~reg0.CLK
raw_tck => jdo[36]~reg0.CLK
raw_tck => jdo[35]~reg0.CLK
raw_tck => jdo[34]~reg0.CLK
raw_tck => jdo[33]~reg0.CLK
raw_tck => jdo[32]~reg0.CLK
raw_tck => jdo[31]~reg0.CLK
raw_tck => jdo[30]~reg0.CLK
raw_tck => jdo[29]~reg0.CLK
raw_tck => jdo[28]~reg0.CLK
raw_tck => jdo[27]~reg0.CLK
raw_tck => jdo[26]~reg0.CLK
raw_tck => jdo[25]~reg0.CLK
raw_tck => jdo[24]~reg0.CLK
raw_tck => jdo[23]~reg0.CLK
raw_tck => jdo[22]~reg0.CLK
raw_tck => jdo[21]~reg0.CLK
raw_tck => jdo[20]~reg0.CLK
raw_tck => jdo[19]~reg0.CLK
raw_tck => jdo[18]~reg0.CLK
raw_tck => jdo[17]~reg0.CLK
raw_tck => jdo[16]~reg0.CLK
raw_tck => jdo[15]~reg0.CLK
raw_tck => jdo[14]~reg0.CLK
raw_tck => jdo[13]~reg0.CLK
raw_tck => jdo[12]~reg0.CLK
raw_tck => jdo[11]~reg0.CLK
raw_tck => jdo[10]~reg0.CLK
raw_tck => jdo[9]~reg0.CLK
raw_tck => jdo[8]~reg0.CLK
raw_tck => jdo[7]~reg0.CLK
raw_tck => jdo[6]~reg0.CLK
raw_tck => jdo[5]~reg0.CLK
raw_tck => jdo[4]~reg0.CLK
raw_tck => jdo[3]~reg0.CLK
raw_tck => jdo[2]~reg0.CLK
raw_tck => jdo[1]~reg0.CLK
raw_tck => jdo[0]~reg0.CLK
raw_tck => st_updatedr.CLK
raw_tck => st_updateir.CLK
raw_tck => st_shiftdr.CLK
raw_tck => in_between_shiftdr_and_updatedr.CLK
raw_tck => DRsize~7.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN1
rti => st_ready_test_idle.DATAIN
shift => always2~3.IN1
shift => always2~0.IN1
tdi => sr~5.DATAB
tdi => sr~4.DATAB
tdi => sr~3.DATAB
tdi => sr~2.DATAB
tdi => sr~1.DATAB
tdi => sr~0.DATAB
tracemem_on => Mux1.IN1
tracemem_trcdata[0] => Mux37.IN1
tracemem_trcdata[1] => Mux36.IN2
tracemem_trcdata[2] => Mux35.IN2
tracemem_trcdata[3] => Mux34.IN2
tracemem_trcdata[4] => Mux33.IN2
tracemem_trcdata[5] => Mux32.IN2
tracemem_trcdata[6] => Mux31.IN2
tracemem_trcdata[7] => Mux30.IN2
tracemem_trcdata[8] => Mux29.IN2
tracemem_trcdata[9] => Mux28.IN3
tracemem_trcdata[10] => Mux27.IN3
tracemem_trcdata[11] => Mux26.IN3
tracemem_trcdata[12] => Mux25.IN3
tracemem_trcdata[13] => Mux24.IN3
tracemem_trcdata[14] => Mux23.IN3
tracemem_trcdata[15] => Mux22.IN3
tracemem_trcdata[16] => Mux21.IN2
tracemem_trcdata[17] => Mux20.IN2
tracemem_trcdata[18] => Mux19.IN2
tracemem_trcdata[19] => Mux18.IN2
tracemem_trcdata[20] => Mux17.IN2
tracemem_trcdata[21] => Mux16.IN2
tracemem_trcdata[22] => Mux15.IN2
tracemem_trcdata[23] => Mux14.IN2
tracemem_trcdata[24] => Mux13.IN2
tracemem_trcdata[25] => Mux12.IN2
tracemem_trcdata[26] => Mux11.IN2
tracemem_trcdata[27] => Mux10.IN2
tracemem_trcdata[28] => Mux9.IN2
tracemem_trcdata[29] => Mux8.IN2
tracemem_trcdata[30] => Mux7.IN2
tracemem_trcdata[31] => Mux6.IN2
tracemem_trcdata[32] => Mux5.IN2
tracemem_trcdata[33] => Mux4.IN2
tracemem_trcdata[34] => Mux3.IN2
tracemem_trcdata[35] => Mux2.IN2
tracemem_tw => Mux0.IN0
trc_im_addr[0] => Mux35.IN3
trc_im_addr[1] => Mux34.IN3
trc_im_addr[2] => Mux33.IN3
trc_im_addr[3] => Mux32.IN3
trc_im_addr[4] => Mux31.IN3
trc_im_addr[5] => Mux30.IN3
trc_im_addr[6] => Mux29.IN3
trc_on => Mux37.IN2
trc_wrap => Mux36.IN3
trigbrktype => Mux37.IN3
trigger_state_1 => Mux0.IN1
update => ~NO_FANOUT~
usr1 => st_updateir~0.IN0
usr1 => always2~0.IN0
usr1 => always2~3.IN0
usr1 => st_updatedr~0.IN0
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
jdo[0] <= jdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= clrn.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= rti.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c~1.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl~1.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a~0.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo~0.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|KEY_PIO_s1_arbitrator:the_KEY_PIO_s1
CPU_data_master_address_to_slave[0] => ~NO_FANOUT~
CPU_data_master_address_to_slave[1] => ~NO_FANOUT~
CPU_data_master_address_to_slave[2] => KEY_PIO_s1_address[0].DATAIN
CPU_data_master_address_to_slave[3] => KEY_PIO_s1_address[1].DATAIN
CPU_data_master_address_to_slave[4] => Equal0.IN0
CPU_data_master_address_to_slave[5] => Equal0.IN9
CPU_data_master_address_to_slave[6] => Equal0.IN8
CPU_data_master_address_to_slave[7] => Equal0.IN7
CPU_data_master_address_to_slave[8] => Equal0.IN6
CPU_data_master_address_to_slave[9] => Equal0.IN5
CPU_data_master_address_to_slave[10] => Equal0.IN4
CPU_data_master_address_to_slave[11] => Equal0.IN3
CPU_data_master_address_to_slave[12] => Equal0.IN1
CPU_data_master_address_to_slave[13] => Equal0.IN2
CPU_data_master_read => KEY_PIO_s1_in_a_read_cycle.IN0
CPU_data_master_read => CPU_data_master_requests_KEY_PIO_s1~0.IN1
CPU_data_master_waitrequest => CPU_data_master_qualified_request_KEY_PIO_s1~0.IN0
CPU_data_master_write => KEY_PIO_s1_write_n~0.IN0
CPU_data_master_write => CPU_data_master_qualified_request_KEY_PIO_s1~0.IN1
CPU_data_master_write => CPU_data_master_requests_KEY_PIO_s1~0.IN0
CPU_data_master_writedata[0] => KEY_PIO_s1_writedata[0].DATAIN
CPU_data_master_writedata[1] => KEY_PIO_s1_writedata[1].DATAIN
CPU_data_master_writedata[2] => KEY_PIO_s1_writedata[2].DATAIN
CPU_data_master_writedata[3] => KEY_PIO_s1_writedata[3].DATAIN
CPU_data_master_writedata[4] => ~NO_FANOUT~
CPU_data_master_writedata[5] => ~NO_FANOUT~
CPU_data_master_writedata[6] => ~NO_FANOUT~
CPU_data_master_writedata[7] => ~NO_FANOUT~
CPU_data_master_writedata[8] => ~NO_FANOUT~
CPU_data_master_writedata[9] => ~NO_FANOUT~
CPU_data_master_writedata[10] => ~NO_FANOUT~
CPU_data_master_writedata[11] => ~NO_FANOUT~
CPU_data_master_writedata[12] => ~NO_FANOUT~
CPU_data_master_writedata[13] => ~NO_FANOUT~
CPU_data_master_writedata[14] => ~NO_FANOUT~
CPU_data_master_writedata[15] => ~NO_FANOUT~
CPU_data_master_writedata[16] => ~NO_FANOUT~
CPU_data_master_writedata[17] => ~NO_FANOUT~
CPU_data_master_writedata[18] => ~NO_FANOUT~
CPU_data_master_writedata[19] => ~NO_FANOUT~
CPU_data_master_writedata[20] => ~NO_FANOUT~
CPU_data_master_writedata[21] => ~NO_FANOUT~
CPU_data_master_writedata[22] => ~NO_FANOUT~
CPU_data_master_writedata[23] => ~NO_FANOUT~
CPU_data_master_writedata[24] => ~NO_FANOUT~
CPU_data_master_writedata[25] => ~NO_FANOUT~
CPU_data_master_writedata[26] => ~NO_FANOUT~
CPU_data_master_writedata[27] => ~NO_FANOUT~
CPU_data_master_writedata[28] => ~NO_FANOUT~
CPU_data_master_writedata[29] => ~NO_FANOUT~
CPU_data_master_writedata[30] => ~NO_FANOUT~
CPU_data_master_writedata[31] => ~NO_FANOUT~
KEY_PIO_s1_irq => KEY_PIO_s1_irq_from_sa.DATAIN
KEY_PIO_s1_readdata[0] => KEY_PIO_s1_readdata_from_sa[0].DATAIN
KEY_PIO_s1_readdata[1] => KEY_PIO_s1_readdata_from_sa[1].DATAIN
KEY_PIO_s1_readdata[2] => KEY_PIO_s1_readdata_from_sa[2].DATAIN
KEY_PIO_s1_readdata[3] => KEY_PIO_s1_readdata_from_sa[3].DATAIN
clk => d1_reasons_to_wait.CLK
clk => d1_KEY_PIO_s1_end_xfer~reg0.CLK
reset_n => KEY_PIO_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_KEY_PIO_s1_end_xfer~reg0.PRESET
CPU_data_master_granted_KEY_PIO_s1 <= CPU_data_master_qualified_request_KEY_PIO_s1~1.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_qualified_request_KEY_PIO_s1 <= CPU_data_master_qualified_request_KEY_PIO_s1~1.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_read_data_valid_KEY_PIO_s1 <= <GND>
CPU_data_master_requests_KEY_PIO_s1 <= CPU_data_master_requests_KEY_PIO_s1~1.DB_MAX_OUTPUT_PORT_TYPE
KEY_PIO_s1_address[0] <= CPU_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
KEY_PIO_s1_address[1] <= CPU_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
KEY_PIO_s1_chipselect <= CPU_data_master_qualified_request_KEY_PIO_s1~1.DB_MAX_OUTPUT_PORT_TYPE
KEY_PIO_s1_irq_from_sa <= KEY_PIO_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
KEY_PIO_s1_readdata_from_sa[0] <= KEY_PIO_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
KEY_PIO_s1_readdata_from_sa[1] <= KEY_PIO_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
KEY_PIO_s1_readdata_from_sa[2] <= KEY_PIO_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
KEY_PIO_s1_readdata_from_sa[3] <= KEY_PIO_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
KEY_PIO_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
KEY_PIO_s1_write_n <= KEY_PIO_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
KEY_PIO_s1_writedata[0] <= CPU_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
KEY_PIO_s1_writedata[1] <= CPU_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
KEY_PIO_s1_writedata[2] <= CPU_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
KEY_PIO_s1_writedata[3] <= CPU_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
d1_KEY_PIO_s1_end_xfer <= d1_KEY_PIO_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|KEY_PIO:the_KEY_PIO
address[0] => Equal0.IN30
address[0] => Equal1.IN30
address[1] => Equal0.IN31
address[1] => Equal1.IN61
chipselect => always1~0.IN1
clk => readdata[3]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => irq_mask[3].CLK
clk => irq_mask[2].CLK
clk => irq_mask[1].CLK
clk => irq_mask[0].CLK
in_port[0] => irq~0.IN1
in_port[0] => read_mux_out~0.IN1
in_port[1] => irq~1.IN1
in_port[1] => read_mux_out~1.IN1
in_port[2] => irq~2.IN1
in_port[2] => read_mux_out~2.IN1
in_port[3] => irq~3.IN1
in_port[3] => read_mux_out~3.IN1
reset_n => irq_mask[0].ACLR
reset_n => irq_mask[1].ACLR
reset_n => irq_mask[2].ACLR
reset_n => irq_mask[3].ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[0]~reg0.ACLR
write_n => always1~0.IN0
writedata[0] => irq_mask[0].DATAIN
writedata[1] => irq_mask[1].DATAIN
writedata[2] => irq_mask[2].DATAIN
writedata[3] => irq_mask[3].DATAIN
irq <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|LED_PIO_s1_arbitrator:the_LED_PIO_s1
CPU_data_master_address_to_slave[0] => ~NO_FANOUT~
CPU_data_master_address_to_slave[1] => ~NO_FANOUT~
CPU_data_master_address_to_slave[2] => LED_PIO_s1_address[0].DATAIN
CPU_data_master_address_to_slave[3] => LED_PIO_s1_address[1].DATAIN
CPU_data_master_address_to_slave[4] => Equal0.IN9
CPU_data_master_address_to_slave[5] => Equal0.IN8
CPU_data_master_address_to_slave[6] => Equal0.IN7
CPU_data_master_address_to_slave[7] => Equal0.IN6
CPU_data_master_address_to_slave[8] => Equal0.IN5
CPU_data_master_address_to_slave[9] => Equal0.IN4
CPU_data_master_address_to_slave[10] => Equal0.IN3
CPU_data_master_address_to_slave[11] => Equal0.IN2
CPU_data_master_address_to_slave[12] => Equal0.IN0
CPU_data_master_address_to_slave[13] => Equal0.IN1
CPU_data_master_byteenable[0] => LED_PIO_s1_pretend_byte_enable.DATAB
CPU_data_master_byteenable[1] => ~NO_FANOUT~
CPU_data_master_byteenable[2] => ~NO_FANOUT~
CPU_data_master_byteenable[3] => ~NO_FANOUT~
CPU_data_master_read => LED_PIO_s1_in_a_read_cycle.IN0
CPU_data_master_read => CPU_data_master_requests_LED_PIO_s1~0.IN1
CPU_data_master_waitrequest => CPU_data_master_qualified_request_LED_PIO_s1~0.IN0
CPU_data_master_write => LED_PIO_s1_write_n~0.IN0
CPU_data_master_write => CPU_data_master_qualified_request_LED_PIO_s1~0.IN1
CPU_data_master_write => CPU_data_master_requests_LED_PIO_s1~2.IN0
CPU_data_master_write => CPU_data_master_requests_LED_PIO_s1~0.IN0
CPU_data_master_writedata[0] => LED_PIO_s1_writedata[0].DATAIN
CPU_data_master_writedata[1] => LED_PIO_s1_writedata[1].DATAIN
CPU_data_master_writedata[2] => LED_PIO_s1_writedata[2].DATAIN
CPU_data_master_writedata[3] => LED_PIO_s1_writedata[3].DATAIN
CPU_data_master_writedata[4] => LED_PIO_s1_writedata[4].DATAIN
CPU_data_master_writedata[5] => LED_PIO_s1_writedata[5].DATAIN
CPU_data_master_writedata[6] => LED_PIO_s1_writedata[6].DATAIN
CPU_data_master_writedata[7] => LED_PIO_s1_writedata[7].DATAIN
CPU_data_master_writedata[8] => ~NO_FANOUT~
CPU_data_master_writedata[9] => ~NO_FANOUT~
CPU_data_master_writedata[10] => ~NO_FANOUT~
CPU_data_master_writedata[11] => ~NO_FANOUT~
CPU_data_master_writedata[12] => ~NO_FANOUT~
CPU_data_master_writedata[13] => ~NO_FANOUT~
CPU_data_master_writedata[14] => ~NO_FANOUT~
CPU_data_master_writedata[15] => ~NO_FANOUT~
CPU_data_master_writedata[16] => ~NO_FANOUT~
CPU_data_master_writedata[17] => ~NO_FANOUT~
CPU_data_master_writedata[18] => ~NO_FANOUT~
CPU_data_master_writedata[19] => ~NO_FANOUT~
CPU_data_master_writedata[20] => ~NO_FANOUT~
CPU_data_master_writedata[21] => ~NO_FANOUT~
CPU_data_master_writedata[22] => ~NO_FANOUT~
CPU_data_master_writedata[23] => ~NO_FANOUT~
CPU_data_master_writedata[24] => ~NO_FANOUT~
CPU_data_master_writedata[25] => ~NO_FANOUT~
CPU_data_master_writedata[26] => ~NO_FANOUT~
CPU_data_master_writedata[27] => ~NO_FANOUT~
CPU_data_master_writedata[28] => ~NO_FANOUT~
CPU_data_master_writedata[29] => ~NO_FANOUT~
CPU_data_master_writedata[30] => ~NO_FANOUT~
CPU_data_master_writedata[31] => ~NO_FANOUT~
clk => d1_reasons_to_wait.CLK
clk => d1_LED_PIO_s1_end_xfer~reg0.CLK
reset_n => LED_PIO_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_LED_PIO_s1_end_xfer~reg0.PRESET
CPU_data_master_granted_LED_PIO_s1 <= CPU_data_master_qualified_request_LED_PIO_s1~1.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_qualified_request_LED_PIO_s1 <= CPU_data_master_qualified_request_LED_PIO_s1~1.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_read_data_valid_LED_PIO_s1 <= <GND>
CPU_data_master_requests_LED_PIO_s1 <= CPU_data_master_requests_LED_PIO_s1~2.DB_MAX_OUTPUT_PORT_TYPE
LED_PIO_s1_address[0] <= CPU_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
LED_PIO_s1_address[1] <= CPU_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
LED_PIO_s1_chipselect <= CPU_data_master_qualified_request_LED_PIO_s1~1.DB_MAX_OUTPUT_PORT_TYPE
LED_PIO_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
LED_PIO_s1_write_n <= LED_PIO_s1_write_n~1.DB_MAX_OUTPUT_PORT_TYPE
LED_PIO_s1_writedata[0] <= CPU_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
LED_PIO_s1_writedata[1] <= CPU_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
LED_PIO_s1_writedata[2] <= CPU_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
LED_PIO_s1_writedata[3] <= CPU_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
LED_PIO_s1_writedata[4] <= CPU_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
LED_PIO_s1_writedata[5] <= CPU_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
LED_PIO_s1_writedata[6] <= CPU_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
LED_PIO_s1_writedata[7] <= CPU_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
d1_LED_PIO_s1_end_xfer <= d1_LED_PIO_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|LED_PIO:the_LED_PIO
address[0] => Equal0.IN30
address[1] => Equal0.IN31
chipselect => always0~0.IN1
clk => data_out[7].CLK
clk => data_out[6].CLK
clk => data_out[5].CLK
clk => data_out[4].CLK
clk => data_out[3].CLK
clk => data_out[2].CLK
clk => data_out[1].CLK
clk => data_out[0].CLK
reset_n => data_out[7].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[0].ACLR
write_n => always0~0.IN0
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|onchip_RAM_s1_arbitrator:the_onchip_RAM_s1
CPU_data_master_address_to_slave[0] => ~NO_FANOUT~
CPU_data_master_address_to_slave[1] => ~NO_FANOUT~
CPU_data_master_address_to_slave[2] => onchip_RAM_s1_address~8.DATAB
CPU_data_master_address_to_slave[3] => onchip_RAM_s1_address~7.DATAB
CPU_data_master_address_to_slave[4] => onchip_RAM_s1_address~6.DATAB
CPU_data_master_address_to_slave[5] => onchip_RAM_s1_address~5.DATAB
CPU_data_master_address_to_slave[6] => onchip_RAM_s1_address~4.DATAB
CPU_data_master_address_to_slave[7] => onchip_RAM_s1_address~3.DATAB
CPU_data_master_address_to_slave[8] => onchip_RAM_s1_address~2.DATAB
CPU_data_master_address_to_slave[9] => onchip_RAM_s1_address~1.DATAB
CPU_data_master_address_to_slave[10] => onchip_RAM_s1_address~0.DATAB
CPU_data_master_address_to_slave[11] => Equal0.IN24
CPU_data_master_address_to_slave[12] => Equal0.IN0
CPU_data_master_address_to_slave[13] => Equal0.IN23
CPU_data_master_byteenable[0] => onchip_RAM_s1_byteenable~3.DATAB
CPU_data_master_byteenable[1] => onchip_RAM_s1_byteenable~2.DATAB
CPU_data_master_byteenable[2] => onchip_RAM_s1_byteenable~1.DATAB
CPU_data_master_byteenable[3] => onchip_RAM_s1_byteenable~0.DATAB
CPU_data_master_read => CPU_data_master_read_data_valid_onchip_RAM_s1_shift_register_in~0.IN0
CPU_data_master_read => CPU_data_master_qualified_request_onchip_RAM_s1~0.IN1
CPU_data_master_read => CPU_data_master_requests_onchip_RAM_s1~0.IN0
CPU_data_master_waitrequest => CPU_data_master_qualified_request_onchip_RAM_s1~1.IN1
CPU_data_master_write => onchip_RAM_s1_write~0.IN0
CPU_data_master_write => CPU_data_master_qualified_request_onchip_RAM_s1~1.IN0
CPU_data_master_write => CPU_data_master_requests_onchip_RAM_s1~0.IN1
CPU_data_master_writedata[0] => onchip_RAM_s1_writedata[0].DATAIN
CPU_data_master_writedata[1] => onchip_RAM_s1_writedata[1].DATAIN
CPU_data_master_writedata[2] => onchip_RAM_s1_writedata[2].DATAIN
CPU_data_master_writedata[3] => onchip_RAM_s1_writedata[3].DATAIN
CPU_data_master_writedata[4] => onchip_RAM_s1_writedata[4].DATAIN
CPU_data_master_writedata[5] => onchip_RAM_s1_writedata[5].DATAIN
CPU_data_master_writedata[6] => onchip_RAM_s1_writedata[6].DATAIN
CPU_data_master_writedata[7] => onchip_RAM_s1_writedata[7].DATAIN
CPU_data_master_writedata[8] => onchip_RAM_s1_writedata[8].DATAIN
CPU_data_master_writedata[9] => onchip_RAM_s1_writedata[9].DATAIN
CPU_data_master_writedata[10] => onchip_RAM_s1_writedata[10].DATAIN
CPU_data_master_writedata[11] => onchip_RAM_s1_writedata[11].DATAIN
CPU_data_master_writedata[12] => onchip_RAM_s1_writedata[12].DATAIN
CPU_data_master_writedata[13] => onchip_RAM_s1_writedata[13].DATAIN
CPU_data_master_writedata[14] => onchip_RAM_s1_writedata[14].DATAIN
CPU_data_master_writedata[15] => onchip_RAM_s1_writedata[15].DATAIN
CPU_data_master_writedata[16] => onchip_RAM_s1_writedata[16].DATAIN
CPU_data_master_writedata[17] => onchip_RAM_s1_writedata[17].DATAIN
CPU_data_master_writedata[18] => onchip_RAM_s1_writedata[18].DATAIN
CPU_data_master_writedata[19] => onchip_RAM_s1_writedata[19].DATAIN
CPU_data_master_writedata[20] => onchip_RAM_s1_writedata[20].DATAIN
CPU_data_master_writedata[21] => onchip_RAM_s1_writedata[21].DATAIN
CPU_data_master_writedata[22] => onchip_RAM_s1_writedata[22].DATAIN
CPU_data_master_writedata[23] => onchip_RAM_s1_writedata[23].DATAIN
CPU_data_master_writedata[24] => onchip_RAM_s1_writedata[24].DATAIN
CPU_data_master_writedata[25] => onchip_RAM_s1_writedata[25].DATAIN
CPU_data_master_writedata[26] => onchip_RAM_s1_writedata[26].DATAIN
CPU_data_master_writedata[27] => onchip_RAM_s1_writedata[27].DATAIN
CPU_data_master_writedata[28] => onchip_RAM_s1_writedata[28].DATAIN
CPU_data_master_writedata[29] => onchip_RAM_s1_writedata[29].DATAIN
CPU_data_master_writedata[30] => onchip_RAM_s1_writedata[30].DATAIN
CPU_data_master_writedata[31] => onchip_RAM_s1_writedata[31].DATAIN
CPU_instruction_master_address_to_slave[0] => ~NO_FANOUT~
CPU_instruction_master_address_to_slave[1] => ~NO_FANOUT~
CPU_instruction_master_address_to_slave[2] => onchip_RAM_s1_address~8.DATAA
CPU_instruction_master_address_to_slave[3] => onchip_RAM_s1_address~7.DATAA
CPU_instruction_master_address_to_slave[4] => onchip_RAM_s1_address~6.DATAA
CPU_instruction_master_address_to_slave[5] => onchip_RAM_s1_address~5.DATAA
CPU_instruction_master_address_to_slave[6] => onchip_RAM_s1_address~4.DATAA
CPU_instruction_master_address_to_slave[7] => onchip_RAM_s1_address~3.DATAA
CPU_instruction_master_address_to_slave[8] => onchip_RAM_s1_address~2.DATAA
CPU_instruction_master_address_to_slave[9] => onchip_RAM_s1_address~1.DATAA
CPU_instruction_master_address_to_slave[10] => onchip_RAM_s1_address~0.DATAA
CPU_instruction_master_address_to_slave[11] => Equal1.IN24
CPU_instruction_master_address_to_slave[12] => Equal1.IN0
CPU_instruction_master_address_to_slave[13] => Equal1.IN23
CPU_instruction_master_latency_counter => LessThan0.IN2
CPU_instruction_master_read => CPU_instruction_master_read_data_valid_onchip_RAM_s1_shift_register_in~0.IN0
CPU_instruction_master_read => CPU_instruction_master_qualified_request_onchip_RAM_s1~0.IN0
CPU_instruction_master_read => CPU_instruction_master_requests_onchip_RAM_s1~1.IN0
CPU_instruction_master_read => CPU_instruction_master_requests_onchip_RAM_s1~0.IN0
clk => d1_reasons_to_wait.CLK
clk => onchip_RAM_s1_arb_share_counter.CLK
clk => onchip_RAM_s1_slavearbiterlockenable.CLK
clk => last_cycle_CPU_instruction_master_granted_slave_onchip_RAM_s1.CLK
clk => CPU_data_master_read_data_valid_onchip_RAM_s1_shift_register.CLK
clk => last_cycle_CPU_data_master_granted_slave_onchip_RAM_s1.CLK
clk => CPU_instruction_master_read_data_valid_onchip_RAM_s1_shift_register.CLK
clk => onchip_RAM_s1_saved_chosen_master_vector[1].CLK
clk => onchip_RAM_s1_saved_chosen_master_vector[0].CLK
clk => onchip_RAM_s1_arb_addend[1].CLK
clk => onchip_RAM_s1_arb_addend[0].CLK
clk => onchip_RAM_s1_reg_firsttransfer.CLK
clk => d1_onchip_RAM_s1_end_xfer~reg0.CLK
onchip_RAM_s1_readdata[0] => onchip_RAM_s1_readdata_from_sa[0].DATAIN
onchip_RAM_s1_readdata[1] => onchip_RAM_s1_readdata_from_sa[1].DATAIN
onchip_RAM_s1_readdata[2] => onchip_RAM_s1_readdata_from_sa[2].DATAIN
onchip_RAM_s1_readdata[3] => onchip_RAM_s1_readdata_from_sa[3].DATAIN
onchip_RAM_s1_readdata[4] => onchip_RAM_s1_readdata_from_sa[4].DATAIN
onchip_RAM_s1_readdata[5] => onchip_RAM_s1_readdata_from_sa[5].DATAIN
onchip_RAM_s1_readdata[6] => onchip_RAM_s1_readdata_from_sa[6].DATAIN
onchip_RAM_s1_readdata[7] => onchip_RAM_s1_readdata_from_sa[7].DATAIN
onchip_RAM_s1_readdata[8] => onchip_RAM_s1_readdata_from_sa[8].DATAIN
onchip_RAM_s1_readdata[9] => onchip_RAM_s1_readdata_from_sa[9].DATAIN
onchip_RAM_s1_readdata[10] => onchip_RAM_s1_readdata_from_sa[10].DATAIN
onchip_RAM_s1_readdata[11] => onchip_RAM_s1_readdata_from_sa[11].DATAIN
onchip_RAM_s1_readdata[12] => onchip_RAM_s1_readdata_from_sa[12].DATAIN
onchip_RAM_s1_readdata[13] => onchip_RAM_s1_readdata_from_sa[13].DATAIN
onchip_RAM_s1_readdata[14] => onchip_RAM_s1_readdata_from_sa[14].DATAIN
onchip_RAM_s1_readdata[15] => onchip_RAM_s1_readdata_from_sa[15].DATAIN
onchip_RAM_s1_readdata[16] => onchip_RAM_s1_readdata_from_sa[16].DATAIN
onchip_RAM_s1_readdata[17] => onchip_RAM_s1_readdata_from_sa[17].DATAIN
onchip_RAM_s1_readdata[18] => onchip_RAM_s1_readdata_from_sa[18].DATAIN
onchip_RAM_s1_readdata[19] => onchip_RAM_s1_readdata_from_sa[19].DATAIN
onchip_RAM_s1_readdata[20] => onchip_RAM_s1_readdata_from_sa[20].DATAIN
onchip_RAM_s1_readdata[21] => onchip_RAM_s1_readdata_from_sa[21].DATAIN
onchip_RAM_s1_readdata[22] => onchip_RAM_s1_readdata_from_sa[22].DATAIN
onchip_RAM_s1_readdata[23] => onchip_RAM_s1_readdata_from_sa[23].DATAIN
onchip_RAM_s1_readdata[24] => onchip_RAM_s1_readdata_from_sa[24].DATAIN
onchip_RAM_s1_readdata[25] => onchip_RAM_s1_readdata_from_sa[25].DATAIN
onchip_RAM_s1_readdata[26] => onchip_RAM_s1_readdata_from_sa[26].DATAIN
onchip_RAM_s1_readdata[27] => onchip_RAM_s1_readdata_from_sa[27].DATAIN
onchip_RAM_s1_readdata[28] => onchip_RAM_s1_readdata_from_sa[28].DATAIN
onchip_RAM_s1_readdata[29] => onchip_RAM_s1_readdata_from_sa[29].DATAIN
onchip_RAM_s1_readdata[30] => onchip_RAM_s1_readdata_from_sa[30].DATAIN
onchip_RAM_s1_readdata[31] => onchip_RAM_s1_readdata_from_sa[31].DATAIN
reset_n => onchip_RAM_s1_reg_firsttransfer.PRESET
reset_n => onchip_RAM_s1_arb_addend[0].PRESET
reset_n => onchip_RAM_s1_arb_addend[1].ACLR
reset_n => onchip_RAM_s1_saved_chosen_master_vector[0].ACLR
reset_n => onchip_RAM_s1_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_CPU_data_master_granted_slave_onchip_RAM_s1.ACLR
reset_n => last_cycle_CPU_instruction_master_granted_slave_onchip_RAM_s1.ACLR
reset_n => onchip_RAM_s1_slavearbiterlockenable.ACLR
reset_n => onchip_RAM_s1_arb_share_counter.ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_onchip_RAM_s1_end_xfer~reg0.PRESET
reset_n => CPU_instruction_master_read_data_valid_onchip_RAM_s1_shift_register.ACLR
reset_n => CPU_data_master_read_data_valid_onchip_RAM_s1_shift_register.ACLR
CPU_data_master_granted_onchip_RAM_s1 <= onchip_RAM_s1_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_qualified_request_onchip_RAM_s1 <= CPU_data_master_qualified_request_onchip_RAM_s1~4.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_read_data_valid_onchip_RAM_s1 <= CPU_data_master_read_data_valid_onchip_RAM_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_requests_onchip_RAM_s1 <= CPU_data_master_requests_onchip_RAM_s1~1.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_granted_onchip_RAM_s1 <= onchip_RAM_s1_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_qualified_request_onchip_RAM_s1 <= CPU_instruction_master_qualified_request_onchip_RAM_s1~2.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_read_data_valid_onchip_RAM_s1 <= CPU_instruction_master_read_data_valid_onchip_RAM_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_requests_onchip_RAM_s1 <= CPU_instruction_master_requests_onchip_RAM_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_onchip_RAM_s1_end_xfer <= d1_onchip_RAM_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_address[0] <= onchip_RAM_s1_address~8.DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_address[1] <= onchip_RAM_s1_address~7.DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_address[2] <= onchip_RAM_s1_address~6.DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_address[3] <= onchip_RAM_s1_address~5.DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_address[4] <= onchip_RAM_s1_address~4.DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_address[5] <= onchip_RAM_s1_address~3.DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_address[6] <= onchip_RAM_s1_address~2.DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_address[7] <= onchip_RAM_s1_address~1.DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_address[8] <= onchip_RAM_s1_address~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_byteenable[0] <= onchip_RAM_s1_byteenable~3.DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_byteenable[1] <= onchip_RAM_s1_byteenable~2.DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_byteenable[2] <= onchip_RAM_s1_byteenable~1.DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_byteenable[3] <= onchip_RAM_s1_byteenable~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_chipselect <= onchip_RAM_s1_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_clken <= <VCC>
onchip_RAM_s1_readdata_from_sa[0] <= onchip_RAM_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[1] <= onchip_RAM_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[2] <= onchip_RAM_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[3] <= onchip_RAM_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[4] <= onchip_RAM_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[5] <= onchip_RAM_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[6] <= onchip_RAM_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[7] <= onchip_RAM_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[8] <= onchip_RAM_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[9] <= onchip_RAM_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[10] <= onchip_RAM_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[11] <= onchip_RAM_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[12] <= onchip_RAM_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[13] <= onchip_RAM_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[14] <= onchip_RAM_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[15] <= onchip_RAM_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[16] <= onchip_RAM_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[17] <= onchip_RAM_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[18] <= onchip_RAM_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[19] <= onchip_RAM_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[20] <= onchip_RAM_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[21] <= onchip_RAM_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[22] <= onchip_RAM_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[23] <= onchip_RAM_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[24] <= onchip_RAM_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[25] <= onchip_RAM_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[26] <= onchip_RAM_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[27] <= onchip_RAM_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[28] <= onchip_RAM_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[29] <= onchip_RAM_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[30] <= onchip_RAM_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_readdata_from_sa[31] <= onchip_RAM_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_write <= onchip_RAM_s1_write~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[0] <= CPU_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[1] <= CPU_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[2] <= CPU_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[3] <= CPU_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[4] <= CPU_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[5] <= CPU_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[6] <= CPU_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[7] <= CPU_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[8] <= CPU_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[9] <= CPU_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[10] <= CPU_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[11] <= CPU_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[12] <= CPU_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[13] <= CPU_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[14] <= CPU_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[15] <= CPU_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[16] <= CPU_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[17] <= CPU_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[18] <= CPU_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[19] <= CPU_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[20] <= CPU_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[21] <= CPU_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[22] <= CPU_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[23] <= CPU_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[24] <= CPU_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[25] <= CPU_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[26] <= CPU_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[27] <= CPU_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[28] <= CPU_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[29] <= CPU_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[30] <= CPU_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
onchip_RAM_s1_writedata[31] <= CPU_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
registered_CPU_data_master_read_data_valid_onchip_RAM_s1 <= CPU_data_master_read_data_valid_onchip_RAM_s1_shift_register_in~1.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|onchip_RAM:the_onchip_RAM
address[0] => address[0]~8.IN1
address[1] => address[1]~7.IN1
address[2] => address[2]~6.IN1
address[3] => address[3]~5.IN1
address[4] => address[4]~4.IN1
address[5] => address[5]~3.IN1
address[6] => address[6]~2.IN1
address[7] => address[7]~1.IN1
address[8] => address[8]~0.IN1
byteenable[0] => byteenable[0]~3.IN1
byteenable[1] => byteenable[1]~2.IN1
byteenable[2] => byteenable[2]~1.IN1
byteenable[3] => byteenable[3]~0.IN1
chipselect => wren~0.IN0
clk => clk~0.IN1
clken => clken~0.IN1
write => wren~0.IN1
writedata[0] => writedata[0]~31.IN1
writedata[1] => writedata[1]~30.IN1
writedata[2] => writedata[2]~29.IN1
writedata[3] => writedata[3]~28.IN1
writedata[4] => writedata[4]~27.IN1
writedata[5] => writedata[5]~26.IN1
writedata[6] => writedata[6]~25.IN1
writedata[7] => writedata[7]~24.IN1
writedata[8] => writedata[8]~23.IN1
writedata[9] => writedata[9]~22.IN1
writedata[10] => writedata[10]~21.IN1
writedata[11] => writedata[11]~20.IN1
writedata[12] => writedata[12]~19.IN1
writedata[13] => writedata[13]~18.IN1
writedata[14] => writedata[14]~17.IN1
writedata[15] => writedata[15]~16.IN1
writedata[16] => writedata[16]~15.IN1
writedata[17] => writedata[17]~14.IN1
writedata[18] => writedata[18]~13.IN1
writedata[19] => writedata[19]~12.IN1
writedata[20] => writedata[20]~11.IN1
writedata[21] => writedata[21]~10.IN1
writedata[22] => writedata[22]~9.IN1
writedata[23] => writedata[23]~8.IN1
writedata[24] => writedata[24]~7.IN1
writedata[25] => writedata[25]~6.IN1
writedata[26] => writedata[26]~5.IN1
writedata[27] => writedata[27]~4.IN1
writedata[28] => writedata[28]~3.IN1
writedata[29] => writedata[29]~2.IN1
writedata[30] => writedata[30]~1.IN1
writedata[31] => writedata[31]~0.IN1
readdata[0] <= altsyncram:the_altsyncram.q_a
readdata[1] <= altsyncram:the_altsyncram.q_a
readdata[2] <= altsyncram:the_altsyncram.q_a
readdata[3] <= altsyncram:the_altsyncram.q_a
readdata[4] <= altsyncram:the_altsyncram.q_a
readdata[5] <= altsyncram:the_altsyncram.q_a
readdata[6] <= altsyncram:the_altsyncram.q_a
readdata[7] <= altsyncram:the_altsyncram.q_a
readdata[8] <= altsyncram:the_altsyncram.q_a
readdata[9] <= altsyncram:the_altsyncram.q_a
readdata[10] <= altsyncram:the_altsyncram.q_a
readdata[11] <= altsyncram:the_altsyncram.q_a
readdata[12] <= altsyncram:the_altsyncram.q_a
readdata[13] <= altsyncram:the_altsyncram.q_a
readdata[14] <= altsyncram:the_altsyncram.q_a
readdata[15] <= altsyncram:the_altsyncram.q_a
readdata[16] <= altsyncram:the_altsyncram.q_a
readdata[17] <= altsyncram:the_altsyncram.q_a
readdata[18] <= altsyncram:the_altsyncram.q_a
readdata[19] <= altsyncram:the_altsyncram.q_a
readdata[20] <= altsyncram:the_altsyncram.q_a
readdata[21] <= altsyncram:the_altsyncram.q_a
readdata[22] <= altsyncram:the_altsyncram.q_a
readdata[23] <= altsyncram:the_altsyncram.q_a
readdata[24] <= altsyncram:the_altsyncram.q_a
readdata[25] <= altsyncram:the_altsyncram.q_a
readdata[26] <= altsyncram:the_altsyncram.q_a
readdata[27] <= altsyncram:the_altsyncram.q_a
readdata[28] <= altsyncram:the_altsyncram.q_a
readdata[29] <= altsyncram:the_altsyncram.q_a
readdata[30] <= altsyncram:the_altsyncram.q_a
readdata[31] <= altsyncram:the_altsyncram.q_a


|ucos|nios_ucos:inst|onchip_RAM:the_onchip_RAM|altsyncram:the_altsyncram
wren_a => altsyncram_feb1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_feb1:auto_generated.data_a[0]
data_a[1] => altsyncram_feb1:auto_generated.data_a[1]
data_a[2] => altsyncram_feb1:auto_generated.data_a[2]
data_a[3] => altsyncram_feb1:auto_generated.data_a[3]
data_a[4] => altsyncram_feb1:auto_generated.data_a[4]
data_a[5] => altsyncram_feb1:auto_generated.data_a[5]
data_a[6] => altsyncram_feb1:auto_generated.data_a[6]
data_a[7] => altsyncram_feb1:auto_generated.data_a[7]
data_a[8] => altsyncram_feb1:auto_generated.data_a[8]
data_a[9] => altsyncram_feb1:auto_generated.data_a[9]
data_a[10] => altsyncram_feb1:auto_generated.data_a[10]
data_a[11] => altsyncram_feb1:auto_generated.data_a[11]
data_a[12] => altsyncram_feb1:auto_generated.data_a[12]
data_a[13] => altsyncram_feb1:auto_generated.data_a[13]
data_a[14] => altsyncram_feb1:auto_generated.data_a[14]
data_a[15] => altsyncram_feb1:auto_generated.data_a[15]
data_a[16] => altsyncram_feb1:auto_generated.data_a[16]
data_a[17] => altsyncram_feb1:auto_generated.data_a[17]
data_a[18] => altsyncram_feb1:auto_generated.data_a[18]
data_a[19] => altsyncram_feb1:auto_generated.data_a[19]
data_a[20] => altsyncram_feb1:auto_generated.data_a[20]
data_a[21] => altsyncram_feb1:auto_generated.data_a[21]
data_a[22] => altsyncram_feb1:auto_generated.data_a[22]
data_a[23] => altsyncram_feb1:auto_generated.data_a[23]
data_a[24] => altsyncram_feb1:auto_generated.data_a[24]
data_a[25] => altsyncram_feb1:auto_generated.data_a[25]
data_a[26] => altsyncram_feb1:auto_generated.data_a[26]
data_a[27] => altsyncram_feb1:auto_generated.data_a[27]
data_a[28] => altsyncram_feb1:auto_generated.data_a[28]
data_a[29] => altsyncram_feb1:auto_generated.data_a[29]
data_a[30] => altsyncram_feb1:auto_generated.data_a[30]
data_a[31] => altsyncram_feb1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_feb1:auto_generated.address_a[0]
address_a[1] => altsyncram_feb1:auto_generated.address_a[1]
address_a[2] => altsyncram_feb1:auto_generated.address_a[2]
address_a[3] => altsyncram_feb1:auto_generated.address_a[3]
address_a[4] => altsyncram_feb1:auto_generated.address_a[4]
address_a[5] => altsyncram_feb1:auto_generated.address_a[5]
address_a[6] => altsyncram_feb1:auto_generated.address_a[6]
address_a[7] => altsyncram_feb1:auto_generated.address_a[7]
address_a[8] => altsyncram_feb1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_feb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_feb1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_feb1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_feb1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_feb1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_feb1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_feb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_feb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_feb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_feb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_feb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_feb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_feb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_feb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_feb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_feb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_feb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_feb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_feb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_feb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_feb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_feb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_feb1:auto_generated.q_a[16]
q_a[17] <= altsyncram_feb1:auto_generated.q_a[17]
q_a[18] <= altsyncram_feb1:auto_generated.q_a[18]
q_a[19] <= altsyncram_feb1:auto_generated.q_a[19]
q_a[20] <= altsyncram_feb1:auto_generated.q_a[20]
q_a[21] <= altsyncram_feb1:auto_generated.q_a[21]
q_a[22] <= altsyncram_feb1:auto_generated.q_a[22]
q_a[23] <= altsyncram_feb1:auto_generated.q_a[23]
q_a[24] <= altsyncram_feb1:auto_generated.q_a[24]
q_a[25] <= altsyncram_feb1:auto_generated.q_a[25]
q_a[26] <= altsyncram_feb1:auto_generated.q_a[26]
q_a[27] <= altsyncram_feb1:auto_generated.q_a[27]
q_a[28] <= altsyncram_feb1:auto_generated.q_a[28]
q_a[29] <= altsyncram_feb1:auto_generated.q_a[29]
q_a[30] <= altsyncram_feb1:auto_generated.q_a[30]
q_a[31] <= altsyncram_feb1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ucos|nios_ucos:inst|onchip_RAM:the_onchip_RAM|altsyncram:the_altsyncram|altsyncram_feb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|ucos|nios_ucos:inst|onchip_ROM_s1_arbitrator:the_onchip_ROM_s1
CPU_data_master_address_to_slave[0] => ~NO_FANOUT~
CPU_data_master_address_to_slave[1] => ~NO_FANOUT~
CPU_data_master_address_to_slave[2] => onchip_ROM_s1_address~8.DATAB
CPU_data_master_address_to_slave[3] => onchip_ROM_s1_address~7.DATAB
CPU_data_master_address_to_slave[4] => onchip_ROM_s1_address~6.DATAB
CPU_data_master_address_to_slave[5] => onchip_ROM_s1_address~5.DATAB
CPU_data_master_address_to_slave[6] => onchip_ROM_s1_address~4.DATAB
CPU_data_master_address_to_slave[7] => onchip_ROM_s1_address~3.DATAB
CPU_data_master_address_to_slave[8] => onchip_ROM_s1_address~2.DATAB
CPU_data_master_address_to_slave[9] => onchip_ROM_s1_address~1.DATAB
CPU_data_master_address_to_slave[10] => onchip_ROM_s1_address~0.DATAB
CPU_data_master_address_to_slave[11] => Equal0.IN1
CPU_data_master_address_to_slave[12] => Equal0.IN0
CPU_data_master_address_to_slave[13] => Equal0.IN24
CPU_data_master_byteenable[0] => onchip_ROM_s1_byteenable~3.DATAB
CPU_data_master_byteenable[1] => onchip_ROM_s1_byteenable~2.DATAB
CPU_data_master_byteenable[2] => onchip_ROM_s1_byteenable~1.DATAB
CPU_data_master_byteenable[3] => onchip_ROM_s1_byteenable~0.DATAB
CPU_data_master_debugaccess => onchip_ROM_s1_debugaccess.DATAIN
CPU_data_master_read => CPU_data_master_read_data_valid_onchip_ROM_s1_shift_register_in~0.IN0
CPU_data_master_read => CPU_data_master_qualified_request_onchip_ROM_s1~0.IN1
CPU_data_master_read => CPU_data_master_requests_onchip_ROM_s1~0.IN0
CPU_data_master_waitrequest => CPU_data_master_qualified_request_onchip_ROM_s1~1.IN1
CPU_data_master_write => onchip_ROM_s1_write~0.IN0
CPU_data_master_write => CPU_data_master_qualified_request_onchip_ROM_s1~1.IN0
CPU_data_master_write => CPU_data_master_requests_onchip_ROM_s1~0.IN1
CPU_data_master_writedata[0] => onchip_ROM_s1_writedata[0].DATAIN
CPU_data_master_writedata[1] => onchip_ROM_s1_writedata[1].DATAIN
CPU_data_master_writedata[2] => onchip_ROM_s1_writedata[2].DATAIN
CPU_data_master_writedata[3] => onchip_ROM_s1_writedata[3].DATAIN
CPU_data_master_writedata[4] => onchip_ROM_s1_writedata[4].DATAIN
CPU_data_master_writedata[5] => onchip_ROM_s1_writedata[5].DATAIN
CPU_data_master_writedata[6] => onchip_ROM_s1_writedata[6].DATAIN
CPU_data_master_writedata[7] => onchip_ROM_s1_writedata[7].DATAIN
CPU_data_master_writedata[8] => onchip_ROM_s1_writedata[8].DATAIN
CPU_data_master_writedata[9] => onchip_ROM_s1_writedata[9].DATAIN
CPU_data_master_writedata[10] => onchip_ROM_s1_writedata[10].DATAIN
CPU_data_master_writedata[11] => onchip_ROM_s1_writedata[11].DATAIN
CPU_data_master_writedata[12] => onchip_ROM_s1_writedata[12].DATAIN
CPU_data_master_writedata[13] => onchip_ROM_s1_writedata[13].DATAIN
CPU_data_master_writedata[14] => onchip_ROM_s1_writedata[14].DATAIN
CPU_data_master_writedata[15] => onchip_ROM_s1_writedata[15].DATAIN
CPU_data_master_writedata[16] => onchip_ROM_s1_writedata[16].DATAIN
CPU_data_master_writedata[17] => onchip_ROM_s1_writedata[17].DATAIN
CPU_data_master_writedata[18] => onchip_ROM_s1_writedata[18].DATAIN
CPU_data_master_writedata[19] => onchip_ROM_s1_writedata[19].DATAIN
CPU_data_master_writedata[20] => onchip_ROM_s1_writedata[20].DATAIN
CPU_data_master_writedata[21] => onchip_ROM_s1_writedata[21].DATAIN
CPU_data_master_writedata[22] => onchip_ROM_s1_writedata[22].DATAIN
CPU_data_master_writedata[23] => onchip_ROM_s1_writedata[23].DATAIN
CPU_data_master_writedata[24] => onchip_ROM_s1_writedata[24].DATAIN
CPU_data_master_writedata[25] => onchip_ROM_s1_writedata[25].DATAIN
CPU_data_master_writedata[26] => onchip_ROM_s1_writedata[26].DATAIN
CPU_data_master_writedata[27] => onchip_ROM_s1_writedata[27].DATAIN
CPU_data_master_writedata[28] => onchip_ROM_s1_writedata[28].DATAIN
CPU_data_master_writedata[29] => onchip_ROM_s1_writedata[29].DATAIN
CPU_data_master_writedata[30] => onchip_ROM_s1_writedata[30].DATAIN
CPU_data_master_writedata[31] => onchip_ROM_s1_writedata[31].DATAIN
CPU_instruction_master_address_to_slave[0] => ~NO_FANOUT~
CPU_instruction_master_address_to_slave[1] => ~NO_FANOUT~
CPU_instruction_master_address_to_slave[2] => onchip_ROM_s1_address~8.DATAA
CPU_instruction_master_address_to_slave[3] => onchip_ROM_s1_address~7.DATAA
CPU_instruction_master_address_to_slave[4] => onchip_ROM_s1_address~6.DATAA
CPU_instruction_master_address_to_slave[5] => onchip_ROM_s1_address~5.DATAA
CPU_instruction_master_address_to_slave[6] => onchip_ROM_s1_address~4.DATAA
CPU_instruction_master_address_to_slave[7] => onchip_ROM_s1_address~3.DATAA
CPU_instruction_master_address_to_slave[8] => onchip_ROM_s1_address~2.DATAA
CPU_instruction_master_address_to_slave[9] => onchip_ROM_s1_address~1.DATAA
CPU_instruction_master_address_to_slave[10] => onchip_ROM_s1_address~0.DATAA
CPU_instruction_master_address_to_slave[11] => Equal1.IN1
CPU_instruction_master_address_to_slave[12] => Equal1.IN0
CPU_instruction_master_address_to_slave[13] => Equal1.IN24
CPU_instruction_master_latency_counter => LessThan0.IN2
CPU_instruction_master_read => CPU_instruction_master_read_data_valid_onchip_ROM_s1_shift_register_in~0.IN0
CPU_instruction_master_read => CPU_instruction_master_qualified_request_onchip_ROM_s1~0.IN0
CPU_instruction_master_read => CPU_instruction_master_requests_onchip_ROM_s1~1.IN0
CPU_instruction_master_read => CPU_instruction_master_requests_onchip_ROM_s1~0.IN0
clk => d1_reasons_to_wait.CLK
clk => onchip_ROM_s1_arb_share_counter.CLK
clk => onchip_ROM_s1_slavearbiterlockenable.CLK
clk => last_cycle_CPU_instruction_master_granted_slave_onchip_ROM_s1.CLK
clk => CPU_data_master_read_data_valid_onchip_ROM_s1_shift_register.CLK
clk => last_cycle_CPU_data_master_granted_slave_onchip_ROM_s1.CLK
clk => CPU_instruction_master_read_data_valid_onchip_ROM_s1_shift_register.CLK
clk => onchip_ROM_s1_saved_chosen_master_vector[1].CLK
clk => onchip_ROM_s1_saved_chosen_master_vector[0].CLK
clk => onchip_ROM_s1_arb_addend[1].CLK
clk => onchip_ROM_s1_arb_addend[0].CLK
clk => onchip_ROM_s1_reg_firsttransfer.CLK
clk => d1_onchip_ROM_s1_end_xfer~reg0.CLK
onchip_ROM_s1_readdata[0] => onchip_ROM_s1_readdata_from_sa[0].DATAIN
onchip_ROM_s1_readdata[1] => onchip_ROM_s1_readdata_from_sa[1].DATAIN
onchip_ROM_s1_readdata[2] => onchip_ROM_s1_readdata_from_sa[2].DATAIN
onchip_ROM_s1_readdata[3] => onchip_ROM_s1_readdata_from_sa[3].DATAIN
onchip_ROM_s1_readdata[4] => onchip_ROM_s1_readdata_from_sa[4].DATAIN
onchip_ROM_s1_readdata[5] => onchip_ROM_s1_readdata_from_sa[5].DATAIN
onchip_ROM_s1_readdata[6] => onchip_ROM_s1_readdata_from_sa[6].DATAIN
onchip_ROM_s1_readdata[7] => onchip_ROM_s1_readdata_from_sa[7].DATAIN
onchip_ROM_s1_readdata[8] => onchip_ROM_s1_readdata_from_sa[8].DATAIN
onchip_ROM_s1_readdata[9] => onchip_ROM_s1_readdata_from_sa[9].DATAIN
onchip_ROM_s1_readdata[10] => onchip_ROM_s1_readdata_from_sa[10].DATAIN
onchip_ROM_s1_readdata[11] => onchip_ROM_s1_readdata_from_sa[11].DATAIN
onchip_ROM_s1_readdata[12] => onchip_ROM_s1_readdata_from_sa[12].DATAIN
onchip_ROM_s1_readdata[13] => onchip_ROM_s1_readdata_from_sa[13].DATAIN
onchip_ROM_s1_readdata[14] => onchip_ROM_s1_readdata_from_sa[14].DATAIN
onchip_ROM_s1_readdata[15] => onchip_ROM_s1_readdata_from_sa[15].DATAIN
onchip_ROM_s1_readdata[16] => onchip_ROM_s1_readdata_from_sa[16].DATAIN
onchip_ROM_s1_readdata[17] => onchip_ROM_s1_readdata_from_sa[17].DATAIN
onchip_ROM_s1_readdata[18] => onchip_ROM_s1_readdata_from_sa[18].DATAIN
onchip_ROM_s1_readdata[19] => onchip_ROM_s1_readdata_from_sa[19].DATAIN
onchip_ROM_s1_readdata[20] => onchip_ROM_s1_readdata_from_sa[20].DATAIN
onchip_ROM_s1_readdata[21] => onchip_ROM_s1_readdata_from_sa[21].DATAIN
onchip_ROM_s1_readdata[22] => onchip_ROM_s1_readdata_from_sa[22].DATAIN
onchip_ROM_s1_readdata[23] => onchip_ROM_s1_readdata_from_sa[23].DATAIN
onchip_ROM_s1_readdata[24] => onchip_ROM_s1_readdata_from_sa[24].DATAIN
onchip_ROM_s1_readdata[25] => onchip_ROM_s1_readdata_from_sa[25].DATAIN
onchip_ROM_s1_readdata[26] => onchip_ROM_s1_readdata_from_sa[26].DATAIN
onchip_ROM_s1_readdata[27] => onchip_ROM_s1_readdata_from_sa[27].DATAIN
onchip_ROM_s1_readdata[28] => onchip_ROM_s1_readdata_from_sa[28].DATAIN
onchip_ROM_s1_readdata[29] => onchip_ROM_s1_readdata_from_sa[29].DATAIN
onchip_ROM_s1_readdata[30] => onchip_ROM_s1_readdata_from_sa[30].DATAIN
onchip_ROM_s1_readdata[31] => onchip_ROM_s1_readdata_from_sa[31].DATAIN
reset_n => onchip_ROM_s1_reg_firsttransfer.PRESET
reset_n => onchip_ROM_s1_arb_addend[0].PRESET
reset_n => onchip_ROM_s1_arb_addend[1].ACLR
reset_n => onchip_ROM_s1_saved_chosen_master_vector[0].ACLR
reset_n => onchip_ROM_s1_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_CPU_data_master_granted_slave_onchip_ROM_s1.ACLR
reset_n => last_cycle_CPU_instruction_master_granted_slave_onchip_ROM_s1.ACLR
reset_n => onchip_ROM_s1_slavearbiterlockenable.ACLR
reset_n => onchip_ROM_s1_arb_share_counter.ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_onchip_ROM_s1_end_xfer~reg0.PRESET
reset_n => CPU_instruction_master_read_data_valid_onchip_ROM_s1_shift_register.ACLR
reset_n => CPU_data_master_read_data_valid_onchip_ROM_s1_shift_register.ACLR
CPU_data_master_granted_onchip_ROM_s1 <= onchip_ROM_s1_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_qualified_request_onchip_ROM_s1 <= CPU_data_master_qualified_request_onchip_ROM_s1~4.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_read_data_valid_onchip_ROM_s1 <= CPU_data_master_read_data_valid_onchip_ROM_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
CPU_data_master_requests_onchip_ROM_s1 <= CPU_data_master_requests_onchip_ROM_s1~1.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_granted_onchip_ROM_s1 <= onchip_ROM_s1_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_qualified_request_onchip_ROM_s1 <= CPU_instruction_master_qualified_request_onchip_ROM_s1~2.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_read_data_valid_onchip_ROM_s1 <= CPU_instruction_master_read_data_valid_onchip_ROM_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
CPU_instruction_master_requests_onchip_ROM_s1 <= CPU_instruction_master_requests_onchip_ROM_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_onchip_ROM_s1_end_xfer <= d1_onchip_ROM_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_address[0] <= onchip_ROM_s1_address~8.DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_address[1] <= onchip_ROM_s1_address~7.DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_address[2] <= onchip_ROM_s1_address~6.DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_address[3] <= onchip_ROM_s1_address~5.DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_address[4] <= onchip_ROM_s1_address~4.DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_address[5] <= onchip_ROM_s1_address~3.DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_address[6] <= onchip_ROM_s1_address~2.DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_address[7] <= onchip_ROM_s1_address~1.DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_address[8] <= onchip_ROM_s1_address~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_byteenable[0] <= onchip_ROM_s1_byteenable~3.DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_byteenable[1] <= onchip_ROM_s1_byteenable~2.DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_byteenable[2] <= onchip_ROM_s1_byteenable~1.DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_byteenable[3] <= onchip_ROM_s1_byteenable~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_chipselect <= onchip_ROM_s1_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_clken <= <VCC>
onchip_ROM_s1_debugaccess <= CPU_data_master_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[0] <= onchip_ROM_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[1] <= onchip_ROM_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[2] <= onchip_ROM_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[3] <= onchip_ROM_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[4] <= onchip_ROM_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[5] <= onchip_ROM_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[6] <= onchip_ROM_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[7] <= onchip_ROM_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[8] <= onchip_ROM_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[9] <= onchip_ROM_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[10] <= onchip_ROM_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[11] <= onchip_ROM_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[12] <= onchip_ROM_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[13] <= onchip_ROM_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[14] <= onchip_ROM_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[15] <= onchip_ROM_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[16] <= onchip_ROM_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[17] <= onchip_ROM_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[18] <= onchip_ROM_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[19] <= onchip_ROM_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[20] <= onchip_ROM_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[21] <= onchip_ROM_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[22] <= onchip_ROM_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[23] <= onchip_ROM_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[24] <= onchip_ROM_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[25] <= onchip_ROM_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[26] <= onchip_ROM_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[27] <= onchip_ROM_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[28] <= onchip_ROM_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[29] <= onchip_ROM_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[30] <= onchip_ROM_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_readdata_from_sa[31] <= onchip_ROM_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_write <= onchip_ROM_s1_write~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[0] <= CPU_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[1] <= CPU_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[2] <= CPU_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[3] <= CPU_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[4] <= CPU_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[5] <= CPU_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[6] <= CPU_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[7] <= CPU_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[8] <= CPU_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[9] <= CPU_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[10] <= CPU_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[11] <= CPU_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[12] <= CPU_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[13] <= CPU_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[14] <= CPU_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[15] <= CPU_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[16] <= CPU_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[17] <= CPU_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[18] <= CPU_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[19] <= CPU_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[20] <= CPU_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[21] <= CPU_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[22] <= CPU_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[23] <= CPU_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[24] <= CPU_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[25] <= CPU_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[26] <= CPU_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[27] <= CPU_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[28] <= CPU_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[29] <= CPU_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[30] <= CPU_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
onchip_ROM_s1_writedata[31] <= CPU_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
registered_CPU_data_master_read_data_valid_onchip_ROM_s1 <= CPU_data_master_read_data_valid_onchip_ROM_s1_shift_register_in~1.DB_MAX_OUTPUT_PORT_TYPE


|ucos|nios_ucos:inst|onchip_ROM:the_onchip_ROM
address[0] => address[0]~8.IN1
address[1] => address[1]~7.IN1
address[2] => address[2]~6.IN1
address[3] => address[3]~5.IN1
address[4] => address[4]~4.IN1
address[5] => address[5]~3.IN1
address[6] => address[6]~2.IN1
address[7] => address[7]~1.IN1
address[8] => address[8]~0.IN1
byteenable[0] => byteenable[0]~3.IN1
byteenable[1] => byteenable[1]~2.IN1
byteenable[2] => byteenable[2]~1.IN1
byteenable[3] => byteenable[3]~0.IN1
chipselect => wren~0.IN0
clk => clk~0.IN1
clken => clken~0.IN1
debugaccess => wren~1.IN1
write => wren~0.IN1
writedata[0] => writedata[0]~31.IN1
writedata[1] => writedata[1]~30.IN1
writedata[2] => writedata[2]~29.IN1
writedata[3] => writedata[3]~28.IN1
writedata[4] => writedata[4]~27.IN1
writedata[5] => writedata[5]~26.IN1
writedata[6] => writedata[6]~25.IN1
writedata[7] => writedata[7]~24.IN1
writedata[8] => writedata[8]~23.IN1
writedata[9] => writedata[9]~22.IN1
writedata[10] => writedata[10]~21.IN1
writedata[11] => writedata[11]~20.IN1
writedata[12] => writedata[12]~19.IN1
writedata[13] => writedata[13]~18.IN1
writedata[14] => writedata[14]~17.IN1
writedata[15] => writedata[15]~16.IN1
writedata[16] => writedata[16]~15.IN1
writedata[17] => writedata[17]~14.IN1
writedata[18] => writedata[18]~13.IN1
writedata[19] => writedata[19]~12.IN1
writedata[20] => writedata[20]~11.IN1
writedata[21] => writedata[21]~10.IN1
writedata[22] => writedata[22]~9.IN1
writedata[23] => writedata[23]~8.IN1
writedata[24] => writedata[24]~7.IN1
writedata[25] => writedata[25]~6.IN1
writedata[26] => writedata[26]~5.IN1
writedata[27] => writedata[27]~4.IN1
writedata[28] => writedata[28]~3.IN1
writedata[29] => writedata[29]~2.IN1
writedata[30] => writedata[30]~1.IN1
writedata[31] => writedata[31]~0.IN1
readdata[0] <= altsyncram:the_altsyncram.q_a
readdata[1] <= altsyncram:the_altsyncram.q_a
readdata[2] <= altsyncram:the_altsyncram.q_a
readdata[3] <= altsyncram:the_altsyncram.q_a
readdata[4] <= altsyncram:the_altsyncram.q_a
readdata[5] <= altsyncram:the_altsyncram.q_a
readdata[6] <= altsyncram:the_altsyncram.q_a
readdata[7] <= altsyncram:the_altsyncram.q_a
readdata[8] <= altsyncram:the_altsyncram.q_a
readdata[9] <= altsyncram:the_altsyncram.q_a
readdata[10] <= altsyncram:the_altsyncram.q_a
readdata[11] <= altsyncram:the_altsyncram.q_a
readdata[12] <= altsyncram:the_altsyncram.q_a
readdata[13] <= altsyncram:the_altsyncram.q_a
readdata[14] <= altsyncram:the_altsyncram.q_a
readdata[15] <= altsyncram:the_altsyncram.q_a
readdata[16] <= altsyncram:the_altsyncram.q_a
readdata[17] <= altsyncram:the_altsyncram.q_a
readdata[18] <= altsyncram:the_altsyncram.q_a
readdata[19] <= altsyncram:the_altsyncram.q_a
readdata[20] <= altsyncram:the_altsyncram.q_a
readdata[21] <= altsyncram:the_altsyncram.q_a
readdata[22] <= altsyncram:the_altsyncram.q_a
readdata[23] <= altsyncram:the_altsyncram.q_a
readdata[24] <= altsyncram:the_altsyncram.q_a
readdata[25] <= altsyncram:the_altsyncram.q_a
readdata[26] <= altsyncram:the_altsyncram.q_a
readdata[27] <= altsyncram:the_altsyncram.q_a
readdata[28] <= altsyncram:the_altsyncram.q_a
readdata[29] <= altsyncram:the_altsyncram.q_a
readdata[30] <= altsyncram:the_altsyncram.q_a
readdata[31] <= altsyncram:the_altsyncram.q_a


|ucos|nios_ucos:inst|onchip_ROM:the_onchip_ROM|altsyncram:the_altsyncram
wren_a => altsyncram_teb1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_teb1:auto_generated.data_a[0]
data_a[1] => altsyncram_teb1:auto_generated.data_a[1]
data_a[2] => altsyncram_teb1:auto_generated.data_a[2]
data_a[3] => altsyncram_teb1:auto_generated.data_a[3]
data_a[4] => altsyncram_teb1:auto_generated.data_a[4]
data_a[5] => altsyncram_teb1:auto_generated.data_a[5]
data_a[6] => altsyncram_teb1:auto_generated.data_a[6]
data_a[7] => altsyncram_teb1:auto_generated.data_a[7]
data_a[8] => altsyncram_teb1:auto_generated.data_a[8]
data_a[9] => altsyncram_teb1:auto_generated.data_a[9]
data_a[10] => altsyncram_teb1:auto_generated.data_a[10]
data_a[11] => altsyncram_teb1:auto_generated.data_a[11]
data_a[12] => altsyncram_teb1:auto_generated.data_a[12]
data_a[13] => altsyncram_teb1:auto_generated.data_a[13]
data_a[14] => altsyncram_teb1:auto_generated.data_a[14]
data_a[15] => altsyncram_teb1:auto_generated.data_a[15]
data_a[16] => altsyncram_teb1:auto_generated.data_a[16]
data_a[17] => altsyncram_teb1:auto_generated.data_a[17]
data_a[18] => altsyncram_teb1:auto_generated.data_a[18]
data_a[19] => altsyncram_teb1:auto_generated.data_a[19]
data_a[20] => altsyncram_teb1:auto_generated.data_a[20]
data_a[21] => altsyncram_teb1:auto_generated.data_a[21]
data_a[22] => altsyncram_teb1:auto_generated.data_a[22]
data_a[23] => altsyncram_teb1:auto_generated.data_a[23]
data_a[24] => altsyncram_teb1:auto_generated.data_a[24]
data_a[25] => altsyncram_teb1:auto_generated.data_a[25]
data_a[26] => altsyncram_teb1:auto_generated.data_a[26]
data_a[27] => altsyncram_teb1:auto_generated.data_a[27]
data_a[28] => altsyncram_teb1:auto_generated.data_a[28]
data_a[29] => altsyncram_teb1:auto_generated.data_a[29]
data_a[30] => altsyncram_teb1:auto_generated.data_a[30]
data_a[31] => altsyncram_teb1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_teb1:auto_generated.address_a[0]
address_a[1] => altsyncram_teb1:auto_generated.address_a[1]
address_a[2] => altsyncram_teb1:auto_generated.address_a[2]
address_a[3] => altsyncram_teb1:auto_generated.address_a[3]
address_a[4] => altsyncram_teb1:auto_generated.address_a[4]
address_a[5] => altsyncram_teb1:auto_generated.address_a[5]
address_a[6] => altsyncram_teb1:auto_generated.address_a[6]
address_a[7] => altsyncram_teb1:auto_generated.address_a[7]
address_a[8] => altsyncram_teb1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_teb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_teb1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_teb1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_teb1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_teb1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_teb1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_teb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_teb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_teb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_teb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_teb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_teb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_teb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_teb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_teb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_teb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_teb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_teb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_teb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_teb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_teb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_teb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_teb1:auto_generated.q_a[16]
q_a[17] <= altsyncram_teb1:auto_generated.q_a[17]
q_a[18] <= altsyncram_teb1:auto_generated.q_a[18]
q_a[19] <= altsyncram_teb1:auto_generated.q_a[19]
q_a[20] <= altsyncram_teb1:auto_generated.q_a[20]
q_a[21] <= altsyncram_teb1:auto_generated.q_a[21]
q_a[22] <= altsyncram_teb1:auto_generated.q_a[22]
q_a[23] <= altsyncram_teb1:auto_generated.q_a[23]
q_a[24] <= altsyncram_teb1:auto_generated.q_a[24]
q_a[25] <= altsyncram_teb1:auto_generated.q_a[25]
q_a[26] <= altsyncram_teb1:auto_generated.q_a[26]
q_a[27] <= altsyncram_teb1:auto_generated.q_a[27]
q_a[28] <= altsyncram_teb1:auto_generated.q_a[28]
q_a[29] <= altsyncram_teb1:auto_generated.q_a[29]
q_a[30] <= altsyncram_teb1:auto_generated.q_a[30]
q_a[31] <= altsyncram_teb1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ucos|nios_ucos:inst|onchip_ROM:the_onchip_ROM|altsyncram:the_altsyncram|altsyncram_teb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|ucos|nios_ucos:inst|nios_ucos_reset_SYS_CLK_domain_synch_module:nios_ucos_reset_SYS_CLK_domain_synch
clk => data_in_d1.CLK
clk => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
reset_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


