git clone --depth 1 --no-tags https://github.com/adharsh10/Elevator_FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707135352
git clone --depth 1 --no-tags https://github.com/ahmadrmirzaei/Courses.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700374152
git clone --depth 1 --no-tags https://github.com/nguyendaithien/ASIC_DOCUMENT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711538455
git clone --depth 1 --no-tags https://github.com/nfrieden25/fpgifa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715315229
git clone --depth 1 --no-tags https://github.com/etherblade-net/VIDEO_downscaler_2x2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711333615
git clone --depth 1 --no-tags https://github.com/andersontruong/riscv-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713598995
git clone --depth 1 --no-tags https://github.com/brieonbread/anglerfish.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713937123
git clone --depth 1 --no-tags https://github.com/sx4n18/bin_ratio_ensemble_SNN_updated.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713871580
git clone --depth 1 --no-tags https://github.com/Chaoyang2007/afifo_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713890363
git clone --depth 1 --no-tags https://github.com/Zozozaza/FFVDD--project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707116065
git clone --depth 1 --no-tags https://github.com/MatanShemesh10/Cryptographic-Accelerator---SHA-256-Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704636558
git clone --depth 1 --no-tags https://github.com/MichaelRyan23/10-bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713073150
git clone --depth 1 --no-tags https://github.com/Josechaves19/Quiz-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707318531
git clone --depth 1 --no-tags https://github.com/victorcj18/FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709012018
git clone --depth 1 --no-tags https://github.com/projectDV/AHB_TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709642096
git clone --depth 1 --no-tags https://github.com/luigirinaldi/FlipPong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709928861
git clone --depth 1 --no-tags https://github.com/ViktorGlogovac/CPUverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712701310
git clone --depth 1 --no-tags https://github.com/gunavant-s/SV-InterProcess-Communication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702290654
git clone --depth 1 --no-tags https://github.com/tayyabshaikh/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715625759
git clone --depth 1 --no-tags https://github.com/zzyyds/Data_Flow_Transition_SCNN_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707244190
git clone --depth 1 --no-tags https://github.com/gaph-pucrs/DMNI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711304010
git clone --depth 1 --no-tags https://github.com/pedrohfmacedo/hardware_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701863886
git clone --depth 1 --no-tags https://github.com/sneavem/lrpt_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711636979
git clone --depth 1 --no-tags https://github.com/dineshannayya/openframe_riscduino_dcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704977232
git clone --depth 1 --no-tags https://github.com/chmunozpardo/ALMA-NEW-MUX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702138976
git clone --depth 1 --no-tags https://github.com/dhanvi6/ffvdd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710133986
git clone --depth 1 --no-tags https://github.com/2023-Fall-ECE4278/lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700139282
git clone --depth 1 --no-tags https://github.com/RehanEjaz/Vector-Register-FIle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705196029
git clone --depth 1 --no-tags https://github.com/AwaisDar1/RISC_V_Single_Cycle_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710447589
git clone --depth 1 --no-tags https://github.com/frahergeorge/FSM_Vending.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701022474
git clone --depth 1 --no-tags https://github.com/sandeepa0105/Single_Cycle_RISC-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704378486
git clone --depth 1 --no-tags https://github.com/SuperTails/tt-tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709051423
git clone --depth 1 --no-tags https://github.com/jreydman/tpks-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709872222
git clone --depth 1 --no-tags https://github.com/kupradzeg/picoMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712907721
git clone --depth 1 --no-tags https://github.com/nikita69312/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706123852
git clone --depth 1 --no-tags https://github.com/YMCK0528/IC-Design-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706194748
git clone --depth 1 --no-tags https://github.com/Owlina/intern_task_syntacore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706297002
git clone --depth 1 --no-tags https://github.com/KnowAashish/SystemVerilog-Design_Verification_of_DFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703721953
git clone --depth 1 --no-tags https://github.com/prospersu/elec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702548542
git clone --depth 1 --no-tags https://github.com/gaph-pucrs/RingBuffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702624388
git clone --depth 1 --no-tags https://github.com/mahendraVamshi/Gojo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700992851
git clone --depth 1 --no-tags https://github.com/ozanyrtsever/JenkinsRTLExample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714583846
git clone --depth 1 --no-tags https://github.com/Drakonof/ip_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710681626
git clone --depth 1 --no-tags https://github.com/RaviduHM99/RoXXon-SIMD-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706739838
git clone --depth 1 --no-tags https://github.com/tms4517/2D-Systolic-Array-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711128833
git clone --depth 1 --no-tags https://github.com/Mujtabadar537/UVM-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705638404
git clone --depth 1 --no-tags https://github.com/AaranP/ARC-4-Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704228569
git clone --depth 1 --no-tags https://github.com/vasanza/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707420401
git clone --depth 1 --no-tags https://github.com/xyuanx0223/Hardware_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715123979
git clone --depth 1 --no-tags https://github.com/AsFigo/apb_uvc_verilator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720795855
git clone --depth 1 --no-tags https://github.com/iammituraj/pequeno_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729319584
git clone --depth 1 --no-tags https://github.com/The-OpenROAD-Project/megaboom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731332420
git clone --depth 1 --no-tags https://github.com/RndMnkIII/PocketAlphaMission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717853037
git clone --depth 1 --no-tags https://github.com/SahilPrabhu/RippleCarryAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723375312
git clone --depth 1 --no-tags https://github.com/BigPig-Bro/Encoder_JPEG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729041824
git clone --depth 1 --no-tags https://github.com/nivag8899/HUST-Interface-Technology.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717675026
git clone --depth 1 --no-tags https://github.com/yigitbektasgursoy/2x2-Filter-Convolution-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722174857
git clone --depth 1 --no-tags https://github.com/pulp-platform/pulp-ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725552140
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/I2C_Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728483231
git clone --depth 1 --no-tags https://github.com/FabulousMatin/CAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719199037
git clone --depth 1 --no-tags https://github.com/tonmoy18/aoc-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726605303
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/SPI_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729344526
git clone --depth 1 --no-tags https://github.com/wele0612/Kaiserlake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725422400
git clone --depth 1 --no-tags https://github.com/Aquaticfuller/OpenExSys_NoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723701155
git clone --depth 1 --no-tags https://github.com/sirampy/Team22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719979129
git clone --depth 1 --no-tags https://github.com/Fraunhofer-AISEC/otbn-pq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730136010
git clone --depth 1 --no-tags https://github.com/sparshgup/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718485195
git clone --depth 1 --no-tags https://github.com/manopers47/riscvCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718219573
git clone --depth 1 --no-tags https://github.com/kitune-san/KFPCJr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718177460
git clone --depth 1 --no-tags https://github.com/andreemedeiros/Huffman-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732124947
git clone --depth 1 --no-tags https://github.com/gopidontagani/Systemverilog_constraints.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717612537
git clone --depth 1 --no-tags https://github.com/calewoodward/ro-spa-attack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726317829
git clone --depth 1 --no-tags https://github.com/Carl7yan/ahb-gpio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723304928
git clone --depth 1 --no-tags https://github.com/davenardella/Arduino-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721252498
git clone --depth 1 --no-tags https://github.com/Undec1ded/FPGA-create-unravel-music-with-pmod-da2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722981138
git clone --depth 1 --no-tags https://github.com/ahmedsherif99/picoMIPS-Implementation-for-an-Affine-Transformation-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721548188
git clone --depth 1 --no-tags https://github.com/Mhd-Shah/Verification-of-D--flipflop-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720597039
git clone --depth 1 --no-tags https://github.com/verification-explorer/sample_and_hold.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718561951
git clone --depth 1 --no-tags https://github.com/NikhilMukraj/spiking-neural-networks-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724325411
git clone --depth 1 --no-tags https://github.com/Aquaticfuller/OpenExSys_CoherentCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723868785
git clone --depth 1 --no-tags https://github.com/asimkhan8107/Counter-FC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727257331
git clone --depth 1 --no-tags https://github.com/kreon/zybo_vga_out.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720669643
git clone --depth 1 --no-tags https://github.com/mgwang37/fp32_multi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719623353
git clone --depth 1 --no-tags https://github.com/Carl7yan/synopsys_uvm_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723289357
git clone --depth 1 --no-tags https://github.com/Arc-Cloud/Team04-RISCV-Proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722495409
git clone --depth 1 --no-tags https://github.com/ashwinkumar-sivakumar/msd_project_group_6_fall23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716813913
git clone --depth 1 --no-tags https://github.com/ahmedsherif99/Bus-Arbiter-Systemverilog-module-with-Formal-Verification-SVA-on-OneSpin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730672135
git clone --depth 1 --no-tags https://github.com/vlsi-land/simpledsp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717045068
git clone --depth 1 --no-tags https://github.com/Carl7yan/apb-wdg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723305897
git clone --depth 1 --no-tags https://github.com/jakujobi/BitBlaster_10bit_with_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726631176
git clone --depth 1 --no-tags https://github.com/chms7/k423.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716090163
git clone --depth 1 --no-tags https://github.com/salunkead/SystemVerilog-Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715999216
git clone --depth 1 --no-tags https://github.com/Nonobari/ascon128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722006107
git clone --depth 1 --no-tags https://github.com/lightcharm/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729602244
git clone --depth 1 --no-tags https://github.com/mohamedhazem511/verification_of_alu_using_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730445603
git clone --depth 1 --no-tags https://github.com/HocJ2me/LED-Blink-Verilog-PYNQ-Z2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727787105
git clone --depth 1 --no-tags https://github.com/bLeadDev/systemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716976828
git clone --depth 1 --no-tags https://github.com/salunkead/UVM-Basics-Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728649690
git clone --depth 1 --no-tags https://github.com/MihaiRazvanIonut/Single_Cycle_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715962324
git clone --depth 1 --no-tags https://github.com/mrincognito01/Counters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732335162
git clone --depth 1 --no-tags https://github.com/bhuiyah/lc3sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731732160
git clone --depth 1 --no-tags https://github.com/Bennybenassius/RV32I-Team15.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724670762
git clone --depth 1 --no-tags https://github.com/gfwozniak/nes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723212184
git clone --depth 1 --no-tags https://github.com/monistode/ISA_stack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723638049
git clone --depth 1 --no-tags https://github.com/mohamedtarek54/SPI_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728742766
git clone --depth 1 --no-tags https://github.com/shalikadulaj/Design-and-Implementation-of-a-Processor-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720620581
git clone --depth 1 --no-tags https://github.com/AhsanAliUet/pak-dsp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716680226
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725159726
git clone --depth 1 --no-tags https://github.com/MaxWei250/aes_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730689964
git clone --depth 1 --no-tags https://github.com/ManishPillai7/50-days-of-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716434557
git clone --depth 1 --no-tags https://github.com/SSJ2085/SPI-VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721483785
git clone --depth 1 --no-tags https://github.com/1Abdulbasith/Abduls-front-end-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727447080
git clone --depth 1 --no-tags https://github.com/Robertwilcox/540_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722267921
git clone --depth 1 --no-tags https://github.com/Engineer-Ayesha-Shafique/RISC-V-Pipelined-Processor-with-CSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728289282
git clone --depth 1 --no-tags https://github.com/Devil-SX/Transformer_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715971264
git clone --depth 1 --no-tags https://github.com/Ammar-Bin-Amir/SystemVerilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730723172
git clone --depth 1 --no-tags https://github.com/oskarwires/uart2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732467790
git clone --depth 1 --no-tags https://github.com/fpgarevolution/FlyingCubes3D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731647251
git clone --depth 1 --no-tags https://github.com/daniel-sudz/comparch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730028903
git clone --depth 1 --no-tags https://github.com/ahmedsherif99/High-Level-Synthesis-on-a-FFT-Butterfly-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721524571
git clone --depth 1 --no-tags https://github.com/404allen404/Crossbar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724667452
git clone --depth 1 --no-tags https://github.com/zrporz/ComputerOrganizationPipeLine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731652125
git clone --depth 1 --no-tags https://github.com/kitune-san/KF76489.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720680890
git clone --depth 1 --no-tags https://github.com/mgwang37/fp32_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723040078
git clone --depth 1 --no-tags https://github.com/ad0bre/FloatingPOINTless.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721571372
git clone --depth 1 --no-tags https://github.com/lightcharm/Kuznyechik_cipher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729611753
git clone --depth 1 --no-tags https://github.com/MasterPlayer/Analog-Device-AXI-Reconfiguration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729079527
git clone --depth 1 --no-tags https://github.com/andreemedeiros/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732133055
git clone --depth 1 --no-tags https://github.com/achellasamy/zk-SNARK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719289912
git clone --depth 1 --no-tags https://github.com/andreemedeiros/CIC-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731722259
git clone --depth 1 --no-tags https://github.com/haihaunguyen/RISCV_SIDA-TEST_STUPID.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723105394
git clone --depth 1 --no-tags https://github.com/Mark-S2004/ASIC-ATM-based-bank-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723495669
git clone --depth 1 --no-tags https://github.com/chms7/chms_fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726708650
git clone --depth 1 --no-tags https://github.com/theta-machines/t0-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718879550
git clone --depth 1 --no-tags https://github.com/robfinch/Qupls.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721430812
git clone --depth 1 --no-tags https://github.com/hamza-akhtar-dev/riscv-processor-3-stage-pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729612586
git clone --depth 1 --no-tags https://github.com/Carl7yan/h2p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723303071
git clone --depth 1 --no-tags https://github.com/MaximilianHq/Canway-s-Game-Of-Life.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719608168
git clone --depth 1 --no-tags https://github.com/dsheffie/rv32core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718406883
git clone --depth 1 --no-tags https://github.com/Ali-Mokhtar02/ALSU-Verilog-Code-and-UVM-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718680569
git clone --depth 1 --no-tags https://github.com/Shoaken/ELEC6234-picoMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716554809
git clone --depth 1 --no-tags https://github.com/RoaLogic/ahb3lite_sdram_ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716337358
git clone --depth 1 --no-tags https://github.com/qchen4/EE271Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720342083
git clone --depth 1 --no-tags https://github.com/ChUrl/quartus-8-bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716810998
git clone --depth 1 --no-tags https://github.com/kellylove1987/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722456653
git clone --depth 1 --no-tags https://github.com/ShutterSpeedLabs/SystemVerilogPartOne.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721456116
git clone --depth 1 --no-tags https://github.com/Kamalesh377/single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720321406
git clone --depth 1 --no-tags https://github.com/rykent/SHA256_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724474041
git clone --depth 1 --no-tags https://github.com/tornupnegatives/fletchers-checksum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723487389
git clone --depth 1 --no-tags https://github.com/manmohanverma1234/register_file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726710535
git clone --depth 1 --no-tags https://github.com/mithraapoorva/axi_scoreboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727631839
git clone --depth 1 --no-tags https://github.com/mik0lam/comporgfinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729283077
git clone --depth 1 --no-tags https://github.com/dineshannayya/riscduino_dcore_gf180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719994055
git clone --depth 1 --no-tags https://github.com/dungxnef/RISCV32i_edu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729629241
git clone --depth 1 --no-tags https://github.com/kavanachidananda/axi_scoreboard1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727177621
git clone --depth 1 --no-tags https://github.com/JosephPopo/Chisel_Formal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730374740
git clone --depth 1 --no-tags https://github.com/JustCryen/wannabe-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730154360
git clone --depth 1 --no-tags https://github.com/PratMaha/bsg_manycore_ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728813691
git clone --depth 1 --no-tags https://github.com/minghungumich/TestSetup-Intel16OpenTitanSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720299161
git clone --depth 1 --no-tags https://github.com/joeya20/ece6463-proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732179816
git clone --depth 1 --no-tags https://github.com/RuchchaSD/RISCV32I_pipelined_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728510906
git clone --depth 1 --no-tags https://github.com/sifferman/structs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720572296
git clone --depth 1 --no-tags https://github.com/KoraSHughes/LLMCodeGen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720221369
git clone --depth 1 --no-tags https://github.com/Kur02/Uni_Notes-Homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727716241
git clone --depth 1 --no-tags https://github.com/nguyendaithien/IP_WIDE-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717272704
git clone --depth 1 --no-tags https://github.com/AVprog/UVM_helloworld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721573418
git clone --depth 1 --no-tags https://github.com/mill-lab/kcu1500_routex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724465846
git clone --depth 1 --no-tags https://github.com/K-Kielak/tlv-exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718298899
git clone --depth 1 --no-tags https://github.com/romanirofaeil/ALU_Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715987136
git clone --depth 1 --no-tags https://github.com/bkimk/LC3-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716282179
git clone --depth 1 --no-tags https://github.com/ienseong/foc_clarke.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716790476
git clone --depth 1 --no-tags https://github.com/AVprog/UVM-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719513439
git clone --depth 1 --no-tags https://github.com/michealsafwat/ALU-Verification-using-Systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728855333
git clone --depth 1 --no-tags https://github.com/suhan0123/axi4_testbech.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730033978
git clone --depth 1 --no-tags https://github.com/hghe/Lab-Project-DLD---Carsten-and-Gabe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717246773
git clone --depth 1 --no-tags https://github.com/Antonia2000/Request_Acknowledge_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730189090
git clone --depth 1 --no-tags https://github.com/fedejone/test_pattern_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726281989
git clone --depth 1 --no-tags https://github.com/sssabry/systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732203079
git clone --depth 1 --no-tags https://github.com/muzafferkal/jtag-axi-bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721280979
git clone --depth 1 --no-tags https://github.com/pmonserrat/RISCV.ISDIGI.2324.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724743040
git clone --depth 1 --no-tags https://github.com/Lentscode/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725970976
git clone --depth 1 --no-tags https://github.com/Chandlerxlnx/vivado_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717979939
git clone --depth 1 --no-tags https://github.com/AnushaShakkara/memory_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717160089
git clone --depth 1 --no-tags https://github.com/MrDoomsday/Ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729614884
git clone --depth 1 --no-tags https://github.com/jbdavid-inno/analog-uvm-tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718346401
git clone --depth 1 --no-tags https://github.com/deekshithtirumala/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717053383
git clone --depth 1 --no-tags https://github.com/aGhandhii/pipelined-arm64-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717539375
git clone --depth 1 --no-tags https://github.com/MasterPlayer/axi_memory_writer_pkt_intr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721714784
git clone --depth 1 --no-tags https://github.com/NavyaVernekar/System-Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722409862
git clone --depth 1 --no-tags https://github.com/nebhrajani-a/ieee-fpga-workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716414045
