$date
	Tue Mar 19 08:48:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_test $end
$var wire 8 ! data_out [7:0] $end
$var parameter 32 " WIDTH $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % load $end
$var reg 1 & rst $end
$scope module register_inst $end
$var wire 1 # clk $end
$var wire 8 ' data_in [7:0] $end
$var wire 1 % load $end
$var wire 1 & rst $end
$var parameter 32 ( WIDTH $end
$var reg 8 ) data_out [7:0] $end
$upscope $end
$scope task expect $end
$var reg 8 * exp_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 (
b1000 "
$end
#10
$dumpvars
bx *
bx )
b1010101 '
0&
1%
b1010101 $
0#
bx !
$end
#15
b1010101 !
b1010101 )
1#
#20
b10101010 $
b10101010 '
b1010101 *
0#
#25
b10101010 !
b10101010 )
1#
#30
b11111111 $
b11111111 '
b10101010 *
0#
#35
b11111111 !
b11111111 )
1#
#40
1&
b11111111 *
0#
#45
b0 !
b0 )
1#
#50
b0 *
0#
