

================================================================
== Vitis HLS Report for 'append_payload_64_s'
================================================================
* Date:           Tue Aug 15 18:30:18 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  3.704 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      60|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     139|    -|
|Register         |        -|     -|     508|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     508|     199|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_111                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_257                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_274                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_278                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_292                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_299                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_304                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_308                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_314                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op102_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op103_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op105_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op108_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op109_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op35_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op60_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op78_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op98_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_265_i_nbreadreq_fu_128_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_266_i_nbreadreq_fu_100_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_267_i_nbreadreq_fu_86_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_268_nbreadreq_fu_114_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_142_p3         |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln1410_fu_349_p3           |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  60|          29|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                          |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_phi_fu_166_p4            |  13|          3|    2|          6|
    |ap_phi_reg_pp0_iter1_sendWord_data_V_16_reg_174  |  13|          3|   64|        192|
    |state_6                                          |  25|          6|    3|         18|
    |tx_aethShift2payFifo_blk_n                       |   9|          2|    1|          2|
    |tx_exh2payFifo_blk_n                             |   9|          2|    1|          2|
    |tx_exh2shiftFifo_blk_n                           |   9|          2|    1|          2|
    |tx_exh2shiftFifo_din                             |  25|          6|  128|        768|
    |tx_packetInfoFifo_blk_n                          |   9|          2|    1|          2|
    |tx_rawPayFifo_blk_n                              |   9|          2|    1|          2|
    |tx_rethShift2payFifo_blk_n                       |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 139|         32|  204|        998|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+-----+----+-----+-----------+
    |                       Name                      |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                        |    1|   0|    1|          0|
    |ap_done_reg                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_data_V_16_reg_174  |   64|   0|   64|          0|
    |firstPayload                                     |    1|   0|    1|          0|
    |info_hasPayload                                  |    1|   0|    1|          0|
    |info_hasPayload_load_reg_396                     |    1|   0|    1|          0|
    |info_isAETH                                      |    1|   0|    1|          0|
    |info_isAETH_load_reg_392                         |    1|   0|    1|          0|
    |prevWord_data_V_3                                |   32|   0|   32|          0|
    |state_6                                          |    3|   0|    3|          0|
    |state_6_load_reg_385                             |    3|   0|    3|          0|
    |tmp_265_i_reg_448                                |    1|   0|    1|          0|
    |tmp_266_i_reg_412                                |    1|   0|    1|          0|
    |tmp_267_i_reg_400                                |    1|   0|    1|          0|
    |tmp_89_reg_444                                   |    1|   0|    1|          0|
    |tmp_i_268_reg_434                                |    1|   0|    1|          0|
    |tmp_reg_429                                      |    9|   0|    9|          0|
    |tx_exh2payFifo_read_reg_438                      |  128|   0|  128|          0|
    |tx_rawPayFifo_read_reg_452                       |  128|   0|  128|          0|
    |tx_rethShift2payFifo_read_reg_404                |  128|   0|  128|          0|
    +-------------------------------------------------+-----+----+-----+-----------+
    |Total                                            |  508|   0|  508|          0|
    +-------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|    append_payload<64>|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|    append_payload<64>|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|    append_payload<64>|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|    append_payload<64>|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|    append_payload<64>|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|    append_payload<64>|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|    append_payload<64>|  return value|
|tx_rethShift2payFifo_dout            |   in|  128|     ap_fifo|  tx_rethShift2payFifo|       pointer|
|tx_rethShift2payFifo_num_data_valid  |   in|    2|     ap_fifo|  tx_rethShift2payFifo|       pointer|
|tx_rethShift2payFifo_fifo_cap        |   in|    2|     ap_fifo|  tx_rethShift2payFifo|       pointer|
|tx_rethShift2payFifo_empty_n         |   in|    1|     ap_fifo|  tx_rethShift2payFifo|       pointer|
|tx_rethShift2payFifo_read            |  out|    1|     ap_fifo|  tx_rethShift2payFifo|       pointer|
|tx_aethShift2payFifo_dout            |   in|  128|     ap_fifo|  tx_aethShift2payFifo|       pointer|
|tx_aethShift2payFifo_num_data_valid  |   in|    2|     ap_fifo|  tx_aethShift2payFifo|       pointer|
|tx_aethShift2payFifo_fifo_cap        |   in|    2|     ap_fifo|  tx_aethShift2payFifo|       pointer|
|tx_aethShift2payFifo_empty_n         |   in|    1|     ap_fifo|  tx_aethShift2payFifo|       pointer|
|tx_aethShift2payFifo_read            |  out|    1|     ap_fifo|  tx_aethShift2payFifo|       pointer|
|tx_exh2payFifo_dout                  |   in|  128|     ap_fifo|        tx_exh2payFifo|       pointer|
|tx_exh2payFifo_num_data_valid        |   in|    3|     ap_fifo|        tx_exh2payFifo|       pointer|
|tx_exh2payFifo_fifo_cap              |   in|    3|     ap_fifo|        tx_exh2payFifo|       pointer|
|tx_exh2payFifo_empty_n               |   in|    1|     ap_fifo|        tx_exh2payFifo|       pointer|
|tx_exh2payFifo_read                  |  out|    1|     ap_fifo|        tx_exh2payFifo|       pointer|
|tx_rawPayFifo_dout                   |   in|  128|     ap_fifo|         tx_rawPayFifo|       pointer|
|tx_rawPayFifo_num_data_valid         |   in|    3|     ap_fifo|         tx_rawPayFifo|       pointer|
|tx_rawPayFifo_fifo_cap               |   in|    3|     ap_fifo|         tx_rawPayFifo|       pointer|
|tx_rawPayFifo_empty_n                |   in|    1|     ap_fifo|         tx_rawPayFifo|       pointer|
|tx_rawPayFifo_read                   |  out|    1|     ap_fifo|         tx_rawPayFifo|       pointer|
|tx_packetInfoFifo_dout               |   in|    3|     ap_fifo|     tx_packetInfoFifo|       pointer|
|tx_packetInfoFifo_num_data_valid     |   in|    2|     ap_fifo|     tx_packetInfoFifo|       pointer|
|tx_packetInfoFifo_fifo_cap           |   in|    2|     ap_fifo|     tx_packetInfoFifo|       pointer|
|tx_packetInfoFifo_empty_n            |   in|    1|     ap_fifo|     tx_packetInfoFifo|       pointer|
|tx_packetInfoFifo_read               |  out|    1|     ap_fifo|     tx_packetInfoFifo|       pointer|
|tx_exh2shiftFifo_din                 |  out|  128|     ap_fifo|      tx_exh2shiftFifo|       pointer|
|tx_exh2shiftFifo_num_data_valid      |   in|    2|     ap_fifo|      tx_exh2shiftFifo|       pointer|
|tx_exh2shiftFifo_fifo_cap            |   in|    2|     ap_fifo|      tx_exh2shiftFifo|       pointer|
|tx_exh2shiftFifo_full_n              |   in|    1|     ap_fifo|      tx_exh2shiftFifo|       pointer|
|tx_exh2shiftFifo_write               |  out|    1|     ap_fifo|      tx_exh2shiftFifo|       pointer|
+-------------------------------------+-----+-----+------------+----------------------+--------------+

