--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml myReg.twx myReg.ncd -o myReg.twr myReg.pcf

Design file:              myReg.ncd
Physical constraint file: myReg.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
load        |    1.650(R)|      SLOW  |   -0.169(R)|      SLOW  |clk_BUFGP         |   0.000|
pdata<0>    |    0.630(R)|      FAST  |    0.095(R)|      SLOW  |clk_BUFGP         |   0.000|
pdata<1>    |    0.642(R)|      FAST  |    0.084(R)|      SLOW  |clk_BUFGP         |   0.000|
pdata<2>    |    0.574(R)|      FAST  |    0.237(R)|      SLOW  |clk_BUFGP         |   0.000|
pdata<3>    |    1.056(R)|      FAST  |   -0.447(R)|      SLOW  |clk_BUFGP         |   0.000|
pdata<4>    |    0.691(R)|      FAST  |    0.034(R)|      SLOW  |clk_BUFGP         |   0.000|
pdata<5>    |    0.886(R)|      FAST  |   -0.271(R)|      SLOW  |clk_BUFGP         |   0.000|
pdata<6>    |    0.760(R)|      FAST  |   -0.012(R)|      SLOW  |clk_BUFGP         |   0.000|
pdata<7>    |    0.990(R)|      FAST  |   -0.320(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    1.784(R)|      SLOW  |   -0.028(R)|      SLOW  |clk_BUFGP         |   0.000|
serial_in   |    0.867(R)|      FAST  |    0.128(R)|      SLOW  |clk_BUFGP         |   0.000|
shift_left  |    1.662(R)|      SLOW  |   -0.388(R)|      SLOW  |clk_BUFGP         |   0.000|
shift_right |    1.698(R)|      SLOW  |   -0.008(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
qdata<0>    |         6.813(R)|      SLOW  |         3.499(R)|      FAST  |clk_BUFGP         |   0.000|
qdata<1>    |         7.217(R)|      SLOW  |         3.764(R)|      FAST  |clk_BUFGP         |   0.000|
qdata<2>    |         6.834(R)|      SLOW  |         3.528(R)|      FAST  |clk_BUFGP         |   0.000|
qdata<3>    |         6.776(R)|      SLOW  |         3.467(R)|      FAST  |clk_BUFGP         |   0.000|
qdata<4>    |         6.820(R)|      SLOW  |         3.499(R)|      FAST  |clk_BUFGP         |   0.000|
qdata<5>    |         7.016(R)|      SLOW  |         3.653(R)|      FAST  |clk_BUFGP         |   0.000|
qdata<6>    |         6.842(R)|      SLOW  |         3.529(R)|      FAST  |clk_BUFGP         |   0.000|
qdata<7>    |         6.580(R)|      SLOW  |         3.373(R)|      FAST  |clk_BUFGP         |   0.000|
serial_out  |         6.757(R)|      SLOW  |         3.458(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.243|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed May 19 18:45:29 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



