{"vcs1":{"timestamp_begin":1769501503.760298698, "rt":6.76, "ut":6.49, "st":0.18}}
{"vcselab":{"timestamp_begin":1769501510.567539067, "rt":0.32, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769501510.926343283, "rt":0.22, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769501503.503587368}
{"VCS_COMP_START_TIME": 1769501503.503587368}
{"VCS_COMP_END_TIME": 1769501511.200246065}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350952}}
{"vcselab": {"peak_mem": 173712}}
