# DAPZipi8Appendices
Appendices for DAP-Zipi8 journal paper 

Appendix A: Pipelined RISC processors and the solution that each has adapted to deal with load and branch delays.
Appendix B: Zipi8 modules which must be modified to adopt the DAP circuit.
Appemdix C1: High-resolution of Fig. 1
Appemdix C2: High-resolution of Fig. 4
Appemdix C3: High-resolution of Fig. 5


Copyright notice: This project is part of PhD thesis titled: "A Morphable Soft Processor using LLVM Infrastructure Targeting Low-Power Application-Specific Embedded Systems" at the Electrical Engineering Department of Chulalongkorn University, Thailand. Copying and clonning is allowed by having a reference to the thesis title and author.
