0.7
2020.2
Apr 18 2022
16:05:34
Z:/Sync/autosync/DAC_v0/DAC_v0.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
Z:/Sync/autosync/DAC_v0/DAC_v0.srcs/sources_1/new/DAC.sv,1711597089,systemVerilog,,,,DS_DAC;PWM_DAC,,uvm,,,,,,
Z:/Sync/autosync/DAC_v0/DAC_v0.srcs/sources_1/new/testbench.sv,1711586021,systemVerilog,,,,testbench,,uvm,,,,,,
Z:/Sync/autosync/DAC_v0/DAC_v0.srcs/sources_1/new/top.sv,1711589350,systemVerilog,,Z:/Sync/autosync/DAC_v0/DAC_v0.srcs/sources_1/new/testbench.sv,,topWrapper,,uvm,,,,,,
