Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed May 24 20:27:33 2023
| Host         : jordi-5600G running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_top_timing_summary_routed.rpt -pb pong_top_timing_summary_routed.pb -rpx pong_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top
| Device       : 7a100t-fgg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       20          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (88)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (88)
-------------------------------
 There are 88 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.254        0.000                      0                  135        0.093        0.000                      0                  135        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_i                   {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.254        0.000                      0                  135        0.187        0.000                      0                  135        4.500        0.000                       0                    90  
  clkfbout_clk_wiz_0                                                                                                                                                     18.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.258        0.000                      0                  135        0.187        0.000                      0                  135        4.500        0.000                       0                    90  
  clkfbout_clk_wiz_0_1                                                                                                                                                   18.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.254        0.000                      0                  135        0.093        0.000                      0                  135  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.254        0.000                      0                  135        0.093        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 2.424ns (32.367%)  route 5.065ns (67.633%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 16.292 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.197 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.286    12.483    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I5_O)        0.326    12.809 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.351    14.160    rgb_next[7]
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.593    16.292    clk
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.247    16.539    
                         clock uncertainty           -0.094    16.445    
    SLICE_X84Y112        FDCE (Setup_fdce_C_D)       -0.031    16.414    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.414    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 2.424ns (32.510%)  route 5.032ns (67.490%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 16.292 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.197 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.286    12.483    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I5_O)        0.326    12.809 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.318    14.127    rgb_next[7]
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.593    16.292    clk
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.247    16.539    
                         clock uncertainty           -0.094    16.445    
    SLICE_X84Y112        FDCE (Setup_fdce_C_D)       -0.045    16.400    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.400    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 2.424ns (33.136%)  route 4.891ns (66.864%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.293ns = ( 16.293 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.197 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.286    12.483    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I5_O)        0.326    12.809 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.177    13.986    rgb_next[7]
    SLICE_X84Y111        FDCE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.293    clk
    SLICE_X84Y111        FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.247    16.540    
                         clock uncertainty           -0.094    16.446    
    SLICE_X84Y111        FDCE (Setup_fdce_C_D)       -0.045    16.401    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.401    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 2.424ns (33.136%)  route 4.891ns (66.864%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.293ns = ( 16.293 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.197 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.286    12.483    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I5_O)        0.326    12.809 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.177    13.986    rgb_next[7]
    SLICE_X84Y111        FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.293    clk
    SLICE_X84Y111        FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.247    16.540    
                         clock uncertainty           -0.094    16.446    
    SLICE_X84Y111        FDCE (Setup_fdce_C_D)       -0.031    16.415    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         16.415    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 2.196ns (31.448%)  route 4.787ns (68.552%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.412    12.584    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.708 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.946    13.654    rgb_next[3]
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.094    16.450    
    SLICE_X85Y102        FDCE (Setup_fdce_C_D)       -0.081    16.369    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.369    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 2.196ns (31.448%)  route 4.787ns (68.552%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.412    12.584    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.708 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.946    13.654    rgb_next[3]
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.094    16.450    
    SLICE_X85Y102        FDCE (Setup_fdce_C_D)       -0.058    16.392    rgb_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.392    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 2.196ns (31.493%)  route 4.777ns (68.507%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.412    12.584    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.708 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.936    13.644    rgb_next[3]
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.094    16.450    
    SLICE_X85Y102        FDCE (Setup_fdce_C_D)       -0.067    16.383    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.383    
                         arrival time                         -13.644    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 2.196ns (32.006%)  route 4.665ns (67.994%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.300    12.472    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.596 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.937    13.532    rgb_next[11]
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.094    16.450    
    SLICE_X84Y102        FDCE (Setup_fdce_C_D)       -0.028    16.422    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.422    
                         arrival time                         -13.532    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 2.196ns (32.037%)  route 4.659ns (67.963%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.300    12.472    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.596 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.930    13.525    rgb_next[11]
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.094    16.450    
    SLICE_X84Y102        FDCE (Setup_fdce_C_D)       -0.031    16.419    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         16.419    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 2.196ns (32.325%)  route 4.598ns (67.675%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.412    12.584    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.708 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.757    13.464    rgb_next[3]
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.094    16.450    
    SLICE_X85Y102        FDCE (Setup_fdce_C_D)       -0.061    16.389    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.389    
                         arrival time                         -13.464    
  -------------------------------------------------------------------
                         slack                                  2.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.598     2.041    timer_unit/clk_out1
    SLICE_X89Y81         FDPE                                         r  timer_unit/timer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.141     2.182 r  timer_unit/timer_reg_reg[1]/Q
                         net (fo=6, routed)           0.135     2.318    timer_unit/timer_reg[1]
    SLICE_X88Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.363 r  timer_unit/timer_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.363    timer_unit/timer_next[4]
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.868     2.600    timer_unit/clk_out1
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[4]/C
                         clock pessimism             -0.545     2.054    
    SLICE_X88Y81         FDPE (Hold_fdpe_C_D)         0.121     2.175    timer_unit/timer_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 graph_unit/y_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_ball_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.256ns (69.880%)  route 0.110ns (30.120%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.603     2.046    graph_unit/CLK
    SLICE_X89Y89         FDCE                                         r  graph_unit/y_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDCE (Prop_fdce_C_Q)         0.141     2.187 r  graph_unit/y_delta_reg_reg[8]/Q
                         net (fo=16, routed)          0.110     2.298    graph_unit/y_delta_reg[8]
    SLICE_X88Y89         LUT4 (Prop_lut4_I2_O)        0.045     2.343 r  graph_unit/y_ball_next_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.343    graph_unit/y_ball_next_carry__1_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.413 r  graph_unit/y_ball_next_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.413    graph_unit/y_ball_next_carry__1_n_7
    SLICE_X88Y89         FDCE                                         r  graph_unit/y_ball_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.875     2.607    graph_unit/CLK
    SLICE_X88Y89         FDCE                                         r  graph_unit/y_ball_reg_reg[9]/C
                         clock pessimism             -0.547     2.059    
    SLICE_X88Y89         FDCE (Hold_fdce_C_D)         0.134     2.193    graph_unit/y_ball_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 counter_unit/r_dig1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.377%)  route 0.091ns (28.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.599     2.042    counter_unit/CLK
    SLICE_X82Y83         FDCE                                         r  counter_unit/r_dig1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDCE (Prop_fdce_C_Q)         0.128     2.170 r  counter_unit/r_dig1_reg[2]/Q
                         net (fo=4, routed)           0.091     2.261    counter_unit/r_dig1_reg[3]_0[2]
    SLICE_X82Y83         LUT6 (Prop_lut6_I2_O)        0.099     2.360 r  counter_unit/r_dig1[3]_i_2/O
                         net (fo=1, routed)           0.000     2.360    counter_unit/dig1_next[3]
    SLICE_X82Y83         FDCE                                         r  counter_unit/r_dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.869     2.601    counter_unit/CLK
    SLICE_X82Y83         FDCE                                         r  counter_unit/r_dig1_reg[3]/C
                         clock pessimism             -0.558     2.042    
    SLICE_X82Y83         FDCE (Hold_fdce_C_D)         0.092     2.134    counter_unit/r_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.187ns (48.873%)  route 0.196ns (51.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.598     2.041    timer_unit/clk_out1
    SLICE_X89Y81         FDPE                                         r  timer_unit/timer_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.141     2.182 r  timer_unit/timer_reg_reg[0]/Q
                         net (fo=7, routed)           0.196     2.378    timer_unit/Q[0]
    SLICE_X88Y81         LUT5 (Prop_lut5_I1_O)        0.046     2.424 r  timer_unit/timer_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.424    timer_unit/timer_next[3]
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.868     2.600    timer_unit/clk_out1
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[3]/C
                         clock pessimism             -0.545     2.054    
    SLICE_X88Y81         FDPE (Hold_fdpe_C_D)         0.131     2.185    timer_unit/timer_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_unit/r_dig0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.660%)  route 0.114ns (33.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.595     2.038    counter_unit/CLK
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDCE (Prop_fdce_C_Q)         0.128     2.166 r  counter_unit/r_dig0_reg[2]/Q
                         net (fo=5, routed)           0.114     2.280    counter_unit/Q[2]
    SLICE_X81Y83         LUT6 (Prop_lut6_I2_O)        0.099     2.379 r  counter_unit/r_dig0[3]_i_2/O
                         net (fo=1, routed)           0.000     2.379    counter_unit/dig0_next[3]
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.865     2.597    counter_unit/CLK
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[3]/C
                         clock pessimism             -0.558     2.038    
    SLICE_X81Y83         FDCE (Hold_fdce_C_D)         0.092     2.130    counter_unit/r_dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.739%)  route 0.196ns (51.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.598     2.041    timer_unit/clk_out1
    SLICE_X89Y81         FDPE                                         r  timer_unit/timer_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.141     2.182 r  timer_unit/timer_reg_reg[0]/Q
                         net (fo=7, routed)           0.196     2.378    timer_unit/Q[0]
    SLICE_X88Y81         LUT4 (Prop_lut4_I2_O)        0.045     2.423 r  timer_unit/timer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.423    timer_unit/timer_next[2]
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.868     2.600    timer_unit/clk_out1
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[2]/C
                         clock pessimism             -0.545     2.054    
    SLICE_X88Y81         FDPE (Hold_fdpe_C_D)         0.120     2.174    timer_unit/timer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 counter_unit/r_dig0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.595     2.038    counter_unit/CLK
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDCE (Prop_fdce_C_Q)         0.141     2.179 r  counter_unit/r_dig0_reg[0]/Q
                         net (fo=6, routed)           0.179     2.359    counter_unit/Q[0]
    SLICE_X81Y83         LUT5 (Prop_lut5_I0_O)        0.042     2.401 r  counter_unit/r_dig0[2]_i_1/O
                         net (fo=1, routed)           0.000     2.401    counter_unit/dig0_next[2]
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.865     2.597    counter_unit/CLK
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[2]/C
                         clock pessimism             -0.558     2.038    
    SLICE_X81Y83         FDCE (Hold_fdce_C_D)         0.107     2.145    counter_unit/r_dig0_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.472%)  route 0.198ns (51.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.598     2.041    clk
    SLICE_X86Y81         FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDCE (Prop_fdce_C_Q)         0.141     2.182 r  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=56, routed)          0.198     2.380    graph_unit/state_reg[1]
    SLICE_X83Y81         LUT6 (Prop_lut6_I4_O)        0.045     2.425 r  graph_unit/ball_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.425    graph_unit_n_15
    SLICE_X83Y81         FDCE                                         r  ball_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.867     2.599    clk
    SLICE_X83Y81         FDCE                                         r  ball_reg_reg[1]/C
                         clock pessimism             -0.522     2.076    
    SLICE_X83Y81         FDCE (Hold_fdce_C_D)         0.091     2.167    ball_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.387%)  route 0.207ns (52.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.597     2.040    clk
    SLICE_X83Y81         FDCE                                         r  ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDCE (Prop_fdce_C_Q)         0.141     2.181 r  ball_reg_reg[1]/Q
                         net (fo=3, routed)           0.207     2.388    graph_unit/data2[1]
    SLICE_X84Y81         LUT6 (Prop_lut6_I1_O)        0.045     2.433 r  graph_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.433    graph_unit_n_14
    SLICE_X84Y81         FDCE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.867     2.599    clk
    SLICE_X84Y81         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.544     2.054    
    SLICE_X84Y81         FDCE (Hold_fdce_C_D)         0.120     2.174    FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_unit/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.603     2.046    vga_unit/clk_out1
    SLICE_X82Y91         FDCE                                         r  vga_unit/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDCE (Prop_fdce_C_Q)         0.141     2.187 r  vga_unit/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.184     2.371    vga_unit/r_25MHz[0]
    SLICE_X82Y91         LUT2 (Prop_lut2_I0_O)        0.042     2.413 r  vga_unit/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     2.413    vga_unit/r_25MHz[1]_i_1_n_0
    SLICE_X82Y91         FDCE                                         r  vga_unit/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.875     2.607    vga_unit/clk_out1
    SLICE_X82Y91         FDCE                                         r  vga_unit/r_25MHz_reg[1]/C
                         clock pessimism             -0.560     2.046    
    SLICE_X82Y91         FDCE (Hold_fdce_C_D)         0.107     2.153    vga_unit/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y34    text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   instance_name/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X84Y81    FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X86Y81    FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X83Y83    ball_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X83Y81    ball_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X84Y102   rgb_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X84Y102   rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X84Y102   rgb_reg_reg[11]_lopt_replica_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y81    FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y81    FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X86Y81    FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X86Y81    FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y83    ball_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y83    ball_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y81    ball_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y81    ball_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y102   rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y102   rgb_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y81    FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y81    FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X86Y81    FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X86Y81    FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y83    ball_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y83    ball_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y81    ball_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y81    ball_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y102   rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y102   rgb_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 2.424ns (32.367%)  route 5.065ns (67.633%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 16.292 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.197 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.286    12.483    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I5_O)        0.326    12.809 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.351    14.160    rgb_next[7]
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.593    16.292    clk
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.247    16.539    
                         clock uncertainty           -0.090    16.449    
    SLICE_X84Y112        FDCE (Setup_fdce_C_D)       -0.031    16.418    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.418    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 2.424ns (32.510%)  route 5.032ns (67.490%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 16.292 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.197 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.286    12.483    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I5_O)        0.326    12.809 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.318    14.127    rgb_next[7]
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.593    16.292    clk
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.247    16.539    
                         clock uncertainty           -0.090    16.449    
    SLICE_X84Y112        FDCE (Setup_fdce_C_D)       -0.045    16.404    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.404    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.419ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 2.424ns (33.136%)  route 4.891ns (66.864%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.293ns = ( 16.293 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.197 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.286    12.483    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I5_O)        0.326    12.809 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.177    13.986    rgb_next[7]
    SLICE_X84Y111        FDCE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.293    clk
    SLICE_X84Y111        FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.247    16.540    
                         clock uncertainty           -0.090    16.450    
    SLICE_X84Y111        FDCE (Setup_fdce_C_D)       -0.045    16.405    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.405    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  2.419    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 2.424ns (33.136%)  route 4.891ns (66.864%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.293ns = ( 16.293 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.197 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.286    12.483    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I5_O)        0.326    12.809 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.177    13.986    rgb_next[7]
    SLICE_X84Y111        FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.293    clk
    SLICE_X84Y111        FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.247    16.540    
                         clock uncertainty           -0.090    16.450    
    SLICE_X84Y111        FDCE (Setup_fdce_C_D)       -0.031    16.419    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         16.419    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 2.196ns (31.448%)  route 4.787ns (68.552%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.412    12.584    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.708 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.946    13.654    rgb_next[3]
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.090    16.454    
    SLICE_X85Y102        FDCE (Setup_fdce_C_D)       -0.081    16.373    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.373    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 2.196ns (31.448%)  route 4.787ns (68.552%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.412    12.584    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.708 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.946    13.654    rgb_next[3]
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.090    16.454    
    SLICE_X85Y102        FDCE (Setup_fdce_C_D)       -0.058    16.396    rgb_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.396    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 2.196ns (31.493%)  route 4.777ns (68.507%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.412    12.584    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.708 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.936    13.644    rgb_next[3]
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.090    16.454    
    SLICE_X85Y102        FDCE (Setup_fdce_C_D)       -0.067    16.387    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.387    
                         arrival time                         -13.644    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 2.196ns (32.006%)  route 4.665ns (67.994%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.300    12.472    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.596 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.937    13.532    rgb_next[11]
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.090    16.454    
    SLICE_X84Y102        FDCE (Setup_fdce_C_D)       -0.028    16.426    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.426    
                         arrival time                         -13.532    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 2.196ns (32.037%)  route 4.659ns (67.963%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.300    12.472    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.596 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.930    13.525    rgb_next[11]
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.090    16.454    
    SLICE_X84Y102        FDCE (Setup_fdce_C_D)       -0.031    16.423    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         16.423    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 2.196ns (32.325%)  route 4.598ns (67.675%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.412    12.584    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.708 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.757    13.464    rgb_next[3]
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.090    16.454    
    SLICE_X85Y102        FDCE (Setup_fdce_C_D)       -0.061    16.393    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.393    
                         arrival time                         -13.464    
  -------------------------------------------------------------------
                         slack                                  2.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.598     2.041    timer_unit/clk_out1
    SLICE_X89Y81         FDPE                                         r  timer_unit/timer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.141     2.182 r  timer_unit/timer_reg_reg[1]/Q
                         net (fo=6, routed)           0.135     2.318    timer_unit/timer_reg[1]
    SLICE_X88Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.363 r  timer_unit/timer_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.363    timer_unit/timer_next[4]
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.868     2.600    timer_unit/clk_out1
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[4]/C
                         clock pessimism             -0.545     2.054    
    SLICE_X88Y81         FDPE (Hold_fdpe_C_D)         0.121     2.175    timer_unit/timer_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 graph_unit/y_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_ball_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.256ns (69.880%)  route 0.110ns (30.120%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.603     2.046    graph_unit/CLK
    SLICE_X89Y89         FDCE                                         r  graph_unit/y_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDCE (Prop_fdce_C_Q)         0.141     2.187 r  graph_unit/y_delta_reg_reg[8]/Q
                         net (fo=16, routed)          0.110     2.298    graph_unit/y_delta_reg[8]
    SLICE_X88Y89         LUT4 (Prop_lut4_I2_O)        0.045     2.343 r  graph_unit/y_ball_next_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.343    graph_unit/y_ball_next_carry__1_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.413 r  graph_unit/y_ball_next_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.413    graph_unit/y_ball_next_carry__1_n_7
    SLICE_X88Y89         FDCE                                         r  graph_unit/y_ball_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.875     2.607    graph_unit/CLK
    SLICE_X88Y89         FDCE                                         r  graph_unit/y_ball_reg_reg[9]/C
                         clock pessimism             -0.547     2.059    
    SLICE_X88Y89         FDCE (Hold_fdce_C_D)         0.134     2.193    graph_unit/y_ball_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 counter_unit/r_dig1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.377%)  route 0.091ns (28.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.599     2.042    counter_unit/CLK
    SLICE_X82Y83         FDCE                                         r  counter_unit/r_dig1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDCE (Prop_fdce_C_Q)         0.128     2.170 r  counter_unit/r_dig1_reg[2]/Q
                         net (fo=4, routed)           0.091     2.261    counter_unit/r_dig1_reg[3]_0[2]
    SLICE_X82Y83         LUT6 (Prop_lut6_I2_O)        0.099     2.360 r  counter_unit/r_dig1[3]_i_2/O
                         net (fo=1, routed)           0.000     2.360    counter_unit/dig1_next[3]
    SLICE_X82Y83         FDCE                                         r  counter_unit/r_dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.869     2.601    counter_unit/CLK
    SLICE_X82Y83         FDCE                                         r  counter_unit/r_dig1_reg[3]/C
                         clock pessimism             -0.558     2.042    
    SLICE_X82Y83         FDCE (Hold_fdce_C_D)         0.092     2.134    counter_unit/r_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.187ns (48.873%)  route 0.196ns (51.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.598     2.041    timer_unit/clk_out1
    SLICE_X89Y81         FDPE                                         r  timer_unit/timer_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.141     2.182 r  timer_unit/timer_reg_reg[0]/Q
                         net (fo=7, routed)           0.196     2.378    timer_unit/Q[0]
    SLICE_X88Y81         LUT5 (Prop_lut5_I1_O)        0.046     2.424 r  timer_unit/timer_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.424    timer_unit/timer_next[3]
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.868     2.600    timer_unit/clk_out1
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[3]/C
                         clock pessimism             -0.545     2.054    
    SLICE_X88Y81         FDPE (Hold_fdpe_C_D)         0.131     2.185    timer_unit/timer_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_unit/r_dig0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.660%)  route 0.114ns (33.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.595     2.038    counter_unit/CLK
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDCE (Prop_fdce_C_Q)         0.128     2.166 r  counter_unit/r_dig0_reg[2]/Q
                         net (fo=5, routed)           0.114     2.280    counter_unit/Q[2]
    SLICE_X81Y83         LUT6 (Prop_lut6_I2_O)        0.099     2.379 r  counter_unit/r_dig0[3]_i_2/O
                         net (fo=1, routed)           0.000     2.379    counter_unit/dig0_next[3]
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.865     2.597    counter_unit/CLK
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[3]/C
                         clock pessimism             -0.558     2.038    
    SLICE_X81Y83         FDCE (Hold_fdce_C_D)         0.092     2.130    counter_unit/r_dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.739%)  route 0.196ns (51.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.598     2.041    timer_unit/clk_out1
    SLICE_X89Y81         FDPE                                         r  timer_unit/timer_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.141     2.182 r  timer_unit/timer_reg_reg[0]/Q
                         net (fo=7, routed)           0.196     2.378    timer_unit/Q[0]
    SLICE_X88Y81         LUT4 (Prop_lut4_I2_O)        0.045     2.423 r  timer_unit/timer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.423    timer_unit/timer_next[2]
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.868     2.600    timer_unit/clk_out1
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[2]/C
                         clock pessimism             -0.545     2.054    
    SLICE_X88Y81         FDPE (Hold_fdpe_C_D)         0.120     2.174    timer_unit/timer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 counter_unit/r_dig0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.595     2.038    counter_unit/CLK
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDCE (Prop_fdce_C_Q)         0.141     2.179 r  counter_unit/r_dig0_reg[0]/Q
                         net (fo=6, routed)           0.179     2.359    counter_unit/Q[0]
    SLICE_X81Y83         LUT5 (Prop_lut5_I0_O)        0.042     2.401 r  counter_unit/r_dig0[2]_i_1/O
                         net (fo=1, routed)           0.000     2.401    counter_unit/dig0_next[2]
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.865     2.597    counter_unit/CLK
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[2]/C
                         clock pessimism             -0.558     2.038    
    SLICE_X81Y83         FDCE (Hold_fdce_C_D)         0.107     2.145    counter_unit/r_dig0_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.472%)  route 0.198ns (51.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.598     2.041    clk
    SLICE_X86Y81         FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDCE (Prop_fdce_C_Q)         0.141     2.182 r  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=56, routed)          0.198     2.380    graph_unit/state_reg[1]
    SLICE_X83Y81         LUT6 (Prop_lut6_I4_O)        0.045     2.425 r  graph_unit/ball_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.425    graph_unit_n_15
    SLICE_X83Y81         FDCE                                         r  ball_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.867     2.599    clk
    SLICE_X83Y81         FDCE                                         r  ball_reg_reg[1]/C
                         clock pessimism             -0.522     2.076    
    SLICE_X83Y81         FDCE (Hold_fdce_C_D)         0.091     2.167    ball_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.387%)  route 0.207ns (52.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.597     2.040    clk
    SLICE_X83Y81         FDCE                                         r  ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDCE (Prop_fdce_C_Q)         0.141     2.181 r  ball_reg_reg[1]/Q
                         net (fo=3, routed)           0.207     2.388    graph_unit/data2[1]
    SLICE_X84Y81         LUT6 (Prop_lut6_I1_O)        0.045     2.433 r  graph_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.433    graph_unit_n_14
    SLICE_X84Y81         FDCE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.867     2.599    clk
    SLICE_X84Y81         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.544     2.054    
    SLICE_X84Y81         FDCE (Hold_fdce_C_D)         0.120     2.174    FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_unit/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.603     2.046    vga_unit/clk_out1
    SLICE_X82Y91         FDCE                                         r  vga_unit/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDCE (Prop_fdce_C_Q)         0.141     2.187 r  vga_unit/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.184     2.371    vga_unit/r_25MHz[0]
    SLICE_X82Y91         LUT2 (Prop_lut2_I0_O)        0.042     2.413 r  vga_unit/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     2.413    vga_unit/r_25MHz[1]_i_1_n_0
    SLICE_X82Y91         FDCE                                         r  vga_unit/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.875     2.607    vga_unit/clk_out1
    SLICE_X82Y91         FDCE                                         r  vga_unit/r_25MHz_reg[1]/C
                         clock pessimism             -0.560     2.046    
    SLICE_X82Y91         FDCE (Hold_fdce_C_D)         0.107     2.153    vga_unit/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y34    text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   instance_name/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X84Y81    FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X86Y81    FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X83Y83    ball_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X83Y81    ball_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X84Y102   rgb_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X84Y102   rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X84Y102   rgb_reg_reg[11]_lopt_replica_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y81    FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y81    FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X86Y81    FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X86Y81    FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y83    ball_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y83    ball_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y81    ball_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y81    ball_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y102   rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y102   rgb_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y81    FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y81    FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X86Y81    FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X86Y81    FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y83    ball_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y83    ball_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y81    ball_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y81    ball_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y102   rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y102   rgb_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  instance_name/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 2.424ns (32.367%)  route 5.065ns (67.633%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 16.292 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.197 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.286    12.483    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I5_O)        0.326    12.809 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.351    14.160    rgb_next[7]
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.593    16.292    clk
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.247    16.539    
                         clock uncertainty           -0.094    16.445    
    SLICE_X84Y112        FDCE (Setup_fdce_C_D)       -0.031    16.414    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.414    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 2.424ns (32.510%)  route 5.032ns (67.490%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 16.292 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.197 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.286    12.483    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I5_O)        0.326    12.809 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.318    14.127    rgb_next[7]
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.593    16.292    clk
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.247    16.539    
                         clock uncertainty           -0.094    16.445    
    SLICE_X84Y112        FDCE (Setup_fdce_C_D)       -0.045    16.400    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.400    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 2.424ns (33.136%)  route 4.891ns (66.864%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.293ns = ( 16.293 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.197 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.286    12.483    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I5_O)        0.326    12.809 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.177    13.986    rgb_next[7]
    SLICE_X84Y111        FDCE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.293    clk
    SLICE_X84Y111        FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.247    16.540    
                         clock uncertainty           -0.094    16.446    
    SLICE_X84Y111        FDCE (Setup_fdce_C_D)       -0.045    16.401    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.401    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 2.424ns (33.136%)  route 4.891ns (66.864%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.293ns = ( 16.293 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.197 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.286    12.483    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I5_O)        0.326    12.809 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.177    13.986    rgb_next[7]
    SLICE_X84Y111        FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.293    clk
    SLICE_X84Y111        FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.247    16.540    
                         clock uncertainty           -0.094    16.446    
    SLICE_X84Y111        FDCE (Setup_fdce_C_D)       -0.031    16.415    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         16.415    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 2.196ns (31.448%)  route 4.787ns (68.552%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.412    12.584    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.708 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.946    13.654    rgb_next[3]
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.094    16.450    
    SLICE_X85Y102        FDCE (Setup_fdce_C_D)       -0.081    16.369    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.369    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 2.196ns (31.448%)  route 4.787ns (68.552%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.412    12.584    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.708 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.946    13.654    rgb_next[3]
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.094    16.450    
    SLICE_X85Y102        FDCE (Setup_fdce_C_D)       -0.058    16.392    rgb_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.392    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 2.196ns (31.493%)  route 4.777ns (68.507%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.412    12.584    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.708 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.936    13.644    rgb_next[3]
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.094    16.450    
    SLICE_X85Y102        FDCE (Setup_fdce_C_D)       -0.067    16.383    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.383    
                         arrival time                         -13.644    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 2.196ns (32.006%)  route 4.665ns (67.994%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.300    12.472    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.596 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.937    13.532    rgb_next[11]
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.094    16.450    
    SLICE_X84Y102        FDCE (Setup_fdce_C_D)       -0.028    16.422    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.422    
                         arrival time                         -13.532    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 2.196ns (32.037%)  route 4.659ns (67.963%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.300    12.472    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.596 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.930    13.525    rgb_next[11]
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.094    16.450    
    SLICE_X84Y102        FDCE (Setup_fdce_C_D)       -0.031    16.419    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         16.419    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 2.196ns (32.325%)  route 4.598ns (67.675%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.412    12.584    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.708 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.757    13.464    rgb_next[3]
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.094    16.450    
    SLICE_X85Y102        FDCE (Setup_fdce_C_D)       -0.061    16.389    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.389    
                         arrival time                         -13.464    
  -------------------------------------------------------------------
                         slack                                  2.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.598     2.041    timer_unit/clk_out1
    SLICE_X89Y81         FDPE                                         r  timer_unit/timer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.141     2.182 r  timer_unit/timer_reg_reg[1]/Q
                         net (fo=6, routed)           0.135     2.318    timer_unit/timer_reg[1]
    SLICE_X88Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.363 r  timer_unit/timer_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.363    timer_unit/timer_next[4]
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.868     2.600    timer_unit/clk_out1
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[4]/C
                         clock pessimism             -0.545     2.054    
                         clock uncertainty            0.094     2.149    
    SLICE_X88Y81         FDPE (Hold_fdpe_C_D)         0.121     2.270    timer_unit/timer_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 graph_unit/y_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_ball_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.256ns (69.880%)  route 0.110ns (30.120%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.603     2.046    graph_unit/CLK
    SLICE_X89Y89         FDCE                                         r  graph_unit/y_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDCE (Prop_fdce_C_Q)         0.141     2.187 r  graph_unit/y_delta_reg_reg[8]/Q
                         net (fo=16, routed)          0.110     2.298    graph_unit/y_delta_reg[8]
    SLICE_X88Y89         LUT4 (Prop_lut4_I2_O)        0.045     2.343 r  graph_unit/y_ball_next_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.343    graph_unit/y_ball_next_carry__1_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.413 r  graph_unit/y_ball_next_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.413    graph_unit/y_ball_next_carry__1_n_7
    SLICE_X88Y89         FDCE                                         r  graph_unit/y_ball_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.875     2.607    graph_unit/CLK
    SLICE_X88Y89         FDCE                                         r  graph_unit/y_ball_reg_reg[9]/C
                         clock pessimism             -0.547     2.059    
                         clock uncertainty            0.094     2.154    
    SLICE_X88Y89         FDCE (Hold_fdce_C_D)         0.134     2.288    graph_unit/y_ball_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 counter_unit/r_dig1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.377%)  route 0.091ns (28.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.599     2.042    counter_unit/CLK
    SLICE_X82Y83         FDCE                                         r  counter_unit/r_dig1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDCE (Prop_fdce_C_Q)         0.128     2.170 r  counter_unit/r_dig1_reg[2]/Q
                         net (fo=4, routed)           0.091     2.261    counter_unit/r_dig1_reg[3]_0[2]
    SLICE_X82Y83         LUT6 (Prop_lut6_I2_O)        0.099     2.360 r  counter_unit/r_dig1[3]_i_2/O
                         net (fo=1, routed)           0.000     2.360    counter_unit/dig1_next[3]
    SLICE_X82Y83         FDCE                                         r  counter_unit/r_dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.869     2.601    counter_unit/CLK
    SLICE_X82Y83         FDCE                                         r  counter_unit/r_dig1_reg[3]/C
                         clock pessimism             -0.558     2.042    
                         clock uncertainty            0.094     2.137    
    SLICE_X82Y83         FDCE (Hold_fdce_C_D)         0.092     2.229    counter_unit/r_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.187ns (48.873%)  route 0.196ns (51.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.598     2.041    timer_unit/clk_out1
    SLICE_X89Y81         FDPE                                         r  timer_unit/timer_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.141     2.182 r  timer_unit/timer_reg_reg[0]/Q
                         net (fo=7, routed)           0.196     2.378    timer_unit/Q[0]
    SLICE_X88Y81         LUT5 (Prop_lut5_I1_O)        0.046     2.424 r  timer_unit/timer_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.424    timer_unit/timer_next[3]
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.868     2.600    timer_unit/clk_out1
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[3]/C
                         clock pessimism             -0.545     2.054    
                         clock uncertainty            0.094     2.149    
    SLICE_X88Y81         FDPE (Hold_fdpe_C_D)         0.131     2.280    timer_unit/timer_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 counter_unit/r_dig0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.660%)  route 0.114ns (33.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.595     2.038    counter_unit/CLK
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDCE (Prop_fdce_C_Q)         0.128     2.166 r  counter_unit/r_dig0_reg[2]/Q
                         net (fo=5, routed)           0.114     2.280    counter_unit/Q[2]
    SLICE_X81Y83         LUT6 (Prop_lut6_I2_O)        0.099     2.379 r  counter_unit/r_dig0[3]_i_2/O
                         net (fo=1, routed)           0.000     2.379    counter_unit/dig0_next[3]
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.865     2.597    counter_unit/CLK
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[3]/C
                         clock pessimism             -0.558     2.038    
                         clock uncertainty            0.094     2.133    
    SLICE_X81Y83         FDCE (Hold_fdce_C_D)         0.092     2.225    counter_unit/r_dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.739%)  route 0.196ns (51.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.598     2.041    timer_unit/clk_out1
    SLICE_X89Y81         FDPE                                         r  timer_unit/timer_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.141     2.182 r  timer_unit/timer_reg_reg[0]/Q
                         net (fo=7, routed)           0.196     2.378    timer_unit/Q[0]
    SLICE_X88Y81         LUT4 (Prop_lut4_I2_O)        0.045     2.423 r  timer_unit/timer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.423    timer_unit/timer_next[2]
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.868     2.600    timer_unit/clk_out1
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[2]/C
                         clock pessimism             -0.545     2.054    
                         clock uncertainty            0.094     2.149    
    SLICE_X88Y81         FDPE (Hold_fdpe_C_D)         0.120     2.269    timer_unit/timer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 counter_unit/r_dig0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.595     2.038    counter_unit/CLK
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDCE (Prop_fdce_C_Q)         0.141     2.179 r  counter_unit/r_dig0_reg[0]/Q
                         net (fo=6, routed)           0.179     2.359    counter_unit/Q[0]
    SLICE_X81Y83         LUT5 (Prop_lut5_I0_O)        0.042     2.401 r  counter_unit/r_dig0[2]_i_1/O
                         net (fo=1, routed)           0.000     2.401    counter_unit/dig0_next[2]
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.865     2.597    counter_unit/CLK
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[2]/C
                         clock pessimism             -0.558     2.038    
                         clock uncertainty            0.094     2.133    
    SLICE_X81Y83         FDCE (Hold_fdce_C_D)         0.107     2.240    counter_unit/r_dig0_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.472%)  route 0.198ns (51.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.598     2.041    clk
    SLICE_X86Y81         FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDCE (Prop_fdce_C_Q)         0.141     2.182 r  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=56, routed)          0.198     2.380    graph_unit/state_reg[1]
    SLICE_X83Y81         LUT6 (Prop_lut6_I4_O)        0.045     2.425 r  graph_unit/ball_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.425    graph_unit_n_15
    SLICE_X83Y81         FDCE                                         r  ball_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.867     2.599    clk
    SLICE_X83Y81         FDCE                                         r  ball_reg_reg[1]/C
                         clock pessimism             -0.522     2.076    
                         clock uncertainty            0.094     2.171    
    SLICE_X83Y81         FDCE (Hold_fdce_C_D)         0.091     2.262    ball_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.387%)  route 0.207ns (52.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.597     2.040    clk
    SLICE_X83Y81         FDCE                                         r  ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDCE (Prop_fdce_C_Q)         0.141     2.181 r  ball_reg_reg[1]/Q
                         net (fo=3, routed)           0.207     2.388    graph_unit/data2[1]
    SLICE_X84Y81         LUT6 (Prop_lut6_I1_O)        0.045     2.433 r  graph_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.433    graph_unit_n_14
    SLICE_X84Y81         FDCE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.867     2.599    clk
    SLICE_X84Y81         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.544     2.054    
                         clock uncertainty            0.094     2.149    
    SLICE_X84Y81         FDCE (Hold_fdce_C_D)         0.120     2.269    FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_unit/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.603     2.046    vga_unit/clk_out1
    SLICE_X82Y91         FDCE                                         r  vga_unit/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDCE (Prop_fdce_C_Q)         0.141     2.187 r  vga_unit/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.184     2.371    vga_unit/r_25MHz[0]
    SLICE_X82Y91         LUT2 (Prop_lut2_I0_O)        0.042     2.413 r  vga_unit/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     2.413    vga_unit/r_25MHz[1]_i_1_n_0
    SLICE_X82Y91         FDCE                                         r  vga_unit/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.875     2.607    vga_unit/clk_out1
    SLICE_X82Y91         FDCE                                         r  vga_unit/r_25MHz_reg[1]/C
                         clock pessimism             -0.560     2.046    
                         clock uncertainty            0.094     2.141    
    SLICE_X82Y91         FDCE (Hold_fdce_C_D)         0.107     2.248    vga_unit/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 2.424ns (32.367%)  route 5.065ns (67.633%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 16.292 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.197 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.286    12.483    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I5_O)        0.326    12.809 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.351    14.160    rgb_next[7]
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.593    16.292    clk
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.247    16.539    
                         clock uncertainty           -0.094    16.445    
    SLICE_X84Y112        FDCE (Setup_fdce_C_D)       -0.031    16.414    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.414    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 2.424ns (32.510%)  route 5.032ns (67.490%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 16.292 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.197 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.286    12.483    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I5_O)        0.326    12.809 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.318    14.127    rgb_next[7]
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.593    16.292    clk
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.247    16.539    
                         clock uncertainty           -0.094    16.445    
    SLICE_X84Y112        FDCE (Setup_fdce_C_D)       -0.045    16.400    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.400    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 2.424ns (33.136%)  route 4.891ns (66.864%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.293ns = ( 16.293 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.197 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.286    12.483    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I5_O)        0.326    12.809 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.177    13.986    rgb_next[7]
    SLICE_X84Y111        FDCE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.293    clk
    SLICE_X84Y111        FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.247    16.540    
                         clock uncertainty           -0.094    16.446    
    SLICE_X84Y111        FDCE (Setup_fdce_C_D)       -0.045    16.401    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.401    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 2.424ns (33.136%)  route 4.891ns (66.864%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.293ns = ( 16.293 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.197 f  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.286    12.483    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I5_O)        0.326    12.809 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.177    13.986    rgb_next[7]
    SLICE_X84Y111        FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.594    16.293    clk
    SLICE_X84Y111        FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.247    16.540    
                         clock uncertainty           -0.094    16.446    
    SLICE_X84Y111        FDCE (Setup_fdce_C_D)       -0.031    16.415    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         16.415    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 2.196ns (31.448%)  route 4.787ns (68.552%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.412    12.584    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.708 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.946    13.654    rgb_next[3]
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.094    16.450    
    SLICE_X85Y102        FDCE (Setup_fdce_C_D)       -0.081    16.369    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.369    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 2.196ns (31.448%)  route 4.787ns (68.552%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.412    12.584    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.708 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.946    13.654    rgb_next[3]
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.094    16.450    
    SLICE_X85Y102        FDCE (Setup_fdce_C_D)       -0.058    16.392    rgb_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.392    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 2.196ns (31.493%)  route 4.777ns (68.507%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.412    12.584    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.708 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.936    13.644    rgb_next[3]
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.094    16.450    
    SLICE_X85Y102        FDCE (Setup_fdce_C_D)       -0.067    16.383    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.383    
                         arrival time                         -13.644    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 2.196ns (32.006%)  route 4.665ns (67.994%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.300    12.472    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.596 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.937    13.532    rgb_next[11]
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.094    16.450    
    SLICE_X84Y102        FDCE (Setup_fdce_C_D)       -0.028    16.422    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.422    
                         arrival time                         -13.532    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 2.196ns (32.037%)  route 4.659ns (67.963%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 f  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 f  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.300    12.472    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.596 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.930    13.525    rgb_next[11]
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.094    16.450    
    SLICE_X84Y102        FDCE (Setup_fdce_C_D)       -0.031    16.419    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         16.419    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 2.196ns (32.325%)  route 4.598ns (67.675%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 16.297 - 10.000 ) 
    Source Clock Delay      (SCD):    6.671ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.724     6.671    graph_unit/CLK
    SLICE_X85Y87         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.419     7.090 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          0.829     7.919    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X88Y86         LUT2 (Prop_lut2_I0_O)        0.325     8.244 f  graph_unit/sq_ball_on0_carry__0_i_4/O
                         net (fo=2, routed)           0.484     8.727    graph_unit/sq_ball_on0_carry__0_i_4_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.328     9.055 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=4, routed)           0.317     9.372    graph_unit/sq_ball_on0_carry__0_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.496 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.652    10.148    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    10.527 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.513    11.041    graph_unit/sq_ball_on0
    SLICE_X85Y88         LUT5 (Prop_lut5_I1_O)        0.373    11.414 r  graph_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.634    12.047    vga_unit/rgb_reg_reg[11]
    SLICE_X85Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.171 r  vga_unit/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.412    12.584    vga_unit/rgb_reg[11]_i_6_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.708 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.757    13.464    rgb_next[3]
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598    16.297    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.247    16.544    
                         clock uncertainty           -0.094    16.450    
    SLICE_X85Y102        FDCE (Setup_fdce_C_D)       -0.061    16.389    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.389    
                         arrival time                         -13.464    
  -------------------------------------------------------------------
                         slack                                  2.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.598     2.041    timer_unit/clk_out1
    SLICE_X89Y81         FDPE                                         r  timer_unit/timer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.141     2.182 r  timer_unit/timer_reg_reg[1]/Q
                         net (fo=6, routed)           0.135     2.318    timer_unit/timer_reg[1]
    SLICE_X88Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.363 r  timer_unit/timer_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.363    timer_unit/timer_next[4]
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.868     2.600    timer_unit/clk_out1
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[4]/C
                         clock pessimism             -0.545     2.054    
                         clock uncertainty            0.094     2.149    
    SLICE_X88Y81         FDPE (Hold_fdpe_C_D)         0.121     2.270    timer_unit/timer_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 graph_unit/y_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_ball_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.256ns (69.880%)  route 0.110ns (30.120%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.603     2.046    graph_unit/CLK
    SLICE_X89Y89         FDCE                                         r  graph_unit/y_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDCE (Prop_fdce_C_Q)         0.141     2.187 r  graph_unit/y_delta_reg_reg[8]/Q
                         net (fo=16, routed)          0.110     2.298    graph_unit/y_delta_reg[8]
    SLICE_X88Y89         LUT4 (Prop_lut4_I2_O)        0.045     2.343 r  graph_unit/y_ball_next_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.343    graph_unit/y_ball_next_carry__1_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.413 r  graph_unit/y_ball_next_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.413    graph_unit/y_ball_next_carry__1_n_7
    SLICE_X88Y89         FDCE                                         r  graph_unit/y_ball_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.875     2.607    graph_unit/CLK
    SLICE_X88Y89         FDCE                                         r  graph_unit/y_ball_reg_reg[9]/C
                         clock pessimism             -0.547     2.059    
                         clock uncertainty            0.094     2.154    
    SLICE_X88Y89         FDCE (Hold_fdce_C_D)         0.134     2.288    graph_unit/y_ball_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 counter_unit/r_dig1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.377%)  route 0.091ns (28.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.599     2.042    counter_unit/CLK
    SLICE_X82Y83         FDCE                                         r  counter_unit/r_dig1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDCE (Prop_fdce_C_Q)         0.128     2.170 r  counter_unit/r_dig1_reg[2]/Q
                         net (fo=4, routed)           0.091     2.261    counter_unit/r_dig1_reg[3]_0[2]
    SLICE_X82Y83         LUT6 (Prop_lut6_I2_O)        0.099     2.360 r  counter_unit/r_dig1[3]_i_2/O
                         net (fo=1, routed)           0.000     2.360    counter_unit/dig1_next[3]
    SLICE_X82Y83         FDCE                                         r  counter_unit/r_dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.869     2.601    counter_unit/CLK
    SLICE_X82Y83         FDCE                                         r  counter_unit/r_dig1_reg[3]/C
                         clock pessimism             -0.558     2.042    
                         clock uncertainty            0.094     2.137    
    SLICE_X82Y83         FDCE (Hold_fdce_C_D)         0.092     2.229    counter_unit/r_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.187ns (48.873%)  route 0.196ns (51.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.598     2.041    timer_unit/clk_out1
    SLICE_X89Y81         FDPE                                         r  timer_unit/timer_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.141     2.182 r  timer_unit/timer_reg_reg[0]/Q
                         net (fo=7, routed)           0.196     2.378    timer_unit/Q[0]
    SLICE_X88Y81         LUT5 (Prop_lut5_I1_O)        0.046     2.424 r  timer_unit/timer_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.424    timer_unit/timer_next[3]
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.868     2.600    timer_unit/clk_out1
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[3]/C
                         clock pessimism             -0.545     2.054    
                         clock uncertainty            0.094     2.149    
    SLICE_X88Y81         FDPE (Hold_fdpe_C_D)         0.131     2.280    timer_unit/timer_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 counter_unit/r_dig0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.660%)  route 0.114ns (33.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.595     2.038    counter_unit/CLK
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDCE (Prop_fdce_C_Q)         0.128     2.166 r  counter_unit/r_dig0_reg[2]/Q
                         net (fo=5, routed)           0.114     2.280    counter_unit/Q[2]
    SLICE_X81Y83         LUT6 (Prop_lut6_I2_O)        0.099     2.379 r  counter_unit/r_dig0[3]_i_2/O
                         net (fo=1, routed)           0.000     2.379    counter_unit/dig0_next[3]
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.865     2.597    counter_unit/CLK
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[3]/C
                         clock pessimism             -0.558     2.038    
                         clock uncertainty            0.094     2.133    
    SLICE_X81Y83         FDCE (Hold_fdce_C_D)         0.092     2.225    counter_unit/r_dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.739%)  route 0.196ns (51.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.598     2.041    timer_unit/clk_out1
    SLICE_X89Y81         FDPE                                         r  timer_unit/timer_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE (Prop_fdpe_C_Q)         0.141     2.182 r  timer_unit/timer_reg_reg[0]/Q
                         net (fo=7, routed)           0.196     2.378    timer_unit/Q[0]
    SLICE_X88Y81         LUT4 (Prop_lut4_I2_O)        0.045     2.423 r  timer_unit/timer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.423    timer_unit/timer_next[2]
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.868     2.600    timer_unit/clk_out1
    SLICE_X88Y81         FDPE                                         r  timer_unit/timer_reg_reg[2]/C
                         clock pessimism             -0.545     2.054    
                         clock uncertainty            0.094     2.149    
    SLICE_X88Y81         FDPE (Hold_fdpe_C_D)         0.120     2.269    timer_unit/timer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 counter_unit/r_dig0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.595     2.038    counter_unit/CLK
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDCE (Prop_fdce_C_Q)         0.141     2.179 r  counter_unit/r_dig0_reg[0]/Q
                         net (fo=6, routed)           0.179     2.359    counter_unit/Q[0]
    SLICE_X81Y83         LUT5 (Prop_lut5_I0_O)        0.042     2.401 r  counter_unit/r_dig0[2]_i_1/O
                         net (fo=1, routed)           0.000     2.401    counter_unit/dig0_next[2]
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.865     2.597    counter_unit/CLK
    SLICE_X81Y83         FDCE                                         r  counter_unit/r_dig0_reg[2]/C
                         clock pessimism             -0.558     2.038    
                         clock uncertainty            0.094     2.133    
    SLICE_X81Y83         FDCE (Hold_fdce_C_D)         0.107     2.240    counter_unit/r_dig0_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.472%)  route 0.198ns (51.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.598     2.041    clk
    SLICE_X86Y81         FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDCE (Prop_fdce_C_Q)         0.141     2.182 r  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=56, routed)          0.198     2.380    graph_unit/state_reg[1]
    SLICE_X83Y81         LUT6 (Prop_lut6_I4_O)        0.045     2.425 r  graph_unit/ball_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.425    graph_unit_n_15
    SLICE_X83Y81         FDCE                                         r  ball_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.867     2.599    clk
    SLICE_X83Y81         FDCE                                         r  ball_reg_reg[1]/C
                         clock pessimism             -0.522     2.076    
                         clock uncertainty            0.094     2.171    
    SLICE_X83Y81         FDCE (Hold_fdce_C_D)         0.091     2.262    ball_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.387%)  route 0.207ns (52.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.597     2.040    clk
    SLICE_X83Y81         FDCE                                         r  ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDCE (Prop_fdce_C_Q)         0.141     2.181 r  ball_reg_reg[1]/Q
                         net (fo=3, routed)           0.207     2.388    graph_unit/data2[1]
    SLICE_X84Y81         LUT6 (Prop_lut6_I1_O)        0.045     2.433 r  graph_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.433    graph_unit_n_14
    SLICE_X84Y81         FDCE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.867     2.599    clk
    SLICE_X84Y81         FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.544     2.054    
                         clock uncertainty            0.094     2.149    
    SLICE_X84Y81         FDCE (Hold_fdce_C_D)         0.120     2.269    FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_unit/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.603     2.046    vga_unit/clk_out1
    SLICE_X82Y91         FDCE                                         r  vga_unit/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDCE (Prop_fdce_C_Q)         0.141     2.187 r  vga_unit/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.184     2.371    vga_unit/r_25MHz[0]
    SLICE_X82Y91         LUT2 (Prop_lut2_I0_O)        0.042     2.413 r  vga_unit/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     2.413    vga_unit/r_25MHz[1]_i_1_n_0
    SLICE_X82Y91         FDCE                                         r  vga_unit/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.875     2.607    vga_unit/clk_out1
    SLICE_X82Y91         FDCE                                         r  vga_unit/r_25MHz_reg[1]/C
                         clock pessimism             -0.560     2.046    
                         clock uncertainty            0.094     2.141    
    SLICE_X82Y91         FDCE (Hold_fdce_C_D)         0.107     2.248    vga_unit/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.165    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.882ns  (logic 1.642ns (33.634%)  route 3.240ns (66.366%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.371     2.889    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.013 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         1.869     4.882    vga_unit/AR[0]
    SLICE_X84Y86         FDCE                                         f  vga_unit/h_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.880ns  (logic 1.642ns (33.645%)  route 3.238ns (66.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.371     2.889    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.013 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         1.867     4.880    vga_unit/AR[0]
    SLICE_X83Y85         FDCE                                         f  vga_unit/h_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.593ns  (logic 1.642ns (35.751%)  route 2.951ns (64.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.371     2.889    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.013 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         1.580     4.593    vga_unit/AR[0]
    SLICE_X84Y84         FDCE                                         f  vga_unit/v_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.593ns  (logic 1.642ns (35.751%)  route 2.951ns (64.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.371     2.889    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.013 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         1.580     4.593    vga_unit/AR[0]
    SLICE_X84Y84         FDCE                                         f  vga_unit/v_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.537ns  (logic 1.642ns (36.191%)  route 2.895ns (63.809%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.371     2.889    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.013 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         1.524     4.537    vga_unit/AR[0]
    SLICE_X83Y84         FDCE                                         f  vga_unit/v_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.427ns  (logic 1.642ns (37.089%)  route 2.785ns (62.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.371     2.889    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.013 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         1.414     4.427    vga_unit/AR[0]
    SLICE_X85Y83         FDCE                                         f  vga_unit/v_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.427ns  (logic 1.642ns (37.089%)  route 2.785ns (62.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.371     2.889    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.013 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         1.414     4.427    vga_unit/AR[0]
    SLICE_X84Y83         FDCE                                         f  vga_unit/v_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.427ns  (logic 1.642ns (37.089%)  route 2.785ns (62.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.371     2.889    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.013 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         1.414     4.427    vga_unit/AR[0]
    SLICE_X84Y83         FDCE                                         f  vga_unit/v_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.427ns  (logic 1.642ns (37.089%)  route 2.785ns (62.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.371     2.889    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.013 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         1.414     4.427    vga_unit/AR[0]
    SLICE_X85Y83         FDCE                                         f  vga_unit/v_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.427ns  (logic 1.642ns (37.089%)  route 2.785ns (62.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.371     2.889    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.013 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         1.414     4.427    vga_unit/AR[0]
    SLICE_X84Y83         FDCE                                         f  vga_unit/v_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.353ns  (logic 0.330ns (24.423%)  route 1.023ns (75.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         0.285     0.285 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.530     0.815    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.860 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.493     1.353    vga_unit/AR[0]
    SLICE_X82Y87         FDCE                                         f  vga_unit/h_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.353ns  (logic 0.330ns (24.423%)  route 1.023ns (75.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         0.285     0.285 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.530     0.815    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.860 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.493     1.353    vga_unit/AR[0]
    SLICE_X82Y87         FDCE                                         f  vga_unit/h_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.370ns  (logic 0.330ns (24.121%)  route 1.040ns (75.879%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         0.285     0.285 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.530     0.815    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.860 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.509     1.370    vga_unit/AR[0]
    SLICE_X84Y82         FDCE                                         f  vga_unit/v_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.409ns  (logic 0.330ns (23.445%)  route 1.079ns (76.555%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         0.285     0.285 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.530     0.815    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.860 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.549     1.409    vga_unit/AR[0]
    SLICE_X83Y88         FDCE                                         f  vga_unit/h_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.409ns  (logic 0.330ns (23.445%)  route 1.079ns (76.555%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         0.285     0.285 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.530     0.815    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.860 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.549     1.409    vga_unit/AR[0]
    SLICE_X83Y88         FDCE                                         f  vga_unit/h_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.409ns  (logic 0.330ns (23.445%)  route 1.079ns (76.555%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         0.285     0.285 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.530     0.815    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.860 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.549     1.409    vga_unit/AR[0]
    SLICE_X83Y88         FDCE                                         f  vga_unit/h_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.409ns  (logic 0.330ns (23.445%)  route 1.079ns (76.555%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         0.285     0.285 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.530     0.815    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.860 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.549     1.409    vga_unit/AR[0]
    SLICE_X83Y88         FDCE                                         f  vga_unit/h_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.409ns  (logic 0.330ns (23.445%)  route 1.079ns (76.555%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         0.285     0.285 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.530     0.815    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.860 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.549     1.409    vga_unit/AR[0]
    SLICE_X83Y88         FDCE                                         f  vga_unit/h_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/h_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.409ns  (logic 0.330ns (23.445%)  route 1.079ns (76.555%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         0.285     0.285 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.530     0.815    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.860 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.549     1.409    vga_unit/AR[0]
    SLICE_X83Y88         FDCE                                         f  vga_unit/h_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vga_unit/v_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.441ns  (logic 0.330ns (22.937%)  route 1.110ns (77.063%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P4                   IBUF (Prop_ibuf_I_O)         0.285     0.285 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.530     0.815    vga_unit/reset_n_IBUF
    SLICE_X89Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.860 f  vga_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=107, routed)         0.580     1.441    vga_unit/AR[0]
    SLICE_X85Y83         FDCE                                         f  vga_unit/v_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 4.142ns (63.028%)  route 2.429ns (36.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.717     6.663    clk
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.518     7.181 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.429     9.611    rgb_reg_reg[11]_lopt_replica_3_1
    D4                   OBUF (Prop_obuf_I_O)         3.624    13.234 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.234    rgb[8]
    D4                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.498ns  (logic 4.084ns (62.841%)  route 2.415ns (37.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.726     6.673    vga_unit/clk_out1
    SLICE_X85Y90         FDCE                                         r  vga_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDCE (Prop_fdce_C_Q)         0.456     7.129 r  vga_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.415     9.544    hsync_OBUF
    A3                   OBUF (Prop_obuf_I_O)         3.628    13.171 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.171    hsync
    A3                                                                r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.482ns  (logic 4.079ns (62.927%)  route 2.403ns (37.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.727     6.674    vga_unit/clk_out1
    SLICE_X85Y91         FDCE                                         r  vga_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDCE (Prop_fdce_C_Q)         0.456     7.130 r  vga_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.403     9.533    vsync_OBUF
    A2                   OBUF (Prop_obuf_I_O)         3.623    13.156 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.156    vsync
    A2                                                                r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.381ns  (logic 4.077ns (63.898%)  route 2.304ns (36.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.717     6.663    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDCE (Prop_fdce_C_Q)         0.456     7.119 r  rgb_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.304     9.423    rgb_reg_reg[3]_lopt_replica_1
    C4                   OBUF (Prop_obuf_I_O)         3.621    13.045 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.045    rgb[0]
    C4                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.177ns  (logic 4.102ns (66.407%)  route 2.075ns (33.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.712     6.658    clk
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y112        FDCE (Prop_fdce_C_Q)         0.518     7.176 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.075     9.251    rgb_reg_reg[7]_lopt_replica_2_1
    E5                   OBUF (Prop_obuf_I_O)         3.584    12.835 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.835    rgb[5]
    E5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.166ns  (logic 4.107ns (66.610%)  route 2.059ns (33.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.712     6.658    clk
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y112        FDCE (Prop_fdce_C_Q)         0.518     7.176 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           2.059     9.235    rgb_reg_reg[7]_lopt_replica_3_1
    D5                   OBUF (Prop_obuf_I_O)         3.589    12.825 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.825    rgb[6]
    D5                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.030ns  (logic 4.144ns (68.723%)  route 1.886ns (31.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.717     6.663    clk
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.518     7.181 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.886     9.068    rgb_reg_reg[11]_lopt_replica_2_1
    C1                   OBUF (Prop_obuf_I_O)         3.626    12.694 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.694    rgb[11]
    C1                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.000ns  (logic 4.143ns (69.051%)  route 1.857ns (30.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.717     6.663    clk
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.518     7.181 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           1.857     9.038    rgb_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.625    12.664 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.664    rgb[9]
    F2                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.978ns  (logic 4.092ns (68.456%)  route 1.886ns (31.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.717     6.663    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDCE (Prop_fdce_C_Q)         0.456     7.119 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           1.886     9.005    rgb_OBUF[0]
    B1                   OBUF (Prop_obuf_I_O)         3.636    12.641 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.641    rgb[3]
    B1                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.971ns  (logic 4.149ns (69.484%)  route 1.822ns (30.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.713     6.659    clk
    SLICE_X84Y111        FDCE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDCE (Prop_fdce_C_Q)         0.518     7.177 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           1.822     9.000    rgb_OBUF[4]
    C2                   OBUF (Prop_obuf_I_O)         3.631    12.631 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.631    rgb[7]
    C2                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.331%)  route 0.133ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.599     2.042    vga_unit/clk_out1
    SLICE_X83Y83         FDCE                                         r  vga_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  vga_unit/v_count_reg_reg[4]/Q
                         net (fo=28, routed)          0.133     2.316    vga_unit/Q[4]
    SLICE_X84Y84         LUT6 (Prop_lut6_I2_O)        0.045     2.361 r  vga_unit/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     2.361    vga_unit/v_count_next[6]_i_1_n_0
    SLICE_X84Y84         FDCE                                         r  vga_unit/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.074%)  route 0.134ns (41.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.602     2.045    vga_unit/clk_out1
    SLICE_X82Y88         FDCE                                         r  vga_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y88         FDCE (Prop_fdce_C_Q)         0.141     2.186 r  vga_unit/h_count_reg_reg[0]/Q
                         net (fo=17, routed)          0.134     2.321    vga_unit/h_count_reg_reg[9]_0[0]
    SLICE_X83Y88         LUT4 (Prop_lut4_I3_O)        0.045     2.366 r  vga_unit/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     2.366    vga_unit/h_count_next_0[3]
    SLICE_X83Y88         FDCE                                         r  vga_unit/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.189ns (58.463%)  route 0.134ns (41.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.602     2.045    vga_unit/clk_out1
    SLICE_X82Y88         FDCE                                         r  vga_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y88         FDCE (Prop_fdce_C_Q)         0.141     2.186 r  vga_unit/h_count_reg_reg[0]/Q
                         net (fo=17, routed)          0.134     2.321    vga_unit/h_count_reg_reg[9]_0[0]
    SLICE_X83Y88         LUT5 (Prop_lut5_I2_O)        0.048     2.369 r  vga_unit/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     2.369    vga_unit/h_count_next_0[4]
    SLICE_X83Y88         FDCE                                         r  vga_unit/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.729%)  route 0.142ns (43.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.598     2.041    vga_unit/clk_out1
    SLICE_X85Y82         FDCE                                         r  vga_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDCE (Prop_fdce_C_Q)         0.141     2.182 r  vga_unit/v_count_reg_reg[7]/Q
                         net (fo=22, routed)          0.142     2.324    vga_unit/Q[7]
    SLICE_X84Y82         LUT4 (Prop_lut4_I0_O)        0.045     2.369 r  vga_unit/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     2.369    vga_unit/v_count_next[7]_i_1_n_0
    SLICE_X84Y82         FDCE                                         r  vga_unit/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.606%)  route 0.161ns (46.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.600     2.043    vga_unit/clk_out1
    SLICE_X82Y85         FDCE                                         r  vga_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDCE (Prop_fdce_C_Q)         0.141     2.184 r  vga_unit/h_count_reg_reg[8]/Q
                         net (fo=24, routed)          0.161     2.345    vga_unit/h_count_reg_reg[9]_0[8]
    SLICE_X83Y85         LUT6 (Prop_lut6_I4_O)        0.045     2.390 r  vga_unit/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     2.390    vga_unit/h_count_next_0[8]
    SLICE_X83Y85         FDCE                                         r  vga_unit/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.112%)  route 0.171ns (47.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.599     2.042    vga_unit/clk_out1
    SLICE_X83Y83         FDCE                                         r  vga_unit/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  vga_unit/v_count_reg_reg[8]/Q
                         net (fo=22, routed)          0.171     2.354    vga_unit/Q[8]
    SLICE_X85Y83         LUT6 (Prop_lut6_I4_O)        0.045     2.399 r  vga_unit/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     2.399    vga_unit/v_count_next[0]_i_1_n_0
    SLICE_X85Y83         FDCE                                         r  vga_unit/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.403%)  route 0.169ns (47.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.601     2.044    vga_unit/clk_out1
    SLICE_X83Y87         FDCE                                         r  vga_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDCE (Prop_fdce_C_Q)         0.141     2.185 r  vga_unit/h_count_reg_reg[1]/Q
                         net (fo=16, routed)          0.169     2.354    vga_unit/h_count_reg_reg[9]_0[1]
    SLICE_X82Y87         LUT2 (Prop_lut2_I0_O)        0.045     2.399 r  vga_unit/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     2.399    vga_unit/h_count_next_0[1]
    SLICE_X82Y87         FDCE                                         r  vga_unit/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.256%)  route 0.170ns (47.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.601     2.044    vga_unit/clk_out1
    SLICE_X83Y87         FDCE                                         r  vga_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDCE (Prop_fdce_C_Q)         0.141     2.185 r  vga_unit/h_count_reg_reg[1]/Q
                         net (fo=16, routed)          0.170     2.355    vga_unit/h_count_reg_reg[9]_0[1]
    SLICE_X82Y87         LUT6 (Prop_lut6_I3_O)        0.045     2.400 r  vga_unit/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     2.400    vga_unit/h_count_next_0[6]
    SLICE_X82Y87         FDCE                                         r  vga_unit/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.728%)  route 0.174ns (48.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.601     2.044    vga_unit/clk_out1
    SLICE_X83Y87         FDCE                                         r  vga_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDCE (Prop_fdce_C_Q)         0.141     2.185 r  vga_unit/h_count_reg_reg[7]/Q
                         net (fo=31, routed)          0.174     2.359    vga_unit/h_count_reg_reg[9]_0[7]
    SLICE_X83Y88         LUT6 (Prop_lut6_I4_O)        0.045     2.404 r  vga_unit/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     2.404    vga_unit/h_count_next_0[9]
    SLICE_X83Y88         FDCE                                         r  vga_unit/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.456%)  route 0.190ns (50.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.599     2.042    vga_unit/clk_out1
    SLICE_X83Y83         FDCE                                         r  vga_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  vga_unit/v_count_reg_reg[4]/Q
                         net (fo=28, routed)          0.190     2.373    vga_unit/Q[4]
    SLICE_X83Y84         LUT6 (Prop_lut6_I5_O)        0.045     2.418 r  vga_unit/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     2.418    vga_unit/v_count_next[5]_i_1_n_0
    SLICE_X83Y84         FDCE                                         r  vga_unit/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 4.142ns (63.028%)  route 2.429ns (36.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.717     6.663    clk
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.518     7.181 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.429     9.611    rgb_reg_reg[11]_lopt_replica_3_1
    D4                   OBUF (Prop_obuf_I_O)         3.624    13.234 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.234    rgb[8]
    D4                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.498ns  (logic 4.084ns (62.841%)  route 2.415ns (37.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.726     6.673    vga_unit/clk_out1
    SLICE_X85Y90         FDCE                                         r  vga_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDCE (Prop_fdce_C_Q)         0.456     7.129 r  vga_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.415     9.544    hsync_OBUF
    A3                   OBUF (Prop_obuf_I_O)         3.628    13.171 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.171    hsync
    A3                                                                r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.482ns  (logic 4.079ns (62.927%)  route 2.403ns (37.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.727     6.674    vga_unit/clk_out1
    SLICE_X85Y91         FDCE                                         r  vga_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDCE (Prop_fdce_C_Q)         0.456     7.130 r  vga_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.403     9.533    vsync_OBUF
    A2                   OBUF (Prop_obuf_I_O)         3.623    13.156 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.156    vsync
    A2                                                                r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.381ns  (logic 4.077ns (63.898%)  route 2.304ns (36.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.717     6.663    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDCE (Prop_fdce_C_Q)         0.456     7.119 r  rgb_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.304     9.423    rgb_reg_reg[3]_lopt_replica_1
    C4                   OBUF (Prop_obuf_I_O)         3.621    13.045 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.045    rgb[0]
    C4                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.177ns  (logic 4.102ns (66.407%)  route 2.075ns (33.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.712     6.658    clk
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y112        FDCE (Prop_fdce_C_Q)         0.518     7.176 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.075     9.251    rgb_reg_reg[7]_lopt_replica_2_1
    E5                   OBUF (Prop_obuf_I_O)         3.584    12.835 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.835    rgb[5]
    E5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.166ns  (logic 4.107ns (66.610%)  route 2.059ns (33.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.712     6.658    clk
    SLICE_X84Y112        FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y112        FDCE (Prop_fdce_C_Q)         0.518     7.176 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           2.059     9.235    rgb_reg_reg[7]_lopt_replica_3_1
    D5                   OBUF (Prop_obuf_I_O)         3.589    12.825 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.825    rgb[6]
    D5                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.030ns  (logic 4.144ns (68.723%)  route 1.886ns (31.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.717     6.663    clk
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.518     7.181 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.886     9.068    rgb_reg_reg[11]_lopt_replica_2_1
    C1                   OBUF (Prop_obuf_I_O)         3.626    12.694 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.694    rgb[11]
    C1                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.000ns  (logic 4.143ns (69.051%)  route 1.857ns (30.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.717     6.663    clk
    SLICE_X84Y102        FDCE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDCE (Prop_fdce_C_Q)         0.518     7.181 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           1.857     9.038    rgb_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.625    12.664 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.664    rgb[9]
    F2                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.978ns  (logic 4.092ns (68.456%)  route 1.886ns (31.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.717     6.663    clk
    SLICE_X85Y102        FDCE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDCE (Prop_fdce_C_Q)         0.456     7.119 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           1.886     9.005    rgb_OBUF[0]
    B1                   OBUF (Prop_obuf_I_O)         3.636    12.641 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.641    rgb[3]
    B1                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.971ns  (logic 4.149ns (69.484%)  route 1.822ns (30.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.750    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.838 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.850    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.946 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.713     6.659    clk
    SLICE_X84Y111        FDCE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDCE (Prop_fdce_C_Q)         0.518     7.177 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           1.822     9.000    rgb_OBUF[4]
    C2                   OBUF (Prop_obuf_I_O)         3.631    12.631 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.631    rgb[7]
    C2                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.331%)  route 0.133ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.599     2.042    vga_unit/clk_out1
    SLICE_X83Y83         FDCE                                         r  vga_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  vga_unit/v_count_reg_reg[4]/Q
                         net (fo=28, routed)          0.133     2.316    vga_unit/Q[4]
    SLICE_X84Y84         LUT6 (Prop_lut6_I2_O)        0.045     2.361 r  vga_unit/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     2.361    vga_unit/v_count_next[6]_i_1_n_0
    SLICE_X84Y84         FDCE                                         r  vga_unit/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.074%)  route 0.134ns (41.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.602     2.045    vga_unit/clk_out1
    SLICE_X82Y88         FDCE                                         r  vga_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y88         FDCE (Prop_fdce_C_Q)         0.141     2.186 r  vga_unit/h_count_reg_reg[0]/Q
                         net (fo=17, routed)          0.134     2.321    vga_unit/h_count_reg_reg[9]_0[0]
    SLICE_X83Y88         LUT4 (Prop_lut4_I3_O)        0.045     2.366 r  vga_unit/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     2.366    vga_unit/h_count_next_0[3]
    SLICE_X83Y88         FDCE                                         r  vga_unit/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.189ns (58.463%)  route 0.134ns (41.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.602     2.045    vga_unit/clk_out1
    SLICE_X82Y88         FDCE                                         r  vga_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y88         FDCE (Prop_fdce_C_Q)         0.141     2.186 r  vga_unit/h_count_reg_reg[0]/Q
                         net (fo=17, routed)          0.134     2.321    vga_unit/h_count_reg_reg[9]_0[0]
    SLICE_X83Y88         LUT5 (Prop_lut5_I2_O)        0.048     2.369 r  vga_unit/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     2.369    vga_unit/h_count_next_0[4]
    SLICE_X83Y88         FDCE                                         r  vga_unit/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.729%)  route 0.142ns (43.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.598     2.041    vga_unit/clk_out1
    SLICE_X85Y82         FDCE                                         r  vga_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDCE (Prop_fdce_C_Q)         0.141     2.182 r  vga_unit/v_count_reg_reg[7]/Q
                         net (fo=22, routed)          0.142     2.324    vga_unit/Q[7]
    SLICE_X84Y82         LUT4 (Prop_lut4_I0_O)        0.045     2.369 r  vga_unit/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     2.369    vga_unit/v_count_next[7]_i_1_n_0
    SLICE_X84Y82         FDCE                                         r  vga_unit/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.606%)  route 0.161ns (46.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.600     2.043    vga_unit/clk_out1
    SLICE_X82Y85         FDCE                                         r  vga_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDCE (Prop_fdce_C_Q)         0.141     2.184 r  vga_unit/h_count_reg_reg[8]/Q
                         net (fo=24, routed)          0.161     2.345    vga_unit/h_count_reg_reg[9]_0[8]
    SLICE_X83Y85         LUT6 (Prop_lut6_I4_O)        0.045     2.390 r  vga_unit/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     2.390    vga_unit/h_count_next_0[8]
    SLICE_X83Y85         FDCE                                         r  vga_unit/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.112%)  route 0.171ns (47.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.599     2.042    vga_unit/clk_out1
    SLICE_X83Y83         FDCE                                         r  vga_unit/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  vga_unit/v_count_reg_reg[8]/Q
                         net (fo=22, routed)          0.171     2.354    vga_unit/Q[8]
    SLICE_X85Y83         LUT6 (Prop_lut6_I4_O)        0.045     2.399 r  vga_unit/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     2.399    vga_unit/v_count_next[0]_i_1_n_0
    SLICE_X85Y83         FDCE                                         r  vga_unit/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.403%)  route 0.169ns (47.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.601     2.044    vga_unit/clk_out1
    SLICE_X83Y87         FDCE                                         r  vga_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDCE (Prop_fdce_C_Q)         0.141     2.185 r  vga_unit/h_count_reg_reg[1]/Q
                         net (fo=16, routed)          0.169     2.354    vga_unit/h_count_reg_reg[9]_0[1]
    SLICE_X82Y87         LUT2 (Prop_lut2_I0_O)        0.045     2.399 r  vga_unit/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     2.399    vga_unit/h_count_next_0[1]
    SLICE_X82Y87         FDCE                                         r  vga_unit/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.256%)  route 0.170ns (47.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.601     2.044    vga_unit/clk_out1
    SLICE_X83Y87         FDCE                                         r  vga_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDCE (Prop_fdce_C_Q)         0.141     2.185 r  vga_unit/h_count_reg_reg[1]/Q
                         net (fo=16, routed)          0.170     2.355    vga_unit/h_count_reg_reg[9]_0[1]
    SLICE_X82Y87         LUT6 (Prop_lut6_I3_O)        0.045     2.400 r  vga_unit/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     2.400    vga_unit/h_count_next_0[6]
    SLICE_X82Y87         FDCE                                         r  vga_unit/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.728%)  route 0.174ns (48.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.601     2.044    vga_unit/clk_out1
    SLICE_X83Y87         FDCE                                         r  vga_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDCE (Prop_fdce_C_Q)         0.141     2.185 r  vga_unit/h_count_reg_reg[7]/Q
                         net (fo=31, routed)          0.174     2.359    vga_unit/h_count_reg_reg[9]_0[7]
    SLICE_X83Y88         LUT6 (Prop_lut6_I4_O)        0.045     2.404 r  vga_unit/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     2.404    vga_unit/h_count_next_0[9]
    SLICE_X83Y88         FDCE                                         r  vga_unit/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.456%)  route 0.190ns (50.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     1.418    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.444 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.599     2.042    vga_unit/clk_out1
    SLICE_X83Y83         FDCE                                         r  vga_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  vga_unit/v_count_reg_reg[4]/Q
                         net (fo=28, routed)          0.190     2.373    vga_unit/Q[4]
    SLICE_X83Y84         LUT6 (Prop_lut6_I5_O)        0.045     2.418 r  vga_unit/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     2.418    vga_unit/v_count_next[5]_i_1_n_0
    SLICE_X83Y84         FDCE                                         r  vga_unit/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497    11.497 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.750    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    12.838 f  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    12.852    instance_name/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.760    instance_name/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  clk_i (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.497    11.497 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.750    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    12.838 f  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    12.852    instance_name/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.755 r  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.760    instance_name/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.362ns  (logic 1.758ns (23.876%)  route 5.604ns (76.124%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.578     7.362    graph_unit/y_pad_next
    SLICE_X86Y82         FDCE                                         r  graph_unit/y_pad_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.601     6.301    graph_unit/CLK
    SLICE_X86Y82         FDCE                                         r  graph_unit/y_pad_reg_reg[1]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.362ns  (logic 1.758ns (23.876%)  route 5.604ns (76.124%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.578     7.362    graph_unit/y_pad_next
    SLICE_X86Y82         FDPE                                         r  graph_unit/y_pad_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.601     6.301    graph_unit/CLK
    SLICE_X86Y82         FDPE                                         r  graph_unit/y_pad_reg_reg[2]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.362ns  (logic 1.758ns (23.876%)  route 5.604ns (76.124%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.578     7.362    graph_unit/y_pad_next
    SLICE_X86Y82         FDPE                                         r  graph_unit/y_pad_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.601     6.301    graph_unit/CLK
    SLICE_X86Y82         FDPE                                         r  graph_unit/y_pad_reg_reg[3]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.362ns  (logic 1.758ns (23.876%)  route 5.604ns (76.124%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.578     7.362    graph_unit/y_pad_next
    SLICE_X86Y82         FDCE                                         r  graph_unit/y_pad_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.601     6.301    graph_unit/CLK
    SLICE_X86Y82         FDCE                                         r  graph_unit/y_pad_reg_reg[4]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.361ns  (logic 1.758ns (23.880%)  route 5.603ns (76.120%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.577     7.361    graph_unit/y_pad_next
    SLICE_X89Y82         FDCE                                         r  graph_unit/y_pad_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.601     6.301    graph_unit/CLK
    SLICE_X89Y82         FDCE                                         r  graph_unit/y_pad_reg_reg[0]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.307ns  (logic 1.758ns (24.055%)  route 5.550ns (75.945%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.523     7.307    graph_unit/y_pad_next
    SLICE_X86Y83         FDCE                                         r  graph_unit/y_pad_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.602     6.302    graph_unit/CLK
    SLICE_X86Y83         FDCE                                         r  graph_unit/y_pad_reg_reg[5]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.307ns  (logic 1.758ns (24.055%)  route 5.550ns (75.945%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.523     7.307    graph_unit/y_pad_next
    SLICE_X86Y83         FDPE                                         r  graph_unit/y_pad_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.602     6.302    graph_unit/CLK
    SLICE_X86Y83         FDPE                                         r  graph_unit/y_pad_reg_reg[6]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.307ns  (logic 1.758ns (24.055%)  route 5.550ns (75.945%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.523     7.307    graph_unit/y_pad_next
    SLICE_X86Y83         FDPE                                         r  graph_unit/y_pad_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.602     6.302    graph_unit/CLK
    SLICE_X86Y83         FDPE                                         r  graph_unit/y_pad_reg_reg[7]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.307ns  (logic 1.758ns (24.055%)  route 5.550ns (75.945%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.523     7.307    graph_unit/y_pad_next
    SLICE_X86Y83         FDCE                                         r  graph_unit/y_pad_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.602     6.302    graph_unit/CLK
    SLICE_X86Y83         FDCE                                         r  graph_unit/y_pad_reg_reg[8]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.258ns  (logic 1.758ns (24.219%)  route 5.500ns (75.781%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.474     7.258    graph_unit/y_pad_next
    SLICE_X86Y84         FDCE                                         r  graph_unit/y_pad_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603     6.303    graph_unit/CLK
    SLICE_X86Y84         FDCE                                         r  graph_unit/y_pad_reg_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[2]/C
    SLICE_X83Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.101     0.242    vga_unit/h_count_next[2]
    SLICE_X84Y88         FDCE                                         r  vga_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.874     2.606    vga_unit/clk_out1
    SLICE_X84Y88         FDCE                                         r  vga_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[3]/C
    SLICE_X83Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.112     0.253    vga_unit/h_count_next[3]
    SLICE_X83Y87         FDCE                                         r  vga_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.872     2.604    vga_unit/clk_out1
    SLICE_X83Y87         FDCE                                         r  vga_unit/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[8]/C
    SLICE_X83Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.122     0.263    vga_unit/h_count_next[8]
    SLICE_X82Y85         FDCE                                         r  vga_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.871     2.603    vga_unit/clk_out1
    SLICE_X82Y85         FDCE                                         r  vga_unit/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[5]/C
    SLICE_X84Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.100     0.264    vga_unit/h_count_next[5]
    SLICE_X83Y86         FDCE                                         r  vga_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.871     2.603    vga_unit/clk_out1
    SLICE_X83Y86         FDCE                                         r  vga_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[9]/C
    SLICE_X84Y83         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.100     0.264    vga_unit/v_count_next[9]
    SLICE_X83Y83         FDCE                                         r  vga_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.869     2.601    vga_unit/clk_out1
    SLICE_X83Y83         FDCE                                         r  vga_unit/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[1]/C
    SLICE_X84Y84         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.113     0.277    vga_unit/v_count_next[1]
    SLICE_X85Y84         FDCE                                         r  vga_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.870     2.602    vga_unit/clk_out1
    SLICE_X85Y84         FDCE                                         r  vga_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[6]/C
    SLICE_X84Y84         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.116     0.280    vga_unit/v_count_next[6]
    SLICE_X85Y84         FDCE                                         r  vga_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.870     2.602    vga_unit/clk_out1
    SLICE_X85Y84         FDCE                                         r  vga_unit/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[7]/C
    SLICE_X84Y82         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.116     0.280    vga_unit/v_count_next[7]
    SLICE_X85Y82         FDCE                                         r  vga_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.868     2.600    vga_unit/clk_out1
    SLICE_X85Y82         FDCE                                         r  vga_unit/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[7]/C
    SLICE_X83Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.144     0.285    vga_unit/h_count_next[7]
    SLICE_X83Y87         FDCE                                         r  vga_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.872     2.604    vga_unit/clk_out1
    SLICE_X83Y87         FDCE                                         r  vga_unit/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[4]/C
    SLICE_X85Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.161     0.302    vga_unit/v_count_next[4]
    SLICE_X83Y83         FDCE                                         r  vga_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.869     2.601    vga_unit/clk_out1
    SLICE_X83Y83         FDCE                                         r  vga_unit/v_count_reg_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.362ns  (logic 1.758ns (23.876%)  route 5.604ns (76.124%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.578     7.362    graph_unit/y_pad_next
    SLICE_X86Y82         FDCE                                         r  graph_unit/y_pad_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.601     6.301    graph_unit/CLK
    SLICE_X86Y82         FDCE                                         r  graph_unit/y_pad_reg_reg[1]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.362ns  (logic 1.758ns (23.876%)  route 5.604ns (76.124%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.578     7.362    graph_unit/y_pad_next
    SLICE_X86Y82         FDPE                                         r  graph_unit/y_pad_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.601     6.301    graph_unit/CLK
    SLICE_X86Y82         FDPE                                         r  graph_unit/y_pad_reg_reg[2]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.362ns  (logic 1.758ns (23.876%)  route 5.604ns (76.124%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.578     7.362    graph_unit/y_pad_next
    SLICE_X86Y82         FDPE                                         r  graph_unit/y_pad_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.601     6.301    graph_unit/CLK
    SLICE_X86Y82         FDPE                                         r  graph_unit/y_pad_reg_reg[3]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.362ns  (logic 1.758ns (23.876%)  route 5.604ns (76.124%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.578     7.362    graph_unit/y_pad_next
    SLICE_X86Y82         FDCE                                         r  graph_unit/y_pad_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.601     6.301    graph_unit/CLK
    SLICE_X86Y82         FDCE                                         r  graph_unit/y_pad_reg_reg[4]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.361ns  (logic 1.758ns (23.880%)  route 5.603ns (76.120%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.577     7.361    graph_unit/y_pad_next
    SLICE_X89Y82         FDCE                                         r  graph_unit/y_pad_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.601     6.301    graph_unit/CLK
    SLICE_X89Y82         FDCE                                         r  graph_unit/y_pad_reg_reg[0]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.307ns  (logic 1.758ns (24.055%)  route 5.550ns (75.945%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.523     7.307    graph_unit/y_pad_next
    SLICE_X86Y83         FDCE                                         r  graph_unit/y_pad_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.602     6.302    graph_unit/CLK
    SLICE_X86Y83         FDCE                                         r  graph_unit/y_pad_reg_reg[5]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.307ns  (logic 1.758ns (24.055%)  route 5.550ns (75.945%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.523     7.307    graph_unit/y_pad_next
    SLICE_X86Y83         FDPE                                         r  graph_unit/y_pad_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.602     6.302    graph_unit/CLK
    SLICE_X86Y83         FDPE                                         r  graph_unit/y_pad_reg_reg[6]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.307ns  (logic 1.758ns (24.055%)  route 5.550ns (75.945%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.523     7.307    graph_unit/y_pad_next
    SLICE_X86Y83         FDPE                                         r  graph_unit/y_pad_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.602     6.302    graph_unit/CLK
    SLICE_X86Y83         FDPE                                         r  graph_unit/y_pad_reg_reg[7]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.307ns  (logic 1.758ns (24.055%)  route 5.550ns (75.945%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.523     7.307    graph_unit/y_pad_next
    SLICE_X86Y83         FDCE                                         r  graph_unit/y_pad_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.602     6.302    graph_unit/CLK
    SLICE_X86Y83         FDCE                                         r  graph_unit/y_pad_reg_reg[8]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            graph_unit/y_pad_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.258ns  (logic 1.758ns (24.219%)  route 5.500ns (75.781%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 f  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    P25                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  btn_i_IBUF[0]_inst/O
                         net (fo=5, routed)           4.129     5.639    graph_unit/btn_i_IBUF[0]
    SLICE_X88Y83         LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  graph_unit/y_pad_reg[9]_i_3/O
                         net (fo=1, routed)           0.897     6.660    graph_unit/y_pad_reg[9]_i_3_n_0
    SLICE_X88Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  graph_unit/y_pad_reg[9]_i_1/O
                         net (fo=10, routed)          0.474     7.258    graph_unit/y_pad_next
    SLICE_X86Y84         FDCE                                         r  graph_unit/y_pad_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.607    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.690 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918     4.608    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.699 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          1.603     6.303    graph_unit/CLK
    SLICE_X86Y84         FDCE                                         r  graph_unit/y_pad_reg_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[2]/C
    SLICE_X83Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.101     0.242    vga_unit/h_count_next[2]
    SLICE_X84Y88         FDCE                                         r  vga_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.874     2.606    vga_unit/clk_out1
    SLICE_X84Y88         FDCE                                         r  vga_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[3]/C
    SLICE_X83Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.112     0.253    vga_unit/h_count_next[3]
    SLICE_X83Y87         FDCE                                         r  vga_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.872     2.604    vga_unit/clk_out1
    SLICE_X83Y87         FDCE                                         r  vga_unit/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[8]/C
    SLICE_X83Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.122     0.263    vga_unit/h_count_next[8]
    SLICE_X82Y85         FDCE                                         r  vga_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.871     2.603    vga_unit/clk_out1
    SLICE_X82Y85         FDCE                                         r  vga_unit/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[5]/C
    SLICE_X84Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.100     0.264    vga_unit/h_count_next[5]
    SLICE_X83Y86         FDCE                                         r  vga_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.871     2.603    vga_unit/clk_out1
    SLICE_X83Y86         FDCE                                         r  vga_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[9]/C
    SLICE_X84Y83         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.100     0.264    vga_unit/v_count_next[9]
    SLICE_X83Y83         FDCE                                         r  vga_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.869     2.601    vga_unit/clk_out1
    SLICE_X83Y83         FDCE                                         r  vga_unit/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[1]/C
    SLICE_X84Y84         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.113     0.277    vga_unit/v_count_next[1]
    SLICE_X85Y84         FDCE                                         r  vga_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.870     2.602    vga_unit/clk_out1
    SLICE_X85Y84         FDCE                                         r  vga_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[6]/C
    SLICE_X84Y84         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.116     0.280    vga_unit/v_count_next[6]
    SLICE_X85Y84         FDCE                                         r  vga_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.870     2.602    vga_unit/clk_out1
    SLICE_X85Y84         FDCE                                         r  vga_unit/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[7]/C
    SLICE_X84Y82         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.116     0.280    vga_unit/v_count_next[7]
    SLICE_X85Y82         FDCE                                         r  vga_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.868     2.600    vga_unit/clk_out1
    SLICE_X85Y82         FDCE                                         r  vga_unit/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[7]/C
    SLICE_X83Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.144     0.285    vga_unit/h_count_next[7]
    SLICE_X83Y87         FDCE                                         r  vga_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.872     2.604    vga_unit/clk_out1
    SLICE_X83Y87         FDCE                                         r  vga_unit/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[4]/C
    SLICE_X85Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.161     0.302    vga_unit/v_count_next[4]
    SLICE_X83Y83         FDCE                                         r  vga_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.934    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.987 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.703    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.732 r  instance_name/inst/clkout1_buf/O
                         net (fo=88, routed)          0.869     2.601    vga_unit/clk_out1
    SLICE_X83Y83         FDCE                                         r  vga_unit/v_count_reg_reg[4]/C





