<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-cns3xxx › include › mach › cns3xxx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cns3xxx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __MACH_BOARD_CNS3XXXH</span>
<span class="cp">#define __MACH_BOARD_CNS3XXXH</span>

<span class="cm">/*</span>
<span class="cm"> * Memory map</span>
<span class="cm"> */</span>
<span class="cp">#define CNS3XXX_FLASH_BASE			0x10000000	</span><span class="cm">/* Flash/SRAM Memory Bank 0 */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_FLASH_SIZE			SZ_256M</span>

<span class="cp">#define CNS3XXX_DDR2SDRAM_BASE			0x20000000	</span><span class="cm">/* DDR2 SDRAM Memory */</span><span class="cp"></span>

<span class="cp">#define CNS3XXX_SPI_FLASH_BASE			0x60000000	</span><span class="cm">/* SPI Serial Flash Memory */</span><span class="cp"></span>

<span class="cp">#define CNS3XXX_SWITCH_BASE			0x70000000	</span><span class="cm">/* Switch and HNAT Control */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_SWITCH_BASE_VIRT		0xFFF00000</span>

<span class="cp">#define CNS3XXX_PPE_BASE			0x70001000	</span><span class="cm">/* HANT	*/</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_PPE_BASE_VIRT			0xFFF50000</span>

<span class="cp">#define CNS3XXX_EMBEDDED_SRAM_BASE		0x70002000	</span><span class="cm">/* HANT Embedded SRAM */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_EMBEDDED_SRAM_BASE_VIRT		0xFFF60000</span>

<span class="cp">#define CNS3XXX_SSP_BASE			0x71000000	</span><span class="cm">/* Synchronous Serial Port - SPI/PCM/I2C */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_SSP_BASE_VIRT			0xFFF01000</span>

<span class="cp">#define CNS3XXX_DMC_BASE			0x72000000	</span><span class="cm">/* DMC Control (DDR2 SDRAM) */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_DMC_BASE_VIRT			0xFFF02000</span>

<span class="cp">#define CNS3XXX_SMC_BASE			0x73000000	</span><span class="cm">/* SMC Control */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_SMC_BASE_VIRT			0xFFF03000</span>

<span class="cp">#define SMC_MEMC_STATUS_OFFSET			0x000</span>
<span class="cp">#define SMC_MEMIF_CFG_OFFSET			0x004</span>
<span class="cp">#define SMC_MEMC_CFG_SET_OFFSET			0x008</span>
<span class="cp">#define SMC_MEMC_CFG_CLR_OFFSET			0x00C</span>
<span class="cp">#define SMC_DIRECT_CMD_OFFSET			0x010</span>
<span class="cp">#define SMC_SET_CYCLES_OFFSET			0x014</span>
<span class="cp">#define SMC_SET_OPMODE_OFFSET			0x018</span>
<span class="cp">#define SMC_REFRESH_PERIOD_0_OFFSET		0x020</span>
<span class="cp">#define SMC_REFRESH_PERIOD_1_OFFSET		0x024</span>
<span class="cp">#define SMC_SRAM_CYCLES0_0_OFFSET		0x100</span>
<span class="cp">#define SMC_NAND_CYCLES0_0_OFFSET		0x100</span>
<span class="cp">#define SMC_OPMODE0_0_OFFSET			0x104</span>
<span class="cp">#define SMC_SRAM_CYCLES0_1_OFFSET		0x120</span>
<span class="cp">#define SMC_NAND_CYCLES0_1_OFFSET		0x120</span>
<span class="cp">#define SMC_OPMODE0_1_OFFSET			0x124</span>
<span class="cp">#define SMC_USER_STATUS_OFFSET			0x200</span>
<span class="cp">#define SMC_USER_CONFIG_OFFSET			0x204</span>
<span class="cp">#define SMC_ECC_STATUS_OFFSET			0x300</span>
<span class="cp">#define SMC_ECC_MEMCFG_OFFSET			0x304</span>
<span class="cp">#define SMC_ECC_MEMCOMMAND1_OFFSET		0x308</span>
<span class="cp">#define SMC_ECC_MEMCOMMAND2_OFFSET		0x30C</span>
<span class="cp">#define SMC_ECC_ADDR0_OFFSET			0x310</span>
<span class="cp">#define SMC_ECC_ADDR1_OFFSET			0x314</span>
<span class="cp">#define SMC_ECC_VALUE0_OFFSET			0x318</span>
<span class="cp">#define SMC_ECC_VALUE1_OFFSET			0x31C</span>
<span class="cp">#define SMC_ECC_VALUE2_OFFSET			0x320</span>
<span class="cp">#define SMC_ECC_VALUE3_OFFSET			0x324</span>
<span class="cp">#define SMC_PERIPH_ID_0_OFFSET			0xFE0</span>
<span class="cp">#define SMC_PERIPH_ID_1_OFFSET			0xFE4</span>
<span class="cp">#define SMC_PERIPH_ID_2_OFFSET			0xFE8</span>
<span class="cp">#define SMC_PERIPH_ID_3_OFFSET			0xFEC</span>
<span class="cp">#define SMC_PCELL_ID_0_OFFSET			0xFF0</span>
<span class="cp">#define SMC_PCELL_ID_1_OFFSET			0xFF4</span>
<span class="cp">#define SMC_PCELL_ID_2_OFFSET			0xFF8</span>
<span class="cp">#define SMC_PCELL_ID_3_OFFSET			0xFFC</span>

<span class="cp">#define CNS3XXX_GPIOA_BASE			0x74000000	</span><span class="cm">/* GPIO port A */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_GPIOA_BASE_VIRT			0xFFF04000</span>

<span class="cp">#define CNS3XXX_GPIOB_BASE			0x74800000	</span><span class="cm">/* GPIO port B */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_GPIOB_BASE_VIRT			0xFFF05000</span>

<span class="cp">#define CNS3XXX_RTC_BASE			0x75000000	</span><span class="cm">/* Real Time Clock */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_RTC_BASE_VIRT			0xFFF06000</span>

<span class="cp">#define RTC_SEC_OFFSET				0x00</span>
<span class="cp">#define RTC_MIN_OFFSET				0x04</span>
<span class="cp">#define RTC_HOUR_OFFSET				0x08</span>
<span class="cp">#define RTC_DAY_OFFSET				0x0C</span>
<span class="cp">#define RTC_SEC_ALM_OFFSET			0x10</span>
<span class="cp">#define RTC_MIN_ALM_OFFSET			0x14</span>
<span class="cp">#define RTC_HOUR_ALM_OFFSET			0x18</span>
<span class="cp">#define RTC_REC_OFFSET				0x1C</span>
<span class="cp">#define RTC_CTRL_OFFSET				0x20</span>
<span class="cp">#define RTC_INTR_STS_OFFSET			0x34</span>

<span class="cp">#define CNS3XXX_MISC_BASE			0x76000000	</span><span class="cm">/* Misc Control */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_MISC_BASE_VIRT			0xFFF07000	</span><span class="cm">/* Misc Control */</span><span class="cp"></span>

<span class="cp">#define CNS3XXX_PM_BASE				0x77000000	</span><span class="cm">/* Power Management Control */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_PM_BASE_VIRT			0xFFF08000</span>

<span class="cp">#define PM_CLK_GATE_OFFSET			0x00</span>
<span class="cp">#define PM_SOFT_RST_OFFSET			0x04</span>
<span class="cp">#define PM_HS_CFG_OFFSET			0x08</span>
<span class="cp">#define PM_CACTIVE_STA_OFFSET			0x0C</span>
<span class="cp">#define PM_PWR_STA_OFFSET			0x10</span>
<span class="cp">#define PM_SYS_CLK_CTRL_OFFSET			0x14</span>
<span class="cp">#define PM_PLL_LCD_I2S_CTRL_OFFSET		0x18</span>
<span class="cp">#define PM_PLL_HM_PD_OFFSET			0x1C</span>

<span class="cp">#define CNS3XXX_UART0_BASE			0x78000000	</span><span class="cm">/* UART 0 */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_UART0_BASE_VIRT			0xFFF09000</span>

<span class="cp">#define CNS3XXX_UART1_BASE			0x78400000	</span><span class="cm">/* UART 1 */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_UART1_BASE_VIRT			0xFFF0A000</span>

<span class="cp">#define CNS3XXX_UART2_BASE			0x78800000	</span><span class="cm">/* UART 2 */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_UART2_BASE_VIRT			0xFFF0B000</span>

<span class="cp">#define CNS3XXX_DMAC_BASE			0x79000000	</span><span class="cm">/* Generic DMA Control */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_DMAC_BASE_VIRT			0xFFF0D000</span>

<span class="cp">#define CNS3XXX_CORESIGHT_BASE			0x7A000000	</span><span class="cm">/* CoreSight */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_CORESIGHT_BASE_VIRT		0xFFF0E000</span>

<span class="cp">#define CNS3XXX_CRYPTO_BASE			0x7B000000	</span><span class="cm">/* Crypto */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_CRYPTO_BASE_VIRT		0xFFF0F000</span>

<span class="cp">#define CNS3XXX_I2S_BASE			0x7C000000	</span><span class="cm">/* I2S */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_I2S_BASE_VIRT			0xFFF10000</span>

<span class="cp">#define CNS3XXX_TIMER1_2_3_BASE			0x7C800000	</span><span class="cm">/* Timer */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_TIMER1_2_3_BASE_VIRT		0xFFF10800</span>

<span class="cp">#define TIMER1_COUNTER_OFFSET			0x00</span>
<span class="cp">#define TIMER1_AUTO_RELOAD_OFFSET		0x04</span>
<span class="cp">#define TIMER1_MATCH_V1_OFFSET			0x08</span>
<span class="cp">#define TIMER1_MATCH_V2_OFFSET			0x0C</span>

<span class="cp">#define TIMER2_COUNTER_OFFSET			0x10</span>
<span class="cp">#define TIMER2_AUTO_RELOAD_OFFSET		0x14</span>
<span class="cp">#define TIMER2_MATCH_V1_OFFSET			0x18</span>
<span class="cp">#define TIMER2_MATCH_V2_OFFSET			0x1C</span>

<span class="cp">#define TIMER1_2_CONTROL_OFFSET			0x30</span>
<span class="cp">#define TIMER1_2_INTERRUPT_STATUS_OFFSET	0x34</span>
<span class="cp">#define TIMER1_2_INTERRUPT_MASK_OFFSET		0x38</span>

<span class="cp">#define TIMER_FREERUN_OFFSET			0x40</span>
<span class="cp">#define TIMER_FREERUN_CONTROL_OFFSET		0x44</span>

<span class="cp">#define CNS3XXX_HCIE_BASE			0x7D000000	</span><span class="cm">/* HCIE Control */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_HCIE_BASE_VIRT			0xFFF30000</span>

<span class="cp">#define CNS3XXX_RAID_BASE			0x7E000000	</span><span class="cm">/* RAID Control */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_RAID_BASE_VIRT			0xFFF12000</span>

<span class="cp">#define CNS3XXX_AXI_IXC_BASE			0x7F000000	</span><span class="cm">/* AXI IXC */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_AXI_IXC_BASE_VIRT		0xFFF13000</span>

<span class="cp">#define CNS3XXX_CLCD_BASE			0x80000000	</span><span class="cm">/* LCD Control */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_CLCD_BASE_VIRT			0xFFF14000</span>

<span class="cp">#define CNS3XXX_USBOTG_BASE			0x81000000	</span><span class="cm">/* USB OTG Control */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_USBOTG_BASE_VIRT		0xFFF15000</span>

<span class="cp">#define CNS3XXX_USB_BASE			0x82000000	</span><span class="cm">/* USB Host Control */</span><span class="cp"></span>

<span class="cp">#define CNS3XXX_SATA2_BASE			0x83000000	</span><span class="cm">/* SATA */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_SATA2_SIZE			SZ_16M</span>
<span class="cp">#define CNS3XXX_SATA2_BASE_VIRT			0xFFF17000</span>

<span class="cp">#define CNS3XXX_CAMERA_BASE			0x84000000	</span><span class="cm">/* Camera Interface */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_CAMERA_BASE_VIRT		0xFFF18000</span>

<span class="cp">#define CNS3XXX_SDIO_BASE			0x85000000	</span><span class="cm">/* SDIO */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_SDIO_BASE_VIRT			0xFFF19000</span>

<span class="cp">#define CNS3XXX_I2S_TDM_BASE			0x86000000	</span><span class="cm">/* I2S TDM */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_I2S_TDM_BASE_VIRT		0xFFF1A000</span>

<span class="cp">#define CNS3XXX_2DG_BASE			0x87000000	</span><span class="cm">/* 2D Graphic Control */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_2DG_BASE_VIRT			0xFFF1B000</span>

<span class="cp">#define CNS3XXX_USB_OHCI_BASE			0x88000000	</span><span class="cm">/* USB OHCI */</span><span class="cp"></span>

<span class="cp">#define CNS3XXX_L2C_BASE			0x92000000	</span><span class="cm">/* L2 Cache Control */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_L2C_BASE_VIRT			0xFFF27000</span>

<span class="cp">#define CNS3XXX_PCIE0_MEM_BASE			0xA0000000	</span><span class="cm">/* PCIe Port 0 IO/Memory Space */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_PCIE0_MEM_BASE_VIRT		0xE0000000</span>

<span class="cp">#define CNS3XXX_PCIE0_HOST_BASE			0xAB000000	</span><span class="cm">/* PCIe Port 0 RC Base */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_PCIE0_HOST_BASE_VIRT		0xE1000000</span>

<span class="cp">#define CNS3XXX_PCIE0_IO_BASE			0xAC000000	</span><span class="cm">/* PCIe Port 0 */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_PCIE0_IO_BASE_VIRT		0xE2000000</span>

<span class="cp">#define CNS3XXX_PCIE0_CFG0_BASE			0xAD000000	</span><span class="cm">/* PCIe Port 0 CFG Type 0 */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_PCIE0_CFG0_BASE_VIRT		0xE3000000</span>

<span class="cp">#define CNS3XXX_PCIE0_CFG1_BASE			0xAE000000	</span><span class="cm">/* PCIe Port 0 CFG Type 1 */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_PCIE0_CFG1_BASE_VIRT		0xE4000000</span>

<span class="cp">#define CNS3XXX_PCIE0_MSG_BASE			0xAF000000	</span><span class="cm">/* PCIe Port 0 Message Space */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_PCIE0_MSG_BASE_VIRT		0xE5000000</span>

<span class="cp">#define CNS3XXX_PCIE1_MEM_BASE			0xB0000000	</span><span class="cm">/* PCIe Port 1 IO/Memory Space */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_PCIE1_MEM_BASE_VIRT		0xE8000000</span>

<span class="cp">#define CNS3XXX_PCIE1_HOST_BASE			0xBB000000	</span><span class="cm">/* PCIe Port 1 RC Base */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_PCIE1_HOST_BASE_VIRT		0xE9000000</span>

<span class="cp">#define CNS3XXX_PCIE1_IO_BASE			0xBC000000	</span><span class="cm">/* PCIe Port 1 */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_PCIE1_IO_BASE_VIRT		0xEA000000</span>

<span class="cp">#define CNS3XXX_PCIE1_CFG0_BASE			0xBD000000	</span><span class="cm">/* PCIe Port 1 CFG Type 0 */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_PCIE1_CFG0_BASE_VIRT		0xEB000000</span>

<span class="cp">#define CNS3XXX_PCIE1_CFG1_BASE			0xBE000000	</span><span class="cm">/* PCIe Port 1 CFG Type 1 */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_PCIE1_CFG1_BASE_VIRT		0xEC000000</span>

<span class="cp">#define CNS3XXX_PCIE1_MSG_BASE			0xBF000000	</span><span class="cm">/* PCIe Port 1 Message Space */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_PCIE1_MSG_BASE_VIRT		0xED000000</span>

<span class="cm">/*</span>
<span class="cm"> * Testchip peripheral and fpga gic regions</span>
<span class="cm"> */</span>
<span class="cp">#define CNS3XXX_TC11MP_SCU_BASE			0x90000000	</span><span class="cm">/* IRQ, Test chip */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_TC11MP_SCU_BASE_VIRT		0xFF000000</span>

<span class="cp">#define CNS3XXX_TC11MP_GIC_CPU_BASE		0x90000100	</span><span class="cm">/* Test chip interrupt controller CPU interface */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_TC11MP_GIC_CPU_BASE_VIRT	0xFF000100</span>

<span class="cp">#define CNS3XXX_TC11MP_TWD_BASE			0x90000600</span>
<span class="cp">#define CNS3XXX_TC11MP_TWD_BASE_VIRT		0xFF000600</span>

<span class="cp">#define CNS3XXX_TC11MP_GIC_DIST_BASE		0x90001000	</span><span class="cm">/* Test chip interrupt controller distributor */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_TC11MP_GIC_DIST_BASE_VIRT	0xFF001000</span>

<span class="cp">#define CNS3XXX_TC11MP_L220_BASE		0x92002000	</span><span class="cm">/* L220 registers */</span><span class="cp"></span>
<span class="cp">#define CNS3XXX_TC11MP_L220_BASE_VIRT		0xFF002000</span>

<span class="cm">/*</span>
<span class="cm"> * Misc block</span>
<span class="cm"> */</span>
<span class="cp">#define MISC_MEM_MAP(offs) (void __iomem *)(CNS3XXX_MISC_BASE_VIRT + (offs))</span>

<span class="cp">#define MISC_MEMORY_REMAP_REG			MISC_MEM_MAP(0x00)</span>
<span class="cp">#define MISC_CHIP_CONFIG_REG			MISC_MEM_MAP(0x04)</span>
<span class="cp">#define MISC_DEBUG_PROBE_DATA_REG		MISC_MEM_MAP(0x08)</span>
<span class="cp">#define MISC_DEBUG_PROBE_SELECTION_REG		MISC_MEM_MAP(0x0C)</span>
<span class="cp">#define MISC_IO_PIN_FUNC_SELECTION_REG		MISC_MEM_MAP(0x10)</span>
<span class="cp">#define MISC_GPIOA_PIN_ENABLE_REG		MISC_MEM_MAP(0x14)</span>
<span class="cp">#define MISC_GPIOB_PIN_ENABLE_REG		MISC_MEM_MAP(0x18)</span>
<span class="cp">#define MISC_IO_PAD_DRIVE_STRENGTH_CTRL_A	MISC_MEM_MAP(0x1C)</span>
<span class="cp">#define MISC_IO_PAD_DRIVE_STRENGTH_CTRL_B	MISC_MEM_MAP(0x20)</span>
<span class="cp">#define MISC_GPIOA_15_0_PULL_CTRL_REG		MISC_MEM_MAP(0x24)</span>
<span class="cp">#define MISC_GPIOA_16_31_PULL_CTRL_REG		MISC_MEM_MAP(0x28)</span>
<span class="cp">#define MISC_GPIOB_15_0_PULL_CTRL_REG		MISC_MEM_MAP(0x2C)</span>
<span class="cp">#define MISC_GPIOB_16_31_PULL_CTRL_REG		MISC_MEM_MAP(0x30)</span>
<span class="cp">#define MISC_IO_PULL_CTRL_REG			MISC_MEM_MAP(0x34)</span>
<span class="cp">#define MISC_E_FUSE_31_0_REG			MISC_MEM_MAP(0x40)</span>
<span class="cp">#define MISC_E_FUSE_63_32_REG			MISC_MEM_MAP(0x44)</span>
<span class="cp">#define MISC_E_FUSE_95_64_REG			MISC_MEM_MAP(0x48)</span>
<span class="cp">#define MISC_E_FUSE_127_96_REG			MISC_MEM_MAP(0x4C)</span>
<span class="cp">#define MISC_SOFTWARE_TEST_1_REG		MISC_MEM_MAP(0x50)</span>
<span class="cp">#define MISC_SOFTWARE_TEST_2_REG		MISC_MEM_MAP(0x54)</span>

<span class="cp">#define MISC_SATA_POWER_MODE			MISC_MEM_MAP(0x310)</span>

<span class="cp">#define MISC_USB_CFG_REG			MISC_MEM_MAP(0x800)</span>
<span class="cp">#define MISC_USB_STS_REG			MISC_MEM_MAP(0x804)</span>
<span class="cp">#define MISC_USBPHY00_CFG_REG			MISC_MEM_MAP(0x808)</span>
<span class="cp">#define MISC_USBPHY01_CFG_REG			MISC_MEM_MAP(0x80c)</span>
<span class="cp">#define MISC_USBPHY10_CFG_REG			MISC_MEM_MAP(0x810)</span>
<span class="cp">#define MISC_USBPHY11_CFG_REG			MISC_MEM_MAP(0x814)</span>

<span class="cp">#define MISC_PCIEPHY_CMCTL(x)			MISC_MEM_MAP(0x900 + (x) * 0x004)</span>
<span class="cp">#define MISC_PCIEPHY_CTL(x)			MISC_MEM_MAP(0x940 + (x) * 0x100)</span>
<span class="cp">#define MISC_PCIE_AXIS_AWMISC(x)		MISC_MEM_MAP(0x944 + (x) * 0x100)</span>
<span class="cp">#define MISC_PCIE_AXIS_ARMISC(x)		MISC_MEM_MAP(0x948 + (x) * 0x100)</span>
<span class="cp">#define MISC_PCIE_AXIS_RMISC(x)			MISC_MEM_MAP(0x94C + (x) * 0x100)</span>
<span class="cp">#define MISC_PCIE_AXIS_BMISC(x)			MISC_MEM_MAP(0x950 + (x) * 0x100)</span>
<span class="cp">#define MISC_PCIE_AXIM_RMISC(x)			MISC_MEM_MAP(0x954 + (x) * 0x100)</span>
<span class="cp">#define MISC_PCIE_AXIM_BMISC(x)			MISC_MEM_MAP(0x958 + (x) * 0x100)</span>
<span class="cp">#define MISC_PCIE_CTRL(x)			MISC_MEM_MAP(0x95C + (x) * 0x100)</span>
<span class="cp">#define MISC_PCIE_PM_DEBUG(x)			MISC_MEM_MAP(0x960 + (x) * 0x100)</span>
<span class="cp">#define MISC_PCIE_RFC_DEBUG(x)			MISC_MEM_MAP(0x964 + (x) * 0x100)</span>
<span class="cp">#define MISC_PCIE_CXPL_DEBUGL(x)		MISC_MEM_MAP(0x968 + (x) * 0x100)</span>
<span class="cp">#define MISC_PCIE_CXPL_DEBUGH(x)		MISC_MEM_MAP(0x96C + (x) * 0x100)</span>
<span class="cp">#define MISC_PCIE_DIAG_DEBUGH(x)		MISC_MEM_MAP(0x970 + (x) * 0x100)</span>
<span class="cp">#define MISC_PCIE_W1CLR(x)			MISC_MEM_MAP(0x974 + (x) * 0x100)</span>
<span class="cp">#define MISC_PCIE_INT_MASK(x)			MISC_MEM_MAP(0x978 + (x) * 0x100)</span>
<span class="cp">#define MISC_PCIE_INT_STATUS(x)			MISC_MEM_MAP(0x97C + (x) * 0x100)</span>

<span class="cm">/*</span>
<span class="cm"> * Power management and clock control</span>
<span class="cm"> */</span>
<span class="cp">#define PMU_MEM_MAP(offs) (void __iomem *)(CNS3XXX_PM_BASE_VIRT + (offs))</span>

<span class="cp">#define PM_CLK_GATE_REG					PMU_MEM_MAP(0x000)</span>
<span class="cp">#define PM_SOFT_RST_REG					PMU_MEM_MAP(0x004)</span>
<span class="cp">#define PM_HS_CFG_REG					PMU_MEM_MAP(0x008)</span>
<span class="cp">#define PM_CACTIVE_STA_REG				PMU_MEM_MAP(0x00C)</span>
<span class="cp">#define PM_PWR_STA_REG					PMU_MEM_MAP(0x010)</span>
<span class="cp">#define PM_CLK_CTRL_REG					PMU_MEM_MAP(0x014)</span>
<span class="cp">#define PM_PLL_LCD_I2S_CTRL_REG				PMU_MEM_MAP(0x018)</span>
<span class="cp">#define PM_PLL_HM_PD_CTRL_REG				PMU_MEM_MAP(0x01C)</span>
<span class="cp">#define PM_REGULAT_CTRL_REG				PMU_MEM_MAP(0x020)</span>
<span class="cp">#define PM_WDT_CTRL_REG					PMU_MEM_MAP(0x024)</span>
<span class="cp">#define PM_WU_CTRL0_REG					PMU_MEM_MAP(0x028)</span>
<span class="cp">#define PM_WU_CTRL1_REG					PMU_MEM_MAP(0x02C)</span>
<span class="cp">#define PM_CSR_REG					PMU_MEM_MAP(0x030)</span>

<span class="cm">/* PM_CLK_GATE_REG */</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_SDIO			(25)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_GPU			(24)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_CIM			(23)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_LCDC			(22)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_I2S			(21)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_RAID			(20)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_SATA			(19)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_PCIE(x)			(17 + (x))</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_USB_HOST			(16)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_USB_OTG			(15)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_TIMER			(14)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_CRYPTO			(13)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_HCIE			(12)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_SWITCH			(11)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_GPIO			(10)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_UART3			(9)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_UART2			(8)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_UART1			(7)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_RTC			(5)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_GDMA			(4)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_SPI_PCM_I2C		(3)</span>
<span class="cp">#define PM_CLK_GATE_REG_OFFSET_SMC_NFI			(1)</span>
<span class="cp">#define PM_CLK_GATE_REG_MASK				(0x03FFFFBA)</span>

<span class="cm">/* PM_SOFT_RST_REG */</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_WARM_RST_FLAG		(31)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_CPU1			(29)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_CPU0			(28)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_SDIO			(25)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_GPU			(24)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_CIM			(23)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_LCDC			(22)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_I2S			(21)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_RAID			(20)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_SATA			(19)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_PCIE(x)			(17 + (x))</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_USB_HOST			(16)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_USB_OTG			(15)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_TIMER			(14)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_CRYPTO			(13)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_HCIE			(12)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_SWITCH			(11)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_GPIO			(10)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_UART3			(9)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_UART2			(8)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_UART1			(7)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_RTC			(5)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_GDMA			(4)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_SPI_PCM_I2C		(3)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_DMC			(2)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_SMC_NFI			(1)</span>
<span class="cp">#define PM_SOFT_RST_REG_OFFST_GLOBAL			(0)</span>
<span class="cp">#define PM_SOFT_RST_REG_MASK				(0xF3FFFFBF)</span>

<span class="cm">/* PMHS_CFG_REG */</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_SDIO			(25)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_GPU			(24)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_CIM			(23)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_LCDC			(22)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_I2S			(21)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_RAID			(20)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_SATA			(19)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_PCIE1			(18)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_PCIE0			(17)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_USB_HOST			(16)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_USB_OTG			(15)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_TIMER			(14)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_CRYPTO			(13)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_HCIE			(12)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_SWITCH			(11)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_GPIO			(10)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_UART3			(9)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_UART2			(8)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_UART1			(7)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_RTC			(5)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_GDMA			(4)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_SPI_PCM_I2S		(3)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_DMC			(2)</span>
<span class="cp">#define PM_HS_CFG_REG_OFFSET_SMC_NFI			(1)</span>
<span class="cp">#define PM_HS_CFG_REG_MASK				(0x03FFFFBE)</span>
<span class="cp">#define PM_HS_CFG_REG_MASK_SUPPORT			(0x01100806)</span>

<span class="cm">/* PM_CACTIVE_STA_REG */</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_SDIO			(25)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_GPU			(24)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_CIM			(23)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_LCDC			(22)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_I2S			(21)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_RAID			(20)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_SATA			(19)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_PCIE1			(18)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_PCIE0			(17)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_USB_HOST		(16)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_USB_OTG		(15)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_TIMER			(14)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_CRYPTO		(13)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_HCIE			(12)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_SWITCH		(11)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_GPIO			(10)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_UART3			(9)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_UART2			(8)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_UART1			(7)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_RTC			(5)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_GDMA			(4)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_SPI_PCM_I2S		(3)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_DMC			(2)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_OFFSET_SMC_NFI		(1)</span>
<span class="cp">#define PM_CACTIVE_STA_REG_MASK				(0x03FFFFBE)</span>

<span class="cm">/* PM_PWR_STA_REG */</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_SDIO			(25)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_GPU			(24)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_CIM			(23)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_LCDC			(22)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_I2S			(21)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_RAID			(20)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_SATA			(19)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_PCIE1			(18)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_PCIE0			(17)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_USB_HOST		(16)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_USB_OTG		(15)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_TIMER			(14)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_CRYPTO		(13)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_HCIE			(12)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_SWITCH		(11)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_GPIO			(10)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_UART3			(9)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_UART2			(8)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_UART1			(7)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_RTC			(5)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_GDMA			(4)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_SPI_PCM_I2S		(3)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_DMC			(2)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_OFFSET_SMC_NFI		(1)</span>
<span class="cp">#define PM_PWR_STA_REG_REG_MASK				(0x03FFFFBE)</span>

<span class="cm">/* PM_CLK_CTRL_REG */</span>
<span class="cp">#define PM_CLK_CTRL_REG_OFFSET_I2S_MCLK			(31)</span>
<span class="cp">#define PM_CLK_CTRL_REG_OFFSET_DDR2_CHG_EN		(30)</span>
<span class="cp">#define PM_CLK_CTRL_REG_OFFSET_PCIE_REF1_EN		(29)</span>
<span class="cp">#define PM_CLK_CTRL_REG_OFFSET_PCIE_REF0_EN		(28)</span>
<span class="cp">#define PM_CLK_CTRL_REG_OFFSET_TIMER_SIM_MODE		(27)</span>
<span class="cp">#define PM_CLK_CTRL_REG_OFFSET_I2SCLK_DIV		(24)</span>
<span class="cp">#define PM_CLK_CTRL_REG_OFFSET_I2SCLK_SEL		(22)</span>
<span class="cp">#define PM_CLK_CTRL_REG_OFFSET_CLKOUT_DIV		(20)</span>
<span class="cp">#define PM_CLK_CTRL_REG_OFFSET_CLKOUT_SEL		(16)</span>
<span class="cp">#define PM_CLK_CTRL_REG_OFFSET_MDC_DIV			(14)</span>
<span class="cp">#define PM_CLK_CTRL_REG_OFFSET_CRYPTO_CLK_SEL		(12)</span>
<span class="cp">#define PM_CLK_CTRL_REG_OFFSET_CPU_PWR_MODE		(9)</span>
<span class="cp">#define PM_CLK_CTRL_REG_OFFSET_PLL_DDR2_SEL		(7)</span>
<span class="cp">#define PM_CLK_CTRL_REG_OFFSET_DIV_IMMEDIATE		(6)</span>
<span class="cp">#define PM_CLK_CTRL_REG_OFFSET_CPU_CLK_DIV		(4)</span>
<span class="cp">#define PM_CLK_CTRL_REG_OFFSET_PLL_CPU_SEL		(0)</span>

<span class="cp">#define PM_CPU_CLK_DIV(DIV) { \</span>
<span class="cp">	PM_CLK_CTRL_REG &amp;= ~((0x3) &lt;&lt; PM_CLK_CTRL_REG_OFFSET_CPU_CLK_DIV); \</span>
<span class="cp">	PM_CLK_CTRL_REG |= (((DIV)&amp;0x3) &lt;&lt; PM_CLK_CTRL_REG_OFFSET_CPU_CLK_DIV); \</span>
<span class="cp">}</span>

<span class="cp">#define PM_PLL_CPU_SEL(CPU) { \</span>
<span class="cp">	PM_CLK_CTRL_REG &amp;= ~((0xF) &lt;&lt; PM_CLK_CTRL_REG_OFFSET_PLL_CPU_SEL); \</span>
<span class="cp">	PM_CLK_CTRL_REG |= (((CPU)&amp;0xF) &lt;&lt; PM_CLK_CTRL_REG_OFFSET_PLL_CPU_SEL); \</span>
<span class="cp">}</span>

<span class="cm">/* PM_PLL_LCD_I2S_CTRL_REG */</span>
<span class="cp">#define PM_PLL_LCD_I2S_CTRL_REG_OFFSET_MCLK_SMC_DIV	(22)</span>
<span class="cp">#define PM_PLL_LCD_I2S_CTRL_REG_OFFSET_R_SEL		(17)</span>
<span class="cp">#define PM_PLL_LCD_I2S_CTRL_REG_OFFSET_PLL_LCD_P	(11)</span>
<span class="cp">#define PM_PLL_LCD_I2S_CTRL_REG_OFFSET_PLL_LCD_M	(3)</span>
<span class="cp">#define PM_PLL_LCD_I2S_CTRL_REG_OFFSET_PLL_LCD_S	(0)</span>

<span class="cm">/* PM_PLL_HM_PD_CTRL_REG */</span>
<span class="cp">#define PM_PLL_HM_PD_CTRL_REG_OFFSET_SATA_PHY1		(11)</span>
<span class="cp">#define PM_PLL_HM_PD_CTRL_REG_OFFSET_SATA_PHY0		(10)</span>
<span class="cp">#define PM_PLL_HM_PD_CTRL_REG_OFFSET_PLL_I2SCD		(6)</span>
<span class="cp">#define PM_PLL_HM_PD_CTRL_REG_OFFSET_PLL_I2S		(5)</span>
<span class="cp">#define PM_PLL_HM_PD_CTRL_REG_OFFSET_PLL_LCD		(4)</span>
<span class="cp">#define PM_PLL_HM_PD_CTRL_REG_OFFSET_PLL_USB		(3)</span>
<span class="cp">#define PM_PLL_HM_PD_CTRL_REG_OFFSET_PLL_RGMII		(2)</span>
<span class="cp">#define PM_PLL_HM_PD_CTRL_REG_MASK			(0x00000C7C)</span>

<span class="cm">/* PM_WDT_CTRL_REG */</span>
<span class="cp">#define PM_WDT_CTRL_REG_OFFSET_RESET_CPU_ONLY		(0)</span>

<span class="cm">/* PM_CSR_REG - Clock Scaling Register*/</span>
<span class="cp">#define PM_CSR_REG_OFFSET_CSR_EN			(30)</span>
<span class="cp">#define PM_CSR_REG_OFFSET_CSR_NUM			(0)</span>

<span class="cp">#define CNS3XXX_PWR_CLK_EN(BLOCK) (0x1&lt;&lt;PM_CLK_GATE_REG_OFFSET_##BLOCK)</span>

<span class="cm">/* Software reset*/</span>
<span class="cp">#define CNS3XXX_PWR_SOFTWARE_RST(BLOCK) (0x1&lt;&lt;PM_SOFT_RST_REG_OFFST_##BLOCK)</span>

<span class="cm">/*</span>
<span class="cm"> * CNS3XXX support several power saving mode as following,</span>
<span class="cm"> * DFS, IDLE, HALT, DOZE, SLEEP, Hibernate</span>
<span class="cm"> */</span>
<span class="cp">#define CNS3XXX_PWR_CPU_MODE_DFS			(0)</span>
<span class="cp">#define CNS3XXX_PWR_CPU_MODE_IDLE			(1)</span>
<span class="cp">#define CNS3XXX_PWR_CPU_MODE_HALT			(2)</span>
<span class="cp">#define CNS3XXX_PWR_CPU_MODE_DOZE			(3)</span>
<span class="cp">#define CNS3XXX_PWR_CPU_MODE_SLEEP			(4)</span>
<span class="cp">#define CNS3XXX_PWR_CPU_MODE_HIBERNATE			(5)</span>

<span class="cp">#define CNS3XXX_PWR_PLL(BLOCK)	(0x1&lt;&lt;PM_PLL_HM_PD_CTRL_REG_OFFSET_##BLOCK)</span>
<span class="cp">#define CNS3XXX_PWR_PLL_ALL	PM_PLL_HM_PD_CTRL_REG_MASK</span>

<span class="cm">/* Change CPU frequency and divider */</span>
<span class="cp">#define CNS3XXX_PWR_PLL_CPU_300MHZ			(0)</span>
<span class="cp">#define CNS3XXX_PWR_PLL_CPU_333MHZ			(1)</span>
<span class="cp">#define CNS3XXX_PWR_PLL_CPU_366MHZ			(2)</span>
<span class="cp">#define CNS3XXX_PWR_PLL_CPU_400MHZ			(3)</span>
<span class="cp">#define CNS3XXX_PWR_PLL_CPU_433MHZ			(4)</span>
<span class="cp">#define CNS3XXX_PWR_PLL_CPU_466MHZ			(5)</span>
<span class="cp">#define CNS3XXX_PWR_PLL_CPU_500MHZ			(6)</span>
<span class="cp">#define CNS3XXX_PWR_PLL_CPU_533MHZ			(7)</span>
<span class="cp">#define CNS3XXX_PWR_PLL_CPU_566MHZ			(8)</span>
<span class="cp">#define CNS3XXX_PWR_PLL_CPU_600MHZ			(9)</span>
<span class="cp">#define CNS3XXX_PWR_PLL_CPU_633MHZ			(10)</span>
<span class="cp">#define CNS3XXX_PWR_PLL_CPU_666MHZ			(11)</span>
<span class="cp">#define CNS3XXX_PWR_PLL_CPU_700MHZ			(12)</span>

<span class="cp">#define CNS3XXX_PWR_CPU_CLK_DIV_BY1			(0)</span>
<span class="cp">#define CNS3XXX_PWR_CPU_CLK_DIV_BY2			(1)</span>
<span class="cp">#define CNS3XXX_PWR_CPU_CLK_DIV_BY4			(2)</span>

<span class="cm">/* Change DDR2 frequency */</span>
<span class="cp">#define CNS3XXX_PWR_PLL_DDR2_200MHZ			(0)</span>
<span class="cp">#define CNS3XXX_PWR_PLL_DDR2_266MHZ			(1)</span>
<span class="cp">#define CNS3XXX_PWR_PLL_DDR2_333MHZ			(2)</span>
<span class="cp">#define CNS3XXX_PWR_PLL_DDR2_400MHZ			(3)</span>

<span class="kt">void</span> <span class="n">cns3xxx_pwr_soft_rst</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">block</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cns3xxx_pwr_clk_en</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">block</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">cns3xxx_cpu_clock</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * ARM11 MPCore interrupt sources (primary GIC)</span>
<span class="cm"> */</span>
<span class="cp">#define IRQ_CNS3XXX_PMU			(IRQ_TC11MP_GIC_START + 0)</span>
<span class="cp">#define IRQ_CNS3XXX_SDIO		(IRQ_TC11MP_GIC_START + 1)</span>
<span class="cp">#define IRQ_CNS3XXX_L2CC		(IRQ_TC11MP_GIC_START + 2)</span>
<span class="cp">#define IRQ_CNS3XXX_RTC			(IRQ_TC11MP_GIC_START + 3)</span>
<span class="cp">#define IRQ_CNS3XXX_I2S			(IRQ_TC11MP_GIC_START + 4)</span>
<span class="cp">#define IRQ_CNS3XXX_PCM			(IRQ_TC11MP_GIC_START + 5)</span>
<span class="cp">#define IRQ_CNS3XXX_SPI			(IRQ_TC11MP_GIC_START + 6)</span>
<span class="cp">#define IRQ_CNS3XXX_I2C			(IRQ_TC11MP_GIC_START + 7)</span>
<span class="cp">#define IRQ_CNS3XXX_CIM			(IRQ_TC11MP_GIC_START + 8)</span>
<span class="cp">#define IRQ_CNS3XXX_GPU			(IRQ_TC11MP_GIC_START + 9)</span>
<span class="cp">#define IRQ_CNS3XXX_LCD			(IRQ_TC11MP_GIC_START + 10)</span>
<span class="cp">#define IRQ_CNS3XXX_GPIOA		(IRQ_TC11MP_GIC_START + 11)</span>
<span class="cp">#define IRQ_CNS3XXX_GPIOB		(IRQ_TC11MP_GIC_START + 12)</span>
<span class="cp">#define IRQ_CNS3XXX_UART0		(IRQ_TC11MP_GIC_START + 13)</span>
<span class="cp">#define IRQ_CNS3XXX_UART1		(IRQ_TC11MP_GIC_START + 14)</span>
<span class="cp">#define IRQ_CNS3XXX_UART2		(IRQ_TC11MP_GIC_START + 15)</span>
<span class="cp">#define IRQ_CNS3XXX_ARM11		(IRQ_TC11MP_GIC_START + 16)</span>

<span class="cp">#define IRQ_CNS3XXX_SW_STATUS		(IRQ_TC11MP_GIC_START + 17)</span>
<span class="cp">#define IRQ_CNS3XXX_SW_R0TXC		(IRQ_TC11MP_GIC_START + 18)</span>
<span class="cp">#define IRQ_CNS3XXX_SW_R0RXC		(IRQ_TC11MP_GIC_START + 19)</span>
<span class="cp">#define IRQ_CNS3XXX_SW_R0QE		(IRQ_TC11MP_GIC_START + 20)</span>
<span class="cp">#define IRQ_CNS3XXX_SW_R0QF		(IRQ_TC11MP_GIC_START + 21)</span>
<span class="cp">#define IRQ_CNS3XXX_SW_R1TXC		(IRQ_TC11MP_GIC_START + 22)</span>
<span class="cp">#define IRQ_CNS3XXX_SW_R1RXC		(IRQ_TC11MP_GIC_START + 23)</span>
<span class="cp">#define IRQ_CNS3XXX_SW_R1QE		(IRQ_TC11MP_GIC_START + 24)</span>
<span class="cp">#define IRQ_CNS3XXX_SW_R1QF		(IRQ_TC11MP_GIC_START + 25)</span>
<span class="cp">#define IRQ_CNS3XXX_SW_PPE		(IRQ_TC11MP_GIC_START + 26)</span>

<span class="cp">#define IRQ_CNS3XXX_CRYPTO		(IRQ_TC11MP_GIC_START + 27)</span>
<span class="cp">#define IRQ_CNS3XXX_HCIE		(IRQ_TC11MP_GIC_START + 28)</span>
<span class="cp">#define IRQ_CNS3XXX_PCIE0_DEVICE	(IRQ_TC11MP_GIC_START + 29)</span>
<span class="cp">#define IRQ_CNS3XXX_PCIE1_DEVICE	(IRQ_TC11MP_GIC_START + 30)</span>
<span class="cp">#define IRQ_CNS3XXX_USB_OTG		(IRQ_TC11MP_GIC_START + 31)</span>
<span class="cp">#define IRQ_CNS3XXX_USB_EHCI		(IRQ_TC11MP_GIC_START + 32)</span>
<span class="cp">#define IRQ_CNS3XXX_SATA		(IRQ_TC11MP_GIC_START + 33)</span>
<span class="cp">#define IRQ_CNS3XXX_RAID		(IRQ_TC11MP_GIC_START + 34)</span>
<span class="cp">#define IRQ_CNS3XXX_SMC			(IRQ_TC11MP_GIC_START + 35)</span>

<span class="cp">#define IRQ_CNS3XXX_DMAC_ABORT		(IRQ_TC11MP_GIC_START + 36)</span>
<span class="cp">#define IRQ_CNS3XXX_DMAC0		(IRQ_TC11MP_GIC_START + 37)</span>
<span class="cp">#define IRQ_CNS3XXX_DMAC1		(IRQ_TC11MP_GIC_START + 38)</span>
<span class="cp">#define IRQ_CNS3XXX_DMAC2		(IRQ_TC11MP_GIC_START + 39)</span>
<span class="cp">#define IRQ_CNS3XXX_DMAC3		(IRQ_TC11MP_GIC_START + 40)</span>
<span class="cp">#define IRQ_CNS3XXX_DMAC4		(IRQ_TC11MP_GIC_START + 41)</span>
<span class="cp">#define IRQ_CNS3XXX_DMAC5		(IRQ_TC11MP_GIC_START + 42)</span>
<span class="cp">#define IRQ_CNS3XXX_DMAC6		(IRQ_TC11MP_GIC_START + 43)</span>
<span class="cp">#define IRQ_CNS3XXX_DMAC7		(IRQ_TC11MP_GIC_START + 44)</span>
<span class="cp">#define IRQ_CNS3XXX_DMAC8		(IRQ_TC11MP_GIC_START + 45)</span>
<span class="cp">#define IRQ_CNS3XXX_DMAC9		(IRQ_TC11MP_GIC_START + 46)</span>
<span class="cp">#define IRQ_CNS3XXX_DMAC10		(IRQ_TC11MP_GIC_START + 47)</span>
<span class="cp">#define IRQ_CNS3XXX_DMAC11		(IRQ_TC11MP_GIC_START + 48)</span>
<span class="cp">#define IRQ_CNS3XXX_DMAC12		(IRQ_TC11MP_GIC_START + 49)</span>
<span class="cp">#define IRQ_CNS3XXX_DMAC13		(IRQ_TC11MP_GIC_START + 50)</span>
<span class="cp">#define IRQ_CNS3XXX_DMAC14		(IRQ_TC11MP_GIC_START + 51)</span>
<span class="cp">#define IRQ_CNS3XXX_DMAC15		(IRQ_TC11MP_GIC_START + 52)</span>
<span class="cp">#define IRQ_CNS3XXX_DMAC16		(IRQ_TC11MP_GIC_START + 53)</span>
<span class="cp">#define IRQ_CNS3XXX_DMAC17		(IRQ_TC11MP_GIC_START + 54)</span>

<span class="cp">#define IRQ_CNS3XXX_PCIE0_RC		(IRQ_TC11MP_GIC_START + 55)</span>
<span class="cp">#define IRQ_CNS3XXX_PCIE1_RC		(IRQ_TC11MP_GIC_START + 56)</span>
<span class="cp">#define IRQ_CNS3XXX_TIMER0		(IRQ_TC11MP_GIC_START + 57)</span>
<span class="cp">#define IRQ_CNS3XXX_TIMER1		(IRQ_TC11MP_GIC_START + 58)</span>
<span class="cp">#define IRQ_CNS3XXX_USB_OHCI		(IRQ_TC11MP_GIC_START + 59)</span>
<span class="cp">#define IRQ_CNS3XXX_TIMER2		(IRQ_TC11MP_GIC_START + 60)</span>
<span class="cp">#define IRQ_CNS3XXX_EXTERNAL_PIN0	(IRQ_TC11MP_GIC_START + 61)</span>
<span class="cp">#define IRQ_CNS3XXX_EXTERNAL_PIN1	(IRQ_TC11MP_GIC_START + 62)</span>
<span class="cp">#define IRQ_CNS3XXX_EXTERNAL_PIN2	(IRQ_TC11MP_GIC_START + 63)</span>

<span class="cp">#define NR_IRQS_CNS3XXX			(IRQ_TC11MP_GIC_START + 64)</span>

<span class="cp">#if !defined(NR_IRQS) || (NR_IRQS &lt; NR_IRQS_CNS3XXX)</span>
<span class="cp">#undef NR_IRQS</span>
<span class="cp">#define NR_IRQS				NR_IRQS_CNS3XXX</span>
<span class="cp">#endif</span>

<span class="cp">#endif	</span><span class="cm">/* __MACH_BOARD_CNS3XXX_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
