#ifndef __HW_ADDRESSMAP_H__
#define __HW_ADDRESSMAP_H__

/* Venus SoC Address Map [Multi-Level] */

/* VENUS Soc AXI4 [P.107] */
#define SOC_OCRAM_ADDR    0x00000000UL
#define SOC_BOOTROM_ADDR  0x00010000UL
#define SOC_APB_BASE_ADDR 0x02000000UL
// #define SOC_AHB_BASE_ADDR 0x04000000UL /* RESERVED */
#define VENUS_AXI4_BASE_ADDR 0x10000000UL
#define SOC_RESERVED_S6_ADDR 0x40000000UL
#define SOC_RESERVED_S7_ADDR 0x60000000UL
#define SOC_DDR_ADDR         0x80000000UL /* 2GB */

/* Venus Soc APB [P.108] */
#define SOC_CCM_ADDR        0x02000000UL
#define SOC_DEVCTRL_ADDR    0x02000800UL /* Device Control */
#define SOC_UART0_ADDR      0x02001000UL /* Debug UART */
#define SOC_DDRPHY_CFG_ADDR 0x02004000UL /* DDR PHY */
#define SOC_DDRC_CFG_ADDR   0x02008000UL /* DDR reg */

/* VENUS AXI4 [P.109] */
#define VENUS_AHB_BASE_ADDR          0x10020000UL
#define VENUS_APB_BASE_ADDR          0x10030000UL
#define VENUS_L1_SCHEDULER_PROG_ADDR 0x10000000UL
#define VENUS_DDR_ADDR               0x10040000UL

/* VENUS AHB [P.110] */
#define VENUS_DMA_SLAVE_ADDR 0x10020000UL
#define VENUS_DMAC_ADDR      0x10020000UL
/* VENUS APB [P.110] */
#define VENUS_CCM_ADDR        0x10030000UL
#define VENUS_DEVCTRL_ADDR    0x10030800UL
#define VENUS_DEBUG_UART_ADDR 0x10031000UL
#define VENUS_DDR_PHY_ADDR    0x10034000UL
#define VENUS_DDR_REG_ADDR    0x10038000UL

/* Deprecated */
// #define VENUS_DMAC_ADDR       0x10000000UL
// #define VENUS_CCM_ADDR        0x10010000UL
// #define VENUS_DEVCTRL_ADDR    0x10010800UL
// #define VENUS_DEBUG_UART_ADDR 0x10011000UL

/* 16 * 4MB for each */
#define VENUS_CLUSTER_ADDR 0x20000000UL

/* VENUS CLUSTER AXI4 [P.111] */
#define CLUSTER_OFFSET(N)                       (N << 26)
#define BLOCK_OFFSET(K)                         (K << 22)
#define VENUS_CLUSTER_BASE_ADDR(N)              0x20000000 + CLUSTER_OFFSET(N)
#define VENUS_CLUSTER_L2_SCHEDULER_PROG_ADDR(N) 0x20000000 + CLUSTER_OFFSET(N)
#define VENUS_CLUSTER_L2_SCHEDULER_ADDR(N)      0x20020000 + CLUSTER_OFFSET(N)
#define VENUS_CLUSTER_AHB(N)                    0x21ffd000 + CLUSTER_OFFSET(N)
#define VENUS_CLUSTER_APB(N)                    0x21ffe000 + CLUSTER_OFFSET(N)
#define VENUS_CLUSTER_BLOCK_BASE_ADDR           0x22000000
/* VENUS CLUSTER AHB [P.111] */
#define VENUS_CLUSTER_DMA_SLAVE_ADDR(N) 0x21ffd000 + CLUSTER_OFFSET(N)
/* VENUS CLUSTER APB [P.111] */
#define VENUS_CLUSTER_DEBUG_UART_ADDR(N) 0x21ffe000 + CLUSTER_OFFSET(N)
#define VENUS_CLUSTER_CTRLREG_ADDR(N)    0x21fff000 + CLUSTER_OFFSET(N)
#define CLUSTER_CTRLREGS_OFFSET          0x01fff000UL

/* VENUS BLOCK [P.113] */
#define BLOCK_SPM_OFFSET       0x00000000UL
#define BLOCK_ISPM_OFFSET      0x00000000UL  // 512KB
#define BLOCK_SDSPM_OFFSET     0x00080000UL  // 512KB
#define BLOCK_VRF_OFFSET       0x00100000UL  // 512KB
#define BLOCK_CTRLREGS_OFFSET  0x001ff000UL
#define BLOCK_DEBUGUART_OFFSET 0x001fff00UL

/* Deprecated */
// #define CLUSTER_0_OFFSET 0x00000000UL
// #define CLUSTER_1_OFFSET 0x04000000UL
// #define CLUSTER_2_OFFSET 0x08000000UL
// #define CLUSTER_3_OFFSET 0x0C000000UL
// #define CLUSTER_4_OFFSET 0x10000000UL
// #define CLUSTER_5_OFFSET 0x14000000UL
// #define CLUSTER_6_OFFSET 0x18000000UL
// #define CLUSTER_7_OFFSET 0x1C000000UL

/* Deprecated */
// #define BLOCK_0_OFFSET  0x00000000UL
// #define BLOCK_1_OFFSET  0x00400000UL
// #define BLOCK_2_OFFSET  0x00800000UL
// #define BLOCK_3_OFFSET  0x00C00000UL
// #define BLOCK_4_OFFSET  0x01000000UL
// #define BLOCK_5_OFFSET  0x01400000UL
// #define BLOCK_6_OFFSET  0x01800000UL
// #define BLOCK_7_OFFSET  0x01C00000UL
// #define BLOCK_8_OFFSET  0x02000000UL
// #define BLOCK_9_OFFSET  0x02400000UL
// #define BLOCK_10_OFFSET 0x02800000UL
// #define BLOCK_11_OFFSET 0x02C00000UL
// #define BLOCK_12_OFFSET 0x03000000UL
// #define BLOCK_13_OFFSET 0x03400000UL
// #define BLOCK_14_OFFSET 0x03800000UL
// #define BLOCK_15_OFFSET 0x03C00000UL

/* Deprecated */
// #define BLOCK_ISPM_OFFSET      0x00000000UL  // 1MB for each - Instruction
// #define BLOCK_SDSPM_OFFSET     0x00100000UL  // 1MB for each - Scalar
// #define BLOCK_VDSPM_OFFSET     0x00200000UL  // 1MB for each - Vector
// #define BLOCK_CTRLREGS_OFFSET  0x00300000UL
// #define BLOCK_DEBUGUART_OFFSET 0x00300200UL

/* From the SoC's perspective:                                                         \
 *  Nth cluster, Kth block (0<=N<=7, 0<=K<=15)                                         \
 *  I-SPM = VENUS_CLUSTER_ADDR + CLUSTER_N_OFFSET + BLOCK_K_OFFSET + BLOCK_ISPM_OFFSET \
 */

#endif /* __HW_ADDRESSMAP_H__ */

