Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 25ef826cd38a44d1909ba3eda0c4c0dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SR_Flip_Flop_TB_behav xil_defaultlib.SR_Flip_Flop_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SR_Flip_Flop
Compiling module xil_defaultlib.SR_Flip_Flop_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SR_Flip_Flop_TB_behav
