// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2022 Radioavionica Corp., Alex A. Mihaylov <minimumlaw@rambler.ru>
 */

/dts-v1/;
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/leds/common.h>
#include <dt-bindings/pinctrl/rockchip.h>
#include <dt-bindings/soc/rockchip,vop2.h>
#include "rk3568.dtsi"

/ {
	model = "RHOS CPU module with RK3568J CPU";
	compatible = "ravion,rk3568-rhos", "rockchip,rk3568";

	aliases {
		mmc0 = &sdhci;
		mmc1 = &sdmmc0;
	};

	chosen: chosen {
		stdout-path = "serial2:115200n8";
	};

	/*
	 * Regulators
	 */
	P3V3: vcc3v3-sys-regulator { /* Input 3.3V Voltage for SoM board */
		compatible = "regulator-fixed";
		regulator-name = "P3V3";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	PSDCARD: sdcard-vmmc-regulatror {
		pinctrl-names = "default";
		pinctrl-0 = <&psdcard_pins>;
		compatible = "regulator-gpio";
		regulator-name = "PSDCARD";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <3300000>;
		regulator-always-on;
		regulator-boot-on;
		enable-gpios = <&gpio2 RK_PB0 GPIO_ACTIVE_LOW>;	/* soDimm157 */
		gpios = <&gpio2 RK_PB7 GPIO_ACTIVE_HIGH>;	/* soDimm159 */
		states =
		    <1800000 0x0>,
		    <3300000 0x1>;
	};

	/*
	 * Clock sources
	 */
	pcie0_refclk: pcie0-refclk { /* DD8, DIF0, PCIe3 */
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <100000000>;
	};

	pcie1_refclk: pcie1-refclk { /* DD8, DIF1, PCIe2 */
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <100000000>;
	};

	gpio-leds {
		compatible = "gpio-leds";

		sys_rst {
			label = "sys::RESET";
			gpios = <&gpio3 RK_PA3 GPIO_ACTIVE_LOW>;	/* soDimm165 */
			default-state = "off";
		};
	};
};

/*
 * CPU and them power management
 */
&cpu0 {	cpu-supply = <&vdd_cpu>; };
&cpu1 {	cpu-supply = <&vdd_cpu>; };
&cpu2 {	cpu-supply = <&vdd_cpu>; };
&cpu3 {	cpu-supply = <&vdd_cpu>; };

/*
 * GPU and them power management
 */
&gpu {
	mali-supply = <&vdd_gpu>;
	status = "okay";
};

/*
 * UARTs
 */
&uart1 {			/* Bluetooth UART3 on module */
	pinctrl-names = "default";
	pinctrl-0 = <&uart1m0_xfer
		    &uart1m0_ctsn
		    &uart1m0_rtsn>;
	uart-has-rtscts;
	status = "okay";
};
&uart2 { status = "okay"; };	/* Debug UART0 on module */
&uart3 { status = "okay"; };	/* Generic UART1 on module */
&uart4 {			/* Generic UART2 on module */
	pinctrl-0 = <&uart4m1_xfer>;
	status = "okay";
};

/*
 * USB interfaces
 */
&usb_host0_xhci {
	extcon = <&usb2phy0>;
	status = "okay";
};
&usb2phy0      { status = "okay"; };
&usb2phy0_host { status = "okay"; };
&usb2phy0_otg  { status = "okay"; };

&usb_host1_xhci {
	extcon = <&usb2phy1>;
	status = "okay";
};
&usb2phy1      { status = "okay"; };
&usb2phy1_host { status = "okay"; };
&usb2phy1_otg  { status = "okay"; };

/*
 * PCI-e interfaces
 */
&pcie2x1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pcie20m2_pins
		     &pcie2_clkreq_soc>; /* pull-up GPIO4 C6 - PCI0_CLKREQ_SOC */
	status = "okay";
};

&pcie30phy { status = "okay"; };
&pcie3x2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pcie30x2m2_pins
		     &pcie3_clkreq_soc>; /* pull-up GPIO1 A4 - PCI1_CLKREQ_SOC */
	status = "okay";
};

/*
 * I2C/SMBUS
 */
&i2c0 { /* PMIC, CPU voltage */
	status = "okay";

	pcie_clkgen: glkgen@68 { /* DD8 - not have driver this time */
		compatible = "9FGV0641AKLF";
		reg = <0x68>;
	};

	vdd_cpu: regulator@1c {
		compatible = "tcs,tcs4525";
		reg = <0x1c>;
		fcs,suspend-voltage-selector = <1>;
		regulator-name = "vdd_cpu";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <800000>;
		regulator-max-microvolt = <1150000>;
		regulator-ramp-delay = <2300>;
		vin-supply = <&P3V3>;
		status = "okay";

		regulator-state-mem {
			regulator-off-in-suspend;
		};
	};

	rk809: pmic@20 {
		compatible = "rockchip,rk809";
		reg = <0x20>;
		interrupt-parent = <&gpio0>;
		interrupts = <RK_PA3 IRQ_TYPE_LEVEL_LOW>;
		assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
		assigned-clock-parents = <&cru CLK_I2S1_8CH_TX>;
		#clock-cells = <1>;
		clock-names = "mclk";
		clocks = <&cru I2S1_MCLKOUT_TX>;
		pinctrl-names = "default";
		pinctrl-0 = <&pmic_int>, <&i2s1m0_mclk>;
		rockchip,system-power-controller;
		#sound-dai-cells = <0>;
		vcc1-supply = <&P3V3>;
		vcc2-supply = <&P3V3>;
		vcc3-supply = <&P3V3>;
		vcc4-supply = <&P3V3>;
		vcc5-supply = <&P3V3>;
		vcc6-supply = <&P3V3>; /* Via uncontrolled DA3 */
		vcc7-supply = <&P3V3>;
		vcc8-supply = <&P3V3>;
		vcc9-supply = <&P3V3>;
		wakeup-source;

		regulators {
			vdd_logic: DCDC_REG1 {
				regulator-name = "vdd_logic";
				regulator-always-on;
				regulator-boot-on;
				regulator-initial-mode = <0x2>;
				regulator-min-microvolt = <500000>;
				regulator-max-microvolt = <1350000>;
				regulator-ramp-delay = <6001>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdd_gpu: DCDC_REG2 {
				regulator-name = "vdd_gpu";
				regulator-always-on;
				regulator-initial-mode = <0x2>;
				regulator-min-microvolt = <500000>;
				regulator-max-microvolt = <1350000>;
				regulator-ramp-delay = <6001>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_ddr: DCDC_REG3 {
				regulator-name = "vcc_ddr";
				regulator-always-on;
				regulator-boot-on;
				regulator-initial-mode = <0x2>;

				regulator-state-mem {
					regulator-on-in-suspend;
				};
			};

			vdd_npu: DCDC_REG4 {
				regulator-name = "vdd_npu";
				regulator-initial-mode = <0x2>;
				regulator-min-microvolt = <500000>;
				regulator-max-microvolt = <1350000>;
				regulator-ramp-delay = <6001>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_1v8: DCDC_REG5 {
				regulator-name = "vcc_1v8";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda0v9_image: LDO_REG1 {
				regulator-name = "vdda0v9_image";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-always-on;
				regulator-boot-on;


				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda_0v9: LDO_REG2 {
				regulator-name = "vdda_0v9";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda0v9_pmu: LDO_REG3 {
				regulator-name = "vdda0v9_pmu";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <900000>;
				};
			};

			vccio_acodec: LDO_REG4 {
				regulator-name = "vccio_acodec";
				regulator-always-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;

				regulator-state-mem {
					regulator-on-in-suspend;
				};
			};

			vccio_sd: LDO_REG5 {
				regulator-name = "vccio_sd";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;

				regulator-state-mem {
					regulator-on-in-suspend;
				};
			};

			vcc3v3_pmu: LDO_REG6 {
				regulator-name = "vcc3v3_pmu";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <3300000>;
				};
			};

			vcca_1v8: LDO_REG7 {
				regulator-name = "vcca_1v8";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcca1v8_pmu: LDO_REG8 {
				regulator-name = "vcca1v8_pmu";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vcca1v8_image: LDO_REG9 {
				regulator-name = "vcca1v8_image";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-always-on;
				regulator-boot-on;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_3v3: SWITCH_REG1 {
				regulator-name = "vcc_3v3";
				regulator-always-on;
				regulator-boot-on;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};
		};
	};
};

/* soDimm099 SDA
 * soDimm101 SCL */
&i2c1 {
    status = "okay";
};

/* soDimm100 SDA
 * soDimm102 SCL */
&i2c2 {
    status = "okay";
};

/* soDimm129 SDA
 * soDimm127 SCL => SMBUS */
&i2c3 {
	pinctrl-0 = <&i2c3m1_xfer>;
	pinctrl-names = "default";
	status = "okay";
};

&sdhci { /* eMMC */
	pinctrl-names = "default";
	pinctrl-0 = <&emmc_bus8
		     &emmc_cmd
		     &emmc_clk
		     &emmc_datastrobe
		     &emmc_rstnout>;
	non-removable;
	bus-width = <8>;
	vmmc-supply = <&vcc_3v3>;
	vqmmc-supply = <&vcc_1v8>;	/* PMIC: SW5 */
	status = "okay";
};

&sdmmc0 { /* SD-Card */
	pinctrl-names = "default";
	pinctrl-0 = <&sdmmc0_bus4
		     &sdmmc0_clk
		     &sdmmc0_cmd>;
	bus-width = <4>;
	vmmc-supply = <&PSDCARD>;	/* Use soDimm159 pin for select voltatge */
	vqmmc-supply = <&vccio_sd>;	/* PMIC: LDO5 */
	broken-cd;			/* Ne _NOT_ use &sdmmc0_det gpio */
	no-1-8-v;			/* 3,3V default for board level, fix if required */
	status = "okay";
};

&gmac1 { /* Ethernet */
	/*
	 * RHOS module _NOT_ used 125MHz (GMAC1_MCLKINOUTM1) and
	 * 25MHz (CLK025M1) outputs, so we not init this clocks.
	 */
	clock_in_out = "output";
	assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
	assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru CLK_MAC1_2TOP>;
	assigned-clock-rates = <0>, <125000000>;

	pinctrl-names = "default";
	pinctrl-0 = <&gmac1m1_miim
		     &gmac1m1_tx_bus2
		     &gmac1m1_rx_bus2
		     &gmac1m1_rgmii_clk
		     &gmac1m1_rgmii_bus>;

	tx-delay = <48>;
	rx-delay = <16>;
	phy-handle = <&rgmii_phy1>;
	phy-mode = "rgmii";
	phy-supply = <&vcc_1v8>;

	status = "okay";
};

&mdio1 {
	rgmii_phy1: ethernet-phy@1 {
		compatible = "ethernet-phy-ieee802.3-c22";
		pinctrl-names = "default";
		pinctrl-0 = <&gmac1_phy1_pins>;
		reg = <0x1>;

		reset-gpios = <&gpio3 RK_PB0 GPIO_ACTIVE_LOW>;
		reset-aasert-us = <20000>;
		reset-deassert-us= <100000>;
	};
};

&pwm0 { /* soDimm122 */
	pinctrl-names = "default";
	pinctrl-0 = <&pwm0m0_pins>;
	status = "okay";
};

&pwm1 { /* soDimm124 */
	pinctrl-names = "default";
	pinctrl-0 = <&pwm1m0_pins>;
	status = "okay";
};

/*****************************************************************************
* Required for proper work, but not critical for project
*****************************************************************************/
&combphy0 { status = "okay"; };
&combphy1 { status = "okay"; };
&combphy2 { status = "okay"; };

/*
 * Video and display subsustem
 */
&vop { status = "okay"; };
&vop_mmu { status = "okay"; };

/* VP0 support up to 4096x2304@60 with HDR10 (TRM-Part2, chapter 13.1)
 * We want hold them for (external) HDMI display
 **********************************************************************/
&vp0 {
	vp0_out_hdmi: endpoint@ROCKCHIP_VOP2_EP_HDMI0 {
		reg = <ROCKCHIP_VOP2_EP_HDMI0>;
		remote-endpoint = <&hdmi_in_vp0>;
	};
};

&hdmi_in {
	hdmi_in_vp0: endpoint {
		remote-endpoint = <&vp0_out_hdmi>;
	};
};

/* VP1/2 support up to 1920x1080@60 with 24bit (TRM-Part2, chapter 13.1)
 * We use them for (internal) display
 **********************************************************************/
&vp1 {
	vp1_out_mipi1: endpoint@ROCKCHIP_VOP2_EP_MIPI1 {
		reg = <ROCKCHIP_VOP2_EP_MIPI1>;
		remote-endpoint = <&mipi1_in_vp1>;
	};
};

&dsi1_in {
	mipi1_in_vp1: endpoint {
		remote-endpoint = <&vp1_out_mipi1>;
	};
};

&hdmi {
	avdd-0v9-supply = <&vdda0v9_image>;
	avdd-1v8-supply = <&vcca1v8_image>;
	pinctrl-names = "default";
	pinctrl-0 = <&hdmitx_scl &hdmitx_sda>;
};

&i2s2_2ch {
	pinctrl-names = "default";
	pinctrl-0 = <&i2s2m0_sclktx	/* soDimm130 */
		     &i2s2m0_lrcktx	/* soDimm132 */
		     &i2s2m0_sdo	/* soDimm134 */
		     &i2s2m0_sdi>;	/* soDimm136 */
	rockchip,trcm-sync-tx-only;	/* use only sclktx/lrcktx for both tx & rx */
	status = "okay";
};

/*
 * MIPI DSI interface
 */
&dsi_dphy1 { status = "okay"; };
&dsi1 { status = "okay"; };

/*
 * MIPI CSI interface
 */
&csi_dphy {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;

			mipi_csi_receiver: endpoint@0 {
				reg = <0>;
			};
		};
	};
};

&pmu_io_domains {
	pmuio1-supply = <&vcc3v3_pmu>;
	pmuio2-supply = <&vcca1v8_pmu>;
	vccio1-supply = <&vcc_1v8>;
	vccio2-supply = <&vcc_1v8>;	/* PMIC: SW5 */
	vccio3-supply = <&vccio_sd>;	/* PMIC: LDO5 */
	vccio4-supply = <&vcc_1v8>;
	vccio5-supply = <&vcc_1v8>;
	vccio6-supply = <&vcc_1v8>;
	vccio7-supply = <&vcc_1v8>;
	status = "okay";
};


&pinctrl {
	pinctrl-names = "default";
	pinctrl-0 = <&gpio_bank1_pins
		     &gpio_bank2_pins
		     &gpio_bank3_pins
		     &smb_ctrl_pins>;

	psdcard {
		psdcard_pins: psdcard_pins {
			rockchip,pins =
/* 157 */			<2 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>, /* SD1_PWR  */
/* 159 */			<2 RK_PB7 RK_FUNC_GPIO &pcfg_pull_up>; /* SD1_18EN */
		};
	};

	pmic {
		pmic_int: pmic_int {
			rockchip,pins =
				<0 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up>;
		};
	};

	pcie {
		pcie3_clkreq_soc: pcie3-clkreq-soc {
			rockchip,pins = <4 RK_PC6 RK_FUNC_GPIO &pcfg_pull_up>;
		};

		pcie2_clkreq_soc: pcie2-clkreq-soc {
			rockchip,pins = <1 RK_PA4 RK_FUNC_GPIO &pcfg_pull_up>;
		};
	};

	gmac1_phy1_ctrl {
		gmac1_phy1_pins: gmac1_phy1_pins {
			rockchip,pins = <3 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>; /* RSTN_ETHPHY */
		};
	};

	usb2_ctrl {
		usb2_0_ctrl_pins {
			rockchip,pins = /* VCCIO4 domain */
/* 013 */			<2 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up>,	/* USB2_PEN0 */
/* 015 */			<2 RK_PA5 RK_FUNC_GPIO &pcfg_pull_up>;	/* USB2_OC0 */
		};

		usb2_1_ctrl_pins {
			rockchip,pins = /* VCCIO4 domain */
/* 006 */			<2 RK_PA7 RK_FUNC_GPIO &pcfg_pull_up>,	/* USB2_ID1 */
/* 014 */			<2 RK_PA4 RK_FUNC_GPIO &pcfg_pull_up>,	/* USB2_PEN1 */
/* 016 */			<2 RK_PA6 RK_FUNC_GPIO &pcfg_pull_up>;	/* USB2_OC1 */
		};
	};

	smbus_ctrl {
	  	smb_ctrl_pins: smb_ctrl_pins {
			rockchip,pins =
/* 131 */			<0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>,	/* SMB_ALERT */
/* 133 */			<0 RK_PC1 RK_FUNC_GPIO &pcfg_pull_up>,	/* SMB_IN */
/* 135 */			<0 RK_PC4 RK_FUNC_GPIO &pcfg_pull_up>;	/* SMB_OUT */
		};
	};

	sdio_ctrl {
		sdio_ctrl_pins {
			rockchip,pins = /* VCCIO4 domain */
/* 157 */			<2 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>,	/* MMC1_PEN */
/* 159 */ 			<2 RK_PB7 RK_FUNC_GPIO &pcfg_pull_up>;	/* MMC1_18EN */
		};
	};

	gpio_bank1_ctrl {
		gpio_bank1_pins: gpio_bank1_pins {
			rockchip,pins = /* VCCIO5 domain */
/* 146 */			<2 RK_PD0 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO1_1 */
/* 148 */			<2 RK_PD1 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO1_2 */
/* 150 */			<2 RK_PD2 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO1_3 */
/* 152 */			<2 RK_PD3 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO1_4 */
/* 154 */			<2 RK_PD4 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO1_5 */
/* 156 */			<2 RK_PD5 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO1_6 */
/* 158 */			<2 RK_PD6 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO1_7 */
/* 160 */			<2 RK_PD7 RK_FUNC_GPIO &pcfg_pull_up>;	/* UIO1_8 */
		};
	};

	gpio_bank2_ctrl {
		gpio_bank2_pins: gpio_bank2_pins {
			rockchip,pins = /* VCCIO6 domain */
/* 163 */ 			<3 RK_PD0 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO2_1 */
/* 165 */			<3 RK_PD1 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO2_2 */
/* 167 */			<3 RK_PD2 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO2_3 */
/* 169 */			<3 RK_PD3 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO2_4 */
/* 171 */			<3 RK_PD4 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO2_5 */
/* 173 */			<3 RK_PD5 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO2_6 */
/* 175 */			<3 RK_PC6 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO2_7 */
/* 177 */			<3 RK_PC7 RK_FUNC_GPIO &pcfg_pull_up>;	/* UIO2_8 */
		};
	};

	gpio_bank3_ctrl {
		gpio_bank3_pins: gpio_bank3_pins {
			rockchip,pins = /* VCCIO5 domain */
/* 164 */			<3 RK_PA2 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO3_1 */
/* 166 */			<3 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO3_2 */
/* 168 */			<3 RK_PA4 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO3_3 */
/* 170 */			<3 RK_PA5 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO3_4 */
/* 172 */			<3 RK_PA6 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO3_5 */
/* 174 */			<3 RK_PC4 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO3_6 */
/* 176 */			<3 RK_PC5 RK_FUNC_GPIO &pcfg_pull_up>,	/* UIO3_7 */
/* 178 */			<3 RK_PB4 RK_FUNC_GPIO &pcfg_pull_up>;	/* UIO3_8 */
		};
	};
};
