
SD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000007c8  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  000007c8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000058  20000434  00000bfc  00020434  2**2
                  ALLOC
  3 .stack        00002004  2000048c  00000c54  00020434  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002045c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000e1ed  00000000  00000000  000204b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a19  00000000  00000000  0002e6a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00000b27  00000000  00000000  0002f0bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000130  00000000  00000000  0002fbe2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000000e8  00000000  00000000  0002fd12  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000119da  00000000  00000000  0002fdfa  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00002bb6  00000000  00000000  000417d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006ee90  00000000  00000000  0004438a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000408  00000000  00000000  000b321c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
   0:	90 24 00 20 19 01 00 00 15 01 00 00 15 01 00 00     .$. ............
	...
  2c:	15 01 00 00 00 00 00 00 00 00 00 00 15 01 00 00     ................
  3c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
  4c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
  5c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
  6c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
  7c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
  8c:	15 01 00 00 15 01 00 00 00 00 00 00 00 00 00 00     ................
  9c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
  ac:	15 01 00 00 00 00 00 00                             ........

000000b4 <__do_global_dtors_aux>:
  b4:	b510      	push	{r4, lr}
  b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
  b8:	7823      	ldrb	r3, [r4, #0]
  ba:	2b00      	cmp	r3, #0
  bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
  be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
  c0:	2b00      	cmp	r3, #0
  c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
  c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
  c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
  c8:	bf00      	nop
  ca:	2301      	movs	r3, #1
  cc:	7023      	strb	r3, [r4, #0]
  ce:	bd10      	pop	{r4, pc}
  d0:	20000434 	.word	0x20000434
  d4:	00000000 	.word	0x00000000
  d8:	000007c8 	.word	0x000007c8

000000dc <frame_dummy>:
  dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
  de:	b510      	push	{r4, lr}
  e0:	2b00      	cmp	r3, #0
  e2:	d003      	beq.n	ec <frame_dummy+0x10>
  e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
  e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
  e8:	e000      	b.n	ec <frame_dummy+0x10>
  ea:	bf00      	nop
  ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
  ee:	6803      	ldr	r3, [r0, #0]
  f0:	2b00      	cmp	r3, #0
  f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
  f4:	bd10      	pop	{r4, pc}
  f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
  f8:	2b00      	cmp	r3, #0
  fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
  fc:	4798      	blx	r3
  fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
 100:	00000000 	.word	0x00000000
 104:	20000438 	.word	0x20000438
 108:	000007c8 	.word	0x000007c8
 10c:	000007c8 	.word	0x000007c8
 110:	00000000 	.word	0x00000000

00000114 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
 114:	e7fe      	b.n	114 <Dummy_Handler>
	...

00000118 <Reset_Handler>:
{
 118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
 11a:	4a23      	ldr	r2, [pc, #140]	; (1a8 <Reset_Handler+0x90>)
 11c:	4b23      	ldr	r3, [pc, #140]	; (1ac <Reset_Handler+0x94>)
 11e:	429a      	cmp	r2, r3
 120:	d009      	beq.n	136 <Reset_Handler+0x1e>
 122:	4b22      	ldr	r3, [pc, #136]	; (1ac <Reset_Handler+0x94>)
 124:	4a20      	ldr	r2, [pc, #128]	; (1a8 <Reset_Handler+0x90>)
 126:	e003      	b.n	130 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
 128:	6811      	ldr	r1, [r2, #0]
 12a:	6019      	str	r1, [r3, #0]
 12c:	3304      	adds	r3, #4
 12e:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
 130:	491f      	ldr	r1, [pc, #124]	; (1b0 <Reset_Handler+0x98>)
 132:	428b      	cmp	r3, r1
 134:	d3f8      	bcc.n	128 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
 136:	4b1f      	ldr	r3, [pc, #124]	; (1b4 <Reset_Handler+0x9c>)
 138:	e002      	b.n	140 <Reset_Handler+0x28>
                *pDest++ = 0;
 13a:	2200      	movs	r2, #0
 13c:	601a      	str	r2, [r3, #0]
 13e:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
 140:	4a1d      	ldr	r2, [pc, #116]	; (1b8 <Reset_Handler+0xa0>)
 142:	4293      	cmp	r3, r2
 144:	d3f9      	bcc.n	13a <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 146:	4a1d      	ldr	r2, [pc, #116]	; (1bc <Reset_Handler+0xa4>)
 148:	21ff      	movs	r1, #255	; 0xff
 14a:	4b1d      	ldr	r3, [pc, #116]	; (1c0 <Reset_Handler+0xa8>)
 14c:	438b      	bics	r3, r1
 14e:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
 150:	39fd      	subs	r1, #253	; 0xfd
 152:	2390      	movs	r3, #144	; 0x90
 154:	005b      	lsls	r3, r3, #1
 156:	4a1b      	ldr	r2, [pc, #108]	; (1c4 <Reset_Handler+0xac>)
 158:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
 15a:	4a1b      	ldr	r2, [pc, #108]	; (1c8 <Reset_Handler+0xb0>)
 15c:	78d3      	ldrb	r3, [r2, #3]
 15e:	2503      	movs	r5, #3
 160:	43ab      	bics	r3, r5
 162:	2402      	movs	r4, #2
 164:	4323      	orrs	r3, r4
 166:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
 168:	78d3      	ldrb	r3, [r2, #3]
 16a:	270c      	movs	r7, #12
 16c:	43bb      	bics	r3, r7
 16e:	2608      	movs	r6, #8
 170:	4333      	orrs	r3, r6
 172:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
 174:	4b15      	ldr	r3, [pc, #84]	; (1cc <Reset_Handler+0xb4>)
 176:	7b98      	ldrb	r0, [r3, #14]
 178:	2230      	movs	r2, #48	; 0x30
 17a:	4390      	bics	r0, r2
 17c:	2220      	movs	r2, #32
 17e:	4310      	orrs	r0, r2
 180:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
 182:	7b99      	ldrb	r1, [r3, #14]
 184:	43b9      	bics	r1, r7
 186:	4331      	orrs	r1, r6
 188:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
 18a:	7b9a      	ldrb	r2, [r3, #14]
 18c:	43aa      	bics	r2, r5
 18e:	4322      	orrs	r2, r4
 190:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
 192:	4a0f      	ldr	r2, [pc, #60]	; (1d0 <Reset_Handler+0xb8>)
 194:	6851      	ldr	r1, [r2, #4]
 196:	2380      	movs	r3, #128	; 0x80
 198:	430b      	orrs	r3, r1
 19a:	6053      	str	r3, [r2, #4]
        __libc_init_array();
 19c:	4b0d      	ldr	r3, [pc, #52]	; (1d4 <Reset_Handler+0xbc>)
 19e:	4798      	blx	r3
        main();
 1a0:	4b0d      	ldr	r3, [pc, #52]	; (1d8 <Reset_Handler+0xc0>)
 1a2:	4798      	blx	r3
 1a4:	e7fe      	b.n	1a4 <Reset_Handler+0x8c>
 1a6:	46c0      	nop			; (mov r8, r8)
 1a8:	000007c8 	.word	0x000007c8
 1ac:	20000000 	.word	0x20000000
 1b0:	20000434 	.word	0x20000434
 1b4:	20000434 	.word	0x20000434
 1b8:	2000048c 	.word	0x2000048c
 1bc:	e000ed00 	.word	0xe000ed00
 1c0:	00000000 	.word	0x00000000
 1c4:	41007000 	.word	0x41007000
 1c8:	41005000 	.word	0x41005000
 1cc:	41004800 	.word	0x41004800
 1d0:	41004000 	.word	0x41004000
 1d4:	000005f5 	.word	0x000005f5
 1d8:	000001ed 	.word	0x000001ed

000001dc <SystemInit>:
 *         Initialize the System and update the SystemCoreClock variable.
 */
void SystemInit(void)
{
        // Keep the default device state after reset
        SystemCoreClock = __SYSTEM_CLOCK;
 1dc:	4a01      	ldr	r2, [pc, #4]	; (1e4 <SystemInit+0x8>)
 1de:	4b02      	ldr	r3, [pc, #8]	; (1e8 <SystemInit+0xc>)
 1e0:	601a      	str	r2, [r3, #0]
        return;
}
 1e2:	4770      	bx	lr
 1e4:	000f4240 	.word	0x000f4240
 1e8:	20000000 	.word	0x20000000

000001ec <main>:
#include "spi.h"
#include "uart.h"


int main(void)
{
 1ec:	b510      	push	{r4, lr}
 1ee:	b082      	sub	sp, #8
	UARTInit();
 1f0:	4b0a      	ldr	r3, [pc, #40]	; (21c <main+0x30>)
 1f2:	4798      	blx	r3
	spiInit();
 1f4:	4b0a      	ldr	r3, [pc, #40]	; (220 <main+0x34>)
 1f6:	4798      	blx	r3
	
	volatile uint8_t rData;
	volatile uint8_t sData = 85;
 1f8:	2255      	movs	r2, #85	; 0x55
 1fa:	466b      	mov	r3, sp
 1fc:	719a      	strb	r2, [r3, #6]
	while (1) {
		REG_PORT_OUTCLR0 = PORT_PA18; //initiate transaction by SS_low
 1fe:	2480      	movs	r4, #128	; 0x80
 200:	02e4      	lsls	r4, r4, #11
 202:	4b08      	ldr	r3, [pc, #32]	; (224 <main+0x38>)
 204:	601c      	str	r4, [r3, #0]
		rData = spiSend( sData );
 206:	466b      	mov	r3, sp
 208:	7998      	ldrb	r0, [r3, #6]
 20a:	b2c0      	uxtb	r0, r0
 20c:	4b06      	ldr	r3, [pc, #24]	; (228 <main+0x3c>)
 20e:	4798      	blx	r3
 210:	466b      	mov	r3, sp
 212:	71d8      	strb	r0, [r3, #7]
		REG_PORT_OUTSET0 = PORT_PA18; //finish transaction by SS_high
 214:	4b05      	ldr	r3, [pc, #20]	; (22c <main+0x40>)
 216:	601c      	str	r4, [r3, #0]
 218:	e7f1      	b.n	1fe <main+0x12>
 21a:	46c0      	nop			; (mov r8, r8)
 21c:	0000055d 	.word	0x0000055d
 220:	00000495 	.word	0x00000495
 224:	41004414 	.word	0x41004414
 228:	00000515 	.word	0x00000515
 22c:	41004418 	.word	0x41004418

00000230 <sendUART1char>:
static char uc;
static char zs;

static void sendUART1char(char s)
{
  while (!(SERCOM0->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE));
 230:	4b03      	ldr	r3, [pc, #12]	; (240 <sendUART1char+0x10>)
 232:	7e1b      	ldrb	r3, [r3, #24]
 234:	07db      	lsls	r3, r3, #31
 236:	d5fb      	bpl.n	230 <sendUART1char>
  SERCOM0->USART.DATA.reg = s;
 238:	b280      	uxth	r0, r0
 23a:	4b01      	ldr	r3, [pc, #4]	; (240 <sendUART1char+0x10>)
 23c:	8518      	strh	r0, [r3, #40]	; 0x28
}
 23e:	4770      	bx	lr
 240:	42000800 	.word	0x42000800

00000244 <myputchar>:

/* "print.h" uses this function for is's printf implementation */
static void myputchar(char c)
{
 244:	b510      	push	{r4, lr}
 246:	0004      	movs	r4, r0
  if(c=='\n')
 248:	280a      	cmp	r0, #10
 24a:	d003      	beq.n	254 <myputchar+0x10>
    sendUART1char('\r');
  sendUART1char(c);
 24c:	0020      	movs	r0, r4
 24e:	4b03      	ldr	r3, [pc, #12]	; (25c <myputchar+0x18>)
 250:	4798      	blx	r3
}
 252:	bd10      	pop	{r4, pc}
    sendUART1char('\r');
 254:	200d      	movs	r0, #13
 256:	4b01      	ldr	r3, [pc, #4]	; (25c <myputchar+0x18>)
 258:	4798      	blx	r3
 25a:	e7f7      	b.n	24c <myputchar+0x8>
 25c:	00000231 	.word	0x00000231

00000260 <out>:
    //return 0;
//}


static void out(char c) {
    *bf++ = c;
 260:	4a02      	ldr	r2, [pc, #8]	; (26c <out+0xc>)
 262:	6813      	ldr	r3, [r2, #0]
 264:	1c59      	adds	r1, r3, #1
 266:	6011      	str	r1, [r2, #0]
 268:	7018      	strb	r0, [r3, #0]
    }
 26a:	4770      	bx	lr
 26c:	20000450 	.word	0x20000450

00000270 <outDgt>:

static void outDgt(char dgt) {
 270:	b510      	push	{r4, lr}
 272:	0003      	movs	r3, r0
	out(dgt+(dgt<10 ? '0' : (uc ? 'A' : 'a')-10));
 274:	2809      	cmp	r0, #9
 276:	d907      	bls.n	288 <outDgt+0x18>
 278:	4a08      	ldr	r2, [pc, #32]	; (29c <outDgt+0x2c>)
 27a:	7912      	ldrb	r2, [r2, #4]
 27c:	2a00      	cmp	r2, #0
 27e:	d101      	bne.n	284 <outDgt+0x14>
 280:	2057      	movs	r0, #87	; 0x57
 282:	e002      	b.n	28a <outDgt+0x1a>
 284:	2037      	movs	r0, #55	; 0x37
 286:	e000      	b.n	28a <outDgt+0x1a>
 288:	2030      	movs	r0, #48	; 0x30
 28a:	18c0      	adds	r0, r0, r3
 28c:	b2c0      	uxtb	r0, r0
 28e:	4b04      	ldr	r3, [pc, #16]	; (2a0 <outDgt+0x30>)
 290:	4798      	blx	r3
	zs=1;
 292:	2201      	movs	r2, #1
 294:	4b01      	ldr	r3, [pc, #4]	; (29c <outDgt+0x2c>)
 296:	715a      	strb	r2, [r3, #5]
    }
 298:	bd10      	pop	{r4, pc}
 29a:	46c0      	nop			; (mov r8, r8)
 29c:	20000450 	.word	0x20000450
 2a0:	00000261 	.word	0x00000261

000002a4 <divOut>:
	
static void divOut(unsigned int div) {
 2a4:	b510      	push	{r4, lr}
    unsigned char dgt=0;
	num &= 0xffff; // just for testing the code  with 32 bit ints
 2a6:	4a0d      	ldr	r2, [pc, #52]	; (2dc <divOut+0x38>)
 2a8:	6893      	ldr	r3, [r2, #8]
 2aa:	041b      	lsls	r3, r3, #16
 2ac:	0c1b      	lsrs	r3, r3, #16
 2ae:	6093      	str	r3, [r2, #8]
    unsigned char dgt=0;
 2b0:	2200      	movs	r2, #0
	while (num>=div) {
 2b2:	e004      	b.n	2be <divOut+0x1a>
		num -= div;
 2b4:	1a1b      	subs	r3, r3, r0
 2b6:	4909      	ldr	r1, [pc, #36]	; (2dc <divOut+0x38>)
 2b8:	608b      	str	r3, [r1, #8]
		dgt++;
 2ba:	3201      	adds	r2, #1
 2bc:	b2d2      	uxtb	r2, r2
	while (num>=div) {
 2be:	4b07      	ldr	r3, [pc, #28]	; (2dc <divOut+0x38>)
 2c0:	689b      	ldr	r3, [r3, #8]
 2c2:	4283      	cmp	r3, r0
 2c4:	d2f6      	bcs.n	2b4 <divOut+0x10>
		}
	if (zs || dgt>0) 
 2c6:	4b05      	ldr	r3, [pc, #20]	; (2dc <divOut+0x38>)
 2c8:	795b      	ldrb	r3, [r3, #5]
 2ca:	2b00      	cmp	r3, #0
 2cc:	d101      	bne.n	2d2 <divOut+0x2e>
 2ce:	2a00      	cmp	r2, #0
 2d0:	d002      	beq.n	2d8 <divOut+0x34>
		outDgt(dgt);
 2d2:	0010      	movs	r0, r2
 2d4:	4b02      	ldr	r3, [pc, #8]	; (2e0 <divOut+0x3c>)
 2d6:	4798      	blx	r3
    }	
 2d8:	bd10      	pop	{r4, pc}
 2da:	46c0      	nop			; (mov r8, r8)
 2dc:	20000450 	.word	0x20000450
 2e0:	00000271 	.word	0x00000271

000002e4 <tfp_printf>:

void tfp_printf(char *fmt, ...)
	{
 2e4:	b40f      	push	{r0, r1, r2, r3}
 2e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 2e8:	46c6      	mov	lr, r8
 2ea:	b500      	push	{lr}
 2ec:	b082      	sub	sp, #8
 2ee:	ab08      	add	r3, sp, #32
 2f0:	cb10      	ldmia	r3!, {r4}
	va_list va;
	char ch;
	char* p;
	
	va_start(va,fmt);
 2f2:	9301      	str	r3, [sp, #4]
	
	while ((ch=*(fmt++))) {
 2f4:	e0b0      	b.n	458 <tfp_printf+0x174>
			myputchar(ch);
			}
		else {
			char lz=0;
			char w=0;
			ch=*(fmt++);
 2f6:	3402      	adds	r4, #2
 2f8:	7829      	ldrb	r1, [r5, #0]
			if (ch=='0') {
 2fa:	2930      	cmp	r1, #48	; 0x30
 2fc:	d019      	beq.n	332 <tfp_printf+0x4e>
			char lz=0;
 2fe:	2500      	movs	r5, #0
				ch=*(fmt++);
				lz=1;
				}
			if (ch>='0' && ch<='9') {
 300:	000b      	movs	r3, r1
 302:	3b30      	subs	r3, #48	; 0x30
 304:	b2db      	uxtb	r3, r3
 306:	2b09      	cmp	r3, #9
 308:	d929      	bls.n	35e <tfp_printf+0x7a>
			char w=0;
 30a:	2600      	movs	r6, #0
				while (ch>='0' && ch<='9') {
					w=(((w<<2)+w)<<1)+ch-'0';
					ch=*fmt++;
					}
				}
			bf=buf;
 30c:	4b5b      	ldr	r3, [pc, #364]	; (47c <tfp_printf+0x198>)
 30e:	001a      	movs	r2, r3
 310:	320c      	adds	r2, #12
 312:	601a      	str	r2, [r3, #0]
			p=bf;
			zs=0;
 314:	2200      	movs	r2, #0
 316:	715a      	strb	r2, [r3, #5]
			switch (ch) {
 318:	2963      	cmp	r1, #99	; 0x63
 31a:	d069      	beq.n	3f0 <tfp_printf+0x10c>
 31c:	d821      	bhi.n	362 <tfp_printf+0x7e>
 31e:	2925      	cmp	r1, #37	; 0x25
 320:	d074      	beq.n	40c <tfp_printf+0x128>
 322:	2958      	cmp	r1, #88	; 0x58
 324:	d024      	beq.n	370 <tfp_printf+0x8c>
 326:	2900      	cmp	r1, #0
 328:	d100      	bne.n	32c <tfp_printf+0x48>
 32a:	e0a0      	b.n	46e <tfp_printf+0x18a>
			p=bf;
 32c:	4f53      	ldr	r7, [pc, #332]	; (47c <tfp_printf+0x198>)
 32e:	370c      	adds	r7, #12
 330:	e050      	b.n	3d4 <tfp_printf+0xf0>
				ch=*(fmt++);
 332:	1cac      	adds	r4, r5, #2
 334:	7869      	ldrb	r1, [r5, #1]
				lz=1;
 336:	2501      	movs	r5, #1
 338:	e7e2      	b.n	300 <tfp_printf+0x1c>
					w=(((w<<2)+w)<<1)+ch-'0';
 33a:	00b2      	lsls	r2, r6, #2
 33c:	b2d2      	uxtb	r2, r2
 33e:	18b2      	adds	r2, r6, r2
 340:	b2d3      	uxtb	r3, r2
 342:	005b      	lsls	r3, r3, #1
 344:	b2db      	uxtb	r3, r3
 346:	18cb      	adds	r3, r1, r3
 348:	b2db      	uxtb	r3, r3
 34a:	3b30      	subs	r3, #48	; 0x30
 34c:	b2de      	uxtb	r6, r3
					ch=*fmt++;
 34e:	7821      	ldrb	r1, [r4, #0]
 350:	3401      	adds	r4, #1
				while (ch>='0' && ch<='9') {
 352:	000b      	movs	r3, r1
 354:	3b30      	subs	r3, #48	; 0x30
 356:	b2db      	uxtb	r3, r3
 358:	2b09      	cmp	r3, #9
 35a:	d9ee      	bls.n	33a <tfp_printf+0x56>
 35c:	e7d6      	b.n	30c <tfp_printf+0x28>
 35e:	2600      	movs	r6, #0
 360:	e7f7      	b.n	352 <tfp_printf+0x6e>
			switch (ch) {
 362:	2973      	cmp	r1, #115	; 0x73
 364:	d04d      	beq.n	402 <tfp_printf+0x11e>
 366:	d91c      	bls.n	3a2 <tfp_printf+0xbe>
 368:	2975      	cmp	r1, #117	; 0x75
 36a:	d01c      	beq.n	3a6 <tfp_printf+0xc2>
 36c:	2978      	cmp	r1, #120	; 0x78
 36e:	d1dd      	bne.n	32c <tfp_printf+0x48>
					divOut(10);
					outDgt(num);
					break;
				case 'x': 
				case 'X' : 
				    uc= ch=='X';
 370:	3958      	subs	r1, #88	; 0x58
 372:	424b      	negs	r3, r1
 374:	414b      	adcs	r3, r1
 376:	4f41      	ldr	r7, [pc, #260]	; (47c <tfp_printf+0x198>)
 378:	713b      	strb	r3, [r7, #4]
					num=va_arg(va, unsigned int);
 37a:	9b01      	ldr	r3, [sp, #4]
 37c:	1d1a      	adds	r2, r3, #4
 37e:	9201      	str	r2, [sp, #4]
 380:	681b      	ldr	r3, [r3, #0]
 382:	60bb      	str	r3, [r7, #8]
					divOut(0x1000);
 384:	2080      	movs	r0, #128	; 0x80
 386:	0140      	lsls	r0, r0, #5
 388:	4b3d      	ldr	r3, [pc, #244]	; (480 <tfp_printf+0x19c>)
 38a:	4698      	mov	r8, r3
 38c:	4798      	blx	r3
					divOut(0x100);
 38e:	2080      	movs	r0, #128	; 0x80
 390:	0040      	lsls	r0, r0, #1
 392:	47c0      	blx	r8
					divOut(0x10);
 394:	2010      	movs	r0, #16
 396:	47c0      	blx	r8
					outDgt(num);
 398:	7a38      	ldrb	r0, [r7, #8]
 39a:	4b3a      	ldr	r3, [pc, #232]	; (484 <tfp_printf+0x1a0>)
 39c:	4798      	blx	r3
			p=bf;
 39e:	370c      	adds	r7, #12
					break;
 3a0:	e018      	b.n	3d4 <tfp_printf+0xf0>
			switch (ch) {
 3a2:	2964      	cmp	r1, #100	; 0x64
 3a4:	d1c2      	bne.n	32c <tfp_printf+0x48>
					num=va_arg(va, unsigned int);
 3a6:	9b01      	ldr	r3, [sp, #4]
 3a8:	1d1a      	adds	r2, r3, #4
 3aa:	9201      	str	r2, [sp, #4]
 3ac:	681b      	ldr	r3, [r3, #0]
 3ae:	4a33      	ldr	r2, [pc, #204]	; (47c <tfp_printf+0x198>)
 3b0:	6093      	str	r3, [r2, #8]
					if (ch=='d' && (int)num<0) {
 3b2:	2964      	cmp	r1, #100	; 0x64
 3b4:	d014      	beq.n	3e0 <tfp_printf+0xfc>
					divOut(10000);
 3b6:	4834      	ldr	r0, [pc, #208]	; (488 <tfp_printf+0x1a4>)
 3b8:	4f31      	ldr	r7, [pc, #196]	; (480 <tfp_printf+0x19c>)
 3ba:	47b8      	blx	r7
					divOut(1000);
 3bc:	20fa      	movs	r0, #250	; 0xfa
 3be:	0080      	lsls	r0, r0, #2
 3c0:	47b8      	blx	r7
					divOut(100);
 3c2:	2064      	movs	r0, #100	; 0x64
 3c4:	47b8      	blx	r7
					divOut(10);
 3c6:	200a      	movs	r0, #10
 3c8:	47b8      	blx	r7
					outDgt(num);
 3ca:	4f2c      	ldr	r7, [pc, #176]	; (47c <tfp_printf+0x198>)
 3cc:	7a38      	ldrb	r0, [r7, #8]
 3ce:	4b2d      	ldr	r3, [pc, #180]	; (484 <tfp_printf+0x1a0>)
 3d0:	4798      	blx	r3
			p=bf;
 3d2:	370c      	adds	r7, #12
				case '%' :
					out('%');
				default:
					break;
				}
			*bf=0;
 3d4:	4b29      	ldr	r3, [pc, #164]	; (47c <tfp_printf+0x198>)
 3d6:	2200      	movs	r2, #0
 3d8:	6819      	ldr	r1, [r3, #0]
 3da:	700a      	strb	r2, [r1, #0]
			bf=p;
 3dc:	601f      	str	r7, [r3, #0]
			while (*bf++ && w > 0)
 3de:	e01d      	b.n	41c <tfp_printf+0x138>
					if (ch=='d' && (int)num<0) {
 3e0:	2b00      	cmp	r3, #0
 3e2:	dae8      	bge.n	3b6 <tfp_printf+0xd2>
						num = -(int)num;
 3e4:	425b      	negs	r3, r3
 3e6:	6093      	str	r3, [r2, #8]
						out('-');
 3e8:	202d      	movs	r0, #45	; 0x2d
 3ea:	4b28      	ldr	r3, [pc, #160]	; (48c <tfp_printf+0x1a8>)
 3ec:	4798      	blx	r3
 3ee:	e7e2      	b.n	3b6 <tfp_printf+0xd2>
					out((char)(va_arg(va, int)));
 3f0:	9b01      	ldr	r3, [sp, #4]
 3f2:	1d1a      	adds	r2, r3, #4
 3f4:	9201      	str	r2, [sp, #4]
 3f6:	7818      	ldrb	r0, [r3, #0]
 3f8:	4b24      	ldr	r3, [pc, #144]	; (48c <tfp_printf+0x1a8>)
 3fa:	4798      	blx	r3
			p=bf;
 3fc:	4f1f      	ldr	r7, [pc, #124]	; (47c <tfp_printf+0x198>)
 3fe:	370c      	adds	r7, #12
					break;
 400:	e7e8      	b.n	3d4 <tfp_printf+0xf0>
					p=va_arg(va, char*);
 402:	9b01      	ldr	r3, [sp, #4]
 404:	1d1a      	adds	r2, r3, #4
 406:	9201      	str	r2, [sp, #4]
 408:	681f      	ldr	r7, [r3, #0]
					break;
 40a:	e7e3      	b.n	3d4 <tfp_printf+0xf0>
					out('%');
 40c:	2025      	movs	r0, #37	; 0x25
 40e:	4b1f      	ldr	r3, [pc, #124]	; (48c <tfp_printf+0x1a8>)
 410:	4798      	blx	r3
			p=bf;
 412:	4f1a      	ldr	r7, [pc, #104]	; (47c <tfp_printf+0x198>)
 414:	370c      	adds	r7, #12
 416:	e7dd      	b.n	3d4 <tfp_printf+0xf0>
				w--;
 418:	3e01      	subs	r6, #1
 41a:	b2f6      	uxtb	r6, r6
			while (*bf++ && w > 0)
 41c:	4a17      	ldr	r2, [pc, #92]	; (47c <tfp_printf+0x198>)
 41e:	6813      	ldr	r3, [r2, #0]
 420:	1c59      	adds	r1, r3, #1
 422:	6011      	str	r1, [r2, #0]
 424:	781b      	ldrb	r3, [r3, #0]
 426:	2b00      	cmp	r3, #0
 428:	d006      	beq.n	438 <tfp_printf+0x154>
 42a:	2e00      	cmp	r6, #0
 42c:	d1f4      	bne.n	418 <tfp_printf+0x134>
 42e:	e003      	b.n	438 <tfp_printf+0x154>
			while (w-- > 0) 
				myputchar(lz ? '0' : ' ');
 430:	2020      	movs	r0, #32
 432:	4b17      	ldr	r3, [pc, #92]	; (490 <tfp_printf+0x1ac>)
 434:	4798      	blx	r3
			while (w-- > 0) 
 436:	4646      	mov	r6, r8
 438:	1e73      	subs	r3, r6, #1
 43a:	b2db      	uxtb	r3, r3
 43c:	4698      	mov	r8, r3
 43e:	2e00      	cmp	r6, #0
 440:	d006      	beq.n	450 <tfp_printf+0x16c>
				myputchar(lz ? '0' : ' ');
 442:	2d00      	cmp	r5, #0
 444:	d0f4      	beq.n	430 <tfp_printf+0x14c>
 446:	2030      	movs	r0, #48	; 0x30
 448:	e7f3      	b.n	432 <tfp_printf+0x14e>
			while ((ch= *p++))
				myputchar(ch);
 44a:	4b11      	ldr	r3, [pc, #68]	; (490 <tfp_printf+0x1ac>)
 44c:	4798      	blx	r3
			while ((ch= *p++))
 44e:	002f      	movs	r7, r5
 450:	1c7d      	adds	r5, r7, #1
 452:	7838      	ldrb	r0, [r7, #0]
 454:	2800      	cmp	r0, #0
 456:	d1f8      	bne.n	44a <tfp_printf+0x166>
	while ((ch=*(fmt++))) {
 458:	1c65      	adds	r5, r4, #1
 45a:	7820      	ldrb	r0, [r4, #0]
 45c:	2800      	cmp	r0, #0
 45e:	d006      	beq.n	46e <tfp_printf+0x18a>
		if (ch!='%') {
 460:	2825      	cmp	r0, #37	; 0x25
 462:	d100      	bne.n	466 <tfp_printf+0x182>
 464:	e747      	b.n	2f6 <tfp_printf+0x12>
			myputchar(ch);
 466:	4b0a      	ldr	r3, [pc, #40]	; (490 <tfp_printf+0x1ac>)
 468:	4798      	blx	r3
	while ((ch=*(fmt++))) {
 46a:	002c      	movs	r4, r5
 46c:	e7f4      	b.n	458 <tfp_printf+0x174>
			}
		}
	abort:;
	va_end(va);
	}
 46e:	b002      	add	sp, #8
 470:	bc04      	pop	{r2}
 472:	4690      	mov	r8, r2
 474:	bcf0      	pop	{r4, r5, r6, r7}
 476:	bc08      	pop	{r3}
 478:	b004      	add	sp, #16
 47a:	4718      	bx	r3
 47c:	20000450 	.word	0x20000450
 480:	000002a5 	.word	0x000002a5
 484:	00000271 	.word	0x00000271
 488:	00002710 	.word	0x00002710
 48c:	00000261 	.word	0x00000261
 490:	00000245 	.word	0x00000245

00000494 <spiInit>:
#include "sam.h"
#include "myprintf.h"

void spiInit( void ) {
	/* Switch to 8MHz clock (disable prescaler) */
	SYSCTRL->OSC8M.bit.PRESC = 0;
 494:	4a15      	ldr	r2, [pc, #84]	; (4ec <spiInit+0x58>)
 496:	6a11      	ldr	r1, [r2, #32]
 498:	4b15      	ldr	r3, [pc, #84]	; (4f0 <spiInit+0x5c>)
 49a:	400b      	ands	r3, r1
 49c:	6213      	str	r3, [r2, #32]

	PM->APBCMASK.bit.SERCOM1_ = 1; //enable the clock for SERCOM1 peripheral
 49e:	4a15      	ldr	r2, [pc, #84]	; (4f4 <spiInit+0x60>)
 4a0:	6a11      	ldr	r1, [r2, #32]
 4a2:	2308      	movs	r3, #8
 4a4:	430b      	orrs	r3, r1
 4a6:	6213      	str	r3, [r2, #32]
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN | GCLK_CLKCTRL_GEN_GCLK0 | GCLK_CLKCTRL_ID_SERCOM1_CORE;
 4a8:	4a13      	ldr	r2, [pc, #76]	; (4f8 <spiInit+0x64>)
 4aa:	4b14      	ldr	r3, [pc, #80]	; (4fc <spiInit+0x68>)
 4ac:	805a      	strh	r2, [r3, #2]
	while( GCLK->STATUS.bit.SYNCBUSY ) { }
 4ae:	4b13      	ldr	r3, [pc, #76]	; (4fc <spiInit+0x68>)
 4b0:	785b      	ldrb	r3, [r3, #1]
 4b2:	09db      	lsrs	r3, r3, #7
 4b4:	d1fb      	bne.n	4ae <spiInit+0x1a>
		.bit.FORM = 0x0, // SPI frame
		.bit.DIPO = 0x3, // MISO on PAD[3]
		.bit.DOPO = 0x0, // MOSI on PAD[0], SCK on PAD[1], SS_ on PAD[2]
		.bit.MODE = 0x3  // Master Mode
	};
	SERCOM1->SPI.CTRLA.reg = ctrla.reg;
 4b6:	4a12      	ldr	r2, [pc, #72]	; (500 <spiInit+0x6c>)
 4b8:	4b12      	ldr	r3, [pc, #72]	; (504 <spiInit+0x70>)
 4ba:	6811      	ldr	r1, [r2, #0]
 4bc:	6019      	str	r1, [r3, #0]
	const SERCOM_SPI_CTRLB_Type ctrlb = {
 4be:	2180      	movs	r1, #128	; 0x80
 4c0:	0289      	lsls	r1, r1, #10
		.bit.RXEN = 0x1,   // RX enabled
		.bit.MSSEN = 0x0,  // Manual SC
		.bit.CHSIZE = 0x0  // 8-bit
	};
	SERCOM1->SPI.CTRLB.reg = ctrlb.reg;
 4c2:	6059      	str	r1, [r3, #4]

	//Formula to configure the desired baudrate
	uint32_t br = ( double )( 8000000 / ( 2 * BAUDRATE ) ) - 1 ;
	SERCOM1->SPI.BAUD.reg = SERCOM_SPI_BAUD_BAUD( ( uint8_t )br );
 4c4:	219f      	movs	r1, #159	; 0x9f
 4c6:	7319      	strb	r1, [r3, #12]
		.bit.PMUX = MUX_PA16C_SERCOM1_PAD0 | MUX_PA17C_SERCOM1_PAD1 | MUX_PA19C_SERCOM1_PAD3,
		.bit.PMUXEN = 1,
		.bit.HWSEL = 1,
		.bit.PINMASK = ( uint16_t )( ( PORT_PA16 | PORT_PA17 | PORT_PA19 ) >> 16 )
	};
	PORT->Group[0].WRCONFIG.reg = wrconfig.reg;
 4c8:	6851      	ldr	r1, [r2, #4]
 4ca:	4a0f      	ldr	r2, [pc, #60]	; (508 <spiInit+0x74>)
 4cc:	6291      	str	r1, [r2, #40]	; 0x28

	//SS/CS (Slave Select/Chip Select) PIN 18 configuration
	REG_PORT_DIRSET0 = PORT_PA18;
 4ce:	2280      	movs	r2, #128	; 0x80
 4d0:	02d2      	lsls	r2, r2, #11
 4d2:	490e      	ldr	r1, [pc, #56]	; (50c <spiInit+0x78>)
 4d4:	600a      	str	r2, [r1, #0]
	REG_PORT_OUTSET0 = PORT_PA18;
 4d6:	490e      	ldr	r1, [pc, #56]	; (510 <spiInit+0x7c>)
 4d8:	600a      	str	r2, [r1, #0]
	
	//enable the SPI
	SERCOM1->SPI.CTRLA.bit.ENABLE = 1;
 4da:	6819      	ldr	r1, [r3, #0]
 4dc:	2202      	movs	r2, #2
 4de:	430a      	orrs	r2, r1
 4e0:	601a      	str	r2, [r3, #0]
	while( SERCOM1->SPI.SYNCBUSY.bit.ENABLE ) { }
 4e2:	4b08      	ldr	r3, [pc, #32]	; (504 <spiInit+0x70>)
 4e4:	69db      	ldr	r3, [r3, #28]
 4e6:	079b      	lsls	r3, r3, #30
 4e8:	d4fb      	bmi.n	4e2 <spiInit+0x4e>
}
 4ea:	4770      	bx	lr
 4ec:	40000800 	.word	0x40000800
 4f0:	fffffcff 	.word	0xfffffcff
 4f4:	40000400 	.word	0x40000400
 4f8:	00004015 	.word	0x00004015
 4fc:	40000c00 	.word	0x40000c00
 500:	00000794 	.word	0x00000794
 504:	42000c00 	.word	0x42000c00
 508:	41004400 	.word	0x41004400
 50c:	41004408 	.word	0x41004408
 510:	41004418 	.word	0x41004418

00000514 <spiSend>:

uint8_t spiSend( uint8_t data ) {
 514:	b510      	push	{r4, lr}
	uint8_t temp;
	while( !SERCOM1->SPI.INTFLAG.bit.DRE ) { } //wait until buffer is empty
 516:	4b0e      	ldr	r3, [pc, #56]	; (550 <spiSend+0x3c>)
 518:	7e1b      	ldrb	r3, [r3, #24]
 51a:	07db      	lsls	r3, r3, #31
 51c:	d5fb      	bpl.n	516 <spiSend+0x2>
	SERCOM1->SPI.DATA.bit.DATA = SERCOM_SPI_DATA_DATA( data ); //transmit data
 51e:	4a0c      	ldr	r2, [pc, #48]	; (550 <spiSend+0x3c>)
 520:	6a93      	ldr	r3, [r2, #40]	; 0x28
 522:	0a5b      	lsrs	r3, r3, #9
 524:	025b      	lsls	r3, r3, #9
 526:	4318      	orrs	r0, r3
 528:	6290      	str	r0, [r2, #40]	; 0x28
	while( !SERCOM1->SPI.INTFLAG.bit.RXC ) { } //wait until a data is received
 52a:	4b09      	ldr	r3, [pc, #36]	; (550 <spiSend+0x3c>)
 52c:	7e1b      	ldrb	r3, [r3, #24]
 52e:	075b      	lsls	r3, r3, #29
 530:	d5fb      	bpl.n	52a <spiSend+0x16>
	temp = SERCOM1->SPI.DATA.bit.DATA; //read data
 532:	4b07      	ldr	r3, [pc, #28]	; (550 <spiSend+0x3c>)
 534:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 536:	05e4      	lsls	r4, r4, #23
 538:	0de4      	lsrs	r4, r4, #23
 53a:	b2e4      	uxtb	r4, r4
	while( !SERCOM1->SPI.INTFLAG.bit.TXC ) { } //wait until there is no data to transmit
 53c:	4b04      	ldr	r3, [pc, #16]	; (550 <spiSend+0x3c>)
 53e:	7e1b      	ldrb	r3, [r3, #24]
 540:	079b      	lsls	r3, r3, #30
 542:	d5fb      	bpl.n	53c <spiSend+0x28>
	myprintf( " %x", temp ); //printf the value in putty
 544:	0021      	movs	r1, r4
 546:	4803      	ldr	r0, [pc, #12]	; (554 <spiSend+0x40>)
 548:	4b03      	ldr	r3, [pc, #12]	; (558 <spiSend+0x44>)
 54a:	4798      	blx	r3
	return temp;
 54c:	0020      	movs	r0, r4
 54e:	bd10      	pop	{r4, pc}
 550:	42000c00 	.word	0x42000c00
 554:	0000079c 	.word	0x0000079c
 558:	000002e5 	.word	0x000002e5

0000055c <UARTInit>:
#include "sam.h"

void UARTInit(void) {
 55c:	b510      	push	{r4, lr}
	/* Initialize the SAM system */
	SystemInit();
 55e:	4b1b      	ldr	r3, [pc, #108]	; (5cc <UARTInit+0x70>)
 560:	4798      	blx	r3
	/* Switch to 8MHz clock (disable prescaler) */
	SYSCTRL->OSC8M.bit.PRESC = 0;
 562:	4a1b      	ldr	r2, [pc, #108]	; (5d0 <UARTInit+0x74>)
 564:	6a11      	ldr	r1, [r2, #32]
 566:	4b1b      	ldr	r3, [pc, #108]	; (5d4 <UARTInit+0x78>)
 568:	400b      	ands	r3, r1
 56a:	6213      	str	r3, [r2, #32]
	
	/* port mux configuration*/
	PORT->Group[0].DIR.reg |= (1 << 10);                  /* Pin 10 configured as output */
 56c:	4b1a      	ldr	r3, [pc, #104]	; (5d8 <UARTInit+0x7c>)
 56e:	6819      	ldr	r1, [r3, #0]
 570:	2280      	movs	r2, #128	; 0x80
 572:	00d2      	lsls	r2, r2, #3
 574:	430a      	orrs	r2, r1
 576:	601a      	str	r2, [r3, #0]
	PORT->Group[0].PINCFG[PIN_PA11].bit.PMUXEN = 1;       /* Enabling peripheral functions */
 578:	224b      	movs	r2, #75	; 0x4b
 57a:	5c99      	ldrb	r1, [r3, r2]
 57c:	2001      	movs	r0, #1
 57e:	4301      	orrs	r1, r0
 580:	5499      	strb	r1, [r3, r2]
	PORT->Group[0].PINCFG[PIN_PA10].bit.PMUXEN = 1;       /* Enabling peripheral functions */
 582:	214a      	movs	r1, #74	; 0x4a
 584:	5c5a      	ldrb	r2, [r3, r1]
 586:	4302      	orrs	r2, r0
 588:	545a      	strb	r2, [r3, r1]
	
	/*PMUX: even = n/2, odd: (n-1)/2 */
	PORT->Group[0].PMUX[5].reg |= 0x02;                   /* Selecting peripheral function C */
 58a:	3915      	subs	r1, #21
 58c:	5c5a      	ldrb	r2, [r3, r1]
 58e:	2002      	movs	r0, #2
 590:	4302      	orrs	r2, r0
 592:	b2d2      	uxtb	r2, r2
 594:	545a      	strb	r2, [r3, r1]
	PORT->Group[0].PMUX[5].reg |= 0x20;                   /* Selecting peripheral function C */
 596:	5c5a      	ldrb	r2, [r3, r1]
 598:	2020      	movs	r0, #32
 59a:	4302      	orrs	r2, r0
 59c:	b2d2      	uxtb	r2, r2
 59e:	545a      	strb	r2, [r3, r1]
	
	/* APBCMASK */
	//PM->APBCMASK.reg |= PM_APBCMASK_SERCOM0;			  /* SERCOM 0 enable*/
	PM->APBCMASK.reg |= PM_APBCMASK_SERCOM0;
 5a0:	4a0e      	ldr	r2, [pc, #56]	; (5dc <UARTInit+0x80>)
 5a2:	6a13      	ldr	r3, [r2, #32]
 5a4:	3931      	subs	r1, #49	; 0x31
 5a6:	430b      	orrs	r3, r1
 5a8:	6213      	str	r3, [r2, #32]

	/*GCLK configuration for sercom0 module: using generic clock generator 0, ID for sercom0, enable GCLK*/

	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(SERCOM0_GCLK_ID_CORE) |
 5aa:	4a0d      	ldr	r2, [pc, #52]	; (5e0 <UARTInit+0x84>)
 5ac:	4b0d      	ldr	r3, [pc, #52]	; (5e4 <UARTInit+0x88>)
 5ae:	805a      	strh	r2, [r3, #2]
	GCLK_CLKCTRL_CLKEN | GCLK_CLKCTRL_GEN(0);

	
	/* configure SERCOM0 module for UART as Standard Frame, 8 Bit size, No parity, BAUDRATE:9600*/

	SERCOM0->USART.CTRLA.reg =
 5b0:	4b0d      	ldr	r3, [pc, #52]	; (5e8 <UARTInit+0x8c>)
 5b2:	4a0e      	ldr	r2, [pc, #56]	; (5ec <UARTInit+0x90>)
 5b4:	601a      	str	r2, [r3, #0]
	SERCOM_USART_CTRLA_DORD | SERCOM_USART_CTRLA_MODE_USART_INT_CLK |
	SERCOM_USART_CTRLA_RXPO(3/*PAD3*/) | SERCOM_USART_CTRLA_TXPO(1/*PAD2*/);
	
	uint64_t br = (uint64_t)65536 * (8000000 - 16 * 9600) / 8000000;
	
	SERCOM0->USART.CTRLB.reg = SERCOM_USART_CTRLB_RXEN | SERCOM_USART_CTRLB_TXEN | SERCOM_USART_CTRLB_CHSIZE(0/*8 bits*/);
 5b6:	22c0      	movs	r2, #192	; 0xc0
 5b8:	0292      	lsls	r2, r2, #10
 5ba:	605a      	str	r2, [r3, #4]

	SERCOM0->USART.BAUD.reg = (uint16_t)br;
 5bc:	4a0c      	ldr	r2, [pc, #48]	; (5f0 <UARTInit+0x94>)
 5be:	819a      	strh	r2, [r3, #12]

	SERCOM0->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
 5c0:	681a      	ldr	r2, [r3, #0]
 5c2:	3902      	subs	r1, #2
 5c4:	430a      	orrs	r2, r1
 5c6:	601a      	str	r2, [r3, #0]
 5c8:	bd10      	pop	{r4, pc}
 5ca:	46c0      	nop			; (mov r8, r8)
 5cc:	000001dd 	.word	0x000001dd
 5d0:	40000800 	.word	0x40000800
 5d4:	fffffcff 	.word	0xfffffcff
 5d8:	41004400 	.word	0x41004400
 5dc:	40000400 	.word	0x40000400
 5e0:	00004014 	.word	0x00004014
 5e4:	40000c00 	.word	0x40000c00
 5e8:	42000800 	.word	0x42000800
 5ec:	40310004 	.word	0x40310004
 5f0:	fffffb15 	.word	0xfffffb15

000005f4 <__libc_init_array>:
 5f4:	b570      	push	{r4, r5, r6, lr}
 5f6:	4e0d      	ldr	r6, [pc, #52]	; (62c <__libc_init_array+0x38>)
 5f8:	4d0d      	ldr	r5, [pc, #52]	; (630 <__libc_init_array+0x3c>)
 5fa:	2400      	movs	r4, #0
 5fc:	1bad      	subs	r5, r5, r6
 5fe:	10ad      	asrs	r5, r5, #2
 600:	d005      	beq.n	60e <__libc_init_array+0x1a>
 602:	00a3      	lsls	r3, r4, #2
 604:	58f3      	ldr	r3, [r6, r3]
 606:	3401      	adds	r4, #1
 608:	4798      	blx	r3
 60a:	42a5      	cmp	r5, r4
 60c:	d1f9      	bne.n	602 <__libc_init_array+0xe>
 60e:	f000 f8c9 	bl	7a4 <_init>
 612:	4e08      	ldr	r6, [pc, #32]	; (634 <__libc_init_array+0x40>)
 614:	4d08      	ldr	r5, [pc, #32]	; (638 <__libc_init_array+0x44>)
 616:	2400      	movs	r4, #0
 618:	1bad      	subs	r5, r5, r6
 61a:	10ad      	asrs	r5, r5, #2
 61c:	d005      	beq.n	62a <__libc_init_array+0x36>
 61e:	00a3      	lsls	r3, r4, #2
 620:	58f3      	ldr	r3, [r6, r3]
 622:	3401      	adds	r4, #1
 624:	4798      	blx	r3
 626:	42a5      	cmp	r5, r4
 628:	d1f9      	bne.n	61e <__libc_init_array+0x2a>
 62a:	bd70      	pop	{r4, r5, r6, pc}
 62c:	000007b0 	.word	0x000007b0
 630:	000007b0 	.word	0x000007b0
 634:	000007b0 	.word	0x000007b0
 638:	000007b8 	.word	0x000007b8

0000063c <register_fini>:
 63c:	4b03      	ldr	r3, [pc, #12]	; (64c <register_fini+0x10>)
 63e:	b510      	push	{r4, lr}
 640:	2b00      	cmp	r3, #0
 642:	d002      	beq.n	64a <register_fini+0xe>
 644:	4802      	ldr	r0, [pc, #8]	; (650 <register_fini+0x14>)
 646:	f000 f805 	bl	654 <atexit>
 64a:	bd10      	pop	{r4, pc}
 64c:	00000000 	.word	0x00000000
 650:	00000665 	.word	0x00000665

00000654 <atexit>:
 654:	b510      	push	{r4, lr}
 656:	0001      	movs	r1, r0
 658:	2300      	movs	r3, #0
 65a:	2200      	movs	r2, #0
 65c:	2000      	movs	r0, #0
 65e:	f000 f81f 	bl	6a0 <__register_exitproc>
 662:	bd10      	pop	{r4, pc}

00000664 <__libc_fini_array>:
 664:	b570      	push	{r4, r5, r6, lr}
 666:	4b09      	ldr	r3, [pc, #36]	; (68c <__libc_fini_array+0x28>)
 668:	4c09      	ldr	r4, [pc, #36]	; (690 <__libc_fini_array+0x2c>)
 66a:	1ae4      	subs	r4, r4, r3
 66c:	10a4      	asrs	r4, r4, #2
 66e:	d009      	beq.n	684 <__libc_fini_array+0x20>
 670:	4a08      	ldr	r2, [pc, #32]	; (694 <__libc_fini_array+0x30>)
 672:	18a5      	adds	r5, r4, r2
 674:	00ad      	lsls	r5, r5, #2
 676:	18ed      	adds	r5, r5, r3
 678:	682b      	ldr	r3, [r5, #0]
 67a:	3c01      	subs	r4, #1
 67c:	4798      	blx	r3
 67e:	3d04      	subs	r5, #4
 680:	2c00      	cmp	r4, #0
 682:	d1f9      	bne.n	678 <__libc_fini_array+0x14>
 684:	f000 f898 	bl	7b8 <_fini>
 688:	bd70      	pop	{r4, r5, r6, pc}
 68a:	46c0      	nop			; (mov r8, r8)
 68c:	000007c4 	.word	0x000007c4
 690:	000007c8 	.word	0x000007c8
 694:	3fffffff 	.word	0x3fffffff

00000698 <__retarget_lock_acquire_recursive>:
 698:	4770      	bx	lr
 69a:	46c0      	nop			; (mov r8, r8)

0000069c <__retarget_lock_release_recursive>:
 69c:	4770      	bx	lr
 69e:	46c0      	nop			; (mov r8, r8)

000006a0 <__register_exitproc>:
 6a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 6a2:	464e      	mov	r6, r9
 6a4:	4645      	mov	r5, r8
 6a6:	46de      	mov	lr, fp
 6a8:	4657      	mov	r7, sl
 6aa:	b5e0      	push	{r5, r6, r7, lr}
 6ac:	4d36      	ldr	r5, [pc, #216]	; (788 <__register_exitproc+0xe8>)
 6ae:	b083      	sub	sp, #12
 6b0:	0006      	movs	r6, r0
 6b2:	6828      	ldr	r0, [r5, #0]
 6b4:	4698      	mov	r8, r3
 6b6:	000f      	movs	r7, r1
 6b8:	4691      	mov	r9, r2
 6ba:	f7ff ffed 	bl	698 <__retarget_lock_acquire_recursive>
 6be:	4b33      	ldr	r3, [pc, #204]	; (78c <__register_exitproc+0xec>)
 6c0:	681c      	ldr	r4, [r3, #0]
 6c2:	23a4      	movs	r3, #164	; 0xa4
 6c4:	005b      	lsls	r3, r3, #1
 6c6:	58e0      	ldr	r0, [r4, r3]
 6c8:	2800      	cmp	r0, #0
 6ca:	d052      	beq.n	772 <__register_exitproc+0xd2>
 6cc:	6843      	ldr	r3, [r0, #4]
 6ce:	2b1f      	cmp	r3, #31
 6d0:	dc13      	bgt.n	6fa <__register_exitproc+0x5a>
 6d2:	1c5a      	adds	r2, r3, #1
 6d4:	9201      	str	r2, [sp, #4]
 6d6:	2e00      	cmp	r6, #0
 6d8:	d128      	bne.n	72c <__register_exitproc+0x8c>
 6da:	9a01      	ldr	r2, [sp, #4]
 6dc:	3302      	adds	r3, #2
 6de:	009b      	lsls	r3, r3, #2
 6e0:	6042      	str	r2, [r0, #4]
 6e2:	501f      	str	r7, [r3, r0]
 6e4:	6828      	ldr	r0, [r5, #0]
 6e6:	f7ff ffd9 	bl	69c <__retarget_lock_release_recursive>
 6ea:	2000      	movs	r0, #0
 6ec:	b003      	add	sp, #12
 6ee:	bc3c      	pop	{r2, r3, r4, r5}
 6f0:	4690      	mov	r8, r2
 6f2:	4699      	mov	r9, r3
 6f4:	46a2      	mov	sl, r4
 6f6:	46ab      	mov	fp, r5
 6f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 6fa:	4b25      	ldr	r3, [pc, #148]	; (790 <__register_exitproc+0xf0>)
 6fc:	2b00      	cmp	r3, #0
 6fe:	d03d      	beq.n	77c <__register_exitproc+0xdc>
 700:	20c8      	movs	r0, #200	; 0xc8
 702:	0040      	lsls	r0, r0, #1
 704:	e000      	b.n	708 <__register_exitproc+0x68>
 706:	bf00      	nop
 708:	2800      	cmp	r0, #0
 70a:	d037      	beq.n	77c <__register_exitproc+0xdc>
 70c:	22a4      	movs	r2, #164	; 0xa4
 70e:	2300      	movs	r3, #0
 710:	0052      	lsls	r2, r2, #1
 712:	58a1      	ldr	r1, [r4, r2]
 714:	6043      	str	r3, [r0, #4]
 716:	6001      	str	r1, [r0, #0]
 718:	50a0      	str	r0, [r4, r2]
 71a:	3240      	adds	r2, #64	; 0x40
 71c:	5083      	str	r3, [r0, r2]
 71e:	3204      	adds	r2, #4
 720:	5083      	str	r3, [r0, r2]
 722:	3301      	adds	r3, #1
 724:	9301      	str	r3, [sp, #4]
 726:	2300      	movs	r3, #0
 728:	2e00      	cmp	r6, #0
 72a:	d0d6      	beq.n	6da <__register_exitproc+0x3a>
 72c:	009a      	lsls	r2, r3, #2
 72e:	4692      	mov	sl, r2
 730:	4482      	add	sl, r0
 732:	464a      	mov	r2, r9
 734:	2188      	movs	r1, #136	; 0x88
 736:	4654      	mov	r4, sl
 738:	5062      	str	r2, [r4, r1]
 73a:	22c4      	movs	r2, #196	; 0xc4
 73c:	0052      	lsls	r2, r2, #1
 73e:	4691      	mov	r9, r2
 740:	4481      	add	r9, r0
 742:	464a      	mov	r2, r9
 744:	3987      	subs	r1, #135	; 0x87
 746:	4099      	lsls	r1, r3
 748:	6812      	ldr	r2, [r2, #0]
 74a:	468b      	mov	fp, r1
 74c:	430a      	orrs	r2, r1
 74e:	4694      	mov	ip, r2
 750:	464a      	mov	r2, r9
 752:	4661      	mov	r1, ip
 754:	6011      	str	r1, [r2, #0]
 756:	2284      	movs	r2, #132	; 0x84
 758:	4641      	mov	r1, r8
 75a:	0052      	lsls	r2, r2, #1
 75c:	50a1      	str	r1, [r4, r2]
 75e:	2e02      	cmp	r6, #2
 760:	d1bb      	bne.n	6da <__register_exitproc+0x3a>
 762:	0002      	movs	r2, r0
 764:	465c      	mov	r4, fp
 766:	328d      	adds	r2, #141	; 0x8d
 768:	32ff      	adds	r2, #255	; 0xff
 76a:	6811      	ldr	r1, [r2, #0]
 76c:	430c      	orrs	r4, r1
 76e:	6014      	str	r4, [r2, #0]
 770:	e7b3      	b.n	6da <__register_exitproc+0x3a>
 772:	0020      	movs	r0, r4
 774:	304d      	adds	r0, #77	; 0x4d
 776:	30ff      	adds	r0, #255	; 0xff
 778:	50e0      	str	r0, [r4, r3]
 77a:	e7a7      	b.n	6cc <__register_exitproc+0x2c>
 77c:	6828      	ldr	r0, [r5, #0]
 77e:	f7ff ff8d 	bl	69c <__retarget_lock_release_recursive>
 782:	2001      	movs	r0, #1
 784:	4240      	negs	r0, r0
 786:	e7b1      	b.n	6ec <__register_exitproc+0x4c>
 788:	20000430 	.word	0x20000430
 78c:	000007a0 	.word	0x000007a0
 790:	00000000 	.word	0x00000000

00000794 <ctrla.10056>:
 794:	0030000c                                ..0.

00000798 <wrconfig.10059>:
 798:	d201000b 00782520                       .... %x.

000007a0 <_global_impure_ptr>:
 7a0:	20000008                                ... 

000007a4 <_init>:
 7a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 7a6:	46c0      	nop			; (mov r8, r8)
 7a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 7aa:	bc08      	pop	{r3}
 7ac:	469e      	mov	lr, r3
 7ae:	4770      	bx	lr

000007b0 <__init_array_start>:
 7b0:	0000063d 	.word	0x0000063d

000007b4 <__frame_dummy_init_array_entry>:
 7b4:	000000dd                                ....

000007b8 <_fini>:
 7b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 7ba:	46c0      	nop			; (mov r8, r8)
 7bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 7be:	bc08      	pop	{r3}
 7c0:	469e      	mov	lr, r3
 7c2:	4770      	bx	lr

000007c4 <__fini_array_start>:
 7c4:	000000b5 	.word	0x000000b5
