<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>axidma: XAxiDma_BdRing Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">axidma
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_axi_dma___bd_ring.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XAxiDma_BdRing Struct Reference<div class="ingroups"><a class="el" href="group__axidma__v9__4.html">Axidma_v9_4</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Container structure for descriptor storage control.  
 <a href="struct_x_axi_dma___bd_ring.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a138fd282802e5f6ed3cb1d2505ede08a"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a138fd282802e5f6ed3cb1d2505ede08a">ChanBase</a></td></tr>
<tr class="memdesc:a138fd282802e5f6ed3cb1d2505ede08a"><td class="mdescLeft">&#160;</td><td class="mdescRight">physical base address  <a href="#a138fd282802e5f6ed3cb1d2505ede08a">More...</a><br /></td></tr>
<tr class="separator:a138fd282802e5f6ed3cb1d2505ede08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a912bf38e61c8b03995ece842426b3ccf"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a912bf38e61c8b03995ece842426b3ccf">IsRxChannel</a></td></tr>
<tr class="memdesc:a912bf38e61c8b03995ece842426b3ccf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this a receive channel.  <a href="#a912bf38e61c8b03995ece842426b3ccf">More...</a><br /></td></tr>
<tr class="separator:a912bf38e61c8b03995ece842426b3ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a443e5c48e677e9a1a4e85a383eefc2be"><td class="memItemLeft" align="right" valign="top">volatile int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a443e5c48e677e9a1a4e85a383eefc2be">RunState</a></td></tr>
<tr class="memdesc:a443e5c48e677e9a1a4e85a383eefc2be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether channel is running.  <a href="#a443e5c48e677e9a1a4e85a383eefc2be">More...</a><br /></td></tr>
<tr class="separator:a443e5c48e677e9a1a4e85a383eefc2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d35cb00bb50fff2e24c15f7d7d8dae0"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a7d35cb00bb50fff2e24c15f7d7d8dae0">HasStsCntrlStrm</a></td></tr>
<tr class="memdesc:a7d35cb00bb50fff2e24c15f7d7d8dae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether has stscntrl stream.  <a href="#a7d35cb00bb50fff2e24c15f7d7d8dae0">More...</a><br /></td></tr>
<tr class="separator:a7d35cb00bb50fff2e24c15f7d7d8dae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add2c7d765c8d95eeb9d0f94a54775528"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#add2c7d765c8d95eeb9d0f94a54775528">FirstBdPhysAddr</a></td></tr>
<tr class="memdesc:add2c7d765c8d95eeb9d0f94a54775528"><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical address of 1st BD in list.  <a href="#add2c7d765c8d95eeb9d0f94a54775528">More...</a><br /></td></tr>
<tr class="separator:add2c7d765c8d95eeb9d0f94a54775528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d41078607d5a8165e67d6483e40e9ab"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a6d41078607d5a8165e67d6483e40e9ab">FirstBdAddr</a></td></tr>
<tr class="memdesc:a6d41078607d5a8165e67d6483e40e9ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual address of 1st BD in list.  <a href="#a6d41078607d5a8165e67d6483e40e9ab">More...</a><br /></td></tr>
<tr class="separator:a6d41078607d5a8165e67d6483e40e9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3743d05f930d7c04abb0693f2ef0b271"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a3743d05f930d7c04abb0693f2ef0b271">LastBdAddr</a></td></tr>
<tr class="memdesc:a3743d05f930d7c04abb0693f2ef0b271"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual address of last BD in the list.  <a href="#a3743d05f930d7c04abb0693f2ef0b271">More...</a><br /></td></tr>
<tr class="separator:a3743d05f930d7c04abb0693f2ef0b271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b3fe5c9b9123209b3000e0d95193ed"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#af0b3fe5c9b9123209b3000e0d95193ed">Length</a></td></tr>
<tr class="memdesc:af0b3fe5c9b9123209b3000e0d95193ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total size of ring in bytes.  <a href="#af0b3fe5c9b9123209b3000e0d95193ed">More...</a><br /></td></tr>
<tr class="separator:af0b3fe5c9b9123209b3000e0d95193ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafd8e01bf65c7950235d8f21cf225e12"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#aafd8e01bf65c7950235d8f21cf225e12">Separation</a></td></tr>
<tr class="memdesc:aafd8e01bf65c7950235d8f21cf225e12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes between the starting address of adjacent BDs.  <a href="#aafd8e01bf65c7950235d8f21cf225e12">More...</a><br /></td></tr>
<tr class="separator:aafd8e01bf65c7950235d8f21cf225e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e067ffdf2820a816f2d6dda6e3f9114"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__axidma__v9__4.html#ga5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a3e067ffdf2820a816f2d6dda6e3f9114">FreeHead</a></td></tr>
<tr class="memdesc:a3e067ffdf2820a816f2d6dda6e3f9114"><td class="mdescLeft">&#160;</td><td class="mdescRight">First BD in the free group.  <a href="#a3e067ffdf2820a816f2d6dda6e3f9114">More...</a><br /></td></tr>
<tr class="separator:a3e067ffdf2820a816f2d6dda6e3f9114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a2958fb6be370d3cc29972f57203952"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__axidma__v9__4.html#ga5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a8a2958fb6be370d3cc29972f57203952">PreHead</a></td></tr>
<tr class="memdesc:a8a2958fb6be370d3cc29972f57203952"><td class="mdescLeft">&#160;</td><td class="mdescRight">First BD in the pre-work group.  <a href="#a8a2958fb6be370d3cc29972f57203952">More...</a><br /></td></tr>
<tr class="separator:a8a2958fb6be370d3cc29972f57203952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af097be199cf9d1d62cf32f775309a4f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__axidma__v9__4.html#ga5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#af097be199cf9d1d62cf32f775309a4f3">HwHead</a></td></tr>
<tr class="memdesc:af097be199cf9d1d62cf32f775309a4f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">First BD in the work group.  <a href="#af097be199cf9d1d62cf32f775309a4f3">More...</a><br /></td></tr>
<tr class="separator:af097be199cf9d1d62cf32f775309a4f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7abe8351de43377407c579cd158f2448"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__axidma__v9__4.html#ga5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a7abe8351de43377407c579cd158f2448">HwTail</a></td></tr>
<tr class="memdesc:a7abe8351de43377407c579cd158f2448"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last BD in the work group.  <a href="#a7abe8351de43377407c579cd158f2448">More...</a><br /></td></tr>
<tr class="separator:a7abe8351de43377407c579cd158f2448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92668e60e10a940428e68f816c64eab6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__axidma__v9__4.html#ga5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a92668e60e10a940428e68f816c64eab6">PostHead</a></td></tr>
<tr class="memdesc:a92668e60e10a940428e68f816c64eab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">First BD in the post-work group.  <a href="#a92668e60e10a940428e68f816c64eab6">More...</a><br /></td></tr>
<tr class="separator:a92668e60e10a940428e68f816c64eab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2519fd626856e7ab0d822adc46aab7d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__axidma__v9__4.html#ga5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a2519fd626856e7ab0d822adc46aab7d8">BdaRestart</a></td></tr>
<tr class="memdesc:a2519fd626856e7ab0d822adc46aab7d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">BD to load when channel is started.  <a href="#a2519fd626856e7ab0d822adc46aab7d8">More...</a><br /></td></tr>
<tr class="separator:a2519fd626856e7ab0d822adc46aab7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a6a7d28a2416f896e51ce7a80334911"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__axidma__v9__4.html#ga5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a7a6a7d28a2416f896e51ce7a80334911">CyclicBd</a></td></tr>
<tr class="memdesc:a7a6a7d28a2416f896e51ce7a80334911"><td class="mdescLeft">&#160;</td><td class="mdescRight">Useful for Cyclic DMA operations.  <a href="#a7a6a7d28a2416f896e51ce7a80334911">More...</a><br /></td></tr>
<tr class="separator:a7a6a7d28a2416f896e51ce7a80334911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ec0929002582a900d404502e9a1622"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a51ec0929002582a900d404502e9a1622">FreeCnt</a></td></tr>
<tr class="memdesc:a51ec0929002582a900d404502e9a1622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of allocatable BDs in free group.  <a href="#a51ec0929002582a900d404502e9a1622">More...</a><br /></td></tr>
<tr class="separator:a51ec0929002582a900d404502e9a1622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e8042d227f7a40821a478deb063215"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a68e8042d227f7a40821a478deb063215">PreCnt</a></td></tr>
<tr class="memdesc:a68e8042d227f7a40821a478deb063215"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of BDs in pre-work group.  <a href="#a68e8042d227f7a40821a478deb063215">More...</a><br /></td></tr>
<tr class="separator:a68e8042d227f7a40821a478deb063215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab49406dd2d9ec65e3f38d1cc3c880391"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#ab49406dd2d9ec65e3f38d1cc3c880391">HwCnt</a></td></tr>
<tr class="memdesc:ab49406dd2d9ec65e3f38d1cc3c880391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of BDs in work group.  <a href="#ab49406dd2d9ec65e3f38d1cc3c880391">More...</a><br /></td></tr>
<tr class="separator:ab49406dd2d9ec65e3f38d1cc3c880391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd4e1620895f91a829354e131432d2b3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#afd4e1620895f91a829354e131432d2b3">PostCnt</a></td></tr>
<tr class="memdesc:afd4e1620895f91a829354e131432d2b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of BDs in post-work group.  <a href="#afd4e1620895f91a829354e131432d2b3">More...</a><br /></td></tr>
<tr class="separator:afd4e1620895f91a829354e131432d2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c928d2f36e8daf845a70afdae2573a4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a3c928d2f36e8daf845a70afdae2573a4">AllCnt</a></td></tr>
<tr class="memdesc:a3c928d2f36e8daf845a70afdae2573a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total Number of BDs for channel.  <a href="#a3c928d2f36e8daf845a70afdae2573a4">More...</a><br /></td></tr>
<tr class="separator:a3c928d2f36e8daf845a70afdae2573a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac14f09fcd00f1869c8194d790f73d791"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#ac14f09fcd00f1869c8194d790f73d791">RingIndex</a></td></tr>
<tr class="memdesc:ac14f09fcd00f1869c8194d790f73d791"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ring Index.  <a href="#ac14f09fcd00f1869c8194d790f73d791">More...</a><br /></td></tr>
<tr class="separator:ac14f09fcd00f1869c8194d790f73d791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369f1add66b35ca594404126f3cb55be"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a369f1add66b35ca594404126f3cb55be">Cyclic</a></td></tr>
<tr class="memdesc:a369f1add66b35ca594404126f3cb55be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check for cyclic DMA Mode.  <a href="#a369f1add66b35ca594404126f3cb55be">More...</a><br /></td></tr>
<tr class="separator:a369f1add66b35ca594404126f3cb55be"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Container structure for descriptor storage control. </p>
<p>If address translation is enabled, then all addresses and pointers excluding FirstBdPhysAddr are expressed in terms of the virtual address. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a3c928d2f36e8daf845a70afdae2573a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c928d2f36e8daf845a70afdae2573a4">&#9670;&nbsp;</a></span>AllCnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XAxiDma_BdRing::AllCnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total Number of BDs for channel. </p>

<p class="reference">Referenced by <a class="el" href="group__axidma__v9__4.html#ga64cf3c732bc803da742c256ab6372e0e">XAxiDma_BdRingCheck()</a>, <a class="el" href="group__axidma__v9__4.html#gad044df5bd676a71226411ba7f78ef20b">XAxiDma_BdRingClone()</a>, <a class="el" href="group__axidma__v9__4.html#ga5c6d6f492642dd355478c3a853556d6b">XAxiDma_BdRingCreate()</a>, and <a class="el" href="group__axidma__v9__4.html#ga39ee7d89e4453276d615849acad27fde">XAxiDma_UpdateBdRingCDesc()</a>.</p>

</div>
</div>
<a id="a2519fd626856e7ab0d822adc46aab7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2519fd626856e7ab0d822adc46aab7d8">&#9670;&nbsp;</a></span>BdaRestart</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__axidma__v9__4.html#ga5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a>* XAxiDma_BdRing::BdaRestart</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BD to load when channel is started. </p>

</div>
</div>
<a id="a138fd282802e5f6ed3cb1d2505ede08a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a138fd282802e5f6ed3cb1d2505ede08a">&#9670;&nbsp;</a></span>ChanBase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XAxiDma_BdRing::ChanBase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>physical base address </p>

<p class="reference">Referenced by <a class="el" href="group__axidma__v9__4.html#gaffa661a9a2467c1e274842c147531cea">XAxiDma_BdRingDumpRegs()</a>, <a class="el" href="group__axidma__v9__4.html#ga0d3794bbccf028da8e94407d061dfc68">XAxiDma_BdRingGetCoalesce()</a>, <a class="el" href="group__axidma__v9__4.html#gaaebba5c661e04485582e887e74dbeb94">XAxiDma_BdRingSetCoalesce()</a>, <a class="el" href="group__axidma__v9__4.html#gadb572b623215a7df62b1e0468e3bd68c">XAxiDma_Pause()</a>, <a class="el" href="group__axidma__v9__4.html#gaf73e1329e40c8ac1ae47a7d9c104af75">XAxiDma_ResetIsDone()</a>, and <a class="el" href="group__axidma__v9__4.html#ga7b38bc9220c391823219937580bd816f">XAxiDma_StartBdRingHw()</a>.</p>

</div>
</div>
<a id="a369f1add66b35ca594404126f3cb55be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a369f1add66b35ca594404126f3cb55be">&#9670;&nbsp;</a></span>Cyclic</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XAxiDma_BdRing::Cyclic</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check for cyclic DMA Mode. </p>

<p class="reference">Referenced by <a class="el" href="group__axidma__v9__4.html#ga5c6d6f492642dd355478c3a853556d6b">XAxiDma_BdRingCreate()</a>.</p>

</div>
</div>
<a id="a7a6a7d28a2416f896e51ce7a80334911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a6a7d28a2416f896e51ce7a80334911">&#9670;&nbsp;</a></span>CyclicBd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__axidma__v9__4.html#ga5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a>* XAxiDma_BdRing::CyclicBd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Useful for Cyclic DMA operations. </p>

</div>
</div>
<a id="a6d41078607d5a8165e67d6483e40e9ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d41078607d5a8165e67d6483e40e9ab">&#9670;&nbsp;</a></span>FirstBdAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XAxiDma_BdRing::FirstBdAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual address of 1st BD in list. </p>

</div>
</div>
<a id="add2c7d765c8d95eeb9d0f94a54775528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add2c7d765c8d95eeb9d0f94a54775528">&#9670;&nbsp;</a></span>FirstBdPhysAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XAxiDma_BdRing::FirstBdPhysAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Physical address of 1st BD in list. </p>

</div>
</div>
<a id="a51ec0929002582a900d404502e9a1622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ec0929002582a900d404502e9a1622">&#9670;&nbsp;</a></span>FreeCnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XAxiDma_BdRing::FreeCnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of allocatable BDs in free group. </p>

<p class="reference">Referenced by <a class="el" href="group__axidma__v9__4.html#ga44003cd704b7d4868d1dc00bb433a91f">XAxiDma_BdRingAlloc()</a>, <a class="el" href="group__axidma__v9__4.html#ga5c6d6f492642dd355478c3a853556d6b">XAxiDma_BdRingCreate()</a>, and <a class="el" href="group__axidma__v9__4.html#gad2ac76e5a39486896cd484e51d2898c7">XAxiDma_BdRingFree()</a>.</p>

</div>
</div>
<a id="a3e067ffdf2820a816f2d6dda6e3f9114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e067ffdf2820a816f2d6dda6e3f9114">&#9670;&nbsp;</a></span>FreeHead</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__axidma__v9__4.html#ga5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a>* XAxiDma_BdRing::FreeHead</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>First BD in the free group. </p>

<p class="reference">Referenced by <a class="el" href="group__axidma__v9__4.html#ga44003cd704b7d4868d1dc00bb433a91f">XAxiDma_BdRingAlloc()</a>.</p>

</div>
</div>
<a id="a7d35cb00bb50fff2e24c15f7d7d8dae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d35cb00bb50fff2e24c15f7d7d8dae0">&#9670;&nbsp;</a></span>HasStsCntrlStrm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XAxiDma_BdRing::HasStsCntrlStrm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Whether has stscntrl stream. </p>

<p class="reference">Referenced by <a class="el" href="group__axidma__v9__4.html#ga5c6d6f492642dd355478c3a853556d6b">XAxiDma_BdRingCreate()</a>.</p>

</div>
</div>
<a id="ab49406dd2d9ec65e3f38d1cc3c880391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab49406dd2d9ec65e3f38d1cc3c880391">&#9670;&nbsp;</a></span>HwCnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XAxiDma_BdRing::HwCnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of BDs in work group. </p>

<p class="reference">Referenced by <a class="el" href="group__axidma__v9__4.html#ga5c6d6f492642dd355478c3a853556d6b">XAxiDma_BdRingCreate()</a>, and <a class="el" href="group__axidma__v9__4.html#ga1e5d328b4d4a247d1530fac3efe4c59c">XAxiDma_BdRingFromHw()</a>.</p>

</div>
</div>
<a id="af097be199cf9d1d62cf32f775309a4f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af097be199cf9d1d62cf32f775309a4f3">&#9670;&nbsp;</a></span>HwHead</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__axidma__v9__4.html#ga5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a>* XAxiDma_BdRing::HwHead</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>First BD in the work group. </p>

<p class="reference">Referenced by <a class="el" href="group__axidma__v9__4.html#ga1e5d328b4d4a247d1530fac3efe4c59c">XAxiDma_BdRingFromHw()</a>.</p>

</div>
</div>
<a id="a7abe8351de43377407c579cd158f2448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7abe8351de43377407c579cd158f2448">&#9670;&nbsp;</a></span>HwTail</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__axidma__v9__4.html#ga5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a>* XAxiDma_BdRing::HwTail</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Last BD in the work group. </p>

</div>
</div>
<a id="a912bf38e61c8b03995ece842426b3ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a912bf38e61c8b03995ece842426b3ccf">&#9670;&nbsp;</a></span>IsRxChannel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XAxiDma_BdRing::IsRxChannel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is this a receive channel. </p>

<p class="reference">Referenced by <a class="el" href="group__axidma__v9__4.html#gaac81111b373e373be7dd3989fffffe7b">XAxiDma_BdRingToHw()</a>.</p>

</div>
</div>
<a id="a3743d05f930d7c04abb0693f2ef0b271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3743d05f930d7c04abb0693f2ef0b271">&#9670;&nbsp;</a></span>LastBdAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XAxiDma_BdRing::LastBdAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual address of last BD in the list. </p>

</div>
</div>
<a id="af0b3fe5c9b9123209b3000e0d95193ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b3fe5c9b9123209b3000e0d95193ed">&#9670;&nbsp;</a></span>Length</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XAxiDma_BdRing::Length</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total size of ring in bytes. </p>

</div>
</div>
<a id="afd4e1620895f91a829354e131432d2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd4e1620895f91a829354e131432d2b3">&#9670;&nbsp;</a></span>PostCnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XAxiDma_BdRing::PostCnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of BDs in post-work group. </p>

<p class="reference">Referenced by <a class="el" href="group__axidma__v9__4.html#ga5c6d6f492642dd355478c3a853556d6b">XAxiDma_BdRingCreate()</a>, and <a class="el" href="group__axidma__v9__4.html#gad2ac76e5a39486896cd484e51d2898c7">XAxiDma_BdRingFree()</a>.</p>

</div>
</div>
<a id="a92668e60e10a940428e68f816c64eab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92668e60e10a940428e68f816c64eab6">&#9670;&nbsp;</a></span>PostHead</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__axidma__v9__4.html#ga5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a>* XAxiDma_BdRing::PostHead</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>First BD in the post-work group. </p>

<p class="reference">Referenced by <a class="el" href="group__axidma__v9__4.html#gad2ac76e5a39486896cd484e51d2898c7">XAxiDma_BdRingFree()</a>.</p>

</div>
</div>
<a id="a68e8042d227f7a40821a478deb063215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68e8042d227f7a40821a478deb063215">&#9670;&nbsp;</a></span>PreCnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XAxiDma_BdRing::PreCnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of BDs in pre-work group. </p>

<p class="reference">Referenced by <a class="el" href="group__axidma__v9__4.html#ga5c6d6f492642dd355478c3a853556d6b">XAxiDma_BdRingCreate()</a>, <a class="el" href="group__axidma__v9__4.html#gaac81111b373e373be7dd3989fffffe7b">XAxiDma_BdRingToHw()</a>, and <a class="el" href="group__axidma__v9__4.html#gac58b1ab7a89890142baf67211772d3ce">XAxiDma_BdRingUnAlloc()</a>.</p>

</div>
</div>
<a id="a8a2958fb6be370d3cc29972f57203952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a2958fb6be370d3cc29972f57203952">&#9670;&nbsp;</a></span>PreHead</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__axidma__v9__4.html#ga5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a>* XAxiDma_BdRing::PreHead</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>First BD in the pre-work group. </p>

<p class="reference">Referenced by <a class="el" href="group__axidma__v9__4.html#gaac81111b373e373be7dd3989fffffe7b">XAxiDma_BdRingToHw()</a>.</p>

</div>
</div>
<a id="ac14f09fcd00f1869c8194d790f73d791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac14f09fcd00f1869c8194d790f73d791">&#9670;&nbsp;</a></span>RingIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XAxiDma_BdRing::RingIndex</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ring Index. </p>

<p class="reference">Referenced by <a class="el" href="group__axidma__v9__4.html#gaffa661a9a2467c1e274842c147531cea">XAxiDma_BdRingDumpRegs()</a>, <a class="el" href="group__axidma__v9__4.html#gaac81111b373e373be7dd3989fffffe7b">XAxiDma_BdRingToHw()</a>, <a class="el" href="group__axidma__v9__4.html#ga7b38bc9220c391823219937580bd816f">XAxiDma_StartBdRingHw()</a>, and <a class="el" href="group__axidma__v9__4.html#ga39ee7d89e4453276d615849acad27fde">XAxiDma_UpdateBdRingCDesc()</a>.</p>

</div>
</div>
<a id="a443e5c48e677e9a1a4e85a383eefc2be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a443e5c48e677e9a1a4e85a383eefc2be">&#9670;&nbsp;</a></span>RunState</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile int XAxiDma_BdRing::RunState</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Whether channel is running. </p>

<p class="reference">Referenced by <a class="el" href="group__axidma__v9__4.html#ga64cf3c732bc803da742c256ab6372e0e">XAxiDma_BdRingCheck()</a>, <a class="el" href="group__axidma__v9__4.html#gad044df5bd676a71226411ba7f78ef20b">XAxiDma_BdRingClone()</a>, <a class="el" href="group__axidma__v9__4.html#gadb572b623215a7df62b1e0468e3bd68c">XAxiDma_Pause()</a>, <a class="el" href="group__axidma__v9__4.html#ga5b7d1248ef065915fd8c9e8d5e00640f">XAxiDma_Reset()</a>, <a class="el" href="group__axidma__v9__4.html#ga7b38bc9220c391823219937580bd816f">XAxiDma_StartBdRingHw()</a>, and <a class="el" href="group__axidma__v9__4.html#ga39ee7d89e4453276d615849acad27fde">XAxiDma_UpdateBdRingCDesc()</a>.</p>

</div>
</div>
<a id="aafd8e01bf65c7950235d8f21cf225e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafd8e01bf65c7950235d8f21cf225e12">&#9670;&nbsp;</a></span>Separation</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XAxiDma_BdRing::Separation</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes between the starting address of adjacent BDs. </p>

<p class="reference">Referenced by <a class="el" href="group__axidma__v9__4.html#ga5c6d6f492642dd355478c3a853556d6b">XAxiDma_BdRingCreate()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
