Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 15 01:35:29 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -9.614ns  (required time - arrival time)
  Source:                 left_rotated_addr1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            nolabel_line235/left_frame_buffer/BRAM_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        18.867ns  (logic 11.305ns (59.918%)  route 7.562ns (40.082%))
  Logic Levels:           23  (CARRY4=15 LUT2=1 LUT3=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2473, unplaced)      0.584     2.920    clk_100mhz_IBUF_BUFG
                         DSP48E1                                      r  left_rotated_addr1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     6.929 r  left_rotated_addr1/P[1]
                         net (fo=2, unplaced)         0.800     7.729    left/v_pipe/P[1]
                         LUT3 (Prop_lut3_I2_O)        0.124     7.853 r  left/v_pipe/BRAM_reg_0_i_414/O
                         net (fo=1, unplaced)         0.000     7.853    left/v_pipe/BRAM_reg_0_i_414_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.403 r  left/v_pipe/BRAM_reg_0_i_306/CO[3]
                         net (fo=1, unplaced)         0.009     8.412    left/v_pipe/BRAM_reg_0_i_306_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.760 r  left/v_pipe/BRAM_reg_0_i_294/O[1]
                         net (fo=41, unplaced)        0.676     9.436    left/v_pipe/left_rotated_addr1__0[5]
                         LUT3 (Prop_lut3_I0_O)        0.306     9.742 r  left/v_pipe/BRAM_reg_0_i_187/O
                         net (fo=5, unplaced)         0.667    10.409    left/v_pipe/BRAM_reg_0_i_187_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.916 r  left/v_pipe/BRAM_reg_0_i_427/CO[3]
                         net (fo=1, unplaced)         0.000    10.916    left/v_pipe/BRAM_reg_0_i_427_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  left/v_pipe/BRAM_reg_0_i_325/CO[3]
                         net (fo=1, unplaced)         0.000    11.030    left/v_pipe/BRAM_reg_0_i_325_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.286 r  left/v_pipe/BRAM_reg_0_i_295/O[2]
                         net (fo=3, unplaced)         0.923    12.209    left/v_pipe/BRAM_reg_0_i_295_n_5
                         LUT3 (Prop_lut3_I0_O)        0.301    12.510 r  left/v_pipe/BRAM_reg_0_i_195/O
                         net (fo=1, unplaced)         0.639    13.149    left/v_pipe/BRAM_reg_0_i_195_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.656 r  left/v_pipe/BRAM_reg_0_i_87/CO[3]
                         net (fo=1, unplaced)         0.000    13.656    left/v_pipe/BRAM_reg_0_i_87_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.985 r  left/v_pipe/BRAM_reg_0_i_84/O[3]
                         net (fo=3, unplaced)         0.636    14.621    left/v_pipe/BRAM_reg_0_i_84_n_4
                         LUT3 (Prop_lut3_I0_O)        0.307    14.928 r  left/v_pipe/BRAM_reg_0_i_39/O
                         net (fo=1, unplaced)         0.333    15.261    left/v_pipe/BRAM_reg_0_i_39_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.787 r  left/v_pipe/BRAM_reg_0_i_19/CO[3]
                         net (fo=1, unplaced)         0.000    15.787    left/v_pipe/BRAM_reg_0_i_19_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.135 r  left/v_pipe/BRAM_reg_0_i_16/O[1]
                         net (fo=5, unplaced)         0.639    16.774    left/v_pipe/BRAM_reg_0_i_32_0[1]
                         LUT2 (Prop_lut2_I0_O)        0.306    17.080 r  left/v_pipe/BRAM_reg_0_i_452/O
                         net (fo=1, unplaced)         0.000    17.080    left/v_pipe/BRAM_reg_0_i_452_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.481 r  left/v_pipe/BRAM_reg_0_i_357/CO[3]
                         net (fo=1, unplaced)         0.000    17.481    left/v_pipe/BRAM_reg_0_i_357_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.595 r  left/v_pipe/BRAM_reg_0_i_266/CO[3]
                         net (fo=1, unplaced)         0.000    17.595    left/v_pipe/BRAM_reg_0_i_266_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.709 r  left/v_pipe/BRAM_reg_0_i_155/CO[3]
                         net (fo=1, unplaced)         0.000    17.709    left/v_pipe/BRAM_reg_0_i_155_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.057 r  left/v_pipe/BRAM_reg_0_i_78/O[1]
                         net (fo=3, unplaced)         0.629    18.686    left/v_pipe/BRAM_reg_0_i_78_n_6
                         LUT4 (Prop_lut4_I1_O)        0.306    18.992 r  left/v_pipe/BRAM_reg_0_i_147/O
                         net (fo=1, unplaced)         0.000    18.992    left/v_pipe/BRAM_reg_0_i_147_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.542 r  left/v_pipe/BRAM_reg_0_i_68/CO[3]
                         net (fo=1, unplaced)         0.000    19.542    left/v_pipe/BRAM_reg_0_i_68_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.720 r  left/v_pipe/BRAM_reg_0_i_33/CO[1]
                         net (fo=1, unplaced)         0.312    20.032    left/v_pipe/BRAM_reg_0_i_33_n_2
                         LUT3 (Prop_lut3_I0_O)        0.332    20.364 r  left/v_pipe/BRAM_reg_0_i_17/O
                         net (fo=14, unplaced)        0.500    20.864    nolabel_line235/BRAM_reg_3
                         LUT5 (Prop_lut5_I1_O)        0.124    20.988 r  nolabel_line235/BRAM_reg_0_i_5/O
                         net (fo=4, unplaced)         0.800    21.787    nolabel_line235/left_frame_buffer/ADDRARDADDR[9]
                         RAMB36E1                                     r  nolabel_line235/left_frame_buffer/BRAM_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2473, unplaced)      0.439    12.660    nolabel_line235/left_frame_buffer/clk_100mhz_IBUF_BUFG
                         RAMB36E1                                     r  nolabel_line235/left_frame_buffer/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.174    nolabel_line235/left_frame_buffer/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                         -21.787    
  -------------------------------------------------------------------
                         slack                                 -9.614    




