
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 283.871 ; gain = 73.504
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-2488] overwriting existing primary unit clk_wiz_0 [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/clk_wiz_0.vhd:34]
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:62]
INFO: [Synth 8-3491] module 'clock' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/clock.vhd:36' bound to instance 'c33' of component 'clock' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:220]
INFO: [Synth 8-638] synthesizing module 'clock' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/clock.vhd:42]
INFO: [Synth 8-226] default block is never used [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/clock.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'clock' (1#1) [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/clock.vhd:42]
INFO: [Synth 8-3491] module 'debounce' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/debounce.vhd:34' bound to instance 'db' of component 'debounce' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:221]
INFO: [Synth 8-638] synthesizing module 'debounce' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/debounce.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/debounce.vhd:40]
INFO: [Synth 8-3491] module 'seg7' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/seg7.vhd:35' bound to instance 'seg' of component 'seg7' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:223]
INFO: [Synth 8-638] synthesizing module 'seg7' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/seg7.vhd:45]
WARNING: [Synth 8-3848] Net dp in module/entity seg7 does not have driver. [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/seg7.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'seg7' (3#1) [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/seg7.vhd:45]
INFO: [Synth 8-3491] module 'mux21' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/mux21.vhd:34' bound to instance 'mux' of component 'mux21' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:224]
INFO: [Synth 8-638] synthesizing module 'mux21' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/mux21.vhd:41]
INFO: [Synth 8-226] default block is never used [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/mux21.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux21' (4#1) [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/mux21.vhd:41]
INFO: [Synth 8-637] synthesizing blackbox instance 'xxx' of component 'clk_wiz_0' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:228]
INFO: [Synth 8-3491] module 'vga_640x480' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_640x480.vhd:35' bound to instance 'vga' of component 'vga_640x480' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:230]
INFO: [Synth 8-638] synthesizing module 'vga_640x480' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_640x480.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'vga_640x480' (5#1) [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_640x480.vhd:45]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-20856-DESKTOP-JKG1DO6/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'tt' of component 'blk_mem_gen_0' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:232]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-20856-DESKTOP-JKG1DO6/realtime/blk_mem_gen_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'vga_sprite' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:35' bound to instance 'rr' of component 'vga_sprite' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:234]
INFO: [Synth 8-638] synthesizing module 'vga_sprite' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:56]
WARNING: [Synth 8-614] signal 'hc' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:94]
WARNING: [Synth 8-614] signal 'vc' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:94]
WARNING: [Synth 8-614] signal 'R' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:176]
WARNING: [Synth 8-614] signal 'G' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:176]
WARNING: [Synth 8-614] signal 'B' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'vga_sprite' (6#1) [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:56]
WARNING: [Synth 8-3848] Net led in module/entity top_module does not have driver. [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:39]
WARNING: [Synth 8-3848] Net vvv in module/entity top_module does not have driver. [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:206]
WARNING: [Synth 8-3848] Net counter in module/entity top_module does not have driver. [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:204]
WARNING: [Synth 8-3848] Net clr in module/entity top_module does not have driver. [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'top_module' (7#1) [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:62]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[7]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[6]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[5]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[4]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[3]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[2]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[1]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[0]
WARNING: [Synth 8-3331] design seg7 has unconnected port dp
WARNING: [Synth 8-3331] design top_module has unconnected port led[3]
WARNING: [Synth 8-3331] design top_module has unconnected port led[2]
WARNING: [Synth 8-3331] design top_module has unconnected port led[1]
WARNING: [Synth 8-3331] design top_module has unconnected port led[0]
WARNING: [Synth 8-3331] design top_module has unconnected port an_in[3]
WARNING: [Synth 8-3331] design top_module has unconnected port an_in[2]
WARNING: [Synth 8-3331] design top_module has unconnected port an_in[1]
WARNING: [Synth 8-3331] design top_module has unconnected port an_in[0]
WARNING: [Synth 8-3331] design top_module has unconnected port sel[1]
WARNING: [Synth 8-3331] design top_module has unconnected port sel[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 321.285 ; gain = 110.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin seg:x[3] to constant 0 [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:223]
WARNING: [Synth 8-3295] tying undriven pin seg:x[2] to constant 0 [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:223]
WARNING: [Synth 8-3295] tying undriven pin seg:x[1] to constant 0 [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:223]
WARNING: [Synth 8-3295] tying undriven pin seg:x[0] to constant 0 [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:223]
WARNING: [Synth 8-3295] tying undriven pin mux:sel[1] to constant 0 [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:224]
WARNING: [Synth 8-3295] tying undriven pin mux:sel[0] to constant 0 [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:224]
WARNING: [Synth 8-3295] tying undriven pin vga:clr to constant 0 [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:230]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 321.285 ; gain = 110.918
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'tt' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:232]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'xxx' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:228]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-20856-DESKTOP-JKG1DO6/dcp/clk_wiz_0_in_context.xdc] for cell 'xxx'
Finished Parsing XDC File [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-20856-DESKTOP-JKG1DO6/dcp/clk_wiz_0_in_context.xdc] for cell 'xxx'
Parsing XDC File [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-20856-DESKTOP-JKG1DO6/dcp_2/blk_mem_gen_0_in_context.xdc] for cell 'tt'
Finished Parsing XDC File [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-20856-DESKTOP-JKG1DO6/dcp_2/blk_mem_gen_0_in_context.xdc] for cell 'tt'
Parsing XDC File [D:/Programs/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'btn_up_IBUF'. [D:/Programs/Basys3_Master.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Programs/Basys3_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Programs/Basys3_Master.xdc:29]
Finished Parsing XDC File [D:/Programs/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Programs/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Programs/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 620.551 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'tt' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 620.551 ; gain = 410.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 620.551 ; gain = 410.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-20856-DESKTOP-JKG1DO6/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-20856-DESKTOP-JKG1DO6/dcp/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 620.551 ; gain = 410.184
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'green_reg[3:0]' into 'red_reg[3:0]' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:198]
INFO: [Synth 8-4471] merging register 'blue_reg[3:0]' into 'red_reg[3:0]' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:199]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:170]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:170]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:170]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:170]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:170]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:170]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:186]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 620.551 ; gain = 410.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     22 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module mux21 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module vga_640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module vga_sprite 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top_module has unconnected port led[3]
WARNING: [Synth 8-3331] design top_module has unconnected port led[2]
WARNING: [Synth 8-3331] design top_module has unconnected port led[1]
WARNING: [Synth 8-3331] design top_module has unconnected port led[0]
WARNING: [Synth 8-3331] design top_module has unconnected port dp
WARNING: [Synth 8-3331] design top_module has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_module has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_module has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_module has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_module has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_module has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_module has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_module has unconnected port sw[0]
WARNING: [Synth 8-3331] design top_module has unconnected port an_in[3]
WARNING: [Synth 8-3331] design top_module has unconnected port an_in[2]
WARNING: [Synth 8-3331] design top_module has unconnected port an_in[1]
WARNING: [Synth 8-3331] design top_module has unconnected port an_in[0]
WARNING: [Synth 8-3331] design top_module has unconnected port sel[1]
WARNING: [Synth 8-3331] design top_module has unconnected port sel[0]
INFO: [Synth 8-3886] merging instance 'c33/base_reg[0]' (FD) to 'c33/base_reg[1]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[1]' (FD) to 'c33/base_reg[2]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[2]' (FD) to 'c33/base_reg[3]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[3]' (FD) to 'c33/base_reg[4]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[4]' (FD) to 'c33/base_reg[8]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[5]' (FD) to 'c33/base_reg[7]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[6]' (FD) to 'c33/base_reg[11]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[7]' (FD) to 'c33/base_reg[9]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[8]' (FD) to 'c33/base_reg[17]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[9]' (FD) to 'c33/base_reg[10]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[10]' (FD) to 'c33/base_reg[15]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[11]' (FD) to 'c33/base_reg[12]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[12]' (FD) to 'c33/base_reg[13]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[13]' (FD) to 'c33/base_reg[14]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[14]' (FD) to 'c33/base_reg[18]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\c33/base_reg[16] )
INFO: [Synth 8-3886] merging instance 'c33/base_reg[17]' (FD) to 'c33/base_reg[23]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[18]' (FD) to 'c33/base_reg[19]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[19]' (FD) to 'c33/base_reg[20]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[20]' (FD) to 'c33/base_reg[21]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[21]' (FD) to 'c33/base_reg[22]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[22]' (FD) to 'c33/base_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c33/base_reg[23] )
INFO: [Synth 8-3886] merging instance 'rr/C1_reg[0]' (FDRE) to 'rr/C1_reg[1]'
INFO: [Synth 8-3886] merging instance 'rr/C1_reg[1]' (FDRE) to 'rr/C1_reg[2]'
INFO: [Synth 8-3886] merging instance 'rr/C1_reg[2]' (FDRE) to 'rr/C1_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rr/C1_reg[3] )
INFO: [Synth 8-3886] merging instance 'rr/C1_reg[9]' (FDRE) to 'rr/C1_reg[4]'
INFO: [Synth 8-3886] merging instance 'rr/C1_reg[8]' (FDRE) to 'rr/C1_reg[4]'
INFO: [Synth 8-3886] merging instance 'rr/C1_reg[6]' (FDRE) to 'rr/C1_reg[4]'
INFO: [Synth 8-3886] merging instance 'rr/C1_reg[5]' (FDRE) to 'rr/C1_reg[4]'
INFO: [Synth 8-3886] merging instance 'rr/C1_reg[4]' (FDRE) to 'rr/C1_reg[7]'
INFO: [Synth 8-3886] merging instance 'rr/C1_reg[7]' (FDRE) to 'rr/C1_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rr/C1_reg[10] )
INFO: [Synth 8-3886] merging instance 'rr/red_reg[0]' (FD) to 'rr/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'rr/red_reg[1]' (FD) to 'rr/red_reg[2]'
INFO: [Synth 8-3886] merging instance 'rr/red_reg[2]' (FD) to 'rr/red_reg[3]'
WARNING: [Synth 8-3332] Sequential element (c33/base_reg[23]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (c33/base_reg[16]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (rr/C1_reg[10]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (rr/C1_reg[3]) is unused and will be removed from module top_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 620.551 ; gain = 410.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'xxx/clk_out1' to pin 'xxx/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 620.551 ; gain = 410.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 620.551 ; gain = 410.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 620.551 ; gain = 410.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 620.551 ; gain = 410.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 620.551 ; gain = 410.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 620.551 ; gain = 410.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 620.551 ; gain = 410.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 620.551 ; gain = 410.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 620.551 ; gain = 410.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |clk_wiz_0_bbox     |     1|
|3     |CARRY4             |    20|
|4     |LUT1               |    36|
|5     |LUT2               |    24|
|6     |LUT3               |    17|
|7     |LUT4               |    19|
|8     |LUT5               |    35|
|9     |LUT6               |    54|
|10    |MUXF7              |     2|
|11    |MUXF8              |     1|
|12    |FDRE               |    63|
|13    |FDSE               |     1|
|14    |LD                 |     1|
|15    |IBUF               |     3|
|16    |OBUF               |    25|
|17    |OBUFT              |     5|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   324|
|2     |  c33    |clock       |    73|
|3     |  db     |debounce    |     5|
|4     |  rr     |vga_sprite  |    84|
|5     |  vga    |vga_640x480 |   111|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 620.551 ; gain = 410.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 620.551 ; gain = 105.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 620.551 ; gain = 410.184
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 67 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 620.551 ; gain = 410.184
INFO: [Common 17-1381] The checkpoint 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/top_module.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 620.551 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Aug 10 23:33:35 2018...
