Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar 26 14:46:53 2019
| Host         : Alex-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab10_VideoSketch_timing_summary_routed.rpt -pb Lab10_VideoSketch_timing_summary_routed.pb -rpx Lab10_VideoSketch_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab10_VideoSketch
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.231        0.000                      0                 5771        0.019        0.000                      0                 5771        3.000        0.000                       0                  1216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clk_pin                      {0.000 5.000}        10.000          100.000         
videoClk108MHz_0/inst/CLK100MHZ  {0.000 5.000}        10.000          100.000         
  clk108MHz_videoClk108MHz       {0.000 4.630}        9.259           108.000         
  clkfbout_videoClk108MHz        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                            7.482        0.000                      0                   18        0.254        0.000                      0                   18        4.500        0.000                       0                    18  
videoClk108MHz_0/inst/CLK100MHZ                                                                                                                                                    3.000        0.000                       0                     1  
  clk108MHz_videoClk108MHz             0.231        0.000                      0                 5753        0.019        0.000                      0                 5753        3.650        0.000                       0                  1194  
  clkfbout_videoClk108MHz                                                                                                                                                          7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 dm8_0/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 12.529 - 10.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.371     2.853    dm8_0/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  dm8_0/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.518     3.371 r  dm8_0/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.541     3.912    dm8_0/q_reg_reg_n_0_[1]
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.569 r  dm8_0/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.569    dm8_0/q_reg_reg[0]_i_1_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  dm8_0/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.686    dm8_0/q_reg_reg[4]_i_1_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.803 r  dm8_0/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.803    dm8_0/q_reg_reg[8]_i_1_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.920 r  dm8_0/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.920    dm8_0/q_reg_reg[12]_i_1_n_0
    SLICE_X88Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.243 r  dm8_0/q_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.243    dm8_0/q_reg_reg[16]_i_1_n_6
    SLICE_X88Y117        FDRE                                         r  dm8_0/q_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.118    12.529    dm8_0/CLK100MHZ
    SLICE_X88Y117        FDRE                                         r  dm8_0/q_reg_reg[17]/C
                         clock pessimism              0.123    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X88Y117        FDRE (Setup_fdre_C_D)        0.109    12.725    dm8_0/q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.586ns  (required time - arrival time)
  Source:                 dm8_0/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 12.529 - 10.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.371     2.853    dm8_0/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  dm8_0/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.518     3.371 r  dm8_0/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.541     3.912    dm8_0/q_reg_reg_n_0_[1]
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.569 r  dm8_0/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.569    dm8_0/q_reg_reg[0]_i_1_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  dm8_0/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.686    dm8_0/q_reg_reg[4]_i_1_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.803 r  dm8_0/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.803    dm8_0/q_reg_reg[8]_i_1_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.920 r  dm8_0/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.920    dm8_0/q_reg_reg[12]_i_1_n_0
    SLICE_X88Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.139 r  dm8_0/q_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.139    dm8_0/q_reg_reg[16]_i_1_n_7
    SLICE_X88Y117        FDRE                                         r  dm8_0/q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.118    12.529    dm8_0/CLK100MHZ
    SLICE_X88Y117        FDRE                                         r  dm8_0/q_reg_reg[16]/C
                         clock pessimism              0.123    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X88Y117        FDRE (Setup_fdre_C_D)        0.109    12.725    dm8_0/q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                  7.586    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 dm8_0/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 12.569 - 10.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.371     2.853    dm8_0/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  dm8_0/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.518     3.371 r  dm8_0/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.541     3.912    dm8_0/q_reg_reg_n_0_[1]
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.569 r  dm8_0/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.569    dm8_0/q_reg_reg[0]_i_1_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  dm8_0/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.686    dm8_0/q_reg_reg[4]_i_1_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.803 r  dm8_0/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.803    dm8_0/q_reg_reg[8]_i_1_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.126 r  dm8_0/q_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.126    dm8_0/q_reg_reg[12]_i_1_n_6
    SLICE_X88Y116        FDRE                                         r  dm8_0/q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.158    12.569    dm8_0/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  dm8_0/q_reg_reg[13]/C
                         clock pessimism              0.123    12.692    
                         clock uncertainty           -0.035    12.657    
    SLICE_X88Y116        FDRE (Setup_fdre_C_D)        0.109    12.766    dm8_0/q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                          -5.126    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 dm8_0/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.127%)  route 0.541ns (23.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 12.569 - 10.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.371     2.853    dm8_0/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  dm8_0/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.518     3.371 r  dm8_0/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.541     3.912    dm8_0/q_reg_reg_n_0_[1]
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.569 r  dm8_0/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.569    dm8_0/q_reg_reg[0]_i_1_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  dm8_0/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.686    dm8_0/q_reg_reg[4]_i_1_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.803 r  dm8_0/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.803    dm8_0/q_reg_reg[8]_i_1_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.118 r  dm8_0/q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.118    dm8_0/q_reg_reg[12]_i_1_n_4
    SLICE_X88Y116        FDRE                                         r  dm8_0/q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.158    12.569    dm8_0/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  dm8_0/q_reg_reg[15]/C
                         clock pessimism              0.123    12.692    
                         clock uncertainty           -0.035    12.657    
    SLICE_X88Y116        FDRE (Setup_fdre_C_D)        0.109    12.766    dm8_0/q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.724ns  (required time - arrival time)
  Source:                 dm8_0/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 12.569 - 10.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.371     2.853    dm8_0/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  dm8_0/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.518     3.371 r  dm8_0/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.541     3.912    dm8_0/q_reg_reg_n_0_[1]
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.569 r  dm8_0/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.569    dm8_0/q_reg_reg[0]_i_1_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  dm8_0/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.686    dm8_0/q_reg_reg[4]_i_1_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.803 r  dm8_0/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.803    dm8_0/q_reg_reg[8]_i_1_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.042 r  dm8_0/q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.042    dm8_0/q_reg_reg[12]_i_1_n_5
    SLICE_X88Y116        FDRE                                         r  dm8_0/q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.158    12.569    dm8_0/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  dm8_0/q_reg_reg[14]/C
                         clock pessimism              0.123    12.692    
                         clock uncertainty           -0.035    12.657    
    SLICE_X88Y116        FDRE (Setup_fdre_C_D)        0.109    12.766    dm8_0/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  7.724    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 dm8_0/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 12.477 - 10.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.371     2.853    dm8_0/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  dm8_0/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.518     3.371 r  dm8_0/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.541     3.912    dm8_0/q_reg_reg_n_0_[1]
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.569 r  dm8_0/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.569    dm8_0/q_reg_reg[0]_i_1_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  dm8_0/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.686    dm8_0/q_reg_reg[4]_i_1_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.009 r  dm8_0/q_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.009    dm8_0/q_reg_reg[8]_i_1_n_6
    SLICE_X88Y115        FDRE                                         r  dm8_0/q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.066    12.477    dm8_0/CLK100MHZ
    SLICE_X88Y115        FDRE                                         r  dm8_0/q_reg_reg[9]/C
                         clock pessimism              0.187    12.664    
                         clock uncertainty           -0.035    12.629    
    SLICE_X88Y115        FDRE (Setup_fdre_C_D)        0.109    12.738    dm8_0/q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -5.009    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 dm8_0/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.607ns (74.826%)  route 0.541ns (25.174%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 12.477 - 10.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.371     2.853    dm8_0/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  dm8_0/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.518     3.371 r  dm8_0/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.541     3.912    dm8_0/q_reg_reg_n_0_[1]
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.569 r  dm8_0/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.569    dm8_0/q_reg_reg[0]_i_1_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  dm8_0/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.686    dm8_0/q_reg_reg[4]_i_1_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.001 r  dm8_0/q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.001    dm8_0/q_reg_reg[8]_i_1_n_4
    SLICE_X88Y115        FDRE                                         r  dm8_0/q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.066    12.477    dm8_0/CLK100MHZ
    SLICE_X88Y115        FDRE                                         r  dm8_0/q_reg_reg[11]/C
                         clock pessimism              0.187    12.664    
                         clock uncertainty           -0.035    12.629    
    SLICE_X88Y115        FDRE (Setup_fdre_C_D)        0.109    12.738    dm8_0/q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 dm8_0/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 12.569 - 10.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.371     2.853    dm8_0/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  dm8_0/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.518     3.371 r  dm8_0/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.541     3.912    dm8_0/q_reg_reg_n_0_[1]
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.569 r  dm8_0/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.569    dm8_0/q_reg_reg[0]_i_1_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  dm8_0/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.686    dm8_0/q_reg_reg[4]_i_1_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.803 r  dm8_0/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.803    dm8_0/q_reg_reg[8]_i_1_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.022 r  dm8_0/q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.022    dm8_0/q_reg_reg[12]_i_1_n_7
    SLICE_X88Y116        FDRE                                         r  dm8_0/q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.158    12.569    dm8_0/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  dm8_0/q_reg_reg[12]/C
                         clock pessimism              0.123    12.692    
                         clock uncertainty           -0.035    12.657    
    SLICE_X88Y116        FDRE (Setup_fdre_C_D)        0.109    12.766    dm8_0/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 dm8_0/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.531ns (73.902%)  route 0.541ns (26.097%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 12.477 - 10.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.371     2.853    dm8_0/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  dm8_0/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.518     3.371 r  dm8_0/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.541     3.912    dm8_0/q_reg_reg_n_0_[1]
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.569 r  dm8_0/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.569    dm8_0/q_reg_reg[0]_i_1_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  dm8_0/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.686    dm8_0/q_reg_reg[4]_i_1_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.925 r  dm8_0/q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.925    dm8_0/q_reg_reg[8]_i_1_n_5
    SLICE_X88Y115        FDRE                                         r  dm8_0/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.066    12.477    dm8_0/CLK100MHZ
    SLICE_X88Y115        FDRE                                         r  dm8_0/q_reg_reg[10]/C
                         clock pessimism              0.187    12.664    
                         clock uncertainty           -0.035    12.629    
    SLICE_X88Y115        FDRE (Setup_fdre_C_D)        0.109    12.738    dm8_0/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                  7.813    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 dm8_0/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 1.511ns (73.648%)  route 0.541ns (26.352%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 12.477 - 10.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.371     2.853    dm8_0/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  dm8_0/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.518     3.371 r  dm8_0/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.541     3.912    dm8_0/q_reg_reg_n_0_[1]
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.569 r  dm8_0/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.569    dm8_0/q_reg_reg[0]_i_1_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  dm8_0/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.686    dm8_0/q_reg_reg[4]_i_1_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.905 r  dm8_0/q_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.905    dm8_0/q_reg_reg[8]_i_1_n_7
    SLICE_X88Y115        FDRE                                         r  dm8_0/q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.066    12.477    dm8_0/CLK100MHZ
    SLICE_X88Y115        FDRE                                         r  dm8_0/q_reg_reg[8]/C
                         clock pessimism              0.187    12.664    
                         clock uncertainty           -0.035    12.629    
    SLICE_X88Y115        FDRE (Setup_fdre_C_D)        0.109    12.738    dm8_0/q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  7.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dm8_0/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.615     0.865    dm8_0/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  dm8_0/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.164     1.029 r  dm8_0/q_reg_reg[2]/Q
                         net (fo=1, routed)           0.114     1.143    dm8_0/q_reg_reg_n_0_[2]
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.253 r  dm8_0/q_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.253    dm8_0/q_reg_reg[0]_i_1_n_5
    SLICE_X88Y113        FDRE                                         r  dm8_0/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.708     1.146    dm8_0/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  dm8_0/q_reg_reg[2]/C
                         clock pessimism             -0.281     0.865    
    SLICE_X88Y113        FDRE (Hold_fdre_C_D)         0.134     0.999    dm8_0/q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dm8_0/q_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.555     0.805    dm8_0/CLK100MHZ
    SLICE_X88Y115        FDRE                                         r  dm8_0/q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_fdre_C_Q)         0.164     0.969 r  dm8_0/q_reg_reg[10]/Q
                         net (fo=1, routed)           0.114     1.083    dm8_0/q_reg_reg_n_0_[10]
    SLICE_X88Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.193 r  dm8_0/q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.193    dm8_0/q_reg_reg[8]_i_1_n_5
    SLICE_X88Y115        FDRE                                         r  dm8_0/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.638     1.076    dm8_0/CLK100MHZ
    SLICE_X88Y115        FDRE                                         r  dm8_0/q_reg_reg[10]/C
                         clock pessimism             -0.271     0.805    
    SLICE_X88Y115        FDRE (Hold_fdre_C_D)         0.134     0.939    dm8_0/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dm8_0/q_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.585     0.835    dm8_0/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  dm8_0/q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164     0.999 r  dm8_0/q_reg_reg[14]/Q
                         net (fo=1, routed)           0.114     1.113    dm8_0/q_reg_reg_n_0_[14]
    SLICE_X88Y116        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.223 r  dm8_0/q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.223    dm8_0/q_reg_reg[12]_i_1_n_5
    SLICE_X88Y116        FDRE                                         r  dm8_0/q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.675     1.113    dm8_0/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  dm8_0/q_reg_reg[14]/C
                         clock pessimism             -0.278     0.835    
    SLICE_X88Y116        FDRE (Hold_fdre_C_D)         0.134     0.969    dm8_0/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dm8_0/q_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.609     0.859    dm8_0/CLK100MHZ
    SLICE_X88Y114        FDRE                                         r  dm8_0/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDRE (Prop_fdre_C_Q)         0.164     1.023 r  dm8_0/q_reg_reg[6]/Q
                         net (fo=1, routed)           0.114     1.137    dm8_0/q_reg_reg_n_0_[6]
    SLICE_X88Y114        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.247 r  dm8_0/q_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.247    dm8_0/q_reg_reg[4]_i_1_n_5
    SLICE_X88Y114        FDRE                                         r  dm8_0/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.702     1.140    dm8_0/CLK100MHZ
    SLICE_X88Y114        FDRE                                         r  dm8_0/q_reg_reg[6]/C
                         clock pessimism             -0.281     0.859    
    SLICE_X88Y114        FDRE (Hold_fdre_C_D)         0.134     0.993    dm8_0/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dm8_0/q_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.373ns (76.532%)  route 0.114ns (23.468%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.555     0.805    dm8_0/CLK100MHZ
    SLICE_X88Y115        FDRE                                         r  dm8_0/q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_fdre_C_Q)         0.164     0.969 r  dm8_0/q_reg_reg[10]/Q
                         net (fo=1, routed)           0.114     1.083    dm8_0/q_reg_reg_n_0_[10]
    SLICE_X88Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.239 r  dm8_0/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    dm8_0/q_reg_reg[8]_i_1_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.292 r  dm8_0/q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.292    dm8_0/q_reg_reg[12]_i_1_n_7
    SLICE_X88Y116        FDRE                                         r  dm8_0/q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.675     1.113    dm8_0/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  dm8_0/q_reg_reg[12]/C
                         clock pessimism             -0.219     0.894    
    SLICE_X88Y116        FDRE (Hold_fdre_C_D)         0.134     1.028    dm8_0/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dm8_0/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.615     0.865    dm8_0/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  dm8_0/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.164     1.029 r  dm8_0/q_reg_reg[2]/Q
                         net (fo=1, routed)           0.114     1.143    dm8_0/q_reg_reg_n_0_[2]
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.289 r  dm8_0/q_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.289    dm8_0/q_reg_reg[0]_i_1_n_4
    SLICE_X88Y113        FDRE                                         r  dm8_0/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.708     1.146    dm8_0/CLK100MHZ
    SLICE_X88Y113        FDRE                                         r  dm8_0/q_reg_reg[3]/C
                         clock pessimism             -0.281     0.865    
    SLICE_X88Y113        FDRE (Hold_fdre_C_D)         0.134     0.999    dm8_0/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dm8_0/q_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.555     0.805    dm8_0/CLK100MHZ
    SLICE_X88Y115        FDRE                                         r  dm8_0/q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_fdre_C_Q)         0.164     0.969 r  dm8_0/q_reg_reg[10]/Q
                         net (fo=1, routed)           0.114     1.083    dm8_0/q_reg_reg_n_0_[10]
    SLICE_X88Y115        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.229 r  dm8_0/q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.229    dm8_0/q_reg_reg[8]_i_1_n_4
    SLICE_X88Y115        FDRE                                         r  dm8_0/q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.638     1.076    dm8_0/CLK100MHZ
    SLICE_X88Y115        FDRE                                         r  dm8_0/q_reg_reg[11]/C
                         clock pessimism             -0.271     0.805    
    SLICE_X88Y115        FDRE (Hold_fdre_C_D)         0.134     0.939    dm8_0/q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dm8_0/q_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.585     0.835    dm8_0/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  dm8_0/q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164     0.999 r  dm8_0/q_reg_reg[14]/Q
                         net (fo=1, routed)           0.114     1.113    dm8_0/q_reg_reg_n_0_[14]
    SLICE_X88Y116        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.259 r  dm8_0/q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.259    dm8_0/q_reg_reg[12]_i_1_n_4
    SLICE_X88Y116        FDRE                                         r  dm8_0/q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.675     1.113    dm8_0/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  dm8_0/q_reg_reg[15]/C
                         clock pessimism             -0.278     0.835    
    SLICE_X88Y116        FDRE (Hold_fdre_C_D)         0.134     0.969    dm8_0/q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dm8_0/q_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.609     0.859    dm8_0/CLK100MHZ
    SLICE_X88Y114        FDRE                                         r  dm8_0/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDRE (Prop_fdre_C_Q)         0.164     1.023 r  dm8_0/q_reg_reg[6]/Q
                         net (fo=1, routed)           0.114     1.137    dm8_0/q_reg_reg_n_0_[6]
    SLICE_X88Y114        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.283 r  dm8_0/q_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.283    dm8_0/q_reg_reg[4]_i_1_n_4
    SLICE_X88Y114        FDRE                                         r  dm8_0/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.702     1.140    dm8_0/CLK100MHZ
    SLICE_X88Y114        FDRE                                         r  dm8_0/q_reg_reg[7]/C
                         clock pessimism             -0.281     0.859    
    SLICE_X88Y114        FDRE (Hold_fdre_C_D)         0.134     0.993    dm8_0/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dm8_0/q_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm8_0/q_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.409ns (78.146%)  route 0.114ns (21.854%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.555     0.805    dm8_0/CLK100MHZ
    SLICE_X88Y115        FDRE                                         r  dm8_0/q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_fdre_C_Q)         0.164     0.969 r  dm8_0/q_reg_reg[10]/Q
                         net (fo=1, routed)           0.114     1.083    dm8_0/q_reg_reg_n_0_[10]
    SLICE_X88Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.239 r  dm8_0/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.239    dm8_0/q_reg_reg[8]_i_1_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.328 r  dm8_0/q_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.328    dm8_0/q_reg_reg[12]_i_1_n_6
    SLICE_X88Y116        FDRE                                         r  dm8_0/q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.675     1.113    dm8_0/CLK100MHZ
    SLICE_X88Y116        FDRE                                         r  dm8_0/q_reg_reg[13]/C
                         clock pessimism             -0.219     0.894    
    SLICE_X88Y116        FDRE (Hold_fdre_C_D)         0.134     1.028    dm8_0/q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y113  dm8_0/q_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y115  dm8_0/q_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y115  dm8_0/q_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y116  dm8_0/q_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y116  dm8_0/q_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y116  dm8_0/q_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y116  dm8_0/q_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y117  dm8_0/q_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y117  dm8_0/q_reg_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y113  dm8_0/q_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  dm8_0/q_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  dm8_0/q_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  dm8_0/q_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y114  dm8_0/q_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y115  dm8_0/q_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y115  dm8_0/q_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y117  dm8_0/q_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y117  dm8_0/q_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y115  dm8_0/q_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y115  dm8_0/q_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y113  dm8_0/q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y115  dm8_0/q_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y115  dm8_0/q_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y113  dm8_0/q_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y113  dm8_0/q_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y113  dm8_0/q_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y115  dm8_0/q_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y115  dm8_0/q_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y113  dm8_0/q_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y115  dm8_0/q_reg_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  videoClk108MHz_0/inst/CLK100MHZ
  To Clock:  videoClk108MHz_0/inst/CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videoClk108MHz_0/inst/CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { videoClk108MHz_0/inst/CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  videoClk108MHz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  videoClk108MHz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108MHz_videoClk108MHz
  To Clock:  clk108MHz_videoClk108MHz

Setup :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 BresenhamLineDraw0/requestWrBresenhamPixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        8.689ns  (logic 0.518ns (5.961%)  route 8.171ns (94.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 6.545 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.630    -2.391    BresenhamLineDraw0/clk108MHz
    SLICE_X58Y95         FDRE                                         r  BresenhamLineDraw0/requestWrBresenhamPixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.873 r  BresenhamLineDraw0/requestWrBresenhamPixel_reg/Q
                         net (fo=241, routed)         8.171     6.298    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/ena
    RAMB36_X0Y3          RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162    10.421    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.097 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.736    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.827 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.717     6.545    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.417     6.962    
                         clock uncertainty           -0.073     6.889    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     6.529    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.529    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 BresenhamLineDraw0/requestWrBresenhamPixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 0.518ns (5.996%)  route 8.122ns (94.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.705ns = ( 6.554 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.630    -2.391    BresenhamLineDraw0/clk108MHz
    SLICE_X58Y95         FDRE                                         r  BresenhamLineDraw0/requestWrBresenhamPixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.873 r  BresenhamLineDraw0/requestWrBresenhamPixel_reg/Q
                         net (fo=241, routed)         8.122     6.248    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/ena
    RAMB36_X0Y1          RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162    10.421    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.097 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.736    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.827 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.726     6.554    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.417     6.971    
                         clock uncertainty           -0.073     6.898    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     6.538    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.538    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 sketchFrame0/dina_FrameBuffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 0.518ns (6.285%)  route 7.723ns (93.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 6.533 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.616    -2.405    sketchFrame0/clk108MHz
    SLICE_X58Y78         FDRE                                         r  sketchFrame0/dina_FrameBuffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.518    -1.887 r  sketchFrame0/dina_FrameBuffer_reg[8]/Q
                         net (fo=107, routed)         7.723     5.836    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y30         RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162    10.421    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.097 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.736    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.827 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.705     6.533    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X1Y30         RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410     6.943    
                         clock uncertainty           -0.073     6.870    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737     6.133    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.133    
                         arrival time                          -5.836    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 sketchFrame0/dina_FrameBuffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 0.518ns (6.445%)  route 7.520ns (93.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.900ns = ( 6.359 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.616    -2.405    sketchFrame0/clk108MHz
    SLICE_X58Y78         FDRE                                         r  sketchFrame0/dina_FrameBuffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.518    -1.887 r  sketchFrame0/dina_FrameBuffer_reg[8]/Q
                         net (fo=107, routed)         7.520     5.632    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y29         RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162    10.421    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.097 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.736    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.827 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.532     6.359    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410     6.769    
                         clock uncertainty           -0.073     6.696    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737     5.959    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.959    
                         arrival time                          -5.632    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 sketchFrame0/wrInitFrameBuffer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        8.194ns  (logic 0.419ns (5.114%)  route 7.775ns (94.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.725ns = ( 6.534 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.624    -2.398    sketchFrame0/clk108MHz
    SLICE_X36Y103        FDRE                                         r  sketchFrame0/wrInitFrameBuffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.419    -1.979 r  sketchFrame0/wrInitFrameBuffer_reg/Q
                         net (fo=107, routed)         7.775     5.796    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/web[0]
    RAMB36_X1Y3          RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162    10.421    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.097 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.736    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.827 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.706     6.534    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.410     6.944    
                         clock uncertainty           -0.073     6.871    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.707     6.164    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.164    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 sketchFrame0/wrInitFrameBuffer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 0.419ns (5.097%)  route 7.801ns (94.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.669ns = ( 6.591 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.624    -2.398    sketchFrame0/clk108MHz
    SLICE_X36Y103        FDRE                                         r  sketchFrame0/wrInitFrameBuffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.419    -1.979 r  sketchFrame0/wrInitFrameBuffer_reg/Q
                         net (fo=107, routed)         7.801     5.822    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/web[0]
    RAMB36_X2Y9          RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162    10.421    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.097 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.736    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.827 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.763     6.591    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.410     7.001    
                         clock uncertainty           -0.073     6.928    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.707     6.221    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.221    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 sketchFrame0/dina_FrameBuffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 0.518ns (6.507%)  route 7.442ns (93.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.901ns = ( 6.358 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.616    -2.405    sketchFrame0/clk108MHz
    SLICE_X58Y78         FDRE                                         r  sketchFrame0/dina_FrameBuffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.518    -1.887 r  sketchFrame0/dina_FrameBuffer_reg[8]/Q
                         net (fo=107, routed)         7.442     5.555    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y28         RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162    10.421    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.097 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.736    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.827 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.531     6.358    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410     6.768    
                         clock uncertainty           -0.073     6.695    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737     5.958    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.958    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 BresenhamLineDraw0/requestWrBresenhamPixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        8.462ns  (logic 0.518ns (6.122%)  route 7.944ns (93.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.709ns = ( 6.551 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.630    -2.391    BresenhamLineDraw0/clk108MHz
    SLICE_X58Y95         FDRE                                         r  BresenhamLineDraw0/requestWrBresenhamPixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.873 r  BresenhamLineDraw0/requestWrBresenhamPixel_reg/Q
                         net (fo=241, routed)         7.944     6.070    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/ena
    RAMB36_X0Y2          RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162    10.421    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.097 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.736    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.827 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.723     6.551    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.417     6.968    
                         clock uncertainty           -0.073     6.895    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     6.535    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.535    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 sketchFrame0/wrInitFrameBuffer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        8.052ns  (logic 0.419ns (5.204%)  route 7.633ns (94.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.730ns = ( 6.529 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.624    -2.398    sketchFrame0/clk108MHz
    SLICE_X36Y103        FDRE                                         r  sketchFrame0/wrInitFrameBuffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.419    -1.979 r  sketchFrame0/wrInitFrameBuffer_reg/Q
                         net (fo=107, routed)         7.633     5.654    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/web[0]
    RAMB36_X1Y4          RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162    10.421    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.097 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.736    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.827 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.701     6.529    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.410     6.939    
                         clock uncertainty           -0.073     6.866    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.707     6.159    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.159    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 sketchFrame0/dina_FrameBuffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 0.518ns (6.520%)  route 7.426ns (93.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.816ns = ( 6.443 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.609    -2.412    sketchFrame0/clk108MHz
    SLICE_X56Y77         FDRE                                         r  sketchFrame0/dina_FrameBuffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.518    -1.894 r  sketchFrame0/dina_FrameBuffer_reg[6]/Q
                         net (fo=107, routed)         7.426     5.532    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y29         RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162    10.421    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.097 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.736    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.827 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.616     6.443    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410     6.853    
                         clock uncertainty           -0.073     6.780    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737     6.043    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                  0.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 configColors0/previewColor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            configColors0/pixlRGB_Stg3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.602%)  route 0.189ns (50.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.563    -0.851    configColors0/clk108MHz
    SLICE_X53Y90         FDRE                                         r  configColors0/previewColor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  configColors0/previewColor_reg[0]/Q
                         net (fo=10, routed)          0.189    -0.521    configColors0/previewColor[0]
    SLICE_X51Y89         LUT3 (Prop_lut3_I0_O)        0.045    -0.476 r  configColors0/pixlRGB_Stg3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.476    configColors0/pixlRGB_Stg3[0]_i_1_n_0
    SLICE_X51Y89         FDRE                                         r  configColors0/pixlRGB_Stg3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.833    -1.278    configColors0/clk108MHz
    SLICE_X51Y89         FDRE                                         r  configColors0/pixlRGB_Stg3_reg[0]/C
                         clock pessimism              0.692    -0.586    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.091    -0.495    configColors0/pixlRGB_Stg3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            sketchFrame0/pixelIndex_Stg6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.792%)  route 0.188ns (50.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.556    -0.858    sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y79         FDRE                                         r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/Q
                         net (fo=1, routed)           0.188    -0.529    sketchFrame0/doutb_FrameBuffer_Stg5[4]
    SLICE_X55Y80         LUT5 (Prop_lut5_I2_O)        0.045    -0.484 r  sketchFrame0/pixelIndex_Stg6[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.484    sketchFrame0/pixelIndex_Stg6[1]_i_1_n_0
    SLICE_X55Y80         FDRE                                         r  sketchFrame0/pixelIndex_Stg6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.824    -1.287    sketchFrame0/clk108MHz
    SLICE_X55Y80         FDRE                                         r  sketchFrame0/pixelIndex_Stg6_reg[1]/C
                         clock pessimism              0.692    -0.595    
    SLICE_X55Y80         FDRE (Hold_fdre_C_D)         0.091    -0.504    sketchFrame0/pixelIndex_Stg6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 BresenhamLineDraw0/D_AddendDontAdvance_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            BresenhamLineDraw0/D_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.350ns (79.582%)  route 0.090ns (20.418%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.565    -0.849    BresenhamLineDraw0/clk108MHz
    SLICE_X55Y99         FDRE                                         r  BresenhamLineDraw0/D_AddendDontAdvance_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  BresenhamLineDraw0/D_AddendDontAdvance_reg[6]/Q
                         net (fo=1, routed)           0.089    -0.619    BresenhamLineDraw0/D_AddendDontAdvance[6]
    SLICE_X54Y99         LUT6 (Prop_lut6_I3_O)        0.045    -0.574 r  BresenhamLineDraw0/D0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    -0.574    BresenhamLineDraw0/D0_carry__0_i_6_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.463 r  BresenhamLineDraw0/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.462    BresenhamLineDraw0/D0_carry__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.409 r  BresenhamLineDraw0/D0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.409    BresenhamLineDraw0/D_0[8]
    SLICE_X54Y100        FDRE                                         r  BresenhamLineDraw0/D_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.828    -1.282    BresenhamLineDraw0/clk108MHz
    SLICE_X54Y100        FDRE                                         r  BresenhamLineDraw0/D_reg[8]/C
                         clock pessimism              0.697    -0.585    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.451    BresenhamLineDraw0/D_reg[8]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 configColors0/previewColor_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            configColors0/pixlRGB_Stg3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.615%)  route 0.222ns (54.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.563    -0.851    configColors0/clk108MHz
    SLICE_X53Y90         FDRE                                         r  configColors0/previewColor_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  configColors0/previewColor_reg[21]/Q
                         net (fo=10, routed)          0.222    -0.488    configColors0/previewColor[21]
    SLICE_X49Y89         LUT3 (Prop_lut3_I0_O)        0.045    -0.443 r  configColors0/pixlRGB_Stg3[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.443    configColors0/pixlRGB_Stg3[21]_i_1_n_0
    SLICE_X49Y89         FDRE                                         r  configColors0/pixlRGB_Stg3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.835    -1.276    configColors0/clk108MHz
    SLICE_X49Y89         FDRE                                         r  configColors0/pixlRGB_Stg3_reg[21]/C
                         clock pessimism              0.692    -0.584    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.092    -0.492    configColors0/pixlRGB_Stg3_reg[21]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 BresenhamLineDraw0/D_AddendDontAdvance_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            BresenhamLineDraw0/D_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.363ns (80.168%)  route 0.090ns (19.832%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.565    -0.849    BresenhamLineDraw0/clk108MHz
    SLICE_X55Y99         FDRE                                         r  BresenhamLineDraw0/D_AddendDontAdvance_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  BresenhamLineDraw0/D_AddendDontAdvance_reg[6]/Q
                         net (fo=1, routed)           0.089    -0.619    BresenhamLineDraw0/D_AddendDontAdvance[6]
    SLICE_X54Y99         LUT6 (Prop_lut6_I3_O)        0.045    -0.574 r  BresenhamLineDraw0/D0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    -0.574    BresenhamLineDraw0/D0_carry__0_i_6_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.463 r  BresenhamLineDraw0/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.462    BresenhamLineDraw0/D0_carry__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.396 r  BresenhamLineDraw0/D0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.396    BresenhamLineDraw0/D_0[10]
    SLICE_X54Y100        FDRE                                         r  BresenhamLineDraw0/D_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.828    -1.282    BresenhamLineDraw0/clk108MHz
    SLICE_X54Y100        FDRE                                         r  BresenhamLineDraw0/D_reg[10]/C
                         clock pessimism              0.697    -0.585    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.451    BresenhamLineDraw0/D_reg[10]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 configColors0/previewColor_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            configColors0/palette7Color_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.038%)  route 0.250ns (63.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.563    -0.851    configColors0/clk108MHz
    SLICE_X53Y90         FDRE                                         r  configColors0/previewColor_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  configColors0/previewColor_reg[21]/Q
                         net (fo=10, routed)          0.250    -0.460    configColors0/previewColor[21]
    SLICE_X48Y91         FDRE                                         r  configColors0/palette7Color_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.836    -1.275    configColors0/clk108MHz
    SLICE_X48Y91         FDRE                                         r  configColors0/palette7Color_reg[21]/C
                         clock pessimism              0.692    -0.583    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.066    -0.517    configColors0/palette7Color_reg[21]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 configColors0/previewColor_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            configColors0/palette4Color_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.331%)  route 0.258ns (64.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.563    -0.851    configColors0/clk108MHz
    SLICE_X53Y90         FDRE                                         r  configColors0/previewColor_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  configColors0/previewColor_reg[22]/Q
                         net (fo=10, routed)          0.258    -0.452    configColors0/previewColor[22]
    SLICE_X47Y90         FDRE                                         r  configColors0/palette4Color_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.836    -1.275    configColors0/clk108MHz
    SLICE_X47Y90         FDRE                                         r  configColors0/palette4Color_reg[22]/C
                         clock pessimism              0.692    -0.583    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.066    -0.517    configColors0/palette4Color_reg[22]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 configColors0/pixlRGB_Stg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            configColors0/pixlRGB_Stg4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.230ns (52.158%)  route 0.211ns (47.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.564    -0.850    configColors0/clk108MHz
    SLICE_X49Y89         FDRE                                         r  configColors0/pixlRGB_Stg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.128    -0.722 r  configColors0/pixlRGB_Stg3_reg[5]/Q
                         net (fo=1, routed)           0.211    -0.511    configColors0/pixlRGB_Stg3[5]
    SLICE_X55Y89         LUT2 (Prop_lut2_I0_O)        0.102    -0.409 r  configColors0/pixlRGB_Stg4[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.409    configColors0/pixlRGB_Stg4[5]_i_1_n_0
    SLICE_X55Y89         FDRE                                         r  configColors0/pixlRGB_Stg4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.832    -1.279    configColors0/clk108MHz
    SLICE_X55Y89         FDRE                                         r  configColors0/pixlRGB_Stg4_reg[5]/C
                         clock pessimism              0.692    -0.587    
    SLICE_X55Y89         FDRE (Hold_fdre_C_D)         0.107    -0.480    configColors0/pixlRGB_Stg4_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sketchFrame0/vidClmn_SketchOut_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            configColors0/pixlRGB_Stg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.209ns (45.657%)  route 0.249ns (54.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.560    -0.854    sketchFrame0/clk108MHz
    SLICE_X56Y83         FDRE                                         r  sketchFrame0/vidClmn_SketchOut_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  sketchFrame0/vidClmn_SketchOut_reg[5]__0/Q
                         net (fo=15, routed)          0.249    -0.441    sketchFrame0/vidClmn_SketchOut[3]
    SLICE_X50Y83         LUT5 (Prop_lut5_I2_O)        0.045    -0.396 r  sketchFrame0/pixlRGB_Stg2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.396    configColors0/pixlRGB_Stg2_reg[23]_0[3]
    SLICE_X50Y83         FDRE                                         r  configColors0/pixlRGB_Stg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.828    -1.283    configColors0/clk108MHz
    SLICE_X50Y83         FDRE                                         r  configColors0/pixlRGB_Stg2_reg[3]/C
                         clock pessimism              0.692    -0.591    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.121    -0.470    configColors0/pixlRGB_Stg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 BresenhamLineDraw0/D_AddendDontAdvance_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            BresenhamLineDraw0/D_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.386ns (81.127%)  route 0.090ns (18.873%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.565    -0.849    BresenhamLineDraw0/clk108MHz
    SLICE_X55Y99         FDRE                                         r  BresenhamLineDraw0/D_AddendDontAdvance_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  BresenhamLineDraw0/D_AddendDontAdvance_reg[6]/Q
                         net (fo=1, routed)           0.089    -0.619    BresenhamLineDraw0/D_AddendDontAdvance[6]
    SLICE_X54Y99         LUT6 (Prop_lut6_I3_O)        0.045    -0.574 r  BresenhamLineDraw0/D0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    -0.574    BresenhamLineDraw0/D0_carry__0_i_6_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.463 r  BresenhamLineDraw0/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.462    BresenhamLineDraw0/D0_carry__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.373 r  BresenhamLineDraw0/D0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.373    BresenhamLineDraw0/D_0[9]
    SLICE_X54Y100        FDRE                                         r  BresenhamLineDraw0/D_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    videoClk108MHz_0/inst/CLK100MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    videoClk108MHz_0/inst/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  videoClk108MHz_0/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.828    -1.282    BresenhamLineDraw0/clk108MHz
    SLICE_X54Y100        FDRE                                         r  BresenhamLineDraw0/D_reg[9]/C
                         clock pessimism              0.697    -0.585    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.451    BresenhamLineDraw0/D_reg[9]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108MHz_videoClk108MHz
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         9.259       5.572      DSP48_X1Y32      sketchFrame0/div3b/dividend_x_11184811_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         9.259       5.572      DSP48_X1Y38      sketchFrame0/div3a/dividend_x_11184811_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y23     sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y23     sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB36_X3Y16     sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X3Y16     sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y4      sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y4      sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB36_X2Y5      sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X2Y5      sketchFrame0/frameBuffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  videoClk108MHz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X60Y97     BresenhamLineDraw0/startDelayed1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y80     sketchFrame0/subPointerToVideoPixel_stg4_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y80     sketchFrame0/subPointerToVideoPixel_stg4_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y80     sketchFrame0/vidClmn_SketchStg6_reg[10]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X60Y86     sketchFrame0/vidRow__SketchOut_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X46Y82     sketchFrame0/vidRow__SketchOut_reg[10]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X60Y86     sketchFrame0/vidRow__SketchOut_reg[1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y80     sketchFrame0/subPointerToVideoPixel_stg4_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y80     sketchFrame0/subPointerToVideoPixel_stg4_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y82     sketchFrame0/vidClmn_SketchOut_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y80     sketchFrame0/subPointerToVideoPixel_stg4_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y80     sketchFrame0/subPointerToVideoPixel_stg4_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X56Y80     sketchFrame0/vidClmn_SketchStg6_reg[10]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X50Y86     sketchFrame0/vidRow__SketchStg6_reg[2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X50Y86     sketchFrame0/vidRow__SketchStg6_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X50Y86     sketchFrame0/vidRow__SketchStg6_reg[4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X50Y86     sketchFrame0/vidRow__SketchStg6_reg[5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X50Y86     sketchFrame0/vidRow__SketchStg6_reg[6]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X50Y86     sketchFrame0/vidRow__SketchStg6_reg[7]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X50Y86     sketchFrame0/vidRow__SketchStg6_reg[8]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_videoClk108MHz
  To Clock:  clkfbout_videoClk108MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_videoClk108MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { videoClk108MHz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   videoClk108MHz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  videoClk108MHz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  videoClk108MHz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  videoClk108MHz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  videoClk108MHz_0/inst/mmcm_adv_inst/CLKFBOUT



