
*** Running vivado
    with args -log Top_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Module.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top_Module.tcl -notrace
Command: synth_design -top Top_Module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14812 
WARNING: [Synth 8-6901] identifier 'Met_Bit_Size' is used before its declaration [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/Metronome_Clock.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 830.875 ; gain = 181.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Module' [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/Top_Module.v:23]
INFO: [Synth 8-6157] synthesizing module 'Metronome_Clock' [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/Metronome_Clock.v:23]
	Parameter Met_Bit_Size bound to: 27 - type: integer 
	Parameter Met_Duty_Cycle bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider' [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/Clock_Divider.v:23]
	Parameter CLK_Size bound to: 27 - type: integer 
	Parameter Duty_Cycle bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider' (1#1) [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/Clock_Divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Metronome_Clock' (2#1) [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/Metronome_Clock.v:23]
WARNING: [Synth 8-7023] instance 'Met_Clock' of module 'Metronome_Clock' has 6 connections declared, but only 5 given [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/Top_Module.v:33]
INFO: [Synth 8-6157] synthesizing module 'VGA' [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider__parameterized0' [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/Clock_Divider.v:23]
	Parameter CLK_Size bound to: 2 - type: integer 
	Parameter Duty_Cycle bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider__parameterized0' (2#1) [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/Clock_Divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'VGA_Image' [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/VGA_Image.v:23]
	Parameter Left_Square bound to: 300 - type: integer 
	Parameter Right_Square bound to: 500 - type: integer 
	Parameter Top_Square bound to: 200 - type: integer 
	Parameter Bottom_Square bound to: 400 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'VGA_Timing' [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/VGA_Timing.v:23]
	Parameter H_Display_End bound to: 799 - type: integer 
	Parameter H_Sync_Start bound to: 855 - type: integer 
	Parameter H_Sync_End bound to: 975 - type: integer 
	Parameter H_Period bound to: 1039 - type: integer 
	Parameter V_Display_End bound to: 599 - type: integer 
	Parameter V_Sync_Start bound to: 636 - type: integer 
	Parameter V_Sync_End bound to: 642 - type: integer 
	Parameter V_Period bound to: 665 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_Timing' (3#1) [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/VGA_Timing.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Image' (4#1) [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/VGA_Image.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA' (5#1) [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Metronome_Info' [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/Metronome_Info.v:26]
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider__parameterized1' [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/Clock_Divider.v:23]
	Parameter CLK_Size bound to: 19 - type: integer 
	Parameter Duty_Cycle bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider__parameterized1' (5#1) [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/Clock_Divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seven_Segment' [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/imports/new/Seven_Segment.v:23]
	Parameter Display_A bound to: 2'b00 
	Parameter Display_B bound to: 2'b01 
	Parameter Display_C bound to: 2'b10 
	Parameter Display_D bound to: 2'b11 
	Parameter Zero bound to: 4'b0000 
	Parameter One bound to: 4'b0001 
	Parameter Two bound to: 4'b0010 
	Parameter Three bound to: 4'b0011 
	Parameter Four bound to: 4'b0100 
	Parameter Five bound to: 4'b0101 
	Parameter Six bound to: 4'b0110 
	Parameter Seven bound to: 4'b0111 
	Parameter Eight bound to: 4'b1000 
	Parameter Nine bound to: 4'b1001 
	Parameter A bound to: 4'b1010 
	Parameter B bound to: 4'b1011 
	Parameter C bound to: 4'b1100 
	Parameter D bound to: 4'b1101 
	Parameter E bound to: 4'b1110 
	Parameter F bound to: 4'b1111 
INFO: [Synth 8-226] default block is never used [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/imports/new/Seven_Segment.v:49]
INFO: [Synth 8-226] default block is never used [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/imports/new/Seven_Segment.v:55]
INFO: [Synth 8-226] default block is never used [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/imports/new/Seven_Segment.v:80]
INFO: [Synth 8-226] default block is never used [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/imports/new/Seven_Segment.v:105]
INFO: [Synth 8-226] default block is never used [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/imports/new/Seven_Segment.v:130]
INFO: [Synth 8-6155] done synthesizing module 'Seven_Segment' (6#1) [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/imports/new/Seven_Segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Metronome_Info' (7#1) [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/Metronome_Info.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Top_Module' (8#1) [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/Top_Module.v:23]
WARNING: [Synth 8-3331] design Metronome_Clock has unconnected port Accent_Select[3]
WARNING: [Synth 8-3331] design Metronome_Clock has unconnected port Accent_Select[2]
WARNING: [Synth 8-3331] design Metronome_Clock has unconnected port Accent_Select[1]
WARNING: [Synth 8-3331] design Metronome_Clock has unconnected port Accent_Select[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 870.285 ; gain = 221.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 870.285 ; gain = 221.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 870.285 ; gain = 221.133
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/constrs_1/new/Basys3_Constraints.xdc]
Finished Parsing XDC File [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/constrs_1/new/Basys3_Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/constrs_1/new/Basys3_Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1013.320 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1013.320 ; gain = 364.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1013.320 ; gain = 364.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1013.320 ; gain = 364.168
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Red_reg' [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/VGA_Image.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'Green_reg' [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/VGA_Image.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'Blue_reg' [D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.srcs/sources_1/new/VGA_Image.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1013.320 ; gain = 364.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               27 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                 4x27  Multipliers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Clock_Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 4x27  Multipliers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Metronome_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module Clock_Divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VGA_Timing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module VGA_Image 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
Module Clock_Divider__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Seven_Segment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module Metronome_Info 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP Segment_Display/Segment_Refresh/CLK_Slow3, operation Mode is: (A:0x7a120)*(B:0x32).
DSP Report: operator Segment_Display/Segment_Refresh/CLK_Slow3 is absorbed into DSP Segment_Display/Segment_Refresh/CLK_Slow3.
INFO: [Synth 8-3886] merging instance 'Segment_Display/BPM_Value_A_reg[0]' (FDC) to 'Segment_Display/BPM_Value_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'Segment_Display/BPM_Value_A_reg[1]' (FDC) to 'Segment_Display/BPM_Value_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'Segment_Display/BPM_Value_A_reg[3]' (FDC) to 'Segment_Display/BPM_Value_C_reg[3]'
INFO: [Synth 8-3886] merging instance 'Segment_Display/BPM_Value_C_reg[1]' (FDC) to 'Segment_Display/BPM_Value_C_reg[3]'
INFO: [Synth 8-3886] merging instance 'Segment_Display/BPM_Value_C_reg[2]' (FDC) to 'Segment_Display/BPM_Value_C_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Segment_Display/BPM_Value_C_reg[3] )
INFO: [Synth 8-3886] merging instance 'Metronome_Display/VGA_Display/Blue_reg[0]' (LDP) to 'Metronome_Display/VGA_Display/Blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'Metronome_Display/VGA_Display/Blue_reg[1]' (LDP) to 'Metronome_Display/VGA_Display/Blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'Metronome_Display/VGA_Display/Blue_reg[2]' (LDP) to 'Metronome_Display/VGA_Display/Blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'Metronome_Display/VGA_Display/Green_reg[0]' (LDP) to 'Metronome_Display/VGA_Display/Green_reg[1]'
INFO: [Synth 8-3886] merging instance 'Metronome_Display/VGA_Display/Green_reg[1]' (LDP) to 'Metronome_Display/VGA_Display/Green_reg[2]'
INFO: [Synth 8-3886] merging instance 'Metronome_Display/VGA_Display/Green_reg[2]' (LDP) to 'Metronome_Display/VGA_Display/Green_reg[3]'
INFO: [Synth 8-3886] merging instance 'Metronome_Display/VGA_Display/Red_reg[0]' (LDP) to 'Metronome_Display/VGA_Display/Red_reg[1]'
INFO: [Synth 8-3886] merging instance 'Metronome_Display/VGA_Display/Red_reg[2]' (LDP) to 'Metronome_Display/VGA_Display/Red_reg[3]'
INFO: [Synth 8-3886] merging instance 'Metronome_Display/VGA_Display/Blue_reg[3]' (LDP) to 'Metronome_Display/VGA_Display/Red_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.320 ; gain = 364.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Clock_Divider | (A:0x7a120)*(B:0x32) | 19     | 6      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1033.488 ; gain = 384.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1070.633 ; gain = 421.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1070.633 ; gain = 421.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1075.051 ; gain = 425.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1075.051 ; gain = 425.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1075.051 ; gain = 425.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1075.051 ; gain = 425.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1075.051 ; gain = 425.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1075.051 ; gain = 425.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   191|
|3     |DSP48E1 |     1|
|4     |LUT1    |    96|
|5     |LUT2    |   254|
|6     |LUT3    |   239|
|7     |LUT4    |   216|
|8     |LUT5    |   151|
|9     |LUT6    |   158|
|10    |FDCE    |    85|
|11    |FDPE    |     3|
|12    |FDRE    |    12|
|13    |LDP     |     3|
|14    |IBUF    |    10|
|15    |OBUF    |    30|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------+------------------------------+------+
|      |Instance                    |Module                        |Cells |
+------+----------------------------+------------------------------+------+
|1     |top                         |                              |  1450|
|2     |  Met_Clock                 |Metronome_Clock               |   816|
|3     |    Metronome_Clock_Divider |Clock_Divider                 |   784|
|4     |  Metronome_Display         |VGA                           |    84|
|5     |    Pixel_CLK               |Clock_Divider__parameterized0 |     3|
|6     |    VGA_Display             |VGA_Image                     |    81|
|7     |      Display_Timing        |VGA_Timing                    |    78|
|8     |  Segment_Display           |Metronome_Info                |   492|
|9     |    Metronome_Info_Display  |Seven_Segment                 |    31|
|10    |    Segment_Refresh         |Clock_Divider__parameterized1 |   452|
+------+----------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1075.051 ; gain = 425.898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1075.051 ; gain = 282.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1075.051 ; gain = 425.898
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1075.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1075.051 ; gain = 680.180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1075.051 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/FPGA-Metronome/Basys3_VGA_Metronome/Basys3_VGA_Metronome.runs/synth_1/Top_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Module_utilization_synth.rpt -pb Top_Module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  2 01:20:15 2020...
