digraph "CFG for 'list_empty' function" {
	label="CFG for 'list_empty' function";

	Node0x561b947a69c0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-l\l...ist_empty-0:\l  %p.addr.i = alloca i8*, align 8\l  call void @llvm.dbg.declare(metadata i8** %p.addr.i, metadata !6075,\l... metadata !DIExpression()), !dbg !6083\l  %res.addr.i = alloca i8*, align 8\l  call void @llvm.dbg.declare(metadata i8** %res.addr.i, metadata !6087,\l... metadata !DIExpression()), !dbg !6088\l  %size.addr.i = alloca i32, align 4\l  call void @llvm.dbg.declare(metadata i32* %size.addr.i, metadata !6089,\l... metadata !DIExpression()), !dbg !6090\l  %head.addr = alloca %struct.list_head*, align 8\l  %__u = alloca %union.anon.79, align 8\l  %tmp = alloca %struct.list_head*, align 8\l  store %struct.list_head* %head, %struct.list_head** %head.addr, align 8\l  call void @llvm.dbg.declare(metadata %struct.list_head** %head.addr,\l... metadata !6091, metadata !DIExpression()), !dbg !6092\l  call void @llvm.dbg.declare(metadata %union.anon.79* %__u, metadata !6093,\l... metadata !DIExpression()), !dbg !6100\l  %0 = load %struct.list_head*, %struct.list_head** %head.addr, align 8, !dbg\l... !6101\l  %next = getelementptr inbounds %struct.list_head, %struct.list_head* %0, i32\l... 0, i32 0, !dbg !6101\l  %1 = bitcast %struct.list_head** %next to i8*, !dbg !6101\l  %__c = bitcast %union.anon.79* %__u to [1 x i8]*, !dbg !6101\l  %arraydecay = getelementptr inbounds [1 x i8], [1 x i8]* %__c, i64 0, i64 0,\l... !dbg !6101\l  store i8* %1, i8** %p.addr.i, align 8\l  store i8* %arraydecay, i8** %res.addr.i, align 8\l  store i32 8, i32* %size.addr.i, align 4\l  %2 = load i32, i32* %size.addr.i, align 4, !dbg !6102\l  switch i32 %2, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-list_empty-5 [\l    i32 1, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-list_empty-1\l    i32 2, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-list_empty-2\l    i32 4, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-list_empty-3\l    i32 8, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-list_empty-4\l  ], !dbg !6102\l|{<s0>def|<s1>1|<s2>2|<s3>4|<s4>8}}"];
	Node0x561b947a69c0:s0 -> Node0x561b947aa480;
	Node0x561b947a69c0:s1 -> Node0x561b947aa340;
	Node0x561b947a69c0:s2 -> Node0x561b947aa390;
	Node0x561b947a69c0:s3 -> Node0x561b947aa3e0;
	Node0x561b947a69c0:s4 -> Node0x561b947aa430;
	Node0x561b947aa340 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-l\l...ist_empty-1: \l  %3 = load i8*, i8** %p.addr.i, align 8, !dbg !6104\l  %4 = load volatile i8, i8* %3, align 1, !dbg !6104\l  %5 = load i8*, i8** %res.addr.i, align 8, !dbg !6104\l  store i8 %4, i8* %5, align 1, !dbg !6104\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-list_empty-6, !dbg !6104\l}"];
	Node0x561b947aa340 -> Node0x561b947aa4d0;
	Node0x561b947aa390 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-l\l...ist_empty-2: \l  %6 = load i8*, i8** %p.addr.i, align 8, !dbg !6104\l  %7 = bitcast i8* %6 to i16*, !dbg !6104\l  %8 = load volatile i16, i16* %7, align 2, !dbg !6104\l  %9 = load i8*, i8** %res.addr.i, align 8, !dbg !6104\l  %10 = bitcast i8* %9 to i16*, !dbg !6104\l  store i16 %8, i16* %10, align 2, !dbg !6104\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-list_empty-6, !dbg !6104\l}"];
	Node0x561b947aa390 -> Node0x561b947aa4d0;
	Node0x561b947aa3e0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-l\l...ist_empty-3: \l  %11 = load i8*, i8** %p.addr.i, align 8, !dbg !6104\l  %12 = bitcast i8* %11 to i32*, !dbg !6104\l  %13 = load volatile i32, i32* %12, align 4, !dbg !6104\l  %14 = load i8*, i8** %res.addr.i, align 8, !dbg !6104\l  %15 = bitcast i8* %14 to i32*, !dbg !6104\l  store i32 %13, i32* %15, align 4, !dbg !6104\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-list_empty-6, !dbg !6104\l}"];
	Node0x561b947aa3e0 -> Node0x561b947aa4d0;
	Node0x561b947aa430 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-l\l...ist_empty-4: \l  %16 = load i8*, i8** %p.addr.i, align 8, !dbg !6104\l  %17 = bitcast i8* %16 to i64*, !dbg !6104\l  %18 = load volatile i64, i64* %17, align 8, !dbg !6104\l  %19 = load i8*, i8** %res.addr.i, align 8, !dbg !6104\l  %20 = bitcast i8* %19 to i64*, !dbg !6104\l  store i64 %18, i64* %20, align 8, !dbg !6104\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-list_empty-6, !dbg !6104\l}"];
	Node0x561b947aa430 -> Node0x561b947aa4d0;
	Node0x561b947aa480 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-l\l...ist_empty-5: \l  call void asm sideeffect \"\", \"~\{memory\},~\{dirflag\},~\{fpsr\},~\{flags\}\"() #7,\l... !dbg !6104, !srcloc !6106\l  %21 = load i8*, i8** %res.addr.i, align 8, !dbg !6104\l  %22 = load i8*, i8** %p.addr.i, align 8, !dbg !6104\l  %23 = load i32, i32* %size.addr.i, align 4, !dbg !6104\l  %conv.i = sext i32 %23 to i64, !dbg !6104\l  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %21, i8* align 1 %22, i64\l... %conv.i, i1 false) #7, !dbg !6104\l  call void asm sideeffect \"\", \"~\{memory\},~\{dirflag\},~\{fpsr\},~\{flags\}\"() #7,\l... !dbg !6104, !srcloc !6107\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-list_empty-6, !dbg !6104\l}"];
	Node0x561b947aa480 -> Node0x561b947aa4d0;
	Node0x561b947aa4d0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-l\l...ist_empty-6: \l  %__val = bitcast %union.anon.79* %__u to %struct.list_head**, !dbg !6100\l  %24 = load %struct.list_head*, %struct.list_head** %__val, align 8, !dbg\l... !6100\l  store %struct.list_head* %24, %struct.list_head** %tmp, align 8, !dbg !6101\l  %25 = load %struct.list_head*, %struct.list_head** %tmp, align 8, !dbg !6100\l  %26 = load %struct.list_head*, %struct.list_head** %head.addr, align 8, !dbg\l... !6108\l  %cmp = icmp eq %struct.list_head* %25, %26, !dbg !6109\l  %conv = zext i1 %cmp to i32, !dbg !6109\l  ret i32 %conv, !dbg !6110\l}"];
}
