Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Apr  1 12:25:58 2016
| Host         : francis-Aspire-E1-570 running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FPU_Add_Subtract_Function_timing_summary_routed.rpt -rpx FPU_Add_Subtract_Function_timing_summary_routed.rpx
| Design       : FPU_Add_Subtract_Function
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 70 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.480        0.000                      0                  623        0.155        0.000                      0                  623        4.500        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.480        0.000                      0                  395        0.155        0.000                      0                  395        4.500        0.000                       0                   233  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      4.693        0.000                      0                  228        0.992        0.000                      0                  228  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/ASRegister/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.491ns  (logic 3.284ns (34.600%)  route 6.207ns (65.400%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 14.414 - 10.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.717     4.777    Oper_Start_in_module/ASRegister/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  Oper_Start_in_module/ASRegister/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.518     5.295 r  Oper_Start_in_module/ASRegister/Q_reg[0]/Q
                         net (fo=49, routed)          0.763     6.058    Oper_Start_in_module/ASRegister/intAS
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     6.182 r  Oper_Start_in_module/ASRegister/Q[7]_i_7/O
                         net (fo=2, routed)           0.856     7.038    Oper_Start_in_module/ASRegister/Q[7]_i_7_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.162 f  Oper_Start_in_module/ASRegister/Q[7]_i_5/O
                         net (fo=2, routed)           0.161     7.323    Oper_Start_in_module/XRegister/Q_reg[2]_4
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.447 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.311     7.758    Oper_Start_in_module/XRegister/Q[9]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  Oper_Start_in_module/XRegister/Q[14]_i_5/O
                         net (fo=1, routed)           0.287     8.169    Oper_Start_in_module/XRegister/Q[14]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4__0/O
                         net (fo=3, routed)           0.305     8.598    Oper_Start_in_module/XRegister/Q[14]_i_4__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.722 f  Oper_Start_in_module/XRegister/Q[19]_i_5__0/O
                         net (fo=1, routed)           0.151     8.873    Oper_Start_in_module/XRegister/Q[19]_i_5__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.997 f  Oper_Start_in_module/XRegister/Q[19]_i_4__0/O
                         net (fo=3, routed)           0.339     9.336    Oper_Start_in_module/XRegister/Q[19]_i_4__0_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.460 f  Oper_Start_in_module/XRegister/Q[24]_i_5__0/O
                         net (fo=1, routed)           0.284     9.744    Oper_Start_in_module/XRegister/Q[24]_i_5__0_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     9.868 f  Oper_Start_in_module/XRegister/Q[24]_i_4__0/O
                         net (fo=2, routed)           0.161    10.028    Oper_Start_in_module/ASRegister/Q_reg[0]_4
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124    10.152 f  Oper_Start_in_module/ASRegister/Q[1]_i_4__0/O
                         net (fo=3, routed)           0.348    10.501    Oper_Start_in_module/ASRegister/Q_reg[1]_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.625 f  Oper_Start_in_module/ASRegister/overflow_flag_OBUF_inst_i_5/O
                         net (fo=8, routed)           0.347    10.972    FS_Module/add_overflow_flag
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.096 r  FS_Module/overflow_flag_OBUF_inst_i_3/O
                         net (fo=45, routed)          0.751    11.847    Sel_B/FSM_exp_operation_A_S
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124    11.971 r  Sel_B/Q[3]_i_3__0/O
                         net (fo=2, routed)           0.439    12.410    Exp_Operation_Module/exp_add_subt/DI[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  Exp_Operation_Module/exp_add_subt/Q[3]_i_6/O
                         net (fo=1, routed)           0.000    12.534    Exp_Operation_Module/exp_add_subt/Q[3]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.935 r  Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.935    Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.049 r  Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.049    Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.271 f  Exp_Operation_Module/exp_add_subt/overflow_flag_OBUF_inst_i_2/O[0]
                         net (fo=34, routed)          0.704    13.975    Exp_Operation_Module/exp_add_subt/Q_reg[31][8]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.293    14.268 r  Exp_Operation_Module/exp_add_subt/Q[31]_i_2/O
                         net (fo=1, routed)           0.000    14.268    final_result_ieee_Module/Final_Result_IEEE/D[31]
    SLICE_X0Y85          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.597    14.414    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[31]/C
                         clock pessimism              0.323    14.737    
                         clock uncertainty           -0.035    14.701    
    SLICE_X0Y85          FDCE (Setup_fdce_C_D)        0.047    14.748    final_result_ieee_Module/Final_Result_IEEE/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/ASRegister/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 3.290ns (34.795%)  route 6.165ns (65.205%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 14.413 - 10.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.717     4.777    Oper_Start_in_module/ASRegister/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  Oper_Start_in_module/ASRegister/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.518     5.295 r  Oper_Start_in_module/ASRegister/Q_reg[0]/Q
                         net (fo=49, routed)          0.763     6.058    Oper_Start_in_module/ASRegister/intAS
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     6.182 r  Oper_Start_in_module/ASRegister/Q[7]_i_7/O
                         net (fo=2, routed)           0.856     7.038    Oper_Start_in_module/ASRegister/Q[7]_i_7_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.162 f  Oper_Start_in_module/ASRegister/Q[7]_i_5/O
                         net (fo=2, routed)           0.161     7.323    Oper_Start_in_module/XRegister/Q_reg[2]_4
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.447 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.311     7.758    Oper_Start_in_module/XRegister/Q[9]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  Oper_Start_in_module/XRegister/Q[14]_i_5/O
                         net (fo=1, routed)           0.287     8.169    Oper_Start_in_module/XRegister/Q[14]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4__0/O
                         net (fo=3, routed)           0.305     8.598    Oper_Start_in_module/XRegister/Q[14]_i_4__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.722 f  Oper_Start_in_module/XRegister/Q[19]_i_5__0/O
                         net (fo=1, routed)           0.151     8.873    Oper_Start_in_module/XRegister/Q[19]_i_5__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.997 f  Oper_Start_in_module/XRegister/Q[19]_i_4__0/O
                         net (fo=3, routed)           0.339     9.336    Oper_Start_in_module/XRegister/Q[19]_i_4__0_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.460 f  Oper_Start_in_module/XRegister/Q[24]_i_5__0/O
                         net (fo=1, routed)           0.284     9.744    Oper_Start_in_module/XRegister/Q[24]_i_5__0_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     9.868 f  Oper_Start_in_module/XRegister/Q[24]_i_4__0/O
                         net (fo=2, routed)           0.161    10.028    Oper_Start_in_module/ASRegister/Q_reg[0]_4
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124    10.152 f  Oper_Start_in_module/ASRegister/Q[1]_i_4__0/O
                         net (fo=3, routed)           0.348    10.501    Oper_Start_in_module/ASRegister/Q_reg[1]_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.625 f  Oper_Start_in_module/ASRegister/overflow_flag_OBUF_inst_i_5/O
                         net (fo=8, routed)           0.347    10.972    FS_Module/add_overflow_flag
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.096 r  FS_Module/overflow_flag_OBUF_inst_i_3/O
                         net (fo=45, routed)          0.751    11.847    Sel_B/FSM_exp_operation_A_S
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124    11.971 r  Sel_B/Q[3]_i_3__0/O
                         net (fo=2, routed)           0.439    12.410    Exp_Operation_Module/exp_add_subt/DI[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  Exp_Operation_Module/exp_add_subt/Q[3]_i_6/O
                         net (fo=1, routed)           0.000    12.534    Exp_Operation_Module/exp_add_subt/Q[3]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.935 r  Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.935    Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.049 r  Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.049    Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.271 r  Exp_Operation_Module/exp_add_subt/overflow_flag_OBUF_inst_i_2/O[0]
                         net (fo=34, routed)          0.662    13.933    FS_Module/FSM_sequential_state_reg_reg[2]_0[0]
    SLICE_X3Y84          LUT3 (Prop_lut3_I1_O)        0.299    14.232 r  FS_Module/Q[21]_i_1__3/O
                         net (fo=1, routed)           0.000    14.232    final_result_ieee_Module/Final_Result_IEEE/D[21]
    SLICE_X3Y84          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.596    14.413    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[21]/C
                         clock pessimism              0.323    14.736    
                         clock uncertainty           -0.035    14.700    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)        0.029    14.729    final_result_ieee_Module/Final_Result_IEEE/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -14.232    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/ASRegister/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 3.290ns (34.832%)  route 6.155ns (65.168%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 14.414 - 10.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.717     4.777    Oper_Start_in_module/ASRegister/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  Oper_Start_in_module/ASRegister/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.518     5.295 r  Oper_Start_in_module/ASRegister/Q_reg[0]/Q
                         net (fo=49, routed)          0.763     6.058    Oper_Start_in_module/ASRegister/intAS
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     6.182 r  Oper_Start_in_module/ASRegister/Q[7]_i_7/O
                         net (fo=2, routed)           0.856     7.038    Oper_Start_in_module/ASRegister/Q[7]_i_7_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.162 f  Oper_Start_in_module/ASRegister/Q[7]_i_5/O
                         net (fo=2, routed)           0.161     7.323    Oper_Start_in_module/XRegister/Q_reg[2]_4
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.447 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.311     7.758    Oper_Start_in_module/XRegister/Q[9]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  Oper_Start_in_module/XRegister/Q[14]_i_5/O
                         net (fo=1, routed)           0.287     8.169    Oper_Start_in_module/XRegister/Q[14]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4__0/O
                         net (fo=3, routed)           0.305     8.598    Oper_Start_in_module/XRegister/Q[14]_i_4__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.722 f  Oper_Start_in_module/XRegister/Q[19]_i_5__0/O
                         net (fo=1, routed)           0.151     8.873    Oper_Start_in_module/XRegister/Q[19]_i_5__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.997 f  Oper_Start_in_module/XRegister/Q[19]_i_4__0/O
                         net (fo=3, routed)           0.339     9.336    Oper_Start_in_module/XRegister/Q[19]_i_4__0_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.460 f  Oper_Start_in_module/XRegister/Q[24]_i_5__0/O
                         net (fo=1, routed)           0.284     9.744    Oper_Start_in_module/XRegister/Q[24]_i_5__0_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     9.868 f  Oper_Start_in_module/XRegister/Q[24]_i_4__0/O
                         net (fo=2, routed)           0.161    10.028    Oper_Start_in_module/ASRegister/Q_reg[0]_4
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124    10.152 f  Oper_Start_in_module/ASRegister/Q[1]_i_4__0/O
                         net (fo=3, routed)           0.348    10.501    Oper_Start_in_module/ASRegister/Q_reg[1]_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.625 f  Oper_Start_in_module/ASRegister/overflow_flag_OBUF_inst_i_5/O
                         net (fo=8, routed)           0.347    10.972    FS_Module/add_overflow_flag
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.096 r  FS_Module/overflow_flag_OBUF_inst_i_3/O
                         net (fo=45, routed)          0.751    11.847    Sel_B/FSM_exp_operation_A_S
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124    11.971 r  Sel_B/Q[3]_i_3__0/O
                         net (fo=2, routed)           0.439    12.410    Exp_Operation_Module/exp_add_subt/DI[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  Exp_Operation_Module/exp_add_subt/Q[3]_i_6/O
                         net (fo=1, routed)           0.000    12.534    Exp_Operation_Module/exp_add_subt/Q[3]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.935 r  Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.935    Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.049 r  Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.049    Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.271 r  Exp_Operation_Module/exp_add_subt/overflow_flag_OBUF_inst_i_2/O[0]
                         net (fo=34, routed)          0.652    13.923    FS_Module/FSM_sequential_state_reg_reg[2]_0[0]
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.299    14.222 r  FS_Module/Q[3]_i_1__4/O
                         net (fo=1, routed)           0.000    14.222    final_result_ieee_Module/Final_Result_IEEE/D[3]
    SLICE_X1Y85          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.597    14.414    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[3]/C
                         clock pessimism              0.323    14.737    
                         clock uncertainty           -0.035    14.701    
    SLICE_X1Y85          FDCE (Setup_fdce_C_D)        0.031    14.732    final_result_ieee_Module/Final_Result_IEEE/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -14.222    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/ASRegister/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 3.290ns (34.859%)  route 6.148ns (65.141%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 14.412 - 10.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.717     4.777    Oper_Start_in_module/ASRegister/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  Oper_Start_in_module/ASRegister/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.518     5.295 r  Oper_Start_in_module/ASRegister/Q_reg[0]/Q
                         net (fo=49, routed)          0.763     6.058    Oper_Start_in_module/ASRegister/intAS
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     6.182 r  Oper_Start_in_module/ASRegister/Q[7]_i_7/O
                         net (fo=2, routed)           0.856     7.038    Oper_Start_in_module/ASRegister/Q[7]_i_7_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.162 f  Oper_Start_in_module/ASRegister/Q[7]_i_5/O
                         net (fo=2, routed)           0.161     7.323    Oper_Start_in_module/XRegister/Q_reg[2]_4
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.447 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.311     7.758    Oper_Start_in_module/XRegister/Q[9]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  Oper_Start_in_module/XRegister/Q[14]_i_5/O
                         net (fo=1, routed)           0.287     8.169    Oper_Start_in_module/XRegister/Q[14]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4__0/O
                         net (fo=3, routed)           0.305     8.598    Oper_Start_in_module/XRegister/Q[14]_i_4__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.722 f  Oper_Start_in_module/XRegister/Q[19]_i_5__0/O
                         net (fo=1, routed)           0.151     8.873    Oper_Start_in_module/XRegister/Q[19]_i_5__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.997 f  Oper_Start_in_module/XRegister/Q[19]_i_4__0/O
                         net (fo=3, routed)           0.339     9.336    Oper_Start_in_module/XRegister/Q[19]_i_4__0_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.460 f  Oper_Start_in_module/XRegister/Q[24]_i_5__0/O
                         net (fo=1, routed)           0.284     9.744    Oper_Start_in_module/XRegister/Q[24]_i_5__0_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     9.868 f  Oper_Start_in_module/XRegister/Q[24]_i_4__0/O
                         net (fo=2, routed)           0.161    10.028    Oper_Start_in_module/ASRegister/Q_reg[0]_4
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124    10.152 f  Oper_Start_in_module/ASRegister/Q[1]_i_4__0/O
                         net (fo=3, routed)           0.348    10.501    Oper_Start_in_module/ASRegister/Q_reg[1]_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.625 f  Oper_Start_in_module/ASRegister/overflow_flag_OBUF_inst_i_5/O
                         net (fo=8, routed)           0.347    10.972    FS_Module/add_overflow_flag
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.096 r  FS_Module/overflow_flag_OBUF_inst_i_3/O
                         net (fo=45, routed)          0.751    11.847    Sel_B/FSM_exp_operation_A_S
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124    11.971 r  Sel_B/Q[3]_i_3__0/O
                         net (fo=2, routed)           0.439    12.410    Exp_Operation_Module/exp_add_subt/DI[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  Exp_Operation_Module/exp_add_subt/Q[3]_i_6/O
                         net (fo=1, routed)           0.000    12.534    Exp_Operation_Module/exp_add_subt/Q[3]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.935 r  Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.935    Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.049 r  Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.049    Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.271 r  Exp_Operation_Module/exp_add_subt/overflow_flag_OBUF_inst_i_2/O[0]
                         net (fo=34, routed)          0.645    13.916    FS_Module/FSM_sequential_state_reg_reg[2]_0[0]
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.299    14.215 r  FS_Module/Q[19]_i_1__3/O
                         net (fo=1, routed)           0.000    14.215    final_result_ieee_Module/Final_Result_IEEE/D[19]
    SLICE_X3Y83          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.595    14.412    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[19]/C
                         clock pessimism              0.323    14.735    
                         clock uncertainty           -0.035    14.699    
    SLICE_X3Y83          FDCE (Setup_fdce_C_D)        0.031    14.730    final_result_ieee_Module/Final_Result_IEEE/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/ASRegister/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 3.290ns (34.859%)  route 6.148ns (65.141%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 14.414 - 10.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.717     4.777    Oper_Start_in_module/ASRegister/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  Oper_Start_in_module/ASRegister/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.518     5.295 r  Oper_Start_in_module/ASRegister/Q_reg[0]/Q
                         net (fo=49, routed)          0.763     6.058    Oper_Start_in_module/ASRegister/intAS
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     6.182 r  Oper_Start_in_module/ASRegister/Q[7]_i_7/O
                         net (fo=2, routed)           0.856     7.038    Oper_Start_in_module/ASRegister/Q[7]_i_7_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.162 f  Oper_Start_in_module/ASRegister/Q[7]_i_5/O
                         net (fo=2, routed)           0.161     7.323    Oper_Start_in_module/XRegister/Q_reg[2]_4
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.447 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.311     7.758    Oper_Start_in_module/XRegister/Q[9]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  Oper_Start_in_module/XRegister/Q[14]_i_5/O
                         net (fo=1, routed)           0.287     8.169    Oper_Start_in_module/XRegister/Q[14]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4__0/O
                         net (fo=3, routed)           0.305     8.598    Oper_Start_in_module/XRegister/Q[14]_i_4__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.722 f  Oper_Start_in_module/XRegister/Q[19]_i_5__0/O
                         net (fo=1, routed)           0.151     8.873    Oper_Start_in_module/XRegister/Q[19]_i_5__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.997 f  Oper_Start_in_module/XRegister/Q[19]_i_4__0/O
                         net (fo=3, routed)           0.339     9.336    Oper_Start_in_module/XRegister/Q[19]_i_4__0_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.460 f  Oper_Start_in_module/XRegister/Q[24]_i_5__0/O
                         net (fo=1, routed)           0.284     9.744    Oper_Start_in_module/XRegister/Q[24]_i_5__0_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     9.868 f  Oper_Start_in_module/XRegister/Q[24]_i_4__0/O
                         net (fo=2, routed)           0.161    10.028    Oper_Start_in_module/ASRegister/Q_reg[0]_4
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124    10.152 f  Oper_Start_in_module/ASRegister/Q[1]_i_4__0/O
                         net (fo=3, routed)           0.348    10.501    Oper_Start_in_module/ASRegister/Q_reg[1]_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.625 f  Oper_Start_in_module/ASRegister/overflow_flag_OBUF_inst_i_5/O
                         net (fo=8, routed)           0.347    10.972    FS_Module/add_overflow_flag
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.096 r  FS_Module/overflow_flag_OBUF_inst_i_3/O
                         net (fo=45, routed)          0.751    11.847    Sel_B/FSM_exp_operation_A_S
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124    11.971 r  Sel_B/Q[3]_i_3__0/O
                         net (fo=2, routed)           0.439    12.410    Exp_Operation_Module/exp_add_subt/DI[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  Exp_Operation_Module/exp_add_subt/Q[3]_i_6/O
                         net (fo=1, routed)           0.000    12.534    Exp_Operation_Module/exp_add_subt/Q[3]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.935 r  Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.935    Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.049 r  Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.049    Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.271 r  Exp_Operation_Module/exp_add_subt/overflow_flag_OBUF_inst_i_2/O[0]
                         net (fo=34, routed)          0.645    13.916    FS_Module/FSM_sequential_state_reg_reg[2]_0[0]
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.299    14.215 r  FS_Module/Q[23]_i_1__3/O
                         net (fo=1, routed)           0.000    14.215    final_result_ieee_Module/Final_Result_IEEE/D[23]
    SLICE_X3Y85          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.597    14.414    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[23]/C
                         clock pessimism              0.323    14.737    
                         clock uncertainty           -0.035    14.701    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.031    14.732    final_result_ieee_Module/Final_Result_IEEE/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/ASRegister/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 3.290ns (34.704%)  route 6.190ns (65.296%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 14.413 - 10.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.717     4.777    Oper_Start_in_module/ASRegister/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  Oper_Start_in_module/ASRegister/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.518     5.295 r  Oper_Start_in_module/ASRegister/Q_reg[0]/Q
                         net (fo=49, routed)          0.763     6.058    Oper_Start_in_module/ASRegister/intAS
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     6.182 r  Oper_Start_in_module/ASRegister/Q[7]_i_7/O
                         net (fo=2, routed)           0.856     7.038    Oper_Start_in_module/ASRegister/Q[7]_i_7_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.162 f  Oper_Start_in_module/ASRegister/Q[7]_i_5/O
                         net (fo=2, routed)           0.161     7.323    Oper_Start_in_module/XRegister/Q_reg[2]_4
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.447 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.311     7.758    Oper_Start_in_module/XRegister/Q[9]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  Oper_Start_in_module/XRegister/Q[14]_i_5/O
                         net (fo=1, routed)           0.287     8.169    Oper_Start_in_module/XRegister/Q[14]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4__0/O
                         net (fo=3, routed)           0.305     8.598    Oper_Start_in_module/XRegister/Q[14]_i_4__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.722 f  Oper_Start_in_module/XRegister/Q[19]_i_5__0/O
                         net (fo=1, routed)           0.151     8.873    Oper_Start_in_module/XRegister/Q[19]_i_5__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.997 f  Oper_Start_in_module/XRegister/Q[19]_i_4__0/O
                         net (fo=3, routed)           0.339     9.336    Oper_Start_in_module/XRegister/Q[19]_i_4__0_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.460 f  Oper_Start_in_module/XRegister/Q[24]_i_5__0/O
                         net (fo=1, routed)           0.284     9.744    Oper_Start_in_module/XRegister/Q[24]_i_5__0_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     9.868 f  Oper_Start_in_module/XRegister/Q[24]_i_4__0/O
                         net (fo=2, routed)           0.161    10.028    Oper_Start_in_module/ASRegister/Q_reg[0]_4
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124    10.152 f  Oper_Start_in_module/ASRegister/Q[1]_i_4__0/O
                         net (fo=3, routed)           0.348    10.501    Oper_Start_in_module/ASRegister/Q_reg[1]_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.625 f  Oper_Start_in_module/ASRegister/overflow_flag_OBUF_inst_i_5/O
                         net (fo=8, routed)           0.347    10.972    FS_Module/add_overflow_flag
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.096 r  FS_Module/overflow_flag_OBUF_inst_i_3/O
                         net (fo=45, routed)          0.751    11.847    Sel_B/FSM_exp_operation_A_S
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124    11.971 r  Sel_B/Q[3]_i_3__0/O
                         net (fo=2, routed)           0.439    12.410    Exp_Operation_Module/exp_add_subt/DI[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  Exp_Operation_Module/exp_add_subt/Q[3]_i_6/O
                         net (fo=1, routed)           0.000    12.534    Exp_Operation_Module/exp_add_subt/Q[3]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.935 r  Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.935    Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.049 r  Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.049    Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.271 r  Exp_Operation_Module/exp_add_subt/overflow_flag_OBUF_inst_i_2/O[0]
                         net (fo=34, routed)          0.687    13.958    FS_Module/FSM_sequential_state_reg_reg[2]_0[0]
    SLICE_X2Y84          LUT3 (Prop_lut3_I1_O)        0.299    14.257 r  FS_Module/Q[11]_i_1__3/O
                         net (fo=1, routed)           0.000    14.257    final_result_ieee_Module/Final_Result_IEEE/D[11]
    SLICE_X2Y84          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.596    14.413    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[11]/C
                         clock pessimism              0.323    14.736    
                         clock uncertainty           -0.035    14.700    
    SLICE_X2Y84          FDCE (Setup_fdce_C_D)        0.081    14.781    final_result_ieee_Module/Final_Result_IEEE/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/ASRegister/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.474ns  (logic 3.319ns (35.032%)  route 6.155ns (64.968%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 14.414 - 10.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.717     4.777    Oper_Start_in_module/ASRegister/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  Oper_Start_in_module/ASRegister/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.518     5.295 r  Oper_Start_in_module/ASRegister/Q_reg[0]/Q
                         net (fo=49, routed)          0.763     6.058    Oper_Start_in_module/ASRegister/intAS
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     6.182 r  Oper_Start_in_module/ASRegister/Q[7]_i_7/O
                         net (fo=2, routed)           0.856     7.038    Oper_Start_in_module/ASRegister/Q[7]_i_7_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.162 f  Oper_Start_in_module/ASRegister/Q[7]_i_5/O
                         net (fo=2, routed)           0.161     7.323    Oper_Start_in_module/XRegister/Q_reg[2]_4
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.447 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.311     7.758    Oper_Start_in_module/XRegister/Q[9]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  Oper_Start_in_module/XRegister/Q[14]_i_5/O
                         net (fo=1, routed)           0.287     8.169    Oper_Start_in_module/XRegister/Q[14]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4__0/O
                         net (fo=3, routed)           0.305     8.598    Oper_Start_in_module/XRegister/Q[14]_i_4__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.722 f  Oper_Start_in_module/XRegister/Q[19]_i_5__0/O
                         net (fo=1, routed)           0.151     8.873    Oper_Start_in_module/XRegister/Q[19]_i_5__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.997 f  Oper_Start_in_module/XRegister/Q[19]_i_4__0/O
                         net (fo=3, routed)           0.339     9.336    Oper_Start_in_module/XRegister/Q[19]_i_4__0_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.460 f  Oper_Start_in_module/XRegister/Q[24]_i_5__0/O
                         net (fo=1, routed)           0.284     9.744    Oper_Start_in_module/XRegister/Q[24]_i_5__0_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     9.868 f  Oper_Start_in_module/XRegister/Q[24]_i_4__0/O
                         net (fo=2, routed)           0.161    10.028    Oper_Start_in_module/ASRegister/Q_reg[0]_4
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124    10.152 f  Oper_Start_in_module/ASRegister/Q[1]_i_4__0/O
                         net (fo=3, routed)           0.348    10.501    Oper_Start_in_module/ASRegister/Q_reg[1]_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.625 f  Oper_Start_in_module/ASRegister/overflow_flag_OBUF_inst_i_5/O
                         net (fo=8, routed)           0.347    10.972    FS_Module/add_overflow_flag
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.096 r  FS_Module/overflow_flag_OBUF_inst_i_3/O
                         net (fo=45, routed)          0.751    11.847    Sel_B/FSM_exp_operation_A_S
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124    11.971 r  Sel_B/Q[3]_i_3__0/O
                         net (fo=2, routed)           0.439    12.410    Exp_Operation_Module/exp_add_subt/DI[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  Exp_Operation_Module/exp_add_subt/Q[3]_i_6/O
                         net (fo=1, routed)           0.000    12.534    Exp_Operation_Module/exp_add_subt/Q[3]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.935 r  Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.935    Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.049 r  Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.049    Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.271 r  Exp_Operation_Module/exp_add_subt/overflow_flag_OBUF_inst_i_2/O[0]
                         net (fo=34, routed)          0.652    13.923    FS_Module/FSM_sequential_state_reg_reg[2]_0[0]
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.328    14.251 r  FS_Module/Q[5]_i_1__3/O
                         net (fo=1, routed)           0.000    14.251    final_result_ieee_Module/Final_Result_IEEE/D[5]
    SLICE_X1Y85          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.597    14.414    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[5]/C
                         clock pessimism              0.323    14.737    
                         clock uncertainty           -0.035    14.701    
    SLICE_X1Y85          FDCE (Setup_fdce_C_D)        0.075    14.776    final_result_ieee_Module/Final_Result_IEEE/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                         -14.251    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/ASRegister/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.469ns  (logic 3.290ns (34.744%)  route 6.179ns (65.256%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 14.413 - 10.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.717     4.777    Oper_Start_in_module/ASRegister/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  Oper_Start_in_module/ASRegister/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.518     5.295 r  Oper_Start_in_module/ASRegister/Q_reg[0]/Q
                         net (fo=49, routed)          0.763     6.058    Oper_Start_in_module/ASRegister/intAS
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     6.182 r  Oper_Start_in_module/ASRegister/Q[7]_i_7/O
                         net (fo=2, routed)           0.856     7.038    Oper_Start_in_module/ASRegister/Q[7]_i_7_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.162 f  Oper_Start_in_module/ASRegister/Q[7]_i_5/O
                         net (fo=2, routed)           0.161     7.323    Oper_Start_in_module/XRegister/Q_reg[2]_4
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.447 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.311     7.758    Oper_Start_in_module/XRegister/Q[9]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  Oper_Start_in_module/XRegister/Q[14]_i_5/O
                         net (fo=1, routed)           0.287     8.169    Oper_Start_in_module/XRegister/Q[14]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4__0/O
                         net (fo=3, routed)           0.305     8.598    Oper_Start_in_module/XRegister/Q[14]_i_4__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.722 f  Oper_Start_in_module/XRegister/Q[19]_i_5__0/O
                         net (fo=1, routed)           0.151     8.873    Oper_Start_in_module/XRegister/Q[19]_i_5__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.997 f  Oper_Start_in_module/XRegister/Q[19]_i_4__0/O
                         net (fo=3, routed)           0.339     9.336    Oper_Start_in_module/XRegister/Q[19]_i_4__0_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.460 f  Oper_Start_in_module/XRegister/Q[24]_i_5__0/O
                         net (fo=1, routed)           0.284     9.744    Oper_Start_in_module/XRegister/Q[24]_i_5__0_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     9.868 f  Oper_Start_in_module/XRegister/Q[24]_i_4__0/O
                         net (fo=2, routed)           0.161    10.028    Oper_Start_in_module/ASRegister/Q_reg[0]_4
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124    10.152 f  Oper_Start_in_module/ASRegister/Q[1]_i_4__0/O
                         net (fo=3, routed)           0.348    10.501    Oper_Start_in_module/ASRegister/Q_reg[1]_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.625 f  Oper_Start_in_module/ASRegister/overflow_flag_OBUF_inst_i_5/O
                         net (fo=8, routed)           0.347    10.972    FS_Module/add_overflow_flag
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.096 r  FS_Module/overflow_flag_OBUF_inst_i_3/O
                         net (fo=45, routed)          0.751    11.847    Sel_B/FSM_exp_operation_A_S
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124    11.971 r  Sel_B/Q[3]_i_3__0/O
                         net (fo=2, routed)           0.439    12.410    Exp_Operation_Module/exp_add_subt/DI[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  Exp_Operation_Module/exp_add_subt/Q[3]_i_6/O
                         net (fo=1, routed)           0.000    12.534    Exp_Operation_Module/exp_add_subt/Q[3]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.935 r  Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.935    Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.049 r  Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.049    Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.271 r  Exp_Operation_Module/exp_add_subt/overflow_flag_OBUF_inst_i_2/O[0]
                         net (fo=34, routed)          0.676    13.947    FS_Module/FSM_sequential_state_reg_reg[2]_0[0]
    SLICE_X2Y84          LUT3 (Prop_lut3_I1_O)        0.299    14.246 r  FS_Module/Q[10]_i_1__3/O
                         net (fo=1, routed)           0.000    14.246    final_result_ieee_Module/Final_Result_IEEE/D[10]
    SLICE_X2Y84          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.596    14.413    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[10]/C
                         clock pessimism              0.323    14.736    
                         clock uncertainty           -0.035    14.700    
    SLICE_X2Y84          FDCE (Setup_fdce_C_D)        0.077    14.777    final_result_ieee_Module/Final_Result_IEEE/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                         -14.246    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/ASRegister/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.495ns  (logic 3.316ns (34.923%)  route 6.179ns (65.077%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 14.413 - 10.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.717     4.777    Oper_Start_in_module/ASRegister/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  Oper_Start_in_module/ASRegister/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.518     5.295 r  Oper_Start_in_module/ASRegister/Q_reg[0]/Q
                         net (fo=49, routed)          0.763     6.058    Oper_Start_in_module/ASRegister/intAS
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     6.182 r  Oper_Start_in_module/ASRegister/Q[7]_i_7/O
                         net (fo=2, routed)           0.856     7.038    Oper_Start_in_module/ASRegister/Q[7]_i_7_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.162 f  Oper_Start_in_module/ASRegister/Q[7]_i_5/O
                         net (fo=2, routed)           0.161     7.323    Oper_Start_in_module/XRegister/Q_reg[2]_4
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.447 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.311     7.758    Oper_Start_in_module/XRegister/Q[9]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  Oper_Start_in_module/XRegister/Q[14]_i_5/O
                         net (fo=1, routed)           0.287     8.169    Oper_Start_in_module/XRegister/Q[14]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4__0/O
                         net (fo=3, routed)           0.305     8.598    Oper_Start_in_module/XRegister/Q[14]_i_4__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.722 f  Oper_Start_in_module/XRegister/Q[19]_i_5__0/O
                         net (fo=1, routed)           0.151     8.873    Oper_Start_in_module/XRegister/Q[19]_i_5__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.997 f  Oper_Start_in_module/XRegister/Q[19]_i_4__0/O
                         net (fo=3, routed)           0.339     9.336    Oper_Start_in_module/XRegister/Q[19]_i_4__0_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.460 f  Oper_Start_in_module/XRegister/Q[24]_i_5__0/O
                         net (fo=1, routed)           0.284     9.744    Oper_Start_in_module/XRegister/Q[24]_i_5__0_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     9.868 f  Oper_Start_in_module/XRegister/Q[24]_i_4__0/O
                         net (fo=2, routed)           0.161    10.028    Oper_Start_in_module/ASRegister/Q_reg[0]_4
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124    10.152 f  Oper_Start_in_module/ASRegister/Q[1]_i_4__0/O
                         net (fo=3, routed)           0.348    10.501    Oper_Start_in_module/ASRegister/Q_reg[1]_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.625 f  Oper_Start_in_module/ASRegister/overflow_flag_OBUF_inst_i_5/O
                         net (fo=8, routed)           0.347    10.972    FS_Module/add_overflow_flag
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.096 r  FS_Module/overflow_flag_OBUF_inst_i_3/O
                         net (fo=45, routed)          0.751    11.847    Sel_B/FSM_exp_operation_A_S
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124    11.971 r  Sel_B/Q[3]_i_3__0/O
                         net (fo=2, routed)           0.439    12.410    Exp_Operation_Module/exp_add_subt/DI[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  Exp_Operation_Module/exp_add_subt/Q[3]_i_6/O
                         net (fo=1, routed)           0.000    12.534    Exp_Operation_Module/exp_add_subt/Q[3]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.935 r  Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.935    Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.049 r  Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.049    Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.271 r  Exp_Operation_Module/exp_add_subt/overflow_flag_OBUF_inst_i_2/O[0]
                         net (fo=34, routed)          0.676    13.947    FS_Module/FSM_sequential_state_reg_reg[2]_0[0]
    SLICE_X2Y84          LUT3 (Prop_lut3_I1_O)        0.325    14.272 r  FS_Module/Q[9]_i_1__3/O
                         net (fo=1, routed)           0.000    14.272    final_result_ieee_Module/Final_Result_IEEE/D[9]
    SLICE_X2Y84          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.596    14.413    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[9]/C
                         clock pessimism              0.323    14.736    
                         clock uncertainty           -0.035    14.700    
    SLICE_X2Y84          FDCE (Setup_fdce_C_D)        0.118    14.818    final_result_ieee_Module/Final_Result_IEEE/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/ASRegister/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.449ns  (logic 3.284ns (34.754%)  route 6.165ns (65.246%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 14.413 - 10.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.717     4.777    Oper_Start_in_module/ASRegister/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  Oper_Start_in_module/ASRegister/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.518     5.295 r  Oper_Start_in_module/ASRegister/Q_reg[0]/Q
                         net (fo=49, routed)          0.763     6.058    Oper_Start_in_module/ASRegister/intAS
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.124     6.182 r  Oper_Start_in_module/ASRegister/Q[7]_i_7/O
                         net (fo=2, routed)           0.856     7.038    Oper_Start_in_module/ASRegister/Q[7]_i_7_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.162 f  Oper_Start_in_module/ASRegister/Q[7]_i_5/O
                         net (fo=2, routed)           0.161     7.323    Oper_Start_in_module/XRegister/Q_reg[2]_4
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.447 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.311     7.758    Oper_Start_in_module/XRegister/Q[9]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  Oper_Start_in_module/XRegister/Q[14]_i_5/O
                         net (fo=1, routed)           0.287     8.169    Oper_Start_in_module/XRegister/Q[14]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4__0/O
                         net (fo=3, routed)           0.305     8.598    Oper_Start_in_module/XRegister/Q[14]_i_4__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.722 f  Oper_Start_in_module/XRegister/Q[19]_i_5__0/O
                         net (fo=1, routed)           0.151     8.873    Oper_Start_in_module/XRegister/Q[19]_i_5__0_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.997 f  Oper_Start_in_module/XRegister/Q[19]_i_4__0/O
                         net (fo=3, routed)           0.339     9.336    Oper_Start_in_module/XRegister/Q[19]_i_4__0_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.460 f  Oper_Start_in_module/XRegister/Q[24]_i_5__0/O
                         net (fo=1, routed)           0.284     9.744    Oper_Start_in_module/XRegister/Q[24]_i_5__0_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     9.868 f  Oper_Start_in_module/XRegister/Q[24]_i_4__0/O
                         net (fo=2, routed)           0.161    10.028    Oper_Start_in_module/ASRegister/Q_reg[0]_4
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124    10.152 f  Oper_Start_in_module/ASRegister/Q[1]_i_4__0/O
                         net (fo=3, routed)           0.348    10.501    Oper_Start_in_module/ASRegister/Q_reg[1]_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.625 f  Oper_Start_in_module/ASRegister/overflow_flag_OBUF_inst_i_5/O
                         net (fo=8, routed)           0.347    10.972    FS_Module/add_overflow_flag
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.096 r  FS_Module/overflow_flag_OBUF_inst_i_3/O
                         net (fo=45, routed)          0.751    11.847    Sel_B/FSM_exp_operation_A_S
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124    11.971 r  Sel_B/Q[3]_i_3__0/O
                         net (fo=2, routed)           0.439    12.410    Exp_Operation_Module/exp_add_subt/DI[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  Exp_Operation_Module/exp_add_subt/Q[3]_i_6/O
                         net (fo=1, routed)           0.000    12.534    Exp_Operation_Module/exp_add_subt/Q[3]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.935 r  Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.935    Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.049 r  Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.049    Exp_Operation_Module/exp_add_subt/Q_reg[7]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.271 r  Exp_Operation_Module/exp_add_subt/overflow_flag_OBUF_inst_i_2/O[0]
                         net (fo=34, routed)          0.662    13.933    FS_Module/FSM_sequential_state_reg_reg[2]_0[0]
    SLICE_X3Y84          LUT3 (Prop_lut3_I1_O)        0.293    14.226 r  FS_Module/Q[22]_i_1__3/O
                         net (fo=1, routed)           0.000    14.226    final_result_ieee_Module/Final_Result_IEEE/D[22]
    SLICE_X3Y84          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.596    14.413    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[22]/C
                         clock pessimism              0.323    14.736    
                         clock uncertainty           -0.035    14.700    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)        0.075    14.775    final_result_ieee_Module/Final_Result_IEEE/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -14.226    
  -------------------------------------------------------------------
                         slack                                  0.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/MRegister/Q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.571     1.413    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  Oper_Start_in_module/XRegister/Q_reg[13]/Q
                         net (fo=5, routed)           0.103     1.658    Oper_Start_in_module/XRegister/Q_reg[25]_1[13]
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.045     1.703 r  Oper_Start_in_module/XRegister/Q[13]_i_1__1/O
                         net (fo=1, routed)           0.000     1.703    Oper_Start_in_module/MRegister/D[13]
    SLICE_X8Y89          FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.842     1.931    Oper_Start_in_module/MRegister/clk_IBUF_BUFG
    SLICE_X8Y89          FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[13]/C
                         clock pessimism             -0.504     1.426    
    SLICE_X8Y89          FDCE (Hold_fdce_C_D)         0.121     1.547    Oper_Start_in_module/MRegister/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sel_C/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.895%)  route 0.147ns (44.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.594     1.436    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=31, routed)          0.147     1.724    FS_Module/out[1]
    SLICE_X1Y80          LUT5 (Prop_lut5_I2_O)        0.045     1.769 r  FS_Module/Q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.769    Sel_C/FSM_sequential_state_reg_reg[2]
    SLICE_X1Y80          FDCE                                         r  Sel_C/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.865     1.954    Sel_C/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Sel_C/Q_reg[0]/C
                         clock pessimism             -0.504     1.449    
    SLICE_X1Y80          FDCE (Hold_fdce_C_D)         0.091     1.540    Sel_C/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Exp_Operation_Module/exp_result/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.010%)  route 0.194ns (50.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.597     1.439    Exp_Operation_Module/exp_result/CLK
    SLICE_X1Y83          FDCE                                         r  Exp_Operation_Module/exp_result/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  Exp_Operation_Module/exp_result/Q_reg[6]/Q
                         net (fo=2, routed)           0.194     1.774    FS_Module/Q[6]
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.045     1.819 r  FS_Module/Q[29]_i_1__1/O
                         net (fo=1, routed)           0.000     1.819    final_result_ieee_Module/Final_Result_IEEE/D[29]
    SLICE_X2Y84          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.869     1.958    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[29]/C
                         clock pessimism             -0.503     1.454    
    SLICE_X2Y84          FDCE (Hold_fdce_C_D)         0.121     1.575    final_result_ieee_Module/Final_Result_IEEE/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/mRegister/Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.192ns (44.551%)  route 0.239ns (55.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.571     1.413    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  Oper_Start_in_module/XRegister/Q_reg[19]/Q
                         net (fo=5, routed)           0.239     1.793    Oper_Start_in_module/XRegister/Q_reg[25]_1[19]
    SLICE_X7Y89          LUT3 (Prop_lut3_I2_O)        0.051     1.844 r  Oper_Start_in_module/XRegister/Q[19]_i_1__2/O
                         net (fo=1, routed)           0.000     1.844    Oper_Start_in_module/mRegister/D[19]
    SLICE_X7Y89          FDCE                                         r  Oper_Start_in_module/mRegister/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.870     1.959    Oper_Start_in_module/mRegister/clk_IBUF_BUFG
    SLICE_X7Y89          FDCE                                         r  Oper_Start_in_module/mRegister/Q_reg[19]/C
                         clock pessimism             -0.480     1.478    
    SLICE_X7Y89          FDCE (Hold_fdce_C_D)         0.107     1.585    Oper_Start_in_module/mRegister/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Oper_Start_in_module/MRegister/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.573%)  route 0.160ns (43.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.569     1.411    Oper_Start_in_module/MRegister/clk_IBUF_BUFG
    SLICE_X8Y84          FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDCE (Prop_fdce_C_Q)         0.164     1.575 r  Oper_Start_in_module/MRegister/Q_reg[3]/Q
                         net (fo=6, routed)           0.160     1.736    Oper_Start_in_module/ASRegister/Q_reg[22][2]
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.045     1.781 r  Oper_Start_in_module/ASRegister/Q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.781    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[25]_0[6]
    SLICE_X9Y84          FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.838     1.927    Add_Subt_Sgf_module/Add_Subt_Result/CLK
    SLICE_X9Y84          FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[6]/C
                         clock pessimism             -0.502     1.424    
    SLICE_X9Y84          FDCE (Hold_fdce_C_D)         0.092     1.516    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/MRegister/Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.768%)  route 0.239ns (56.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.571     1.413    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  Oper_Start_in_module/XRegister/Q_reg[19]/Q
                         net (fo=5, routed)           0.239     1.793    Oper_Start_in_module/XRegister/Q_reg[25]_1[19]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.045     1.838 r  Oper_Start_in_module/XRegister/Q[19]_i_1__1/O
                         net (fo=1, routed)           0.000     1.838    Oper_Start_in_module/MRegister/D[19]
    SLICE_X7Y89          FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.870     1.959    Oper_Start_in_module/MRegister/clk_IBUF_BUFG
    SLICE_X7Y89          FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[19]/C
                         clock pessimism             -0.480     1.478    
    SLICE_X7Y89          FDCE (Hold_fdce_C_D)         0.092     1.570    Oper_Start_in_module/MRegister/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/mRegister/Q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.190ns (40.655%)  route 0.277ns (59.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.571     1.413    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X9Y88          FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  Oper_Start_in_module/XRegister/Q_reg[26]/Q
                         net (fo=5, routed)           0.277     1.832    Oper_Start_in_module/XRegister/Q_reg[25]_1[26]
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.049     1.881 r  Oper_Start_in_module/XRegister/Q[26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.881    Oper_Start_in_module/mRegister/D[26]
    SLICE_X6Y88          FDCE                                         r  Oper_Start_in_module/mRegister/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.870     1.959    Oper_Start_in_module/mRegister/clk_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  Oper_Start_in_module/mRegister/Q_reg[26]/C
                         clock pessimism             -0.480     1.478    
    SLICE_X6Y88          FDCE (Hold_fdce_C_D)         0.131     1.609    Oper_Start_in_module/mRegister/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/MRegister/Q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.143%)  route 0.277ns (59.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.571     1.413    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X9Y88          FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  Oper_Start_in_module/XRegister/Q_reg[26]/Q
                         net (fo=5, routed)           0.277     1.832    Oper_Start_in_module/XRegister/Q_reg[25]_1[26]
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.045     1.877 r  Oper_Start_in_module/XRegister/Q[26]_i_1/O
                         net (fo=1, routed)           0.000     1.877    Oper_Start_in_module/MRegister/D[26]
    SLICE_X6Y88          FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.870     1.959    Oper_Start_in_module/MRegister/clk_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[26]/C
                         clock pessimism             -0.480     1.478    
    SLICE_X6Y88          FDCE (Hold_fdce_C_D)         0.121     1.599    Oper_Start_in_module/MRegister/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Sel_B/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sel_B/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.599     1.441    Sel_B/clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  Sel_B/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  Sel_B/Q_reg[0]/Q
                         net (fo=21, routed)          0.185     1.767    Sel_B/FSM_selector_B[0]
    SLICE_X0Y87          LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  Sel_B/Q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.812    Sel_B/Q[0]_i_1__0_n_0
    SLICE_X0Y87          FDCE                                         r  Sel_B/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.871     1.960    Sel_B/clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  Sel_B/Q_reg[0]/C
                         clock pessimism             -0.518     1.441    
    SLICE_X0Y87          FDCE (Hold_fdce_C_D)         0.091     1.532    Sel_B/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/mRegister/Q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.190ns (40.183%)  route 0.283ns (59.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.571     1.413    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  Oper_Start_in_module/XRegister/Q_reg[30]/Q
                         net (fo=5, routed)           0.283     1.837    Oper_Start_in_module/XRegister/Q_reg[25]_1[30]
    SLICE_X5Y89          LUT3 (Prop_lut3_I2_O)        0.049     1.886 r  Oper_Start_in_module/XRegister/Q[30]_i_1__1/O
                         net (fo=1, routed)           0.000     1.886    Oper_Start_in_module/mRegister/D[30]
    SLICE_X5Y89          FDCE                                         r  Oper_Start_in_module/mRegister/Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.870     1.959    Oper_Start_in_module/mRegister/clk_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  Oper_Start_in_module/mRegister/Q_reg[30]/C
                         clock pessimism             -0.480     1.478    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.107     1.585    Oper_Start_in_module/mRegister/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y85   Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y85   Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y88   Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y87    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y87    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y87    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y88    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y88   Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y88    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y82    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y81    Barrel_Shifter_module/Output_Reg/Q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79    Barrel_Shifter_module/Output_Reg/Q_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y80    Barrel_Shifter_module/Output_Reg/Q_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79    Barrel_Shifter_module/Output_Reg/Q_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y81    Barrel_Shifter_module/Output_Reg/Q_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80    Barrel_Shifter_module/Output_Reg/Q_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80    Barrel_Shifter_module/Output_Reg/Q_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y87    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y84   Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y84   Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y78    Barrel_Shifter_module/Output_Reg/Q_reg[15]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.992ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.580ns (12.021%)  route 4.245ns (87.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.711     4.771    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.227 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=31, routed)          1.889     7.115    FS_Module/out[1]
    SLICE_X1Y88          LUT4 (Prop_lut4_I3_O)        0.124     7.239 f  FS_Module/Q[1]_i_2/O
                         net (fo=98, routed)          2.356     9.595    Barrel_Shifter_module/Output_Reg/AR[0]
    SLICE_X7Y79          FDCE                                         f  Barrel_Shifter_module/Output_Reg/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.589    14.406    Barrel_Shifter_module/Output_Reg/CLK
    SLICE_X7Y79          FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[18]/C
                         clock pessimism              0.323    14.729    
                         clock uncertainty           -0.035    14.693    
    SLICE_X7Y79          FDCE (Recov_fdce_C_CLR)     -0.405    14.288    Barrel_Shifter_module/Output_Reg/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.580ns (12.196%)  route 4.175ns (87.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.711     4.771    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.227 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=31, routed)          1.889     7.115    FS_Module/out[1]
    SLICE_X1Y88          LUT4 (Prop_lut4_I3_O)        0.124     7.239 f  FS_Module/Q[1]_i_2/O
                         net (fo=98, routed)          2.287     9.526    Barrel_Shifter_module/Output_Reg/AR[0]
    SLICE_X7Y80          FDCE                                         f  Barrel_Shifter_module/Output_Reg/Q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.589    14.406    Barrel_Shifter_module/Output_Reg/CLK
    SLICE_X7Y80          FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[23]/C
                         clock pessimism              0.323    14.729    
                         clock uncertainty           -0.035    14.693    
    SLICE_X7Y80          FDCE (Recov_fdce_C_CLR)     -0.405    14.288    Barrel_Shifter_module/Output_Reg/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.580ns (12.196%)  route 4.175ns (87.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.711     4.771    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.227 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=31, routed)          1.889     7.115    FS_Module/out[1]
    SLICE_X1Y88          LUT4 (Prop_lut4_I3_O)        0.124     7.239 f  FS_Module/Q[1]_i_2/O
                         net (fo=98, routed)          2.287     9.526    Barrel_Shifter_module/Output_Reg/AR[0]
    SLICE_X7Y80          FDCE                                         f  Barrel_Shifter_module/Output_Reg/Q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.589    14.406    Barrel_Shifter_module/Output_Reg/CLK
    SLICE_X7Y80          FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[24]/C
                         clock pessimism              0.323    14.729    
                         clock uncertainty           -0.035    14.693    
    SLICE_X7Y80          FDCE (Recov_fdce_C_CLR)     -0.405    14.288    Barrel_Shifter_module/Output_Reg/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.580ns (12.021%)  route 4.245ns (87.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.711     4.771    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.227 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=31, routed)          1.889     7.115    FS_Module/out[1]
    SLICE_X1Y88          LUT4 (Prop_lut4_I3_O)        0.124     7.239 f  FS_Module/Q[1]_i_2/O
                         net (fo=98, routed)          2.356     9.595    Barrel_Shifter_module/Output_Reg/AR[0]
    SLICE_X6Y79          FDCE                                         f  Barrel_Shifter_module/Output_Reg/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.589    14.406    Barrel_Shifter_module/Output_Reg/CLK
    SLICE_X6Y79          FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[10]/C
                         clock pessimism              0.323    14.729    
                         clock uncertainty           -0.035    14.693    
    SLICE_X6Y79          FDCE (Recov_fdce_C_CLR)     -0.319    14.374    Barrel_Shifter_module/Output_Reg/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.580ns (12.297%)  route 4.137ns (87.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.711     4.771    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.227 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          1.731     6.957    FS_Module/out[3]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.124     7.081 f  FS_Module/Q[30]_i_1__0/O
                         net (fo=98, routed)          2.406     9.487    Oper_Start_in_module/XRegister/AR[0]
    SLICE_X10Y81         FDCE                                         f  Oper_Start_in_module/XRegister/Q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.514    14.331    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X10Y81         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[23]/C
                         clock pessimism              0.323    14.654    
                         clock uncertainty           -0.035    14.618    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319    14.299    Oper_Start_in_module/XRegister/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.580ns (12.297%)  route 4.137ns (87.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.711     4.771    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.227 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          1.731     6.957    FS_Module/out[3]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.124     7.081 f  FS_Module/Q[30]_i_1__0/O
                         net (fo=98, routed)          2.406     9.487    Oper_Start_in_module/XRegister/AR[0]
    SLICE_X10Y81         FDCE                                         f  Oper_Start_in_module/XRegister/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.514    14.331    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X10Y81         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[4]/C
                         clock pessimism              0.323    14.654    
                         clock uncertainty           -0.035    14.618    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319    14.299    Oper_Start_in_module/XRegister/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.580ns (12.297%)  route 4.137ns (87.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.711     4.771    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.227 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          1.731     6.957    FS_Module/out[3]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.124     7.081 f  FS_Module/Q[30]_i_1__0/O
                         net (fo=98, routed)          2.406     9.487    Oper_Start_in_module/XRegister/AR[0]
    SLICE_X10Y81         FDCE                                         f  Oper_Start_in_module/XRegister/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.514    14.331    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X10Y81         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[6]/C
                         clock pessimism              0.323    14.654    
                         clock uncertainty           -0.035    14.618    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319    14.299    Oper_Start_in_module/XRegister/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.580ns (12.297%)  route 4.137ns (87.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.711     4.771    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.227 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          1.731     6.957    FS_Module/out[3]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.124     7.081 f  FS_Module/Q[30]_i_1__0/O
                         net (fo=98, routed)          2.406     9.487    Oper_Start_in_module/XRegister/AR[0]
    SLICE_X10Y81         FDCE                                         f  Oper_Start_in_module/XRegister/Q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.514    14.331    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X10Y81         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[9]/C
                         clock pessimism              0.323    14.654    
                         clock uncertainty           -0.035    14.618    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319    14.299    Oper_Start_in_module/XRegister/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.580ns (12.196%)  route 4.175ns (87.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.711     4.771    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.227 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=31, routed)          1.889     7.115    FS_Module/out[1]
    SLICE_X1Y88          LUT4 (Prop_lut4_I3_O)        0.124     7.239 f  FS_Module/Q[1]_i_2/O
                         net (fo=98, routed)          2.287     9.526    Barrel_Shifter_module/Output_Reg/AR[0]
    SLICE_X6Y80          FDCE                                         f  Barrel_Shifter_module/Output_Reg/Q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.589    14.406    Barrel_Shifter_module/Output_Reg/CLK
    SLICE_X6Y80          FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[19]/C
                         clock pessimism              0.323    14.729    
                         clock uncertainty           -0.035    14.693    
    SLICE_X6Y80          FDCE (Recov_fdce_C_CLR)     -0.319    14.374    Barrel_Shifter_module/Output_Reg/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.580ns (12.640%)  route 4.009ns (87.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.711     4.771    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.227 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          1.731     6.957    FS_Module/out[3]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.124     7.081 f  FS_Module/Q[30]_i_1__0/O
                         net (fo=98, routed)          2.278     9.359    Oper_Start_in_module/XRegister/AR[0]
    SLICE_X13Y83         FDCE                                         f  Oper_Start_in_module/XRegister/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.514    14.331    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X13Y83         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[0]/C
                         clock pessimism              0.323    14.654    
                         clock uncertainty           -0.035    14.618    
    SLICE_X13Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.213    Oper_Start_in_module/XRegister/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  4.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sel_C/Q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.383%)  route 0.727ns (79.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.594     1.436    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=31, routed)          0.528     2.105    FS_Module/out[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.045     2.150 f  FS_Module/Q[30]_i_1__0/O
                         net (fo=98, routed)          0.199     2.349    Sel_C/AR[0]
    SLICE_X1Y80          FDCE                                         f  Sel_C/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.865     1.954    Sel_C/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Sel_C/Q_reg[0]/C
                         clock pessimism             -0.504     1.449    
    SLICE_X1Y80          FDCE (Remov_fdce_C_CLR)     -0.092     1.357    Sel_C/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/mRegister/Q_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.186ns (19.128%)  route 0.786ns (80.872%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.594     1.436    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=31, routed)          0.528     2.105    FS_Module/out[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.045     2.150 f  FS_Module/Q[30]_i_1__0/O
                         net (fo=98, routed)          0.258     2.409    Oper_Start_in_module/mRegister/AR[0]
    SLICE_X7Y87          FDCE                                         f  Oper_Start_in_module/mRegister/Q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.868     1.957    Oper_Start_in_module/mRegister/clk_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  Oper_Start_in_module/mRegister/Q_reg[15]/C
                         clock pessimism             -0.480     1.476    
    SLICE_X7Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.384    Oper_Start_in_module/mRegister/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/mRegister/Q_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.186ns (19.128%)  route 0.786ns (80.872%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.594     1.436    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=31, routed)          0.528     2.105    FS_Module/out[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.045     2.150 f  FS_Module/Q[30]_i_1__0/O
                         net (fo=98, routed)          0.258     2.409    Oper_Start_in_module/mRegister/AR[0]
    SLICE_X7Y87          FDCE                                         f  Oper_Start_in_module/mRegister/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.868     1.957    Oper_Start_in_module/mRegister/clk_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  Oper_Start_in_module/mRegister/Q_reg[5]/C
                         clock pessimism             -0.480     1.476    
    SLICE_X7Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.384    Oper_Start_in_module/mRegister/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/mRegister/Q_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.186ns (19.128%)  route 0.786ns (80.872%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.594     1.436    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=31, routed)          0.528     2.105    FS_Module/out[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.045     2.150 f  FS_Module/Q[30]_i_1__0/O
                         net (fo=98, routed)          0.258     2.409    Oper_Start_in_module/mRegister/AR[0]
    SLICE_X7Y87          FDCE                                         f  Oper_Start_in_module/mRegister/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.868     1.957    Oper_Start_in_module/mRegister/clk_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  Oper_Start_in_module/mRegister/Q_reg[6]/C
                         clock pessimism             -0.480     1.476    
    SLICE_X7Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.384    Oper_Start_in_module/mRegister/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/mRegister/Q_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.186ns (19.128%)  route 0.786ns (80.872%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.594     1.436    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=31, routed)          0.528     2.105    FS_Module/out[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.045     2.150 f  FS_Module/Q[30]_i_1__0/O
                         net (fo=98, routed)          0.258     2.409    Oper_Start_in_module/mRegister/AR[0]
    SLICE_X7Y87          FDCE                                         f  Oper_Start_in_module/mRegister/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.868     1.957    Oper_Start_in_module/mRegister/clk_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  Oper_Start_in_module/mRegister/Q_reg[7]/C
                         clock pessimism             -0.480     1.476    
    SLICE_X7Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.384    Oper_Start_in_module/mRegister/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Leading_Zero_Anticipator_Module/Output_Reg/Q_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.955%)  route 0.795ns (81.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.594     1.436    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=29, routed)          0.591     2.169    FS_Module/out[0]
    SLICE_X1Y88          LUT4 (Prop_lut4_I0_O)        0.045     2.214 f  FS_Module/Q[1]_i_2/O
                         net (fo=98, routed)          0.204     2.418    Leading_Zero_Anticipator_Module/Output_Reg/AR[0]
    SLICE_X2Y88          FDCE                                         f  Leading_Zero_Anticipator_Module/Output_Reg/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.873     1.962    Leading_Zero_Anticipator_Module/Output_Reg/clk_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  Leading_Zero_Anticipator_Module/Output_Reg/Q_reg[1]/C
                         clock pessimism             -0.503     1.458    
    SLICE_X2Y88          FDCE (Remov_fdce_C_CLR)     -0.067     1.391    Leading_Zero_Anticipator_Module/Output_Reg/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.186ns (18.998%)  route 0.793ns (81.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.594     1.436    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=31, routed)          0.528     2.105    FS_Module/out[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.045     2.150 f  FS_Module/Q[30]_i_1__0/O
                         net (fo=98, routed)          0.265     2.415    Add_Subt_Sgf_module/Add_Subt_Result/AR[0]
    SLICE_X4Y85          FDCE                                         f  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.867     1.956    Add_Subt_Sgf_module/Add_Subt_Result/CLK
    SLICE_X4Y85          FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[23]/C
                         clock pessimism             -0.480     1.475    
    SLICE_X4Y85          FDCE (Remov_fdce_C_CLR)     -0.092     1.383    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.186ns (19.294%)  route 0.778ns (80.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.594     1.436    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=29, routed)          0.579     2.157    FS_Module/out[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.045     2.202 f  FS_Module/Q[27]_i_2/O
                         net (fo=33, routed)          0.199     2.400    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X0Y84          FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.869     1.958    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[13]/C
                         clock pessimism             -0.503     1.454    
    SLICE_X0Y84          FDCE (Remov_fdce_C_CLR)     -0.092     1.362    final_result_ieee_Module/Final_Result_IEEE/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.186ns (19.294%)  route 0.778ns (80.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.594     1.436    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=29, routed)          0.579     2.157    FS_Module/out[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.045     2.202 f  FS_Module/Q[27]_i_2/O
                         net (fo=33, routed)          0.199     2.400    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X0Y84          FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.869     1.958    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[14]/C
                         clock pessimism             -0.503     1.454    
    SLICE_X0Y84          FDCE (Remov_fdce_C_CLR)     -0.092     1.362    final_result_ieee_Module/Final_Result_IEEE/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.186ns (19.294%)  route 0.778ns (80.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.594     1.436    FS_Module/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=29, routed)          0.579     2.157    FS_Module/out[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.045     2.202 f  FS_Module/Q[27]_i_2/O
                         net (fo=33, routed)          0.199     2.400    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X0Y84          FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.869     1.958    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[15]/C
                         clock pessimism             -0.503     1.454    
    SLICE_X0Y84          FDCE (Remov_fdce_C_CLR)     -0.092     1.362    final_result_ieee_Module/Final_Result_IEEE/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  1.038    





