AArch64 RWC+ctrlisb+dmb
{
uint64_t y;
0:X2 = y;
2:X2 = y;
uint64_t x;
0:X3 = x;
1:X1 = x;
2:X3 = x;
}
 P0           | P1           | P2           ;
 MOV X0, #1   | LDR X0, [X3] | MOV X0, #1   ;
 STR X0, [X1] | CMP X0, X0   | STR X0, [X2] ;
              | BNE LC00     | DMB ISH      ;
              | LC00:        | LDR X1, [X3] ;
              | ISB          |              ;
              | LDR X1, [X2] |              ;
exists
(1:X0=1 /\ 1:X1=0 /\ 2:X1=0)
