
NewGarbageIn.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010400  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000093c  08010638  08010638  00011638  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010f74  08010f74  00011f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010f7c  08010f7c  00011f7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08010f80  08010f80  00011f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  20000000  08010f84  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002fa  200001e0  08011160  000121e0  2**3
                  ALLOC
  8 ._user_heap_stack 00000606  200004da  08011160  000124da  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  000121dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001a108  00000000  00000000  00012212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003198  00000000  00000000  0002c31a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001638  00000000  00000000  0002f4b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001145  00000000  00000000  00030af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00030696  00000000  00000000  00031c35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001bc2e  00000000  00000000  000622cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001316c8  00000000  00000000  0007def9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001af5c1  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007738  00000000  00000000  001af604  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000069  00000000  00000000  001b6d3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	200001e0 	.word	0x200001e0
 8000254:	00000000 	.word	0x00000000
 8000258:	08010620 	.word	0x08010620

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200001e4 	.word	0x200001e4
 8000274:	08010620 	.word	0x08010620

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr

08000288 <__aeabi_drsub>:
 8000288:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800028c:	e002      	b.n	8000294 <__adddf3>
 800028e:	bf00      	nop

08000290 <__aeabi_dsub>:
 8000290:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000294 <__adddf3>:
 8000294:	b530      	push	{r4, r5, lr}
 8000296:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800029a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800029e:	ea94 0f05 	teq	r4, r5
 80002a2:	bf08      	it	eq
 80002a4:	ea90 0f02 	teqeq	r0, r2
 80002a8:	bf1f      	itttt	ne
 80002aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ba:	f000 80e2 	beq.w	8000482 <__adddf3+0x1ee>
 80002be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002c6:	bfb8      	it	lt
 80002c8:	426d      	neglt	r5, r5
 80002ca:	dd0c      	ble.n	80002e6 <__adddf3+0x52>
 80002cc:	442c      	add	r4, r5
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	ea82 0000 	eor.w	r0, r2, r0
 80002da:	ea83 0101 	eor.w	r1, r3, r1
 80002de:	ea80 0202 	eor.w	r2, r0, r2
 80002e2:	ea81 0303 	eor.w	r3, r1, r3
 80002e6:	2d36      	cmp	r5, #54	@ 0x36
 80002e8:	bf88      	it	hi
 80002ea:	bd30      	pophi	{r4, r5, pc}
 80002ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x70>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000308:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800030c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000310:	d002      	beq.n	8000318 <__adddf3+0x84>
 8000312:	4252      	negs	r2, r2
 8000314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000318:	ea94 0f05 	teq	r4, r5
 800031c:	f000 80a7 	beq.w	800046e <__adddf3+0x1da>
 8000320:	f1a4 0401 	sub.w	r4, r4, #1
 8000324:	f1d5 0e20 	rsbs	lr, r5, #32
 8000328:	db0d      	blt.n	8000346 <__adddf3+0xb2>
 800032a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800032e:	fa22 f205 	lsr.w	r2, r2, r5
 8000332:	1880      	adds	r0, r0, r2
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	fa03 f20e 	lsl.w	r2, r3, lr
 800033c:	1880      	adds	r0, r0, r2
 800033e:	fa43 f305 	asr.w	r3, r3, r5
 8000342:	4159      	adcs	r1, r3
 8000344:	e00e      	b.n	8000364 <__adddf3+0xd0>
 8000346:	f1a5 0520 	sub.w	r5, r5, #32
 800034a:	f10e 0e20 	add.w	lr, lr, #32
 800034e:	2a01      	cmp	r2, #1
 8000350:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000354:	bf28      	it	cs
 8000356:	f04c 0c02 	orrcs.w	ip, ip, #2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	18c0      	adds	r0, r0, r3
 8000360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000364:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000368:	d507      	bpl.n	800037a <__adddf3+0xe6>
 800036a:	f04f 0e00 	mov.w	lr, #0
 800036e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000372:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000376:	eb6e 0101 	sbc.w	r1, lr, r1
 800037a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800037e:	d31b      	bcc.n	80003b8 <__adddf3+0x124>
 8000380:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000384:	d30c      	bcc.n	80003a0 <__adddf3+0x10c>
 8000386:	0849      	lsrs	r1, r1, #1
 8000388:	ea5f 0030 	movs.w	r0, r0, rrx
 800038c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000390:	f104 0401 	add.w	r4, r4, #1
 8000394:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000398:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800039c:	f080 809a 	bcs.w	80004d4 <__adddf3+0x240>
 80003a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003a4:	bf08      	it	eq
 80003a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003aa:	f150 0000 	adcs.w	r0, r0, #0
 80003ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003b2:	ea41 0105 	orr.w	r1, r1, r5
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003bc:	4140      	adcs	r0, r0
 80003be:	eb41 0101 	adc.w	r1, r1, r1
 80003c2:	3c01      	subs	r4, #1
 80003c4:	bf28      	it	cs
 80003c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ca:	d2e9      	bcs.n	80003a0 <__adddf3+0x10c>
 80003cc:	f091 0f00 	teq	r1, #0
 80003d0:	bf04      	itt	eq
 80003d2:	4601      	moveq	r1, r0
 80003d4:	2000      	moveq	r0, #0
 80003d6:	fab1 f381 	clz	r3, r1
 80003da:	bf08      	it	eq
 80003dc:	3320      	addeq	r3, #32
 80003de:	f1a3 030b 	sub.w	r3, r3, #11
 80003e2:	f1b3 0220 	subs.w	r2, r3, #32
 80003e6:	da0c      	bge.n	8000402 <__adddf3+0x16e>
 80003e8:	320c      	adds	r2, #12
 80003ea:	dd08      	ble.n	80003fe <__adddf3+0x16a>
 80003ec:	f102 0c14 	add.w	ip, r2, #20
 80003f0:	f1c2 020c 	rsb	r2, r2, #12
 80003f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f8:	fa21 f102 	lsr.w	r1, r1, r2
 80003fc:	e00c      	b.n	8000418 <__adddf3+0x184>
 80003fe:	f102 0214 	add.w	r2, r2, #20
 8000402:	bfd8      	it	le
 8000404:	f1c2 0c20 	rsble	ip, r2, #32
 8000408:	fa01 f102 	lsl.w	r1, r1, r2
 800040c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000410:	bfdc      	itt	le
 8000412:	ea41 010c 	orrle.w	r1, r1, ip
 8000416:	4090      	lslle	r0, r2
 8000418:	1ae4      	subs	r4, r4, r3
 800041a:	bfa2      	ittt	ge
 800041c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000420:	4329      	orrge	r1, r5
 8000422:	bd30      	popge	{r4, r5, pc}
 8000424:	ea6f 0404 	mvn.w	r4, r4
 8000428:	3c1f      	subs	r4, #31
 800042a:	da1c      	bge.n	8000466 <__adddf3+0x1d2>
 800042c:	340c      	adds	r4, #12
 800042e:	dc0e      	bgt.n	800044e <__adddf3+0x1ba>
 8000430:	f104 0414 	add.w	r4, r4, #20
 8000434:	f1c4 0220 	rsb	r2, r4, #32
 8000438:	fa20 f004 	lsr.w	r0, r0, r4
 800043c:	fa01 f302 	lsl.w	r3, r1, r2
 8000440:	ea40 0003 	orr.w	r0, r0, r3
 8000444:	fa21 f304 	lsr.w	r3, r1, r4
 8000448:	ea45 0103 	orr.w	r1, r5, r3
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	f1c4 040c 	rsb	r4, r4, #12
 8000452:	f1c4 0220 	rsb	r2, r4, #32
 8000456:	fa20 f002 	lsr.w	r0, r0, r2
 800045a:	fa01 f304 	lsl.w	r3, r1, r4
 800045e:	ea40 0003 	orr.w	r0, r0, r3
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	fa21 f004 	lsr.w	r0, r1, r4
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f094 0f00 	teq	r4, #0
 8000472:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000476:	bf06      	itte	eq
 8000478:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800047c:	3401      	addeq	r4, #1
 800047e:	3d01      	subne	r5, #1
 8000480:	e74e      	b.n	8000320 <__adddf3+0x8c>
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf18      	it	ne
 8000488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048c:	d029      	beq.n	80004e2 <__adddf3+0x24e>
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	d005      	beq.n	80004a6 <__adddf3+0x212>
 800049a:	ea54 0c00 	orrs.w	ip, r4, r0
 800049e:	bf04      	itt	eq
 80004a0:	4619      	moveq	r1, r3
 80004a2:	4610      	moveq	r0, r2
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea91 0f03 	teq	r1, r3
 80004aa:	bf1e      	ittt	ne
 80004ac:	2100      	movne	r1, #0
 80004ae:	2000      	movne	r0, #0
 80004b0:	bd30      	popne	{r4, r5, pc}
 80004b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004b6:	d105      	bne.n	80004c4 <__adddf3+0x230>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	4149      	adcs	r1, r1
 80004bc:	bf28      	it	cs
 80004be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004c2:	bd30      	pop	{r4, r5, pc}
 80004c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c8:	bf3c      	itt	cc
 80004ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ce:	bd30      	popcc	{r4, r5, pc}
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf1a      	itte	ne
 80004e8:	4619      	movne	r1, r3
 80004ea:	4610      	movne	r0, r2
 80004ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f0:	bf1c      	itt	ne
 80004f2:	460b      	movne	r3, r1
 80004f4:	4602      	movne	r2, r0
 80004f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004fa:	bf06      	itte	eq
 80004fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000500:	ea91 0f03 	teqeq	r1, r3
 8000504:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	bf00      	nop

0800050c <__aeabi_ui2d>:
 800050c:	f090 0f00 	teq	r0, #0
 8000510:	bf04      	itt	eq
 8000512:	2100      	moveq	r1, #0
 8000514:	4770      	bxeq	lr
 8000516:	b530      	push	{r4, r5, lr}
 8000518:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800051c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000520:	f04f 0500 	mov.w	r5, #0
 8000524:	f04f 0100 	mov.w	r1, #0
 8000528:	e750      	b.n	80003cc <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_i2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000544:	bf48      	it	mi
 8000546:	4240      	negmi	r0, r0
 8000548:	f04f 0100 	mov.w	r1, #0
 800054c:	e73e      	b.n	80003cc <__adddf3+0x138>
 800054e:	bf00      	nop

08000550 <__aeabi_f2d>:
 8000550:	0042      	lsls	r2, r0, #1
 8000552:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000556:	ea4f 0131 	mov.w	r1, r1, rrx
 800055a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800055e:	bf1f      	itttt	ne
 8000560:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000564:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000568:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800056c:	4770      	bxne	lr
 800056e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000572:	bf08      	it	eq
 8000574:	4770      	bxeq	lr
 8000576:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800057a:	bf04      	itt	eq
 800057c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000590:	e71c      	b.n	80003cc <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aed8 	beq.w	800037a <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6bd      	b.n	800037a <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_d2uiz>:
 8000bb0:	004a      	lsls	r2, r1, #1
 8000bb2:	d211      	bcs.n	8000bd8 <__aeabi_d2uiz+0x28>
 8000bb4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb8:	d211      	bcs.n	8000bde <__aeabi_d2uiz+0x2e>
 8000bba:	d50d      	bpl.n	8000bd8 <__aeabi_d2uiz+0x28>
 8000bbc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc4:	d40e      	bmi.n	8000be4 <__aeabi_d2uiz+0x34>
 8000bc6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bd2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d102      	bne.n	8000bea <__aeabi_d2uiz+0x3a>
 8000be4:	f04f 30ff 	mov.w	r0, #4294967295
 8000be8:	4770      	bx	lr
 8000bea:	f04f 0000 	mov.w	r0, #0
 8000bee:	4770      	bx	lr

08000bf0 <__aeabi_d2f>:
 8000bf0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf8:	bf24      	itt	cs
 8000bfa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bfe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c02:	d90d      	bls.n	8000c20 <__aeabi_d2f+0x30>
 8000c04:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c10:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c18:	bf08      	it	eq
 8000c1a:	f020 0001 	biceq.w	r0, r0, #1
 8000c1e:	4770      	bx	lr
 8000c20:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c24:	d121      	bne.n	8000c6a <__aeabi_d2f+0x7a>
 8000c26:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c2a:	bfbc      	itt	lt
 8000c2c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c30:	4770      	bxlt	lr
 8000c32:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c3a:	f1c2 0218 	rsb	r2, r2, #24
 8000c3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c46:	fa20 f002 	lsr.w	r0, r0, r2
 8000c4a:	bf18      	it	ne
 8000c4c:	f040 0001 	orrne.w	r0, r0, #1
 8000c50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c5c:	ea40 000c 	orr.w	r0, r0, ip
 8000c60:	fa23 f302 	lsr.w	r3, r3, r2
 8000c64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c68:	e7cc      	b.n	8000c04 <__aeabi_d2f+0x14>
 8000c6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c6e:	d107      	bne.n	8000c80 <__aeabi_d2f+0x90>
 8000c70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c74:	bf1e      	ittt	ne
 8000c76:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c7a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c7e:	4770      	bxne	lr
 8000c80:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c84:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c88:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop

08000c90 <__aeabi_uldivmod>:
 8000c90:	b953      	cbnz	r3, 8000ca8 <__aeabi_uldivmod+0x18>
 8000c92:	b94a      	cbnz	r2, 8000ca8 <__aeabi_uldivmod+0x18>
 8000c94:	2900      	cmp	r1, #0
 8000c96:	bf08      	it	eq
 8000c98:	2800      	cmpeq	r0, #0
 8000c9a:	bf1c      	itt	ne
 8000c9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca4:	f000 b9e6 	b.w	8001074 <__aeabi_idiv0>
 8000ca8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb0:	f000 f83c 	bl	8000d2c <__udivmoddi4>
 8000cb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cbc:	b004      	add	sp, #16
 8000cbe:	4770      	bx	lr

08000cc0 <__aeabi_d2lz>:
 8000cc0:	b538      	push	{r3, r4, r5, lr}
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	4604      	mov	r4, r0
 8000cc8:	460d      	mov	r5, r1
 8000cca:	f7ff ff0b 	bl	8000ae4 <__aeabi_dcmplt>
 8000cce:	b928      	cbnz	r0, 8000cdc <__aeabi_d2lz+0x1c>
 8000cd0:	4620      	mov	r0, r4
 8000cd2:	4629      	mov	r1, r5
 8000cd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd8:	f000 b80a 	b.w	8000cf0 <__aeabi_d2ulz>
 8000cdc:	4620      	mov	r0, r4
 8000cde:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ce2:	f000 f805 	bl	8000cf0 <__aeabi_d2ulz>
 8000ce6:	4240      	negs	r0, r0
 8000ce8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cec:	bd38      	pop	{r3, r4, r5, pc}
 8000cee:	bf00      	nop

08000cf0 <__aeabi_d2ulz>:
 8000cf0:	b5d0      	push	{r4, r6, r7, lr}
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	4b0b      	ldr	r3, [pc, #44]	@ (8000d24 <__aeabi_d2ulz+0x34>)
 8000cf6:	4606      	mov	r6, r0
 8000cf8:	460f      	mov	r7, r1
 8000cfa:	f7ff fc81 	bl	8000600 <__aeabi_dmul>
 8000cfe:	f7ff ff57 	bl	8000bb0 <__aeabi_d2uiz>
 8000d02:	4604      	mov	r4, r0
 8000d04:	f7ff fc02 	bl	800050c <__aeabi_ui2d>
 8000d08:	2200      	movs	r2, #0
 8000d0a:	4b07      	ldr	r3, [pc, #28]	@ (8000d28 <__aeabi_d2ulz+0x38>)
 8000d0c:	f7ff fc78 	bl	8000600 <__aeabi_dmul>
 8000d10:	4602      	mov	r2, r0
 8000d12:	460b      	mov	r3, r1
 8000d14:	4630      	mov	r0, r6
 8000d16:	4639      	mov	r1, r7
 8000d18:	f7ff faba 	bl	8000290 <__aeabi_dsub>
 8000d1c:	f7ff ff48 	bl	8000bb0 <__aeabi_d2uiz>
 8000d20:	4621      	mov	r1, r4
 8000d22:	bdd0      	pop	{r4, r6, r7, pc}
 8000d24:	3df00000 	.word	0x3df00000
 8000d28:	41f00000 	.word	0x41f00000

08000d2c <__udivmoddi4>:
 8000d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d30:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000d32:	4688      	mov	r8, r1
 8000d34:	4604      	mov	r4, r0
 8000d36:	468e      	mov	lr, r1
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d14a      	bne.n	8000dd2 <__udivmoddi4+0xa6>
 8000d3c:	428a      	cmp	r2, r1
 8000d3e:	4617      	mov	r7, r2
 8000d40:	d95f      	bls.n	8000e02 <__udivmoddi4+0xd6>
 8000d42:	fab2 f682 	clz	r6, r2
 8000d46:	b14e      	cbz	r6, 8000d5c <__udivmoddi4+0x30>
 8000d48:	f1c6 0320 	rsb	r3, r6, #32
 8000d4c:	fa01 fe06 	lsl.w	lr, r1, r6
 8000d50:	40b7      	lsls	r7, r6
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	ea43 0e0e 	orr.w	lr, r3, lr
 8000d5c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	0c23      	lsrs	r3, r4, #16
 8000d66:	fbbe f1f8 	udiv	r1, lr, r8
 8000d6a:	fb08 ee11 	mls	lr, r8, r1, lr
 8000d6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d72:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000d76:	429a      	cmp	r2, r3
 8000d78:	d907      	bls.n	8000d8a <__udivmoddi4+0x5e>
 8000d7a:	18fb      	adds	r3, r7, r3
 8000d7c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d80:	d202      	bcs.n	8000d88 <__udivmoddi4+0x5c>
 8000d82:	429a      	cmp	r2, r3
 8000d84:	f200 8154 	bhi.w	8001030 <__udivmoddi4+0x304>
 8000d88:	4601      	mov	r1, r0
 8000d8a:	1a9b      	subs	r3, r3, r2
 8000d8c:	b2a2      	uxth	r2, r4
 8000d8e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d92:	fb08 3310 	mls	r3, r8, r0, r3
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000d9e:	4594      	cmp	ip, r2
 8000da0:	d90b      	bls.n	8000dba <__udivmoddi4+0x8e>
 8000da2:	18ba      	adds	r2, r7, r2
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	bf2c      	ite	cs
 8000daa:	2401      	movcs	r4, #1
 8000dac:	2400      	movcc	r4, #0
 8000dae:	4594      	cmp	ip, r2
 8000db0:	d902      	bls.n	8000db8 <__udivmoddi4+0x8c>
 8000db2:	2c00      	cmp	r4, #0
 8000db4:	f000 813f 	beq.w	8001036 <__udivmoddi4+0x30a>
 8000db8:	4618      	mov	r0, r3
 8000dba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dbe:	eba2 020c 	sub.w	r2, r2, ip
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	b11d      	cbz	r5, 8000dce <__udivmoddi4+0xa2>
 8000dc6:	40f2      	lsrs	r2, r6
 8000dc8:	2300      	movs	r3, #0
 8000dca:	e9c5 2300 	strd	r2, r3, [r5]
 8000dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dd2:	428b      	cmp	r3, r1
 8000dd4:	d905      	bls.n	8000de2 <__udivmoddi4+0xb6>
 8000dd6:	b10d      	cbz	r5, 8000ddc <__udivmoddi4+0xb0>
 8000dd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ddc:	2100      	movs	r1, #0
 8000dde:	4608      	mov	r0, r1
 8000de0:	e7f5      	b.n	8000dce <__udivmoddi4+0xa2>
 8000de2:	fab3 f183 	clz	r1, r3
 8000de6:	2900      	cmp	r1, #0
 8000de8:	d14e      	bne.n	8000e88 <__udivmoddi4+0x15c>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	f0c0 8112 	bcc.w	8001014 <__udivmoddi4+0x2e8>
 8000df0:	4282      	cmp	r2, r0
 8000df2:	f240 810f 	bls.w	8001014 <__udivmoddi4+0x2e8>
 8000df6:	4608      	mov	r0, r1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e8      	beq.n	8000dce <__udivmoddi4+0xa2>
 8000dfc:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e00:	e7e5      	b.n	8000dce <__udivmoddi4+0xa2>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f000 80ac 	beq.w	8000f60 <__udivmoddi4+0x234>
 8000e08:	fab2 f682 	clz	r6, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	f040 80bb 	bne.w	8000f88 <__udivmoddi4+0x25c>
 8000e12:	1a8b      	subs	r3, r1, r2
 8000e14:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000e18:	b2bc      	uxth	r4, r7
 8000e1a:	2101      	movs	r1, #1
 8000e1c:	0c02      	lsrs	r2, r0, #16
 8000e1e:	b280      	uxth	r0, r0
 8000e20:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e24:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e28:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000e2c:	fb04 f20c 	mul.w	r2, r4, ip
 8000e30:	429a      	cmp	r2, r3
 8000e32:	d90e      	bls.n	8000e52 <__udivmoddi4+0x126>
 8000e34:	18fb      	adds	r3, r7, r3
 8000e36:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e3a:	bf2c      	ite	cs
 8000e3c:	f04f 0901 	movcs.w	r9, #1
 8000e40:	f04f 0900 	movcc.w	r9, #0
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d903      	bls.n	8000e50 <__udivmoddi4+0x124>
 8000e48:	f1b9 0f00 	cmp.w	r9, #0
 8000e4c:	f000 80ec 	beq.w	8001028 <__udivmoddi4+0x2fc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	fb04 f408 	mul.w	r4, r4, r8
 8000e60:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000e64:	4294      	cmp	r4, r2
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x154>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f108 33ff 	add.w	r3, r8, #4294967295
 8000e6e:	bf2c      	ite	cs
 8000e70:	2001      	movcs	r0, #1
 8000e72:	2000      	movcc	r0, #0
 8000e74:	4294      	cmp	r4, r2
 8000e76:	d902      	bls.n	8000e7e <__udivmoddi4+0x152>
 8000e78:	2800      	cmp	r0, #0
 8000e7a:	f000 80d1 	beq.w	8001020 <__udivmoddi4+0x2f4>
 8000e7e:	4698      	mov	r8, r3
 8000e80:	1b12      	subs	r2, r2, r4
 8000e82:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000e86:	e79d      	b.n	8000dc4 <__udivmoddi4+0x98>
 8000e88:	f1c1 0620 	rsb	r6, r1, #32
 8000e8c:	408b      	lsls	r3, r1
 8000e8e:	fa08 f401 	lsl.w	r4, r8, r1
 8000e92:	fa00 f901 	lsl.w	r9, r0, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	fa28 f806 	lsr.w	r8, r8, r6
 8000e9e:	408a      	lsls	r2, r1
 8000ea0:	431f      	orrs	r7, r3
 8000ea2:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea6:	0c38      	lsrs	r0, r7, #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fa1f fc87 	uxth.w	ip, r7
 8000eae:	0c1c      	lsrs	r4, r3, #16
 8000eb0:	fbb8 fef0 	udiv	lr, r8, r0
 8000eb4:	fb00 881e 	mls	r8, r0, lr, r8
 8000eb8:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000ebc:	fb0e f80c 	mul.w	r8, lr, ip
 8000ec0:	45a0      	cmp	r8, r4
 8000ec2:	d90e      	bls.n	8000ee2 <__udivmoddi4+0x1b6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	bf2c      	ite	cs
 8000ecc:	f04f 0b01 	movcs.w	fp, #1
 8000ed0:	f04f 0b00 	movcc.w	fp, #0
 8000ed4:	45a0      	cmp	r8, r4
 8000ed6:	d903      	bls.n	8000ee0 <__udivmoddi4+0x1b4>
 8000ed8:	f1bb 0f00 	cmp.w	fp, #0
 8000edc:	f000 80b8 	beq.w	8001050 <__udivmoddi4+0x324>
 8000ee0:	46d6      	mov	lr, sl
 8000ee2:	eba4 0408 	sub.w	r4, r4, r8
 8000ee6:	fa1f f883 	uxth.w	r8, r3
 8000eea:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eee:	fb00 4413 	mls	r4, r0, r3, r4
 8000ef2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef6:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d90e      	bls.n	8000f1c <__udivmoddi4+0x1f0>
 8000efe:	193c      	adds	r4, r7, r4
 8000f00:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f04:	bf2c      	ite	cs
 8000f06:	f04f 0801 	movcs.w	r8, #1
 8000f0a:	f04f 0800 	movcc.w	r8, #0
 8000f0e:	45a4      	cmp	ip, r4
 8000f10:	d903      	bls.n	8000f1a <__udivmoddi4+0x1ee>
 8000f12:	f1b8 0f00 	cmp.w	r8, #0
 8000f16:	f000 809f 	beq.w	8001058 <__udivmoddi4+0x32c>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f20:	eba4 040c 	sub.w	r4, r4, ip
 8000f24:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f28:	4564      	cmp	r4, ip
 8000f2a:	4673      	mov	r3, lr
 8000f2c:	46e0      	mov	r8, ip
 8000f2e:	d302      	bcc.n	8000f36 <__udivmoddi4+0x20a>
 8000f30:	d107      	bne.n	8000f42 <__udivmoddi4+0x216>
 8000f32:	45f1      	cmp	r9, lr
 8000f34:	d205      	bcs.n	8000f42 <__udivmoddi4+0x216>
 8000f36:	ebbe 0302 	subs.w	r3, lr, r2
 8000f3a:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f3e:	3801      	subs	r0, #1
 8000f40:	46e0      	mov	r8, ip
 8000f42:	b15d      	cbz	r5, 8000f5c <__udivmoddi4+0x230>
 8000f44:	ebb9 0203 	subs.w	r2, r9, r3
 8000f48:	eb64 0408 	sbc.w	r4, r4, r8
 8000f4c:	fa04 f606 	lsl.w	r6, r4, r6
 8000f50:	fa22 f301 	lsr.w	r3, r2, r1
 8000f54:	40cc      	lsrs	r4, r1
 8000f56:	431e      	orrs	r6, r3
 8000f58:	e9c5 6400 	strd	r6, r4, [r5]
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	e736      	b.n	8000dce <__udivmoddi4+0xa2>
 8000f60:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f64:	0c01      	lsrs	r1, r0, #16
 8000f66:	4614      	mov	r4, r2
 8000f68:	b280      	uxth	r0, r0
 8000f6a:	4696      	mov	lr, r2
 8000f6c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f70:	2620      	movs	r6, #32
 8000f72:	4690      	mov	r8, r2
 8000f74:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000f78:	4610      	mov	r0, r2
 8000f7a:	fbb1 f1f2 	udiv	r1, r1, r2
 8000f7e:	eba3 0308 	sub.w	r3, r3, r8
 8000f82:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f86:	e74b      	b.n	8000e20 <__udivmoddi4+0xf4>
 8000f88:	40b7      	lsls	r7, r6
 8000f8a:	f1c6 0320 	rsb	r3, r6, #32
 8000f8e:	fa01 f206 	lsl.w	r2, r1, r6
 8000f92:	fa21 f803 	lsr.w	r8, r1, r3
 8000f96:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f9a:	fa20 f303 	lsr.w	r3, r0, r3
 8000f9e:	b2bc      	uxth	r4, r7
 8000fa0:	40b0      	lsls	r0, r6
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	0c02      	lsrs	r2, r0, #16
 8000fa6:	0c19      	lsrs	r1, r3, #16
 8000fa8:	b280      	uxth	r0, r0
 8000faa:	fbb8 f9fe 	udiv	r9, r8, lr
 8000fae:	fb0e 8819 	mls	r8, lr, r9, r8
 8000fb2:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000fb6:	fb09 f804 	mul.w	r8, r9, r4
 8000fba:	4588      	cmp	r8, r1
 8000fbc:	d951      	bls.n	8001062 <__udivmoddi4+0x336>
 8000fbe:	1879      	adds	r1, r7, r1
 8000fc0:	f109 3cff 	add.w	ip, r9, #4294967295
 8000fc4:	bf2c      	ite	cs
 8000fc6:	f04f 0a01 	movcs.w	sl, #1
 8000fca:	f04f 0a00 	movcc.w	sl, #0
 8000fce:	4588      	cmp	r8, r1
 8000fd0:	d902      	bls.n	8000fd8 <__udivmoddi4+0x2ac>
 8000fd2:	f1ba 0f00 	cmp.w	sl, #0
 8000fd6:	d031      	beq.n	800103c <__udivmoddi4+0x310>
 8000fd8:	eba1 0108 	sub.w	r1, r1, r8
 8000fdc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe0:	fb09 f804 	mul.w	r8, r9, r4
 8000fe4:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fee:	4543      	cmp	r3, r8
 8000ff0:	d235      	bcs.n	800105e <__udivmoddi4+0x332>
 8000ff2:	18fb      	adds	r3, r7, r3
 8000ff4:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ff8:	bf2c      	ite	cs
 8000ffa:	f04f 0a01 	movcs.w	sl, #1
 8000ffe:	f04f 0a00 	movcc.w	sl, #0
 8001002:	4543      	cmp	r3, r8
 8001004:	d2bb      	bcs.n	8000f7e <__udivmoddi4+0x252>
 8001006:	f1ba 0f00 	cmp.w	sl, #0
 800100a:	d1b8      	bne.n	8000f7e <__udivmoddi4+0x252>
 800100c:	f1a9 0102 	sub.w	r1, r9, #2
 8001010:	443b      	add	r3, r7
 8001012:	e7b4      	b.n	8000f7e <__udivmoddi4+0x252>
 8001014:	1a84      	subs	r4, r0, r2
 8001016:	eb68 0203 	sbc.w	r2, r8, r3
 800101a:	2001      	movs	r0, #1
 800101c:	4696      	mov	lr, r2
 800101e:	e6eb      	b.n	8000df8 <__udivmoddi4+0xcc>
 8001020:	443a      	add	r2, r7
 8001022:	f1a8 0802 	sub.w	r8, r8, #2
 8001026:	e72b      	b.n	8000e80 <__udivmoddi4+0x154>
 8001028:	f1ac 0c02 	sub.w	ip, ip, #2
 800102c:	443b      	add	r3, r7
 800102e:	e710      	b.n	8000e52 <__udivmoddi4+0x126>
 8001030:	3902      	subs	r1, #2
 8001032:	443b      	add	r3, r7
 8001034:	e6a9      	b.n	8000d8a <__udivmoddi4+0x5e>
 8001036:	443a      	add	r2, r7
 8001038:	3802      	subs	r0, #2
 800103a:	e6be      	b.n	8000dba <__udivmoddi4+0x8e>
 800103c:	eba7 0808 	sub.w	r8, r7, r8
 8001040:	f1a9 0c02 	sub.w	ip, r9, #2
 8001044:	4441      	add	r1, r8
 8001046:	fbb1 f9fe 	udiv	r9, r1, lr
 800104a:	fb09 f804 	mul.w	r8, r9, r4
 800104e:	e7c9      	b.n	8000fe4 <__udivmoddi4+0x2b8>
 8001050:	f1ae 0e02 	sub.w	lr, lr, #2
 8001054:	443c      	add	r4, r7
 8001056:	e744      	b.n	8000ee2 <__udivmoddi4+0x1b6>
 8001058:	3b02      	subs	r3, #2
 800105a:	443c      	add	r4, r7
 800105c:	e75e      	b.n	8000f1c <__udivmoddi4+0x1f0>
 800105e:	4649      	mov	r1, r9
 8001060:	e78d      	b.n	8000f7e <__udivmoddi4+0x252>
 8001062:	eba1 0108 	sub.w	r1, r1, r8
 8001066:	46cc      	mov	ip, r9
 8001068:	fbb1 f9fe 	udiv	r9, r1, lr
 800106c:	fb09 f804 	mul.w	r8, r9, r4
 8001070:	e7b8      	b.n	8000fe4 <__udivmoddi4+0x2b8>
 8001072:	bf00      	nop

08001074 <__aeabi_idiv0>:
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <applyDeadzone>:
static void MX_GPIO_Init(void);
static void MX_LPUART1_UART_Init(void);
static void MX_SPI1_Init(void);
static void MX_TIM5_Init(void);
/* USER CODE BEGIN PFP */
float applyDeadzone(float val, float deadzone) {
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001082:	edc7 0a00 	vstr	s1, [r7]
    if (fabsf(val) < deadzone) {
 8001086:	edd7 7a01 	vldr	s15, [r7, #4]
 800108a:	eef0 7ae7 	vabs.f32	s15, s15
 800108e:	ed97 7a00 	vldr	s14, [r7]
 8001092:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800109a:	dd02      	ble.n	80010a2 <applyDeadzone+0x2a>
        return 0.0f;
 800109c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80010c4 <applyDeadzone+0x4c>
 80010a0:	e00b      	b.n	80010ba <applyDeadzone+0x42>
    }
    // Optional: subtract deadzone to avoid step discontinuity
    return val - copysignf(deadzone, val);
 80010a2:	edd7 0a01 	vldr	s1, [r7, #4]
 80010a6:	ed97 0a00 	vldr	s0, [r7]
 80010aa:	f00b f985 	bl	800c3b8 <copysignf>
 80010ae:	eeb0 7a40 	vmov.f32	s14, s0
 80010b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80010b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 80010ba:	eeb0 0a67 	vmov.f32	s0, s15
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	00000000 	.word	0x00000000

080010c8 <worldToDroid>:

void worldToDroid(float *Fx_d, float *Fy_d, float F_w, float theta_w, float yaw) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	ed2d 8b02 	vpush	{d8}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6178      	str	r0, [r7, #20]
 80010d4:	6139      	str	r1, [r7, #16]
 80010d6:	ed87 0a03 	vstr	s0, [r7, #12]
 80010da:	edc7 0a02 	vstr	s1, [r7, #8]
 80010de:	ed87 1a01 	vstr	s2, [r7, #4]
	*Fx_d = F_w * cosf(yaw - theta_w);
 80010e2:	ed97 7a01 	vldr	s14, [r7, #4]
 80010e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80010ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010ee:	eeb0 0a67 	vmov.f32	s0, s15
 80010f2:	f00e fbed 	bl	800f8d0 <cosf>
 80010f6:	eeb0 7a40 	vmov.f32	s14, s0
 80010fa:	edd7 7a03 	vldr	s15, [r7, #12]
 80010fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	edc3 7a00 	vstr	s15, [r3]
	*Fy_d = -F_w * sinf(yaw - theta_w);
 8001108:	edd7 7a03 	vldr	s15, [r7, #12]
 800110c:	eeb1 8a67 	vneg.f32	s16, s15
 8001110:	ed97 7a01 	vldr	s14, [r7, #4]
 8001114:	edd7 7a02 	vldr	s15, [r7, #8]
 8001118:	ee77 7a67 	vsub.f32	s15, s14, s15
 800111c:	eeb0 0a67 	vmov.f32	s0, s15
 8001120:	f00e fc1a 	bl	800f958 <sinf>
 8001124:	eef0 7a40 	vmov.f32	s15, s0
 8001128:	ee68 7a27 	vmul.f32	s15, s16, s15
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	edc3 7a00 	vstr	s15, [r3]
	if (*Fx_d > 0) {
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	edd3 7a00 	vldr	s15, [r3]
 8001138:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800113c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001140:	dd23      	ble.n	800118a <worldToDroid+0xc2>
		*Fx_d = MIN(*Fx_d * sqrtf(2.0f) / 2.0f, MAX_FORCE / 2.0f);
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	edd3 7a00 	vldr	s15, [r3]
 8001148:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 800127c <worldToDroid+0x1b4>
 800114c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001150:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001154:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001158:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800115c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001164:	d50b      	bpl.n	800117e <worldToDroid+0xb6>
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	edd3 7a00 	vldr	s15, [r3]
 800116c:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 800127c <worldToDroid+0x1b4>
 8001170:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001174:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001178:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800117c:	e001      	b.n	8001182 <worldToDroid+0xba>
 800117e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	edc3 7a00 	vstr	s15, [r3]
 8001188:	e022      	b.n	80011d0 <worldToDroid+0x108>
	} else {
		*Fx_d = MAX(*Fx_d * sqrtf(2.0f) / 2.0f, MAX_FORCE / -2.0f);
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	edd3 7a00 	vldr	s15, [r3]
 8001190:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800127c <worldToDroid+0x1b4>
 8001194:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001198:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800119c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011a0:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80011a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ac:	dd0b      	ble.n	80011c6 <worldToDroid+0xfe>
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	edd3 7a00 	vldr	s15, [r3]
 80011b4:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800127c <worldToDroid+0x1b4>
 80011b8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011bc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80011c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011c4:	e001      	b.n	80011ca <worldToDroid+0x102>
 80011c6:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	edc3 7a00 	vstr	s15, [r3]
	}
	if (*Fy_d > 0) {
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	edd3 7a00 	vldr	s15, [r3]
 80011d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011de:	dd23      	ble.n	8001228 <worldToDroid+0x160>
		*Fy_d = MIN(*Fy_d * sqrtf(2.0f) / 2.0f, MAX_FORCE / 2.0f);
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	edd3 7a00 	vldr	s15, [r3]
 80011e6:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800127c <worldToDroid+0x1b4>
 80011ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011ee:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80011f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80011fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001202:	d50b      	bpl.n	800121c <worldToDroid+0x154>
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	edd3 7a00 	vldr	s15, [r3]
 800120a:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 800127c <worldToDroid+0x1b4>
 800120e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001212:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001216:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800121a:	e001      	b.n	8001220 <worldToDroid+0x158>
 800121c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	edc3 7a00 	vstr	s15, [r3]
	} else {
		*Fy_d = MAX(*Fy_d * sqrtf(2.0f) / 2.0f, MAX_FORCE / -2.0f);
	}
}
 8001226:	e022      	b.n	800126e <worldToDroid+0x1a6>
		*Fy_d = MAX(*Fy_d * sqrtf(2.0f) / 2.0f, MAX_FORCE / -2.0f);
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	edd3 7a00 	vldr	s15, [r3]
 800122e:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800127c <worldToDroid+0x1b4>
 8001232:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001236:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800123a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800123e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001242:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800124a:	dd0b      	ble.n	8001264 <worldToDroid+0x19c>
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	edd3 7a00 	vldr	s15, [r3]
 8001252:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800127c <worldToDroid+0x1b4>
 8001256:	ee27 7a87 	vmul.f32	s14, s15, s14
 800125a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800125e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001262:	e001      	b.n	8001268 <worldToDroid+0x1a0>
 8001264:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	edc3 7a00 	vstr	s15, [r3]
}
 800126e:	bf00      	nop
 8001270:	3718      	adds	r7, #24
 8001272:	46bd      	mov	sp, r7
 8001274:	ecbd 8b02 	vpop	{d8}
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	3fb504f3 	.word	0x3fb504f3

08001280 <assignMotorValues>:

void assignMotorValues(float Fx_d, float Fy_d, float *m1, float *m2, float *m3, float *m4) {
 8001280:	b480      	push	{r7}
 8001282:	b089      	sub	sp, #36	@ 0x24
 8001284:	af00      	add	r7, sp, #0
 8001286:	ed87 0a05 	vstr	s0, [r7, #20]
 800128a:	edc7 0a04 	vstr	s1, [r7, #16]
 800128e:	60f8      	str	r0, [r7, #12]
 8001290:	60b9      	str	r1, [r7, #8]
 8001292:	607a      	str	r2, [r7, #4]
 8001294:	603b      	str	r3, [r7, #0]
	*m1 = 0;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	f04f 0200 	mov.w	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
	*m2 = 0;
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	f04f 0200 	mov.w	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
	*m3 = 0;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	f04f 0200 	mov.w	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
	*m4 = 0;
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	f04f 0200 	mov.w	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]

	// X-axis control: motors 1,3 vs 2,4
	if (Fx_d > 0) {
 80012b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80012ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c2:	dd18      	ble.n	80012f6 <assignMotorValues+0x76>
		*m1 += fabsf(Fx_d);
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	ed93 7a00 	vldr	s14, [r3]
 80012ca:	edd7 7a05 	vldr	s15, [r7, #20]
 80012ce:	eef0 7ae7 	vabs.f32	s15, s15
 80012d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	edc3 7a00 	vstr	s15, [r3]
		*m3 += fabsf(Fx_d);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	ed93 7a00 	vldr	s14, [r3]
 80012e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80012e6:	eef0 7ae7 	vabs.f32	s15, s15
 80012ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	edc3 7a00 	vstr	s15, [r3]
 80012f4:	e017      	b.n	8001326 <assignMotorValues+0xa6>
	} else {
		*m2 += fabsf(Fx_d);
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	ed93 7a00 	vldr	s14, [r3]
 80012fc:	edd7 7a05 	vldr	s15, [r7, #20]
 8001300:	eef0 7ae7 	vabs.f32	s15, s15
 8001304:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	edc3 7a00 	vstr	s15, [r3]
		*m4 += fabsf(Fx_d);
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	ed93 7a00 	vldr	s14, [r3]
 8001314:	edd7 7a05 	vldr	s15, [r7, #20]
 8001318:	eef0 7ae7 	vabs.f32	s15, s15
 800131c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	edc3 7a00 	vstr	s15, [r3]
	}

	// Y-axis control: motors 1,2 vs 3,4
	if (Fy_d > 0) {
 8001326:	edd7 7a04 	vldr	s15, [r7, #16]
 800132a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800132e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001332:	dd18      	ble.n	8001366 <assignMotorValues+0xe6>
		*m1 += fabsf(Fy_d);
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	ed93 7a00 	vldr	s14, [r3]
 800133a:	edd7 7a04 	vldr	s15, [r7, #16]
 800133e:	eef0 7ae7 	vabs.f32	s15, s15
 8001342:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	edc3 7a00 	vstr	s15, [r3]
		*m2 += fabsf(Fy_d);
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	ed93 7a00 	vldr	s14, [r3]
 8001352:	edd7 7a04 	vldr	s15, [r7, #16]
 8001356:	eef0 7ae7 	vabs.f32	s15, s15
 800135a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	edc3 7a00 	vstr	s15, [r3]
 8001364:	e017      	b.n	8001396 <assignMotorValues+0x116>
	} else {
		*m3 += fabsf(Fy_d);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	ed93 7a00 	vldr	s14, [r3]
 800136c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001370:	eef0 7ae7 	vabs.f32	s15, s15
 8001374:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	edc3 7a00 	vstr	s15, [r3]
		*m4 += fabsf(Fy_d);
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	ed93 7a00 	vldr	s14, [r3]
 8001384:	edd7 7a04 	vldr	s15, [r7, #16]
 8001388:	eef0 7ae7 	vabs.f32	s15, s15
 800138c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	edc3 7a00 	vstr	s15, [r3]
	}

	// Torque balancing: ensure diagonal pairs produce equal torque
	float T = *m1 + *m4 - *m2 - *m3;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	ed93 7a00 	vldr	s14, [r3]
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	edd3 7a00 	vldr	s15, [r3]
 80013a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	edd3 7a00 	vldr	s15, [r3]
 80013ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	edd3 7a00 	vldr	s15, [r3]
 80013b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ba:	edc7 7a07 	vstr	s15, [r7, #28]
	if (T > 0) {
 80013be:	edd7 7a07 	vldr	s15, [r7, #28]
 80013c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ca:	dd20      	ble.n	800140e <assignMotorValues+0x18e>
		// Too much CCW torque, increase m2 and m3
		*m2 += fabsf(T) / 2.0f;
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	ed93 7a00 	vldr	s14, [r3]
 80013d2:	edd7 7a07 	vldr	s15, [r7, #28]
 80013d6:	eef0 6ae7 	vabs.f32	s13, s15
 80013da:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80013de:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80013e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	edc3 7a00 	vstr	s15, [r3]
		*m3 += fabsf(T) / 2.0f;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	ed93 7a00 	vldr	s14, [r3]
 80013f2:	edd7 7a07 	vldr	s15, [r7, #28]
 80013f6:	eef0 6ae7 	vabs.f32	s13, s15
 80013fa:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80013fe:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001402:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	edc3 7a00 	vstr	s15, [r3]
 800140c:	e026      	b.n	800145c <assignMotorValues+0x1dc>
	} else if (T < 0) {
 800140e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001412:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800141a:	d51f      	bpl.n	800145c <assignMotorValues+0x1dc>
		// Too much CW torque, increase m1 and m4
		*m1 += fabsf(T) / 2.0f;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	ed93 7a00 	vldr	s14, [r3]
 8001422:	edd7 7a07 	vldr	s15, [r7, #28]
 8001426:	eef0 6ae7 	vabs.f32	s13, s15
 800142a:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800142e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001432:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	edc3 7a00 	vstr	s15, [r3]
		*m4 += fabsf(T) / 2.0f;
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	ed93 7a00 	vldr	s14, [r3]
 8001442:	edd7 7a07 	vldr	s15, [r7, #28]
 8001446:	eef0 6ae7 	vabs.f32	s13, s15
 800144a:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800144e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001452:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	edc3 7a00 	vstr	s15, [r3]
	}

	// Convert force to duty cycle
	float scale = (MAX_DUTY - MIN_DUTY) / MAX_FORCE;
 800145c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8001460:	61bb      	str	r3, [r7, #24]
	*m1 = *m1 * scale + MIN_DUTY;
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	ed93 7a00 	vldr	s14, [r3]
 8001468:	edd7 7a06 	vldr	s15, [r7, #24]
 800146c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001470:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001474:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	edc3 7a00 	vstr	s15, [r3]
	*m2 = *m2 * scale + MIN_DUTY;
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	ed93 7a00 	vldr	s14, [r3]
 8001484:	edd7 7a06 	vldr	s15, [r7, #24]
 8001488:	ee67 7a27 	vmul.f32	s15, s14, s15
 800148c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001490:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	edc3 7a00 	vstr	s15, [r3]
	*m3 = *m3 * scale + MIN_DUTY;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	ed93 7a00 	vldr	s14, [r3]
 80014a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80014a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014a8:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80014ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	edc3 7a00 	vstr	s15, [r3]
	*m4 = *m4 * scale + MIN_DUTY;
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	ed93 7a00 	vldr	s14, [r3]
 80014bc:	edd7 7a06 	vldr	s15, [r7, #24]
 80014c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014c4:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80014c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	edc3 7a00 	vstr	s15, [r3]

	// Clamp to valid range
	*m1 = MAX(MIN_DUTY, MIN(*m1, MAX_DUTY));
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	edd3 7a00 	vldr	s15, [r3]
 80014d8:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80014dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e4:	bf4c      	ite	mi
 80014e6:	2301      	movmi	r3, #1
 80014e8:	2300      	movpl	r3, #0
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	f083 0301 	eor.w	r3, r3, #1
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d111      	bne.n	800151a <assignMotorValues+0x29a>
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	edd3 7a00 	vldr	s15, [r3]
 80014fc:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001500:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001508:	bf4c      	ite	mi
 800150a:	2301      	movmi	r3, #1
 800150c:	2300      	movpl	r3, #0
 800150e:	b2db      	uxtb	r3, r3
 8001510:	f083 0301 	eor.w	r3, r3, #1
 8001514:	b2db      	uxtb	r3, r3
 8001516:	2b00      	cmp	r3, #0
 8001518:	d00f      	beq.n	800153a <assignMotorValues+0x2ba>
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	edd3 7a00 	vldr	s15, [r3]
 8001520:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8001524:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800152c:	d502      	bpl.n	8001534 <assignMotorValues+0x2b4>
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	e003      	b.n	800153c <assignMotorValues+0x2bc>
 8001534:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001538:	e000      	b.n	800153c <assignMotorValues+0x2bc>
 800153a:	4b57      	ldr	r3, [pc, #348]	@ (8001698 <assignMotorValues+0x418>)
 800153c:	68fa      	ldr	r2, [r7, #12]
 800153e:	6013      	str	r3, [r2, #0]
	*m2 = MAX(MIN_DUTY, MIN(*m2, MAX_DUTY));
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	edd3 7a00 	vldr	s15, [r3]
 8001546:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800154a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800154e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001552:	bf4c      	ite	mi
 8001554:	2301      	movmi	r3, #1
 8001556:	2300      	movpl	r3, #0
 8001558:	b2db      	uxtb	r3, r3
 800155a:	f083 0301 	eor.w	r3, r3, #1
 800155e:	b2db      	uxtb	r3, r3
 8001560:	2b00      	cmp	r3, #0
 8001562:	d111      	bne.n	8001588 <assignMotorValues+0x308>
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	edd3 7a00 	vldr	s15, [r3]
 800156a:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800156e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001576:	bf4c      	ite	mi
 8001578:	2301      	movmi	r3, #1
 800157a:	2300      	movpl	r3, #0
 800157c:	b2db      	uxtb	r3, r3
 800157e:	f083 0301 	eor.w	r3, r3, #1
 8001582:	b2db      	uxtb	r3, r3
 8001584:	2b00      	cmp	r3, #0
 8001586:	d00f      	beq.n	80015a8 <assignMotorValues+0x328>
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	edd3 7a00 	vldr	s15, [r3]
 800158e:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8001592:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800159a:	d502      	bpl.n	80015a2 <assignMotorValues+0x322>
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	e003      	b.n	80015aa <assignMotorValues+0x32a>
 80015a2:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 80015a6:	e000      	b.n	80015aa <assignMotorValues+0x32a>
 80015a8:	4b3b      	ldr	r3, [pc, #236]	@ (8001698 <assignMotorValues+0x418>)
 80015aa:	68ba      	ldr	r2, [r7, #8]
 80015ac:	6013      	str	r3, [r2, #0]
	*m3 = MAX(MIN_DUTY, MIN(*m3, MAX_DUTY));
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	edd3 7a00 	vldr	s15, [r3]
 80015b4:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80015b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c0:	bf4c      	ite	mi
 80015c2:	2301      	movmi	r3, #1
 80015c4:	2300      	movpl	r3, #0
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	f083 0301 	eor.w	r3, r3, #1
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d111      	bne.n	80015f6 <assignMotorValues+0x376>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	edd3 7a00 	vldr	s15, [r3]
 80015d8:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80015dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e4:	bf4c      	ite	mi
 80015e6:	2301      	movmi	r3, #1
 80015e8:	2300      	movpl	r3, #0
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	f083 0301 	eor.w	r3, r3, #1
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d00f      	beq.n	8001616 <assignMotorValues+0x396>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	edd3 7a00 	vldr	s15, [r3]
 80015fc:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8001600:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001608:	d502      	bpl.n	8001610 <assignMotorValues+0x390>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	e003      	b.n	8001618 <assignMotorValues+0x398>
 8001610:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001614:	e000      	b.n	8001618 <assignMotorValues+0x398>
 8001616:	4b20      	ldr	r3, [pc, #128]	@ (8001698 <assignMotorValues+0x418>)
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	6013      	str	r3, [r2, #0]
	*m4 = MAX(MIN_DUTY, MIN(*m4, MAX_DUTY));
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	edd3 7a00 	vldr	s15, [r3]
 8001622:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8001626:	eef4 7ac7 	vcmpe.f32	s15, s14
 800162a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800162e:	bf4c      	ite	mi
 8001630:	2301      	movmi	r3, #1
 8001632:	2300      	movpl	r3, #0
 8001634:	b2db      	uxtb	r3, r3
 8001636:	f083 0301 	eor.w	r3, r3, #1
 800163a:	b2db      	uxtb	r3, r3
 800163c:	2b00      	cmp	r3, #0
 800163e:	d111      	bne.n	8001664 <assignMotorValues+0x3e4>
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	edd3 7a00 	vldr	s15, [r3]
 8001646:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800164a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800164e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001652:	bf4c      	ite	mi
 8001654:	2301      	movmi	r3, #1
 8001656:	2300      	movpl	r3, #0
 8001658:	b2db      	uxtb	r3, r3
 800165a:	f083 0301 	eor.w	r3, r3, #1
 800165e:	b2db      	uxtb	r3, r3
 8001660:	2b00      	cmp	r3, #0
 8001662:	d00f      	beq.n	8001684 <assignMotorValues+0x404>
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	edd3 7a00 	vldr	s15, [r3]
 800166a:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800166e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001676:	d502      	bpl.n	800167e <assignMotorValues+0x3fe>
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	e003      	b.n	8001686 <assignMotorValues+0x406>
 800167e:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001682:	e000      	b.n	8001686 <assignMotorValues+0x406>
 8001684:	4b04      	ldr	r3, [pc, #16]	@ (8001698 <assignMotorValues+0x418>)
 8001686:	683a      	ldr	r2, [r7, #0]
 8001688:	6013      	str	r3, [r2, #0]
}
 800168a:	bf00      	nop
 800168c:	3724      	adds	r7, #36	@ 0x24
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	40a00000 	.word	0x40a00000
 800169c:	00000000 	.word	0x00000000

080016a0 <TIM_SetPWM>:

void TIM_SetPWM(float m1, float m2, float m3, float m4) {
 80016a0:	b5b0      	push	{r4, r5, r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	ed87 0a03 	vstr	s0, [r7, #12]
 80016aa:	edc7 0a02 	vstr	s1, [r7, #8]
 80016ae:	ed87 1a01 	vstr	s2, [r7, #4]
 80016b2:	edc7 1a00 	vstr	s3, [r7]
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, max_CCR * 0.01 * m1);
 80016b6:	4b44      	ldr	r3, [pc, #272]	@ (80017c8 <TIM_SetPWM+0x128>)
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7fe ff37 	bl	800052c <__aeabi_i2d>
 80016be:	a340      	add	r3, pc, #256	@ (adr r3, 80017c0 <TIM_SetPWM+0x120>)
 80016c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c4:	f7fe ff9c 	bl	8000600 <__aeabi_dmul>
 80016c8:	4602      	mov	r2, r0
 80016ca:	460b      	mov	r3, r1
 80016cc:	4614      	mov	r4, r2
 80016ce:	461d      	mov	r5, r3
 80016d0:	68f8      	ldr	r0, [r7, #12]
 80016d2:	f7fe ff3d 	bl	8000550 <__aeabi_f2d>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4620      	mov	r0, r4
 80016dc:	4629      	mov	r1, r5
 80016de:	f7fe ff8f 	bl	8000600 <__aeabi_dmul>
 80016e2:	4602      	mov	r2, r0
 80016e4:	460b      	mov	r3, r1
 80016e6:	4939      	ldr	r1, [pc, #228]	@ (80017cc <TIM_SetPWM+0x12c>)
 80016e8:	680c      	ldr	r4, [r1, #0]
 80016ea:	4610      	mov	r0, r2
 80016ec:	4619      	mov	r1, r3
 80016ee:	f7ff fa5f 	bl	8000bb0 <__aeabi_d2uiz>
 80016f2:	4603      	mov	r3, r0
 80016f4:	6363      	str	r3, [r4, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, max_CCR * 0.01 * m2);
 80016f6:	4b34      	ldr	r3, [pc, #208]	@ (80017c8 <TIM_SetPWM+0x128>)
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7fe ff17 	bl	800052c <__aeabi_i2d>
 80016fe:	a330      	add	r3, pc, #192	@ (adr r3, 80017c0 <TIM_SetPWM+0x120>)
 8001700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001704:	f7fe ff7c 	bl	8000600 <__aeabi_dmul>
 8001708:	4602      	mov	r2, r0
 800170a:	460b      	mov	r3, r1
 800170c:	4614      	mov	r4, r2
 800170e:	461d      	mov	r5, r3
 8001710:	68b8      	ldr	r0, [r7, #8]
 8001712:	f7fe ff1d 	bl	8000550 <__aeabi_f2d>
 8001716:	4602      	mov	r2, r0
 8001718:	460b      	mov	r3, r1
 800171a:	4620      	mov	r0, r4
 800171c:	4629      	mov	r1, r5
 800171e:	f7fe ff6f 	bl	8000600 <__aeabi_dmul>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	4929      	ldr	r1, [pc, #164]	@ (80017cc <TIM_SetPWM+0x12c>)
 8001728:	680c      	ldr	r4, [r1, #0]
 800172a:	4610      	mov	r0, r2
 800172c:	4619      	mov	r1, r3
 800172e:	f7ff fa3f 	bl	8000bb0 <__aeabi_d2uiz>
 8001732:	4603      	mov	r3, r0
 8001734:	63a3      	str	r3, [r4, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3, max_CCR * 0.01 * m3);
 8001736:	4b24      	ldr	r3, [pc, #144]	@ (80017c8 <TIM_SetPWM+0x128>)
 8001738:	4618      	mov	r0, r3
 800173a:	f7fe fef7 	bl	800052c <__aeabi_i2d>
 800173e:	a320      	add	r3, pc, #128	@ (adr r3, 80017c0 <TIM_SetPWM+0x120>)
 8001740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001744:	f7fe ff5c 	bl	8000600 <__aeabi_dmul>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	4614      	mov	r4, r2
 800174e:	461d      	mov	r5, r3
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f7fe fefd 	bl	8000550 <__aeabi_f2d>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	4620      	mov	r0, r4
 800175c:	4629      	mov	r1, r5
 800175e:	f7fe ff4f 	bl	8000600 <__aeabi_dmul>
 8001762:	4602      	mov	r2, r0
 8001764:	460b      	mov	r3, r1
 8001766:	4919      	ldr	r1, [pc, #100]	@ (80017cc <TIM_SetPWM+0x12c>)
 8001768:	680c      	ldr	r4, [r1, #0]
 800176a:	4610      	mov	r0, r2
 800176c:	4619      	mov	r1, r3
 800176e:	f7ff fa1f 	bl	8000bb0 <__aeabi_d2uiz>
 8001772:	4603      	mov	r3, r0
 8001774:	63e3      	str	r3, [r4, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, max_CCR * 0.01 * m4);
 8001776:	4b14      	ldr	r3, [pc, #80]	@ (80017c8 <TIM_SetPWM+0x128>)
 8001778:	4618      	mov	r0, r3
 800177a:	f7fe fed7 	bl	800052c <__aeabi_i2d>
 800177e:	a310      	add	r3, pc, #64	@ (adr r3, 80017c0 <TIM_SetPWM+0x120>)
 8001780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001784:	f7fe ff3c 	bl	8000600 <__aeabi_dmul>
 8001788:	4602      	mov	r2, r0
 800178a:	460b      	mov	r3, r1
 800178c:	4614      	mov	r4, r2
 800178e:	461d      	mov	r5, r3
 8001790:	6838      	ldr	r0, [r7, #0]
 8001792:	f7fe fedd 	bl	8000550 <__aeabi_f2d>
 8001796:	4602      	mov	r2, r0
 8001798:	460b      	mov	r3, r1
 800179a:	4620      	mov	r0, r4
 800179c:	4629      	mov	r1, r5
 800179e:	f7fe ff2f 	bl	8000600 <__aeabi_dmul>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	4909      	ldr	r1, [pc, #36]	@ (80017cc <TIM_SetPWM+0x12c>)
 80017a8:	680c      	ldr	r4, [r1, #0]
 80017aa:	4610      	mov	r0, r2
 80017ac:	4619      	mov	r1, r3
 80017ae:	f7ff f9ff 	bl	8000bb0 <__aeabi_d2uiz>
 80017b2:	4603      	mov	r3, r0
 80017b4:	6423      	str	r3, [r4, #64]	@ 0x40
}
 80017b6:	bf00      	nop
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bdb0      	pop	{r4, r5, r7, pc}
 80017be:	bf00      	nop
 80017c0:	47ae147b 	.word	0x47ae147b
 80017c4:	3f847ae1 	.word	0x3f847ae1
 80017c8:	00013880 	.word	0x00013880
 80017cc:	20000320 	.word	0x20000320

080017d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017d4:	ed2d 8b02 	vpush	{d8}
 80017d8:	b0df      	sub	sp, #380	@ 0x17c
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017dc:	f002 f9a4 	bl	8003b28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017e0:	f000 fe4c 	bl	800247c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017e4:	f000 ffe6 	bl	80027b4 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80017e8:	f000 fe92 	bl	8002510 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 80017ec:	f000 feda 	bl	80025a4 <MX_SPI1_Init>
  MX_TIM5_Init();
 80017f0:	f000 ff46 	bl	8002680 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  //  Arm the ESC (first send the low signal then the high signal)
  TIM_SetPWM(5, 5, 5, 5);
 80017f4:	eef1 1a04 	vmov.f32	s3, #20	@ 0x40a00000  5.0
 80017f8:	eeb1 1a04 	vmov.f32	s2, #20	@ 0x40a00000  5.0
 80017fc:	eef1 0a04 	vmov.f32	s1, #20	@ 0x40a00000  5.0
 8001800:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8001804:	f7ff ff4c 	bl	80016a0 <TIM_SetPWM>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8001808:	2100      	movs	r1, #0
 800180a:	4876      	ldr	r0, [pc, #472]	@ (80019e4 <main+0x214>)
 800180c:	f007 fcba 	bl	8009184 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8001810:	2104      	movs	r1, #4
 8001812:	4874      	ldr	r0, [pc, #464]	@ (80019e4 <main+0x214>)
 8001814:	f007 fcb6 	bl	8009184 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 8001818:	2108      	movs	r1, #8
 800181a:	4872      	ldr	r0, [pc, #456]	@ (80019e4 <main+0x214>)
 800181c:	f007 fcb2 	bl	8009184 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8001820:	210c      	movs	r1, #12
 8001822:	4870      	ldr	r0, [pc, #448]	@ (80019e4 <main+0x214>)
 8001824:	f007 fcae 	bl	8009184 <HAL_TIM_PWM_Start>
  HAL_Delay(3000);
 8001828:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800182c:	f002 fa42 	bl	8003cb4 <HAL_Delay>
  IMU_INIT(&hspi1);
 8001830:	486d      	ldr	r0, [pc, #436]	@ (80019e8 <main+0x218>)
 8001832:	f002 f8db 	bl	80039ec <IMU_INIT>
  IMU_SETUP_FOR_LOGGING();
 8001836:	f002 f8e7 	bl	8003a08 <IMU_SETUP_FOR_LOGGING>
  IMU_ENABLE_ALL();
 800183a:	f002 f8ed 	bl	8003a18 <IMU_ENABLE_ALL>

  HAL_Delay(3000);
 800183e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001842:	f002 fa37 	bl	8003cb4 <HAL_Delay>

  int imuready = IMU_READY();
 8001846:	f002 f8f5 	bl	8003a34 <IMU_READY>
 800184a:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174
  while(imuready != 1) {
 800184e:	e00e      	b.n	800186e <main+0x9e>
	  HAL_UART_Transmit(&hlpuart1, err, 7, 1000);
 8001850:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001854:	2207      	movs	r2, #7
 8001856:	4965      	ldr	r1, [pc, #404]	@ (80019ec <main+0x21c>)
 8001858:	4865      	ldr	r0, [pc, #404]	@ (80019f0 <main+0x220>)
 800185a:	f008 ff0d 	bl	800a678 <HAL_UART_Transmit>
	  HAL_Delay(5000);
 800185e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001862:	f002 fa27 	bl	8003cb4 <HAL_Delay>
	  imuready = IMU_READY();
 8001866:	f002 f8e5 	bl	8003a34 <IMU_READY>
 800186a:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174
  while(imuready != 1) {
 800186e:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001872:	2b01      	cmp	r3, #1
 8001874:	d1ec      	bne.n	8001850 <main+0x80>
  }

  struct Vector3 xyz_a;
  struct Vector3 xyz_v; xyz_v.x = 0; xyz_v.y = 0; xyz_v.z = 0;
 8001876:	f04f 0200 	mov.w	r2, #0
 800187a:	f04f 0300 	mov.w	r3, #0
 800187e:	e9c7 233a 	strd	r2, r3, [r7, #232]	@ 0xe8
 8001882:	f04f 0200 	mov.w	r2, #0
 8001886:	f04f 0300 	mov.w	r3, #0
 800188a:	e9c7 233c 	strd	r2, r3, [r7, #240]	@ 0xf0
 800188e:	f04f 0200 	mov.w	r2, #0
 8001892:	f04f 0300 	mov.w	r3, #0
 8001896:	e9c7 233e 	strd	r2, r3, [r7, #248]	@ 0xf8
  struct Vector3 xyz_p; xyz_p.x = 0; xyz_p.y = 0; xyz_p.z = 0;
 800189a:	f04f 0200 	mov.w	r2, #0
 800189e:	f04f 0300 	mov.w	r3, #0
 80018a2:	e9c7 2334 	strd	r2, r3, [r7, #208]	@ 0xd0
 80018a6:	f04f 0200 	mov.w	r2, #0
 80018aa:	f04f 0300 	mov.w	r3, #0
 80018ae:	e9c7 2336 	strd	r2, r3, [r7, #216]	@ 0xd8
 80018b2:	f04f 0200 	mov.w	r2, #0
 80018b6:	f04f 0300 	mov.w	r3, #0
 80018ba:	e9c7 2338 	strd	r2, r3, [r7, #224]	@ 0xe0

  struct Vector3 rpy_v;
  struct Vector3 rpy_p; rpy_p.x = 0; rpy_p.y = 0; rpy_p.z = 0;
 80018be:	f04f 0200 	mov.w	r2, #0
 80018c2:	f04f 0300 	mov.w	r3, #0
 80018c6:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
 80018ca:	f04f 0200 	mov.w	r2, #0
 80018ce:	f04f 0300 	mov.w	r3, #0
 80018d2:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
 80018d6:	f04f 0200 	mov.w	r2, #0
 80018da:	f04f 0300 	mov.w	r3, #0
 80018de:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0

  struct Vector3 xyz_ground; xyz_ground.x = 0; xyz_ground.y = 0; xyz_ground.z = 0;
 80018e2:	f04f 0200 	mov.w	r2, #0
 80018e6:	f04f 0300 	mov.w	r3, #0
 80018ea:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
 80018ee:	f04f 0200 	mov.w	r2, #0
 80018f2:	f04f 0300 	mov.w	r3, #0
 80018f6:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
 80018fa:	f04f 0200 	mov.w	r2, #0
 80018fe:	f04f 0300 	mov.w	r3, #0
 8001902:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
  for(int i = 0; i < 5; i++) {
 8001906:	2300      	movs	r3, #0
 8001908:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 800190c:	e054      	b.n	80019b8 <main+0x1e8>
	  xyz_a = ACCEL_READ_ACCELERATION();
 800190e:	f001 fb6d 	bl	8002fec <ACCEL_READ_ACCELERATION>
 8001912:	eeb0 5a40 	vmov.f32	s10, s0
 8001916:	eef0 5a60 	vmov.f32	s11, s1
 800191a:	eeb0 6a41 	vmov.f32	s12, s2
 800191e:	eef0 6a61 	vmov.f32	s13, s3
 8001922:	eeb0 7a42 	vmov.f32	s14, s4
 8001926:	eef0 7a62 	vmov.f32	s15, s5
 800192a:	ed87 5b40 	vstr	d5, [r7, #256]	@ 0x100
 800192e:	ed87 6b42 	vstr	d6, [r7, #264]	@ 0x108
 8001932:	ed87 7b44 	vstr	d7, [r7, #272]	@ 0x110
	  xyz_ground.x += xyz_a.x / 5.0f;
 8001936:	e9d7 ab22 	ldrd	sl, fp, [r7, #136]	@ 0x88
 800193a:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	@ 0x100
 800193e:	f04f 0200 	mov.w	r2, #0
 8001942:	4b2c      	ldr	r3, [pc, #176]	@ (80019f4 <main+0x224>)
 8001944:	f7fe ff86 	bl	8000854 <__aeabi_ddiv>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4650      	mov	r0, sl
 800194e:	4659      	mov	r1, fp
 8001950:	f7fe fca0 	bl	8000294 <__adddf3>
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
	  xyz_ground.y += xyz_a.y / 5.0f;
 800195c:	e9d7 ab24 	ldrd	sl, fp, [r7, #144]	@ 0x90
 8001960:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
 8001964:	f04f 0200 	mov.w	r2, #0
 8001968:	4b22      	ldr	r3, [pc, #136]	@ (80019f4 <main+0x224>)
 800196a:	f7fe ff73 	bl	8000854 <__aeabi_ddiv>
 800196e:	4602      	mov	r2, r0
 8001970:	460b      	mov	r3, r1
 8001972:	4650      	mov	r0, sl
 8001974:	4659      	mov	r1, fp
 8001976:	f7fe fc8d 	bl	8000294 <__adddf3>
 800197a:	4602      	mov	r2, r0
 800197c:	460b      	mov	r3, r1
 800197e:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
	  xyz_ground.z += xyz_a.z / 5.0f;
 8001982:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	@ 0x98
 8001986:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 800198a:	f04f 0200 	mov.w	r2, #0
 800198e:	4b19      	ldr	r3, [pc, #100]	@ (80019f4 <main+0x224>)
 8001990:	f7fe ff60 	bl	8000854 <__aeabi_ddiv>
 8001994:	4602      	mov	r2, r0
 8001996:	460b      	mov	r3, r1
 8001998:	4650      	mov	r0, sl
 800199a:	4659      	mov	r1, fp
 800199c:	f7fe fc7a 	bl	8000294 <__adddf3>
 80019a0:	4602      	mov	r2, r0
 80019a2:	460b      	mov	r3, r1
 80019a4:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
	  HAL_Delay(5);
 80019a8:	2005      	movs	r0, #5
 80019aa:	f002 f983 	bl	8003cb4 <HAL_Delay>
  for(int i = 0; i < 5; i++) {
 80019ae:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80019b2:	3301      	adds	r3, #1
 80019b4:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 80019b8:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80019bc:	2b04      	cmp	r3, #4
 80019be:	dda6      	ble.n	800190e <main+0x13e>
  }

  float cr, sr, cp, sp, cy, sy;
  float aX, aY, aZ;
  float error_x = 0;
 80019c0:	f04f 0300 	mov.w	r3, #0
 80019c4:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
  float error_y = 0;
 80019c8:	f04f 0300 	mov.w	r3, #0
 80019cc:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  float Fx_d, Fy_d;
  float m1, m2, m3, m4;

  uint32_t then = HAL_GetTick();
 80019d0:	f002 f964 	bl	8003c9c <HAL_GetTick>
 80019d4:	f8c7 0160 	str.w	r0, [r7, #352]	@ 0x160
  uint32_t last = HAL_GetTick();
 80019d8:	f002 f960 	bl	8003c9c <HAL_GetTick>
 80019dc:	f8c7 0164 	str.w	r0, [r7, #356]	@ 0x164

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while ( rpy_p.x < 0.05) {
 80019e0:	f000 bd18 	b.w	8002414 <main+0xc44>
 80019e4:	20000320 	.word	0x20000320
 80019e8:	20000290 	.word	0x20000290
 80019ec:	20000000 	.word	0x20000000
 80019f0:	200001fc 	.word	0x200001fc
 80019f4:	40140000 	.word	0x40140000
 80019f8:	447a0000 	.word	0x447a0000
		  uint32_t now = HAL_GetTick();
 80019fc:	f002 f94e 	bl	8003c9c <HAL_GetTick>
 8001a00:	f8c7 015c 	str.w	r0, [r7, #348]	@ 0x15c
		  float dt = (now - last) / 1000.0f;
 8001a04:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8001a08:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	ee07 3a90 	vmov	s15, r3
 8001a12:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a16:	ed5f 6a08 	vldr	s13, [pc, #-32]	@ 80019f8 <main+0x228>
 8001a1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a1e:	edc7 7a56 	vstr	s15, [r7, #344]	@ 0x158
		  last = now;
 8001a22:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001a26:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
		  xyz_a = ACCEL_READ_ACCELERATION();
 8001a2a:	f001 fadf 	bl	8002fec <ACCEL_READ_ACCELERATION>
 8001a2e:	eeb0 5a40 	vmov.f32	s10, s0
 8001a32:	eef0 5a60 	vmov.f32	s11, s1
 8001a36:	eeb0 6a41 	vmov.f32	s12, s2
 8001a3a:	eef0 6a61 	vmov.f32	s13, s3
 8001a3e:	eeb0 7a42 	vmov.f32	s14, s4
 8001a42:	eef0 7a62 	vmov.f32	s15, s5
 8001a46:	ed87 5b40 	vstr	d5, [r7, #256]	@ 0x100
 8001a4a:	ed87 6b42 	vstr	d6, [r7, #264]	@ 0x108
 8001a4e:	ed87 7b44 	vstr	d7, [r7, #272]	@ 0x110
		  rpy_v = GYRO_READ_RATES();
 8001a52:	f001 fd36 	bl	80034c2 <GYRO_READ_RATES>
 8001a56:	eeb0 5a40 	vmov.f32	s10, s0
 8001a5a:	eef0 5a60 	vmov.f32	s11, s1
 8001a5e:	eeb0 6a41 	vmov.f32	s12, s2
 8001a62:	eef0 6a61 	vmov.f32	s13, s3
 8001a66:	eeb0 7a42 	vmov.f32	s14, s4
 8001a6a:	eef0 7a62 	vmov.f32	s15, s5
 8001a6e:	ed87 5b2e 	vstr	d5, [r7, #184]	@ 0xb8
 8001a72:	ed87 6b30 	vstr	d6, [r7, #192]	@ 0xc0
 8001a76:	ed87 7b32 	vstr	d7, [r7, #200]	@ 0xc8

		  xyz_a = vSub(xyz_a, xyz_ground);
 8001a7a:	ed97 3b22 	vldr	d3, [r7, #136]	@ 0x88
 8001a7e:	ed97 4b24 	vldr	d4, [r7, #144]	@ 0x90
 8001a82:	ed97 5b26 	vldr	d5, [r7, #152]	@ 0x98
 8001a86:	ed97 2b40 	vldr	d2, [r7, #256]	@ 0x100
 8001a8a:	ed97 6b42 	vldr	d6, [r7, #264]	@ 0x108
 8001a8e:	ed97 7b44 	vldr	d7, [r7, #272]	@ 0x110
 8001a92:	eeb0 0a42 	vmov.f32	s0, s4
 8001a96:	eef0 0a62 	vmov.f32	s1, s5
 8001a9a:	eeb0 1a46 	vmov.f32	s2, s12
 8001a9e:	eef0 1a66 	vmov.f32	s3, s13
 8001aa2:	eeb0 2a47 	vmov.f32	s4, s14
 8001aa6:	eef0 2a67 	vmov.f32	s5, s15
 8001aaa:	f001 ffe2 	bl	8003a72 <vSub>
 8001aae:	eeb0 5a40 	vmov.f32	s10, s0
 8001ab2:	eef0 5a60 	vmov.f32	s11, s1
 8001ab6:	eeb0 6a41 	vmov.f32	s12, s2
 8001aba:	eef0 6a61 	vmov.f32	s13, s3
 8001abe:	eeb0 7a42 	vmov.f32	s14, s4
 8001ac2:	eef0 7a62 	vmov.f32	s15, s5
 8001ac6:	ed87 5b40 	vstr	d5, [r7, #256]	@ 0x100
 8001aca:	ed87 6b42 	vstr	d6, [r7, #264]	@ 0x108
 8001ace:	ed87 7b44 	vstr	d7, [r7, #272]	@ 0x110
		  rpy_v.x -= 0.00263f;
 8001ad2:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8001ad6:	a3ea      	add	r3, pc, #936	@ (adr r3, 8001e80 <main+0x6b0>)
 8001ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001adc:	f7fe fbd8 	bl	8000290 <__aeabi_dsub>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	e9c7 232e 	strd	r2, r3, [r7, #184]	@ 0xb8
		  rpy_v.y += 0.001145f;
 8001ae8:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8001aec:	a3e6      	add	r3, pc, #920	@ (adr r3, 8001e88 <main+0x6b8>)
 8001aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af2:	f7fe fbcf 	bl	8000294 <__adddf3>
 8001af6:	4602      	mov	r2, r0
 8001af8:	460b      	mov	r3, r1
 8001afa:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
		  rpy_v.z -= 0.000884f;
 8001afe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8001b02:	a3e3      	add	r3, pc, #908	@ (adr r3, 8001e90 <main+0x6c0>)
 8001b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b08:	f7fe fbc2 	bl	8000290 <__aeabi_dsub>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	460b      	mov	r3, r1
 8001b10:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8

		  rpy_v.x = applyDeadzone(rpy_v.x, GYRO_DEADZONE);
 8001b14:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 8001b18:	4610      	mov	r0, r2
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	f7ff f868 	bl	8000bf0 <__aeabi_d2f>
 8001b20:	4603      	mov	r3, r0
 8001b22:	eddf 0ad5 	vldr	s1, [pc, #852]	@ 8001e78 <main+0x6a8>
 8001b26:	ee00 3a10 	vmov	s0, r3
 8001b2a:	f7ff faa5 	bl	8001078 <applyDeadzone>
 8001b2e:	ee10 3a10 	vmov	r3, s0
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7fe fd0c 	bl	8000550 <__aeabi_f2d>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	e9c7 232e 	strd	r2, r3, [r7, #184]	@ 0xb8
		  rpy_v.y = applyDeadzone(rpy_v.y, GYRO_DEADZONE);
 8001b40:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 8001b44:	4610      	mov	r0, r2
 8001b46:	4619      	mov	r1, r3
 8001b48:	f7ff f852 	bl	8000bf0 <__aeabi_d2f>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	eddf 0aca 	vldr	s1, [pc, #808]	@ 8001e78 <main+0x6a8>
 8001b52:	ee00 3a10 	vmov	s0, r3
 8001b56:	f7ff fa8f 	bl	8001078 <applyDeadzone>
 8001b5a:	ee10 3a10 	vmov	r3, s0
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f7fe fcf6 	bl	8000550 <__aeabi_f2d>
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
		  rpy_v.z = applyDeadzone(rpy_v.z, GYRO_DEADZONE);
 8001b6c:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	@ 0xc8
 8001b70:	4610      	mov	r0, r2
 8001b72:	4619      	mov	r1, r3
 8001b74:	f7ff f83c 	bl	8000bf0 <__aeabi_d2f>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	eddf 0abf 	vldr	s1, [pc, #764]	@ 8001e78 <main+0x6a8>
 8001b7e:	ee00 3a10 	vmov	s0, r3
 8001b82:	f7ff fa79 	bl	8001078 <applyDeadzone>
 8001b86:	ee10 3a10 	vmov	r3, s0
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7fe fce0 	bl	8000550 <__aeabi_f2d>
 8001b90:	4602      	mov	r2, r0
 8001b92:	460b      	mov	r3, r1
 8001b94:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8

		  xyz_a.x = applyDeadzone(xyz_a.x, ACCEL_DEADZONE);
 8001b98:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	@ 0x100
 8001b9c:	4610      	mov	r0, r2
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	f7ff f826 	bl	8000bf0 <__aeabi_d2f>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	eddf 0ab5 	vldr	s1, [pc, #724]	@ 8001e7c <main+0x6ac>
 8001baa:	ee00 3a10 	vmov	s0, r3
 8001bae:	f7ff fa63 	bl	8001078 <applyDeadzone>
 8001bb2:	ee10 3a10 	vmov	r3, s0
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7fe fcca 	bl	8000550 <__aeabi_f2d>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	e9c7 2340 	strd	r2, r3, [r7, #256]	@ 0x100
		  xyz_a.y = applyDeadzone(xyz_a.y, ACCEL_DEADZONE);
 8001bc4:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 8001bc8:	4610      	mov	r0, r2
 8001bca:	4619      	mov	r1, r3
 8001bcc:	f7ff f810 	bl	8000bf0 <__aeabi_d2f>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	eddf 0aaa 	vldr	s1, [pc, #680]	@ 8001e7c <main+0x6ac>
 8001bd6:	ee00 3a10 	vmov	s0, r3
 8001bda:	f7ff fa4d 	bl	8001078 <applyDeadzone>
 8001bde:	ee10 3a10 	vmov	r3, s0
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7fe fcb4 	bl	8000550 <__aeabi_f2d>
 8001be8:	4602      	mov	r2, r0
 8001bea:	460b      	mov	r3, r1
 8001bec:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
		  xyz_a.z = applyDeadzone(xyz_a.z, ACCEL_DEADZONE);
 8001bf0:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001bf4:	4610      	mov	r0, r2
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	f7fe fffa 	bl	8000bf0 <__aeabi_d2f>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	eddf 0a9f 	vldr	s1, [pc, #636]	@ 8001e7c <main+0x6ac>
 8001c02:	ee00 3a10 	vmov	s0, r3
 8001c06:	f7ff fa37 	bl	8001078 <applyDeadzone>
 8001c0a:	ee10 3a10 	vmov	r3, s0
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7fe fc9e 	bl	8000550 <__aeabi_f2d>
 8001c14:	4602      	mov	r2, r0
 8001c16:	460b      	mov	r3, r1
 8001c18:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110

		  cr = cosf(rpy_p.x); sr = sinf(rpy_p.x);
 8001c1c:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001c20:	4610      	mov	r0, r2
 8001c22:	4619      	mov	r1, r3
 8001c24:	f7fe ffe4 	bl	8000bf0 <__aeabi_d2f>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	ee00 3a10 	vmov	s0, r3
 8001c2e:	f00d fe4f 	bl	800f8d0 <cosf>
 8001c32:	ed87 0a55 	vstr	s0, [r7, #340]	@ 0x154
 8001c36:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001c3a:	4610      	mov	r0, r2
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	f7fe ffd7 	bl	8000bf0 <__aeabi_d2f>
 8001c42:	4603      	mov	r3, r0
 8001c44:	ee00 3a10 	vmov	s0, r3
 8001c48:	f00d fe86 	bl	800f958 <sinf>
 8001c4c:	ed87 0a54 	vstr	s0, [r7, #336]	@ 0x150
		  cp = cosf(rpy_p.y); sp = sinf(rpy_p.y);
 8001c50:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 8001c54:	4610      	mov	r0, r2
 8001c56:	4619      	mov	r1, r3
 8001c58:	f7fe ffca 	bl	8000bf0 <__aeabi_d2f>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	ee00 3a10 	vmov	s0, r3
 8001c62:	f00d fe35 	bl	800f8d0 <cosf>
 8001c66:	ed87 0a53 	vstr	s0, [r7, #332]	@ 0x14c
 8001c6a:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 8001c6e:	4610      	mov	r0, r2
 8001c70:	4619      	mov	r1, r3
 8001c72:	f7fe ffbd 	bl	8000bf0 <__aeabi_d2f>
 8001c76:	4603      	mov	r3, r0
 8001c78:	ee00 3a10 	vmov	s0, r3
 8001c7c:	f00d fe6c 	bl	800f958 <sinf>
 8001c80:	ed87 0a52 	vstr	s0, [r7, #328]	@ 0x148
		  cy = cosf(rpy_p.z); sy = sinf(rpy_p.z);
 8001c84:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8001c88:	4610      	mov	r0, r2
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	f7fe ffb0 	bl	8000bf0 <__aeabi_d2f>
 8001c90:	4603      	mov	r3, r0
 8001c92:	ee00 3a10 	vmov	s0, r3
 8001c96:	f00d fe1b 	bl	800f8d0 <cosf>
 8001c9a:	ed87 0a51 	vstr	s0, [r7, #324]	@ 0x144
 8001c9e:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8001ca2:	4610      	mov	r0, r2
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	f7fe ffa3 	bl	8000bf0 <__aeabi_d2f>
 8001caa:	4603      	mov	r3, r0
 8001cac:	ee00 3a10 	vmov	s0, r3
 8001cb0:	f00d fe52 	bl	800f958 <sinf>
 8001cb4:	ed87 0a50 	vstr	s0, [r7, #320]	@ 0x140

		  xyz_p.x += xyz_v.x * dt;
 8001cb8:	e9d7 ab34 	ldrd	sl, fp, [r7, #208]	@ 0xd0
 8001cbc:	ed97 7b3a 	vldr	d7, [r7, #232]	@ 0xe8
 8001cc0:	ed87 7b00 	vstr	d7, [r7]
 8001cc4:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001cc8:	f7fe fc42 	bl	8000550 <__aeabi_f2d>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	460b      	mov	r3, r1
 8001cd0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001cd4:	f7fe fc94 	bl	8000600 <__aeabi_dmul>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	460b      	mov	r3, r1
 8001cdc:	4650      	mov	r0, sl
 8001cde:	4659      	mov	r1, fp
 8001ce0:	f7fe fad8 	bl	8000294 <__adddf3>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	e9c7 2334 	strd	r2, r3, [r7, #208]	@ 0xd0
		  xyz_p.y += xyz_v.y * dt;
 8001cec:	e9d7 ab36 	ldrd	sl, fp, [r7, #216]	@ 0xd8
 8001cf0:	ed97 7b3c 	vldr	d7, [r7, #240]	@ 0xf0
 8001cf4:	ed87 7b00 	vstr	d7, [r7]
 8001cf8:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001cfc:	f7fe fc28 	bl	8000550 <__aeabi_f2d>
 8001d00:	4602      	mov	r2, r0
 8001d02:	460b      	mov	r3, r1
 8001d04:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d08:	f7fe fc7a 	bl	8000600 <__aeabi_dmul>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	460b      	mov	r3, r1
 8001d10:	4650      	mov	r0, sl
 8001d12:	4659      	mov	r1, fp
 8001d14:	f7fe fabe 	bl	8000294 <__adddf3>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	e9c7 2336 	strd	r2, r3, [r7, #216]	@ 0xd8
		  xyz_p.z += xyz_v.z * dt;
 8001d20:	e9d7 ab38 	ldrd	sl, fp, [r7, #224]	@ 0xe0
 8001d24:	ed97 7b3e 	vldr	d7, [r7, #248]	@ 0xf8
 8001d28:	ed87 7b00 	vstr	d7, [r7]
 8001d2c:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001d30:	f7fe fc0e 	bl	8000550 <__aeabi_f2d>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d3c:	f7fe fc60 	bl	8000600 <__aeabi_dmul>
 8001d40:	4602      	mov	r2, r0
 8001d42:	460b      	mov	r3, r1
 8001d44:	4650      	mov	r0, sl
 8001d46:	4659      	mov	r1, fp
 8001d48:	f7fe faa4 	bl	8000294 <__adddf3>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	e9c7 2338 	strd	r2, r3, [r7, #224]	@ 0xe0

		  aX = cy * cp * xyz_a.x + (cy * sp * sr - sy * cr) * xyz_a.y + (cy * sp * cr + sy * sr) * xyz_a.z;
 8001d54:	ed97 7a51 	vldr	s14, [r7, #324]	@ 0x144
 8001d58:	edd7 7a53 	vldr	s15, [r7, #332]	@ 0x14c
 8001d5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d60:	ee17 0a90 	vmov	r0, s15
 8001d64:	f7fe fbf4 	bl	8000550 <__aeabi_f2d>
 8001d68:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	@ 0x100
 8001d6c:	f7fe fc48 	bl	8000600 <__aeabi_dmul>
 8001d70:	4602      	mov	r2, r0
 8001d72:	460b      	mov	r3, r1
 8001d74:	4692      	mov	sl, r2
 8001d76:	469b      	mov	fp, r3
 8001d78:	ed97 7a51 	vldr	s14, [r7, #324]	@ 0x144
 8001d7c:	edd7 7a52 	vldr	s15, [r7, #328]	@ 0x148
 8001d80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d84:	edd7 7a54 	vldr	s15, [r7, #336]	@ 0x150
 8001d88:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d8c:	edd7 6a50 	vldr	s13, [r7, #320]	@ 0x140
 8001d90:	edd7 7a55 	vldr	s15, [r7, #340]	@ 0x154
 8001d94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d9c:	ee17 0a90 	vmov	r0, s15
 8001da0:	f7fe fbd6 	bl	8000550 <__aeabi_f2d>
 8001da4:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 8001da8:	f7fe fc2a 	bl	8000600 <__aeabi_dmul>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	4650      	mov	r0, sl
 8001db2:	4659      	mov	r1, fp
 8001db4:	f7fe fa6e 	bl	8000294 <__adddf3>
 8001db8:	4602      	mov	r2, r0
 8001dba:	460b      	mov	r3, r1
 8001dbc:	4692      	mov	sl, r2
 8001dbe:	469b      	mov	fp, r3
 8001dc0:	ed97 7a51 	vldr	s14, [r7, #324]	@ 0x144
 8001dc4:	edd7 7a52 	vldr	s15, [r7, #328]	@ 0x148
 8001dc8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dcc:	edd7 7a55 	vldr	s15, [r7, #340]	@ 0x154
 8001dd0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dd4:	edd7 6a50 	vldr	s13, [r7, #320]	@ 0x140
 8001dd8:	edd7 7a54 	vldr	s15, [r7, #336]	@ 0x150
 8001ddc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001de0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001de4:	ee17 0a90 	vmov	r0, s15
 8001de8:	f7fe fbb2 	bl	8000550 <__aeabi_f2d>
 8001dec:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001df0:	f7fe fc06 	bl	8000600 <__aeabi_dmul>
 8001df4:	4602      	mov	r2, r0
 8001df6:	460b      	mov	r3, r1
 8001df8:	4650      	mov	r0, sl
 8001dfa:	4659      	mov	r1, fp
 8001dfc:	f7fe fa4a 	bl	8000294 <__adddf3>
 8001e00:	4602      	mov	r2, r0
 8001e02:	460b      	mov	r3, r1
 8001e04:	4610      	mov	r0, r2
 8001e06:	4619      	mov	r1, r3
 8001e08:	f7fe fef2 	bl	8000bf0 <__aeabi_d2f>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
		  aY = sy * cp * xyz_a.x + (sy * sp * sr + cy * cr) * xyz_a.y + (sy * sp * cr - cy * sr) * xyz_a.z;
 8001e12:	ed97 7a50 	vldr	s14, [r7, #320]	@ 0x140
 8001e16:	edd7 7a53 	vldr	s15, [r7, #332]	@ 0x14c
 8001e1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e1e:	ee17 0a90 	vmov	r0, s15
 8001e22:	f7fe fb95 	bl	8000550 <__aeabi_f2d>
 8001e26:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	@ 0x100
 8001e2a:	f7fe fbe9 	bl	8000600 <__aeabi_dmul>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	460b      	mov	r3, r1
 8001e32:	4692      	mov	sl, r2
 8001e34:	469b      	mov	fp, r3
 8001e36:	ed97 7a50 	vldr	s14, [r7, #320]	@ 0x140
 8001e3a:	edd7 7a52 	vldr	s15, [r7, #328]	@ 0x148
 8001e3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e42:	edd7 7a54 	vldr	s15, [r7, #336]	@ 0x150
 8001e46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e4a:	edd7 6a51 	vldr	s13, [r7, #324]	@ 0x144
 8001e4e:	edd7 7a55 	vldr	s15, [r7, #340]	@ 0x154
 8001e52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e5a:	ee17 0a90 	vmov	r0, s15
 8001e5e:	f7fe fb77 	bl	8000550 <__aeabi_f2d>
 8001e62:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 8001e66:	f7fe fbcb 	bl	8000600 <__aeabi_dmul>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	460b      	mov	r3, r1
 8001e6e:	4650      	mov	r0, sl
 8001e70:	4659      	mov	r1, fp
 8001e72:	f7fe fa0f 	bl	8000294 <__adddf3>
 8001e76:	e00f      	b.n	8001e98 <main+0x6c8>
 8001e78:	3d4ccccd 	.word	0x3d4ccccd
 8001e7c:	3dcccccd 	.word	0x3dcccccd
 8001e80:	80000000 	.word	0x80000000
 8001e84:	3f658b82 	.word	0x3f658b82
 8001e88:	60000000 	.word	0x60000000
 8001e8c:	3f52c27a 	.word	0x3f52c27a
 8001e90:	80000000 	.word	0x80000000
 8001e94:	3f4cf787 	.word	0x3f4cf787
 8001e98:	4602      	mov	r2, r0
 8001e9a:	460b      	mov	r3, r1
 8001e9c:	4692      	mov	sl, r2
 8001e9e:	469b      	mov	fp, r3
 8001ea0:	ed97 7a50 	vldr	s14, [r7, #320]	@ 0x140
 8001ea4:	edd7 7a52 	vldr	s15, [r7, #328]	@ 0x148
 8001ea8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001eac:	edd7 7a55 	vldr	s15, [r7, #340]	@ 0x154
 8001eb0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001eb4:	edd7 6a51 	vldr	s13, [r7, #324]	@ 0x144
 8001eb8:	edd7 7a54 	vldr	s15, [r7, #336]	@ 0x150
 8001ebc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ec0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ec4:	ee17 0a90 	vmov	r0, s15
 8001ec8:	f7fe fb42 	bl	8000550 <__aeabi_f2d>
 8001ecc:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001ed0:	f7fe fb96 	bl	8000600 <__aeabi_dmul>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	4650      	mov	r0, sl
 8001eda:	4659      	mov	r1, fp
 8001edc:	f7fe f9da 	bl	8000294 <__adddf3>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	4610      	mov	r0, r2
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	f7fe fe82 	bl	8000bf0 <__aeabi_d2f>
 8001eec:	4603      	mov	r3, r0
 8001eee:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
		  aZ = -sp * xyz_a.x + (cp * sr) * xyz_a.y + (cp * cr) * xyz_a.z;
 8001ef2:	edd7 7a52 	vldr	s15, [r7, #328]	@ 0x148
 8001ef6:	eef1 7a67 	vneg.f32	s15, s15
 8001efa:	ee17 3a90 	vmov	r3, s15
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7fe fb26 	bl	8000550 <__aeabi_f2d>
 8001f04:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	@ 0x100
 8001f08:	f7fe fb7a 	bl	8000600 <__aeabi_dmul>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	460b      	mov	r3, r1
 8001f10:	4692      	mov	sl, r2
 8001f12:	469b      	mov	fp, r3
 8001f14:	ed97 7a53 	vldr	s14, [r7, #332]	@ 0x14c
 8001f18:	edd7 7a54 	vldr	s15, [r7, #336]	@ 0x150
 8001f1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f20:	ee17 0a90 	vmov	r0, s15
 8001f24:	f7fe fb14 	bl	8000550 <__aeabi_f2d>
 8001f28:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 8001f2c:	f7fe fb68 	bl	8000600 <__aeabi_dmul>
 8001f30:	4602      	mov	r2, r0
 8001f32:	460b      	mov	r3, r1
 8001f34:	4650      	mov	r0, sl
 8001f36:	4659      	mov	r1, fp
 8001f38:	f7fe f9ac 	bl	8000294 <__adddf3>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	4692      	mov	sl, r2
 8001f42:	469b      	mov	fp, r3
 8001f44:	ed97 7a53 	vldr	s14, [r7, #332]	@ 0x14c
 8001f48:	edd7 7a55 	vldr	s15, [r7, #340]	@ 0x154
 8001f4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f50:	ee17 0a90 	vmov	r0, s15
 8001f54:	f7fe fafc 	bl	8000550 <__aeabi_f2d>
 8001f58:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001f5c:	f7fe fb50 	bl	8000600 <__aeabi_dmul>
 8001f60:	4602      	mov	r2, r0
 8001f62:	460b      	mov	r3, r1
 8001f64:	4650      	mov	r0, sl
 8001f66:	4659      	mov	r1, fp
 8001f68:	f7fe f994 	bl	8000294 <__adddf3>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	460b      	mov	r3, r1
 8001f70:	4610      	mov	r0, r2
 8001f72:	4619      	mov	r1, r3
 8001f74:	f7fe fe3c 	bl	8000bf0 <__aeabi_d2f>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
//		  aX -= xyz_ground.x;
//		  aY -= xyz_ground.y;
//		  aZ -= xyz_ground.z;


		  xyz_v.x += aX * dt;
 8001f7e:	e9d7 ab3a 	ldrd	sl, fp, [r7, #232]	@ 0xe8
 8001f82:	ed97 7a4f 	vldr	s14, [r7, #316]	@ 0x13c
 8001f86:	edd7 7a56 	vldr	s15, [r7, #344]	@ 0x158
 8001f8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f8e:	ee17 0a90 	vmov	r0, s15
 8001f92:	f7fe fadd 	bl	8000550 <__aeabi_f2d>
 8001f96:	4602      	mov	r2, r0
 8001f98:	460b      	mov	r3, r1
 8001f9a:	4650      	mov	r0, sl
 8001f9c:	4659      	mov	r1, fp
 8001f9e:	f7fe f979 	bl	8000294 <__adddf3>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	e9c7 233a 	strd	r2, r3, [r7, #232]	@ 0xe8
		  xyz_v.y += aY * dt;
 8001faa:	e9d7 ab3c 	ldrd	sl, fp, [r7, #240]	@ 0xf0
 8001fae:	ed97 7a4e 	vldr	s14, [r7, #312]	@ 0x138
 8001fb2:	edd7 7a56 	vldr	s15, [r7, #344]	@ 0x158
 8001fb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fba:	ee17 0a90 	vmov	r0, s15
 8001fbe:	f7fe fac7 	bl	8000550 <__aeabi_f2d>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	460b      	mov	r3, r1
 8001fc6:	4650      	mov	r0, sl
 8001fc8:	4659      	mov	r1, fp
 8001fca:	f7fe f963 	bl	8000294 <__adddf3>
 8001fce:	4602      	mov	r2, r0
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	e9c7 233c 	strd	r2, r3, [r7, #240]	@ 0xf0
		  xyz_v.z += aZ * dt;
 8001fd6:	e9d7 ab3e 	ldrd	sl, fp, [r7, #248]	@ 0xf8
 8001fda:	ed97 7a4d 	vldr	s14, [r7, #308]	@ 0x134
 8001fde:	edd7 7a56 	vldr	s15, [r7, #344]	@ 0x158
 8001fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fe6:	ee17 0a90 	vmov	r0, s15
 8001fea:	f7fe fab1 	bl	8000550 <__aeabi_f2d>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	4650      	mov	r0, sl
 8001ff4:	4659      	mov	r1, fp
 8001ff6:	f7fe f94d 	bl	8000294 <__adddf3>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	e9c7 233e 	strd	r2, r3, [r7, #248]	@ 0xf8

		  rpy_p.x += rpy_v.x * dt;
 8002002:	e9d7 ab28 	ldrd	sl, fp, [r7, #160]	@ 0xa0
 8002006:	ed97 7b2e 	vldr	d7, [r7, #184]	@ 0xb8
 800200a:	ed87 7b00 	vstr	d7, [r7]
 800200e:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8002012:	f7fe fa9d 	bl	8000550 <__aeabi_f2d>
 8002016:	4602      	mov	r2, r0
 8002018:	460b      	mov	r3, r1
 800201a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800201e:	f7fe faef 	bl	8000600 <__aeabi_dmul>
 8002022:	4602      	mov	r2, r0
 8002024:	460b      	mov	r3, r1
 8002026:	4650      	mov	r0, sl
 8002028:	4659      	mov	r1, fp
 800202a:	f7fe f933 	bl	8000294 <__adddf3>
 800202e:	4602      	mov	r2, r0
 8002030:	460b      	mov	r3, r1
 8002032:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
		  rpy_p.y += rpy_v.y * dt;
 8002036:	e9d7 ab2a 	ldrd	sl, fp, [r7, #168]	@ 0xa8
 800203a:	ed97 7b30 	vldr	d7, [r7, #192]	@ 0xc0
 800203e:	ed87 7b00 	vstr	d7, [r7]
 8002042:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8002046:	f7fe fa83 	bl	8000550 <__aeabi_f2d>
 800204a:	4602      	mov	r2, r0
 800204c:	460b      	mov	r3, r1
 800204e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002052:	f7fe fad5 	bl	8000600 <__aeabi_dmul>
 8002056:	4602      	mov	r2, r0
 8002058:	460b      	mov	r3, r1
 800205a:	4650      	mov	r0, sl
 800205c:	4659      	mov	r1, fp
 800205e:	f7fe f919 	bl	8000294 <__adddf3>
 8002062:	4602      	mov	r2, r0
 8002064:	460b      	mov	r3, r1
 8002066:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
		  rpy_p.z += rpy_v.z * dt;
 800206a:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	@ 0xb0
 800206e:	ed97 7b32 	vldr	d7, [r7, #200]	@ 0xc8
 8002072:	ed87 7b00 	vstr	d7, [r7]
 8002076:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 800207a:	f7fe fa69 	bl	8000550 <__aeabi_f2d>
 800207e:	4602      	mov	r2, r0
 8002080:	460b      	mov	r3, r1
 8002082:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002086:	f7fe fabb 	bl	8000600 <__aeabi_dmul>
 800208a:	4602      	mov	r2, r0
 800208c:	460b      	mov	r3, r1
 800208e:	4650      	mov	r0, sl
 8002090:	4659      	mov	r1, fp
 8002092:	f7fe f8ff 	bl	8000294 <__adddf3>
 8002096:	4602      	mov	r2, r0
 8002098:	460b      	mov	r3, r1
 800209a:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0

		  float accel_roll  = atan2f(xyz_a.y, xyz_a.z);
 800209e:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 80020a2:	4610      	mov	r0, r2
 80020a4:	4619      	mov	r1, r3
 80020a6:	f7fe fda3 	bl	8000bf0 <__aeabi_d2f>
 80020aa:	4606      	mov	r6, r0
 80020ac:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80020b0:	4610      	mov	r0, r2
 80020b2:	4619      	mov	r1, r3
 80020b4:	f7fe fd9c 	bl	8000bf0 <__aeabi_d2f>
 80020b8:	4603      	mov	r3, r0
 80020ba:	ee00 3a90 	vmov	s1, r3
 80020be:	ee00 6a10 	vmov	s0, r6
 80020c2:	f00d fbe5 	bl	800f890 <atan2f>
 80020c6:	ed87 0a4c 	vstr	s0, [r7, #304]	@ 0x130
		  float accel_pitch = atan2f(-xyz_a.x, sqrtf(xyz_a.y*xyz_a.y + xyz_a.z*xyz_a.z));
 80020ca:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	@ 0x100
 80020ce:	4610      	mov	r0, r2
 80020d0:	4619      	mov	r1, r3
 80020d2:	f7fe fd8d 	bl	8000bf0 <__aeabi_d2f>
 80020d6:	4603      	mov	r3, r0
 80020d8:	ee07 3a90 	vmov	s15, r3
 80020dc:	eeb1 8a67 	vneg.f32	s16, s15
 80020e0:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
 80020e4:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 80020e8:	f7fe fa8a 	bl	8000600 <__aeabi_dmul>
 80020ec:	4602      	mov	r2, r0
 80020ee:	460b      	mov	r3, r1
 80020f0:	4692      	mov	sl, r2
 80020f2:	469b      	mov	fp, r3
 80020f4:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 80020f8:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80020fc:	f7fe fa80 	bl	8000600 <__aeabi_dmul>
 8002100:	4602      	mov	r2, r0
 8002102:	460b      	mov	r3, r1
 8002104:	4650      	mov	r0, sl
 8002106:	4659      	mov	r1, fp
 8002108:	f7fe f8c4 	bl	8000294 <__adddf3>
 800210c:	4602      	mov	r2, r0
 800210e:	460b      	mov	r3, r1
 8002110:	4610      	mov	r0, r2
 8002112:	4619      	mov	r1, r3
 8002114:	f7fe fd6c 	bl	8000bf0 <__aeabi_d2f>
 8002118:	4603      	mov	r3, r0
 800211a:	ee00 3a10 	vmov	s0, r3
 800211e:	f00d fbb9 	bl	800f894 <sqrtf>
 8002122:	eef0 7a40 	vmov.f32	s15, s0
 8002126:	eef0 0a67 	vmov.f32	s1, s15
 800212a:	eeb0 0a48 	vmov.f32	s0, s16
 800212e:	f00d fbaf 	bl	800f890 <atan2f>
 8002132:	ed87 0a4b 	vstr	s0, [r7, #300]	@ 0x12c

		  float alpha = 0.99f;   // usually 0.950.99
 8002136:	4bcc      	ldr	r3, [pc, #816]	@ (8002468 <main+0xc98>)
 8002138:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128

		  rpy_p.x = alpha * rpy_p.x + (1.0f - alpha) * accel_roll;
 800213c:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8002140:	f7fe fa06 	bl	8000550 <__aeabi_f2d>
 8002144:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8002148:	f7fe fa5a 	bl	8000600 <__aeabi_dmul>
 800214c:	4602      	mov	r2, r0
 800214e:	460b      	mov	r3, r1
 8002150:	4692      	mov	sl, r2
 8002152:	469b      	mov	fp, r3
 8002154:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002158:	edd7 7a4a 	vldr	s15, [r7, #296]	@ 0x128
 800215c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002160:	edd7 7a4c 	vldr	s15, [r7, #304]	@ 0x130
 8002164:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002168:	ee17 0a90 	vmov	r0, s15
 800216c:	f7fe f9f0 	bl	8000550 <__aeabi_f2d>
 8002170:	4602      	mov	r2, r0
 8002172:	460b      	mov	r3, r1
 8002174:	4650      	mov	r0, sl
 8002176:	4659      	mov	r1, fp
 8002178:	f7fe f88c 	bl	8000294 <__adddf3>
 800217c:	4602      	mov	r2, r0
 800217e:	460b      	mov	r3, r1
 8002180:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
		  rpy_p.y = alpha * rpy_p.y + (1.0f - alpha) * accel_pitch;
 8002184:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8002188:	f7fe f9e2 	bl	8000550 <__aeabi_f2d>
 800218c:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 8002190:	f7fe fa36 	bl	8000600 <__aeabi_dmul>
 8002194:	4602      	mov	r2, r0
 8002196:	460b      	mov	r3, r1
 8002198:	4692      	mov	sl, r2
 800219a:	469b      	mov	fp, r3
 800219c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80021a0:	edd7 7a4a 	vldr	s15, [r7, #296]	@ 0x128
 80021a4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80021a8:	edd7 7a4b 	vldr	s15, [r7, #300]	@ 0x12c
 80021ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021b0:	ee17 0a90 	vmov	r0, s15
 80021b4:	f7fe f9cc 	bl	8000550 <__aeabi_f2d>
 80021b8:	4602      	mov	r2, r0
 80021ba:	460b      	mov	r3, r1
 80021bc:	4650      	mov	r0, sl
 80021be:	4659      	mov	r1, fp
 80021c0:	f7fe f868 	bl	8000294 <__adddf3>
 80021c4:	4602      	mov	r2, r0
 80021c6:	460b      	mov	r3, r1
 80021c8:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8

		  // Accumulate error for integral term (assuming target angle is 0)
		  error_x += xyz_p.x * dt;
 80021cc:	f8d7 016c 	ldr.w	r0, [r7, #364]	@ 0x16c
 80021d0:	f7fe f9be 	bl	8000550 <__aeabi_f2d>
 80021d4:	e9c7 0100 	strd	r0, r1, [r7]
 80021d8:	e9d7 ab34 	ldrd	sl, fp, [r7, #208]	@ 0xd0
 80021dc:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 80021e0:	f7fe f9b6 	bl	8000550 <__aeabi_f2d>
 80021e4:	4602      	mov	r2, r0
 80021e6:	460b      	mov	r3, r1
 80021e8:	4650      	mov	r0, sl
 80021ea:	4659      	mov	r1, fp
 80021ec:	f7fe fa08 	bl	8000600 <__aeabi_dmul>
 80021f0:	4602      	mov	r2, r0
 80021f2:	460b      	mov	r3, r1
 80021f4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80021f8:	f7fe f84c 	bl	8000294 <__adddf3>
 80021fc:	4602      	mov	r2, r0
 80021fe:	460b      	mov	r3, r1
 8002200:	4610      	mov	r0, r2
 8002202:	4619      	mov	r1, r3
 8002204:	f7fe fcf4 	bl	8000bf0 <__aeabi_d2f>
 8002208:	4603      	mov	r3, r0
 800220a:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
		  error_y += xyz_p.y * dt;
 800220e:	f8d7 0168 	ldr.w	r0, [r7, #360]	@ 0x168
 8002212:	f7fe f99d 	bl	8000550 <__aeabi_f2d>
 8002216:	e9c7 0100 	strd	r0, r1, [r7]
 800221a:	e9d7 ab36 	ldrd	sl, fp, [r7, #216]	@ 0xd8
 800221e:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8002222:	f7fe f995 	bl	8000550 <__aeabi_f2d>
 8002226:	4602      	mov	r2, r0
 8002228:	460b      	mov	r3, r1
 800222a:	4650      	mov	r0, sl
 800222c:	4659      	mov	r1, fp
 800222e:	f7fe f9e7 	bl	8000600 <__aeabi_dmul>
 8002232:	4602      	mov	r2, r0
 8002234:	460b      	mov	r3, r1
 8002236:	e9d7 0100 	ldrd	r0, r1, [r7]
 800223a:	f7fe f82b 	bl	8000294 <__adddf3>
 800223e:	4602      	mov	r2, r0
 8002240:	460b      	mov	r3, r1
 8002242:	4610      	mov	r0, r2
 8002244:	4619      	mov	r1, r3
 8002246:	f7fe fcd3 	bl	8000bf0 <__aeabi_d2f>
 800224a:	4603      	mov	r3, r0
 800224c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168

		  // PID control to calculate world-frame forces
		  float Fx_w = -1.0*(KP * xyz_p.x + KD * xyz_v.x + KI * error_x) / 100.0;
 8002250:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8002254:	4602      	mov	r2, r0
 8002256:	460b      	mov	r3, r1
 8002258:	f7fe f81c 	bl	8000294 <__adddf3>
 800225c:	4602      	mov	r2, r0
 800225e:	460b      	mov	r3, r1
 8002260:	4692      	mov	sl, r2
 8002262:	469b      	mov	fp, r3
 8002264:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
 8002268:	f04f 0200 	mov.w	r2, #0
 800226c:	f04f 0300 	mov.w	r3, #0
 8002270:	f7fe f9c6 	bl	8000600 <__aeabi_dmul>
 8002274:	4602      	mov	r2, r0
 8002276:	460b      	mov	r3, r1
 8002278:	4650      	mov	r0, sl
 800227a:	4659      	mov	r1, fp
 800227c:	f7fe f80a 	bl	8000294 <__adddf3>
 8002280:	4602      	mov	r2, r0
 8002282:	460b      	mov	r3, r1
 8002284:	4692      	mov	sl, r2
 8002286:	469b      	mov	fp, r3
 8002288:	edd7 7a5b 	vldr	s15, [r7, #364]	@ 0x16c
 800228c:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 800246c <main+0xc9c>
 8002290:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002294:	ee17 0a90 	vmov	r0, s15
 8002298:	f7fe f95a 	bl	8000550 <__aeabi_f2d>
 800229c:	4602      	mov	r2, r0
 800229e:	460b      	mov	r3, r1
 80022a0:	4650      	mov	r0, sl
 80022a2:	4659      	mov	r1, fp
 80022a4:	f7fd fff6 	bl	8000294 <__adddf3>
 80022a8:	4602      	mov	r2, r0
 80022aa:	460b      	mov	r3, r1
 80022ac:	4614      	mov	r4, r2
 80022ae:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80022b2:	f04f 0200 	mov.w	r2, #0
 80022b6:	4b6e      	ldr	r3, [pc, #440]	@ (8002470 <main+0xca0>)
 80022b8:	4620      	mov	r0, r4
 80022ba:	4629      	mov	r1, r5
 80022bc:	f7fe faca 	bl	8000854 <__aeabi_ddiv>
 80022c0:	4602      	mov	r2, r0
 80022c2:	460b      	mov	r3, r1
 80022c4:	4610      	mov	r0, r2
 80022c6:	4619      	mov	r1, r3
 80022c8:	f7fe fc92 	bl	8000bf0 <__aeabi_d2f>
 80022cc:	4603      	mov	r3, r0
 80022ce:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
		  float Fy_w = -1.0*(KP * xyz_p.y + KD * xyz_v.y + KI * error_y) / 100.0;
 80022d2:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	@ 0xd8
 80022d6:	4602      	mov	r2, r0
 80022d8:	460b      	mov	r3, r1
 80022da:	f7fd ffdb 	bl	8000294 <__adddf3>
 80022de:	4602      	mov	r2, r0
 80022e0:	460b      	mov	r3, r1
 80022e2:	4692      	mov	sl, r2
 80022e4:	469b      	mov	fp, r3
 80022e6:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	@ 0xf0
 80022ea:	f04f 0200 	mov.w	r2, #0
 80022ee:	f04f 0300 	mov.w	r3, #0
 80022f2:	f7fe f985 	bl	8000600 <__aeabi_dmul>
 80022f6:	4602      	mov	r2, r0
 80022f8:	460b      	mov	r3, r1
 80022fa:	4650      	mov	r0, sl
 80022fc:	4659      	mov	r1, fp
 80022fe:	f7fd ffc9 	bl	8000294 <__adddf3>
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
 8002306:	4692      	mov	sl, r2
 8002308:	469b      	mov	fp, r3
 800230a:	edd7 7a5a 	vldr	s15, [r7, #360]	@ 0x168
 800230e:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 800246c <main+0xc9c>
 8002312:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002316:	ee17 0a90 	vmov	r0, s15
 800231a:	f7fe f919 	bl	8000550 <__aeabi_f2d>
 800231e:	4602      	mov	r2, r0
 8002320:	460b      	mov	r3, r1
 8002322:	4650      	mov	r0, sl
 8002324:	4659      	mov	r1, fp
 8002326:	f7fd ffb5 	bl	8000294 <__adddf3>
 800232a:	4602      	mov	r2, r0
 800232c:	460b      	mov	r3, r1
 800232e:	4690      	mov	r8, r2
 8002330:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 8002334:	f04f 0200 	mov.w	r2, #0
 8002338:	4b4d      	ldr	r3, [pc, #308]	@ (8002470 <main+0xca0>)
 800233a:	4640      	mov	r0, r8
 800233c:	4649      	mov	r1, r9
 800233e:	f7fe fa89 	bl	8000854 <__aeabi_ddiv>
 8002342:	4602      	mov	r2, r0
 8002344:	460b      	mov	r3, r1
 8002346:	4610      	mov	r0, r2
 8002348:	4619      	mov	r1, r3
 800234a:	f7fe fc51 	bl	8000bf0 <__aeabi_d2f>
 800234e:	4603      	mov	r3, r0
 8002350:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120

		  float F_w = sqrtf(Fx_w * Fx_w + Fy_w * Fy_w);
 8002354:	edd7 7a49 	vldr	s15, [r7, #292]	@ 0x124
 8002358:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800235c:	edd7 7a48 	vldr	s15, [r7, #288]	@ 0x120
 8002360:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002364:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002368:	eeb0 0a67 	vmov.f32	s0, s15
 800236c:	f00d fa92 	bl	800f894 <sqrtf>
 8002370:	ed87 0a47 	vstr	s0, [r7, #284]	@ 0x11c
		  float theta = atan2f(Fy_w, Fx_w);
 8002374:	edd7 0a49 	vldr	s1, [r7, #292]	@ 0x124
 8002378:	ed97 0a48 	vldr	s0, [r7, #288]	@ 0x120
 800237c:	f00d fa88 	bl	800f890 <atan2f>
 8002380:	ed87 0a46 	vstr	s0, [r7, #280]	@ 0x118

		  worldToDroid(&Fx_d, &Fy_d, F_w, theta, rpy_p.z);
 8002384:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8002388:	4610      	mov	r0, r2
 800238a:	4619      	mov	r1, r3
 800238c:	f7fe fc30 	bl	8000bf0 <__aeabi_d2f>
 8002390:	4601      	mov	r1, r0
 8002392:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 8002396:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800239a:	ee01 1a10 	vmov	s2, r1
 800239e:	edd7 0a46 	vldr	s1, [r7, #280]	@ 0x118
 80023a2:	ed97 0a47 	vldr	s0, [r7, #284]	@ 0x11c
 80023a6:	4611      	mov	r1, r2
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7fe fe8d 	bl	80010c8 <worldToDroid>
		  assignMotorValues(Fx_d, Fy_d, &m1, &m2, &m3, &m4);
 80023ae:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80023b2:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 80023b6:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80023ba:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 80023be:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 80023c2:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 80023c6:	eef0 0a47 	vmov.f32	s1, s14
 80023ca:	eeb0 0a67 	vmov.f32	s0, s15
 80023ce:	f7fe ff57 	bl	8001280 <assignMotorValues>

		  TIM_SetPWM(m1, m2, m3, m4);
 80023d2:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 80023d6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80023da:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80023de:	ed93 7a00 	vldr	s14, [r3]
 80023e2:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80023e6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80023ea:	edd3 6a00 	vldr	s13, [r3]
 80023ee:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80023f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80023f6:	ed93 6a00 	vldr	s12, [r3]
 80023fa:	eef0 1a46 	vmov.f32	s3, s12
 80023fe:	eeb0 1a66 	vmov.f32	s2, s13
 8002402:	eef0 0a47 	vmov.f32	s1, s14
 8002406:	eeb0 0a67 	vmov.f32	s0, s15
 800240a:	f7ff f949 	bl	80016a0 <TIM_SetPWM>

		  HAL_Delay(5);
 800240e:	2005      	movs	r0, #5
 8002410:	f001 fc50 	bl	8003cb4 <HAL_Delay>
	  while ( rpy_p.x < 0.05) {
 8002414:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8002418:	a311      	add	r3, pc, #68	@ (adr r3, 8002460 <main+0xc90>)
 800241a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800241e:	f7fe fb61 	bl	8000ae4 <__aeabi_dcmplt>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	f47f aae9 	bne.w	80019fc <main+0x22c>
	  }
	  char msg[100];
	  //snprintf(msg, sizeof(msg), "%.3f,%.3f,%.3f,%.3f\n\r", xyz_p.x, xyz_p.y, rpy_p.x, rpy_p.y);
	  snprintf(msg, sizeof(msg), "%d\n\r", (then-last));
 800242a:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 800242e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	f107 000c 	add.w	r0, r7, #12
 8002438:	4a0e      	ldr	r2, [pc, #56]	@ (8002474 <main+0xca4>)
 800243a:	2164      	movs	r1, #100	@ 0x64
 800243c:	f009 fe70 	bl	800c120 <sniprintf>
	  HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002440:	f107 030c 	add.w	r3, r7, #12
 8002444:	4618      	mov	r0, r3
 8002446:	f7fd ff17 	bl	8000278 <strlen>
 800244a:	4603      	mov	r3, r0
 800244c:	b29a      	uxth	r2, r3
 800244e:	f107 010c 	add.w	r1, r7, #12
 8002452:	f04f 33ff 	mov.w	r3, #4294967295
 8002456:	4808      	ldr	r0, [pc, #32]	@ (8002478 <main+0xca8>)
 8002458:	f008 f90e 	bl	800a678 <HAL_UART_Transmit>
  {
 800245c:	f7ff bac0 	b.w	80019e0 <main+0x210>
 8002460:	9999999a 	.word	0x9999999a
 8002464:	3fa99999 	.word	0x3fa99999
 8002468:	3f7d70a4 	.word	0x3f7d70a4
 800246c:	00000000 	.word	0x00000000
 8002470:	40590000 	.word	0x40590000
 8002474:	08010638 	.word	0x08010638
 8002478:	200001fc 	.word	0x200001fc

0800247c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b09e      	sub	sp, #120	@ 0x78
 8002480:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002482:	f107 0318 	add.w	r3, r7, #24
 8002486:	2260      	movs	r2, #96	@ 0x60
 8002488:	2100      	movs	r1, #0
 800248a:	4618      	mov	r0, r3
 800248c:	f009 fee3 	bl	800c256 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002490:	463b      	mov	r3, r7
 8002492:	2200      	movs	r2, #0
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	605a      	str	r2, [r3, #4]
 8002498:	609a      	str	r2, [r3, #8]
 800249a:	60da      	str	r2, [r3, #12]
 800249c:	611a      	str	r2, [r3, #16]
 800249e:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE4) != HAL_OK)
 80024a0:	2000      	movs	r0, #0
 80024a2:	f001 ff8b 	bl	80043bc <HAL_PWREx_ControlVoltageScaling>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d001      	beq.n	80024b0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80024ac:	f000 f9da 	bl	8002864 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80024b0:	2310      	movs	r3, #16
 80024b2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80024b4:	2301      	movs	r3, #1
 80024b6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80024b8:	2310      	movs	r3, #16
 80024ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 80024bc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80024c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80024c2:	2300      	movs	r3, #0
 80024c4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024c6:	f107 0318 	add.w	r3, r7, #24
 80024ca:	4618      	mov	r0, r3
 80024cc:	f002 f802 	bl	80044d4 <HAL_RCC_OscConfig>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80024d6:	f000 f9c5 	bl	8002864 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024da:	231f      	movs	r3, #31
 80024dc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80024de:	2300      	movs	r3, #0
 80024e0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024e2:	2300      	movs	r3, #0
 80024e4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80024e6:	2300      	movs	r3, #0
 80024e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024ea:	2300      	movs	r3, #0
 80024ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80024ee:	2300      	movs	r3, #0
 80024f0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80024f2:	463b      	mov	r3, r7
 80024f4:	2100      	movs	r1, #0
 80024f6:	4618      	mov	r0, r3
 80024f8:	f002 fec8 	bl	800528c <HAL_RCC_ClockConfig>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002502:	f000 f9af 	bl	8002864 <Error_Handler>
  }
}
 8002506:	bf00      	nop
 8002508:	3778      	adds	r7, #120	@ 0x78
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
	...

08002510 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002514:	4b21      	ldr	r3, [pc, #132]	@ (800259c <MX_LPUART1_UART_Init+0x8c>)
 8002516:	4a22      	ldr	r2, [pc, #136]	@ (80025a0 <MX_LPUART1_UART_Init+0x90>)
 8002518:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 800251a:	4b20      	ldr	r3, [pc, #128]	@ (800259c <MX_LPUART1_UART_Init+0x8c>)
 800251c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002520:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002522:	4b1e      	ldr	r3, [pc, #120]	@ (800259c <MX_LPUART1_UART_Init+0x8c>)
 8002524:	2200      	movs	r2, #0
 8002526:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002528:	4b1c      	ldr	r3, [pc, #112]	@ (800259c <MX_LPUART1_UART_Init+0x8c>)
 800252a:	2200      	movs	r2, #0
 800252c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800252e:	4b1b      	ldr	r3, [pc, #108]	@ (800259c <MX_LPUART1_UART_Init+0x8c>)
 8002530:	2200      	movs	r2, #0
 8002532:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002534:	4b19      	ldr	r3, [pc, #100]	@ (800259c <MX_LPUART1_UART_Init+0x8c>)
 8002536:	220c      	movs	r2, #12
 8002538:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800253a:	4b18      	ldr	r3, [pc, #96]	@ (800259c <MX_LPUART1_UART_Init+0x8c>)
 800253c:	2200      	movs	r2, #0
 800253e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002540:	4b16      	ldr	r3, [pc, #88]	@ (800259c <MX_LPUART1_UART_Init+0x8c>)
 8002542:	2200      	movs	r2, #0
 8002544:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002546:	4b15      	ldr	r3, [pc, #84]	@ (800259c <MX_LPUART1_UART_Init+0x8c>)
 8002548:	2200      	movs	r2, #0
 800254a:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800254c:	4b13      	ldr	r3, [pc, #76]	@ (800259c <MX_LPUART1_UART_Init+0x8c>)
 800254e:	2200      	movs	r2, #0
 8002550:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002552:	4812      	ldr	r0, [pc, #72]	@ (800259c <MX_LPUART1_UART_Init+0x8c>)
 8002554:	f008 f840 	bl	800a5d8 <HAL_UART_Init>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800255e:	f000 f981 	bl	8002864 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002562:	2100      	movs	r1, #0
 8002564:	480d      	ldr	r0, [pc, #52]	@ (800259c <MX_LPUART1_UART_Init+0x8c>)
 8002566:	f008 fd05 	bl	800af74 <HAL_UARTEx_SetTxFifoThreshold>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8002570:	f000 f978 	bl	8002864 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002574:	2100      	movs	r1, #0
 8002576:	4809      	ldr	r0, [pc, #36]	@ (800259c <MX_LPUART1_UART_Init+0x8c>)
 8002578:	f008 fd3a 	bl	800aff0 <HAL_UARTEx_SetRxFifoThreshold>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d001      	beq.n	8002586 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8002582:	f000 f96f 	bl	8002864 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002586:	4805      	ldr	r0, [pc, #20]	@ (800259c <MX_LPUART1_UART_Init+0x8c>)
 8002588:	f008 fcbb 	bl	800af02 <HAL_UARTEx_DisableFifoMode>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8002592:	f000 f967 	bl	8002864 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002596:	bf00      	nop
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	200001fc 	.word	0x200001fc
 80025a0:	46002400 	.word	0x46002400

080025a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 80025aa:	1d3b      	adds	r3, r7, #4
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	605a      	str	r2, [r3, #4]
 80025b2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80025b4:	4b30      	ldr	r3, [pc, #192]	@ (8002678 <MX_SPI1_Init+0xd4>)
 80025b6:	4a31      	ldr	r2, [pc, #196]	@ (800267c <MX_SPI1_Init+0xd8>)
 80025b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80025ba:	4b2f      	ldr	r3, [pc, #188]	@ (8002678 <MX_SPI1_Init+0xd4>)
 80025bc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80025c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80025c2:	4b2d      	ldr	r3, [pc, #180]	@ (8002678 <MX_SPI1_Init+0xd4>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80025c8:	4b2b      	ldr	r3, [pc, #172]	@ (8002678 <MX_SPI1_Init+0xd4>)
 80025ca:	2207      	movs	r2, #7
 80025cc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80025ce:	4b2a      	ldr	r3, [pc, #168]	@ (8002678 <MX_SPI1_Init+0xd4>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025d4:	4b28      	ldr	r3, [pc, #160]	@ (8002678 <MX_SPI1_Init+0xd4>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80025da:	4b27      	ldr	r3, [pc, #156]	@ (8002678 <MX_SPI1_Init+0xd4>)
 80025dc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80025e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80025e2:	4b25      	ldr	r3, [pc, #148]	@ (8002678 <MX_SPI1_Init+0xd4>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025e8:	4b23      	ldr	r3, [pc, #140]	@ (8002678 <MX_SPI1_Init+0xd4>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80025ee:	4b22      	ldr	r3, [pc, #136]	@ (8002678 <MX_SPI1_Init+0xd4>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025f4:	4b20      	ldr	r3, [pc, #128]	@ (8002678 <MX_SPI1_Init+0xd4>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 80025fa:	4b1f      	ldr	r3, [pc, #124]	@ (8002678 <MX_SPI1_Init+0xd4>)
 80025fc:	2207      	movs	r2, #7
 80025fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002600:	4b1d      	ldr	r3, [pc, #116]	@ (8002678 <MX_SPI1_Init+0xd4>)
 8002602:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002606:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002608:	4b1b      	ldr	r3, [pc, #108]	@ (8002678 <MX_SPI1_Init+0xd4>)
 800260a:	2200      	movs	r2, #0
 800260c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800260e:	4b1a      	ldr	r3, [pc, #104]	@ (8002678 <MX_SPI1_Init+0xd4>)
 8002610:	2200      	movs	r2, #0
 8002612:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002614:	4b18      	ldr	r3, [pc, #96]	@ (8002678 <MX_SPI1_Init+0xd4>)
 8002616:	2200      	movs	r2, #0
 8002618:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800261a:	4b17      	ldr	r3, [pc, #92]	@ (8002678 <MX_SPI1_Init+0xd4>)
 800261c:	2200      	movs	r2, #0
 800261e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002620:	4b15      	ldr	r3, [pc, #84]	@ (8002678 <MX_SPI1_Init+0xd4>)
 8002622:	2200      	movs	r2, #0
 8002624:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002626:	4b14      	ldr	r3, [pc, #80]	@ (8002678 <MX_SPI1_Init+0xd4>)
 8002628:	2200      	movs	r2, #0
 800262a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800262c:	4b12      	ldr	r3, [pc, #72]	@ (8002678 <MX_SPI1_Init+0xd4>)
 800262e:	2200      	movs	r2, #0
 8002630:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8002632:	4b11      	ldr	r3, [pc, #68]	@ (8002678 <MX_SPI1_Init+0xd4>)
 8002634:	2200      	movs	r2, #0
 8002636:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8002638:	4b0f      	ldr	r3, [pc, #60]	@ (8002678 <MX_SPI1_Init+0xd4>)
 800263a:	2200      	movs	r2, #0
 800263c:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800263e:	480e      	ldr	r0, [pc, #56]	@ (8002678 <MX_SPI1_Init+0xd4>)
 8002640:	f005 fdb2 	bl	80081a8 <HAL_SPI_Init>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <MX_SPI1_Init+0xaa>
  {
    Error_Handler();
 800264a:	f000 f90b 	bl	8002864 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 800264e:	2300      	movs	r3, #0
 8002650:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8002652:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002656:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8002658:	2300      	movs	r3, #0
 800265a:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 800265c:	1d3b      	adds	r3, r7, #4
 800265e:	4619      	mov	r1, r3
 8002660:	4805      	ldr	r0, [pc, #20]	@ (8002678 <MX_SPI1_Init+0xd4>)
 8002662:	f006 fc96 	bl	8008f92 <HAL_SPIEx_SetConfigAutonomousMode>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d001      	beq.n	8002670 <MX_SPI1_Init+0xcc>
  {
    Error_Handler();
 800266c:	f000 f8fa 	bl	8002864 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002670:	bf00      	nop
 8002672:	3710      	adds	r7, #16
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	20000290 	.word	0x20000290
 800267c:	40013000 	.word	0x40013000

08002680 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b08e      	sub	sp, #56	@ 0x38
 8002684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002686:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800268a:	2200      	movs	r2, #0
 800268c:	601a      	str	r2, [r3, #0]
 800268e:	605a      	str	r2, [r3, #4]
 8002690:	609a      	str	r2, [r3, #8]
 8002692:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002694:	f107 031c 	add.w	r3, r7, #28
 8002698:	2200      	movs	r2, #0
 800269a:	601a      	str	r2, [r3, #0]
 800269c:	605a      	str	r2, [r3, #4]
 800269e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026a0:	463b      	mov	r3, r7
 80026a2:	2200      	movs	r2, #0
 80026a4:	601a      	str	r2, [r3, #0]
 80026a6:	605a      	str	r2, [r3, #4]
 80026a8:	609a      	str	r2, [r3, #8]
 80026aa:	60da      	str	r2, [r3, #12]
 80026ac:	611a      	str	r2, [r3, #16]
 80026ae:	615a      	str	r2, [r3, #20]
 80026b0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80026b2:	4b3d      	ldr	r3, [pc, #244]	@ (80027a8 <MX_TIM5_Init+0x128>)
 80026b4:	4a3d      	ldr	r2, [pc, #244]	@ (80027ac <MX_TIM5_Init+0x12c>)
 80026b6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80026b8:	4b3b      	ldr	r3, [pc, #236]	@ (80027a8 <MX_TIM5_Init+0x128>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026be:	4b3a      	ldr	r3, [pc, #232]	@ (80027a8 <MX_TIM5_Init+0x128>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 80000;
 80026c4:	4b38      	ldr	r3, [pc, #224]	@ (80027a8 <MX_TIM5_Init+0x128>)
 80026c6:	4a3a      	ldr	r2, [pc, #232]	@ (80027b0 <MX_TIM5_Init+0x130>)
 80026c8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026ca:	4b37      	ldr	r3, [pc, #220]	@ (80027a8 <MX_TIM5_Init+0x128>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026d0:	4b35      	ldr	r3, [pc, #212]	@ (80027a8 <MX_TIM5_Init+0x128>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80026d6:	4834      	ldr	r0, [pc, #208]	@ (80027a8 <MX_TIM5_Init+0x128>)
 80026d8:	f006 fc9c 	bl	8009014 <HAL_TIM_Base_Init>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 80026e2:	f000 f8bf 	bl	8002864 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80026ec:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80026f0:	4619      	mov	r1, r3
 80026f2:	482d      	ldr	r0, [pc, #180]	@ (80027a8 <MX_TIM5_Init+0x128>)
 80026f4:	f006 ffac 	bl	8009650 <HAL_TIM_ConfigClockSource>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 80026fe:	f000 f8b1 	bl	8002864 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002702:	4829      	ldr	r0, [pc, #164]	@ (80027a8 <MX_TIM5_Init+0x128>)
 8002704:	f006 fcdd 	bl	80090c2 <HAL_TIM_PWM_Init>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800270e:	f000 f8a9 	bl	8002864 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002712:	2300      	movs	r3, #0
 8002714:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002716:	2300      	movs	r3, #0
 8002718:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800271a:	f107 031c 	add.w	r3, r7, #28
 800271e:	4619      	mov	r1, r3
 8002720:	4821      	ldr	r0, [pc, #132]	@ (80027a8 <MX_TIM5_Init+0x128>)
 8002722:	f007 fe97 	bl	800a454 <HAL_TIMEx_MasterConfigSynchronization>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800272c:	f000 f89a 	bl	8002864 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002730:	2360      	movs	r3, #96	@ 0x60
 8002732:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002734:	2300      	movs	r3, #0
 8002736:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002738:	2300      	movs	r3, #0
 800273a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800273c:	2300      	movs	r3, #0
 800273e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002740:	463b      	mov	r3, r7
 8002742:	2200      	movs	r2, #0
 8002744:	4619      	mov	r1, r3
 8002746:	4818      	ldr	r0, [pc, #96]	@ (80027a8 <MX_TIM5_Init+0x128>)
 8002748:	f006 fe6e 	bl	8009428 <HAL_TIM_PWM_ConfigChannel>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8002752:	f000 f887 	bl	8002864 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002756:	463b      	mov	r3, r7
 8002758:	2204      	movs	r2, #4
 800275a:	4619      	mov	r1, r3
 800275c:	4812      	ldr	r0, [pc, #72]	@ (80027a8 <MX_TIM5_Init+0x128>)
 800275e:	f006 fe63 	bl	8009428 <HAL_TIM_PWM_ConfigChannel>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d001      	beq.n	800276c <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 8002768:	f000 f87c 	bl	8002864 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800276c:	463b      	mov	r3, r7
 800276e:	2208      	movs	r2, #8
 8002770:	4619      	mov	r1, r3
 8002772:	480d      	ldr	r0, [pc, #52]	@ (80027a8 <MX_TIM5_Init+0x128>)
 8002774:	f006 fe58 	bl	8009428 <HAL_TIM_PWM_ConfigChannel>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <MX_TIM5_Init+0x102>
  {
    Error_Handler();
 800277e:	f000 f871 	bl	8002864 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002782:	463b      	mov	r3, r7
 8002784:	220c      	movs	r2, #12
 8002786:	4619      	mov	r1, r3
 8002788:	4807      	ldr	r0, [pc, #28]	@ (80027a8 <MX_TIM5_Init+0x128>)
 800278a:	f006 fe4d 	bl	8009428 <HAL_TIM_PWM_ConfigChannel>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <MX_TIM5_Init+0x118>
  {
    Error_Handler();
 8002794:	f000 f866 	bl	8002864 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002798:	4803      	ldr	r0, [pc, #12]	@ (80027a8 <MX_TIM5_Init+0x128>)
 800279a:	f000 f977 	bl	8002a8c <HAL_TIM_MspPostInit>

}
 800279e:	bf00      	nop
 80027a0:	3738      	adds	r7, #56	@ 0x38
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	20000320 	.word	0x20000320
 80027ac:	40000c00 	.word	0x40000c00
 80027b0:	00013880 	.word	0x00013880

080027b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b088      	sub	sp, #32
 80027b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ba:	f107 030c 	add.w	r3, r7, #12
 80027be:	2200      	movs	r2, #0
 80027c0:	601a      	str	r2, [r3, #0]
 80027c2:	605a      	str	r2, [r3, #4]
 80027c4:	609a      	str	r2, [r3, #8]
 80027c6:	60da      	str	r2, [r3, #12]
 80027c8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027ca:	4b24      	ldr	r3, [pc, #144]	@ (800285c <MX_GPIO_Init+0xa8>)
 80027cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80027d0:	4a22      	ldr	r2, [pc, #136]	@ (800285c <MX_GPIO_Init+0xa8>)
 80027d2:	f043 0304 	orr.w	r3, r3, #4
 80027d6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80027da:	4b20      	ldr	r3, [pc, #128]	@ (800285c <MX_GPIO_Init+0xa8>)
 80027dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80027e0:	f003 0304 	and.w	r3, r3, #4
 80027e4:	60bb      	str	r3, [r7, #8]
 80027e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027e8:	4b1c      	ldr	r3, [pc, #112]	@ (800285c <MX_GPIO_Init+0xa8>)
 80027ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80027ee:	4a1b      	ldr	r2, [pc, #108]	@ (800285c <MX_GPIO_Init+0xa8>)
 80027f0:	f043 0301 	orr.w	r3, r3, #1
 80027f4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80027f8:	4b18      	ldr	r3, [pc, #96]	@ (800285c <MX_GPIO_Init+0xa8>)
 80027fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80027fe:	f003 0301 	and.w	r3, r3, #1
 8002802:	607b      	str	r3, [r7, #4]
 8002804:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8002806:	2200      	movs	r2, #0
 8002808:	2140      	movs	r1, #64	@ 0x40
 800280a:	4815      	ldr	r0, [pc, #84]	@ (8002860 <MX_GPIO_Init+0xac>)
 800280c:	f001 fdbe 	bl	800438c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8002810:	2201      	movs	r2, #1
 8002812:	2180      	movs	r1, #128	@ 0x80
 8002814:	4812      	ldr	r0, [pc, #72]	@ (8002860 <MX_GPIO_Init+0xac>)
 8002816:	f001 fdb9 	bl	800438c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800281a:	2340      	movs	r3, #64	@ 0x40
 800281c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800281e:	2301      	movs	r3, #1
 8002820:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002822:	2300      	movs	r3, #0
 8002824:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002826:	2300      	movs	r3, #0
 8002828:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800282a:	f107 030c 	add.w	r3, r7, #12
 800282e:	4619      	mov	r1, r3
 8002830:	480b      	ldr	r0, [pc, #44]	@ (8002860 <MX_GPIO_Init+0xac>)
 8002832:	f001 fbcb 	bl	8003fcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002836:	2380      	movs	r3, #128	@ 0x80
 8002838:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800283a:	2301      	movs	r3, #1
 800283c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800283e:	2301      	movs	r3, #1
 8002840:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002842:	2300      	movs	r3, #0
 8002844:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002846:	f107 030c 	add.w	r3, r7, #12
 800284a:	4619      	mov	r1, r3
 800284c:	4804      	ldr	r0, [pc, #16]	@ (8002860 <MX_GPIO_Init+0xac>)
 800284e:	f001 fbbd 	bl	8003fcc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002852:	bf00      	nop
 8002854:	3720      	adds	r7, #32
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	46020c00 	.word	0x46020c00
 8002860:	42020800 	.word	0x42020800

08002864 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002868:	b672      	cpsid	i
}
 800286a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800286c:	bf00      	nop
 800286e:	e7fd      	b.n	800286c <Error_Handler+0x8>

08002870 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002876:	4b0a      	ldr	r3, [pc, #40]	@ (80028a0 <HAL_MspInit+0x30>)
 8002878:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800287c:	4a08      	ldr	r2, [pc, #32]	@ (80028a0 <HAL_MspInit+0x30>)
 800287e:	f043 0304 	orr.w	r3, r3, #4
 8002882:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002886:	4b06      	ldr	r3, [pc, #24]	@ (80028a0 <HAL_MspInit+0x30>)
 8002888:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800288c:	f003 0304 	and.w	r3, r3, #4
 8002890:	607b      	str	r3, [r7, #4]
 8002892:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002894:	bf00      	nop
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr
 80028a0:	46020c00 	.word	0x46020c00

080028a4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b0ba      	sub	sp, #232	@ 0xe8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ac:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80028b0:	2200      	movs	r2, #0
 80028b2:	601a      	str	r2, [r3, #0]
 80028b4:	605a      	str	r2, [r3, #4]
 80028b6:	609a      	str	r2, [r3, #8]
 80028b8:	60da      	str	r2, [r3, #12]
 80028ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028bc:	f107 0310 	add.w	r3, r7, #16
 80028c0:	22c0      	movs	r2, #192	@ 0xc0
 80028c2:	2100      	movs	r1, #0
 80028c4:	4618      	mov	r0, r3
 80028c6:	f009 fcc6 	bl	800c256 <memset>
  if(huart->Instance==LPUART1)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a26      	ldr	r2, [pc, #152]	@ (8002968 <HAL_UART_MspInit+0xc4>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d144      	bne.n	800295e <HAL_UART_MspInit+0xba>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80028d4:	f04f 0220 	mov.w	r2, #32
 80028d8:	f04f 0300 	mov.w	r3, #0
 80028dc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK3;
 80028e0:	2300      	movs	r3, #0
 80028e2:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028e4:	f107 0310 	add.w	r3, r7, #16
 80028e8:	4618      	mov	r0, r3
 80028ea:	f003 f89f 	bl	8005a2c <HAL_RCCEx_PeriphCLKConfig>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 80028f4:	f7ff ffb6 	bl	8002864 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80028f8:	4b1c      	ldr	r3, [pc, #112]	@ (800296c <HAL_UART_MspInit+0xc8>)
 80028fa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80028fe:	4a1b      	ldr	r2, [pc, #108]	@ (800296c <HAL_UART_MspInit+0xc8>)
 8002900:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002904:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8002908:	4b18      	ldr	r3, [pc, #96]	@ (800296c <HAL_UART_MspInit+0xc8>)
 800290a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800290e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002912:	60fb      	str	r3, [r7, #12]
 8002914:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002916:	4b15      	ldr	r3, [pc, #84]	@ (800296c <HAL_UART_MspInit+0xc8>)
 8002918:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800291c:	4a13      	ldr	r2, [pc, #76]	@ (800296c <HAL_UART_MspInit+0xc8>)
 800291e:	f043 0304 	orr.w	r3, r3, #4
 8002922:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002926:	4b11      	ldr	r3, [pc, #68]	@ (800296c <HAL_UART_MspInit+0xc8>)
 8002928:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800292c:	f003 0304 	and.w	r3, r3, #4
 8002930:	60bb      	str	r3, [r7, #8]
 8002932:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002934:	2303      	movs	r3, #3
 8002936:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800293a:	2302      	movs	r3, #2
 800293c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002940:	2300      	movs	r3, #0
 8002942:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002946:	2300      	movs	r3, #0
 8002948:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800294c:	2308      	movs	r3, #8
 800294e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002952:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002956:	4619      	mov	r1, r3
 8002958:	4805      	ldr	r0, [pc, #20]	@ (8002970 <HAL_UART_MspInit+0xcc>)
 800295a:	f001 fb37 	bl	8003fcc <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800295e:	bf00      	nop
 8002960:	37e8      	adds	r7, #232	@ 0xe8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	46002400 	.word	0x46002400
 800296c:	46020c00 	.word	0x46020c00
 8002970:	42020800 	.word	0x42020800

08002974 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b0ba      	sub	sp, #232	@ 0xe8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800297c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002980:	2200      	movs	r2, #0
 8002982:	601a      	str	r2, [r3, #0]
 8002984:	605a      	str	r2, [r3, #4]
 8002986:	609a      	str	r2, [r3, #8]
 8002988:	60da      	str	r2, [r3, #12]
 800298a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800298c:	f107 0310 	add.w	r3, r7, #16
 8002990:	22c0      	movs	r2, #192	@ 0xc0
 8002992:	2100      	movs	r1, #0
 8002994:	4618      	mov	r0, r3
 8002996:	f009 fc5e 	bl	800c256 <memset>
  if(hspi->Instance==SPI1)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a27      	ldr	r2, [pc, #156]	@ (8002a3c <HAL_SPI_MspInit+0xc8>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d146      	bne.n	8002a32 <HAL_SPI_MspInit+0xbe>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80029a4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80029a8:	f04f 0300 	mov.w	r3, #0
 80029ac:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 80029b0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80029b4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029b8:	f107 0310 	add.w	r3, r7, #16
 80029bc:	4618      	mov	r0, r3
 80029be:	f003 f835 	bl	8005a2c <HAL_RCCEx_PeriphCLKConfig>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d001      	beq.n	80029cc <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 80029c8:	f7ff ff4c 	bl	8002864 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80029cc:	4b1c      	ldr	r3, [pc, #112]	@ (8002a40 <HAL_SPI_MspInit+0xcc>)
 80029ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80029d2:	4a1b      	ldr	r2, [pc, #108]	@ (8002a40 <HAL_SPI_MspInit+0xcc>)
 80029d4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80029d8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80029dc:	4b18      	ldr	r3, [pc, #96]	@ (8002a40 <HAL_SPI_MspInit+0xcc>)
 80029de:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80029e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029e6:	60fb      	str	r3, [r7, #12]
 80029e8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ea:	4b15      	ldr	r3, [pc, #84]	@ (8002a40 <HAL_SPI_MspInit+0xcc>)
 80029ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029f0:	4a13      	ldr	r2, [pc, #76]	@ (8002a40 <HAL_SPI_MspInit+0xcc>)
 80029f2:	f043 0301 	orr.w	r3, r3, #1
 80029f6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80029fa:	4b11      	ldr	r3, [pc, #68]	@ (8002a40 <HAL_SPI_MspInit+0xcc>)
 80029fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002a00:	f003 0301 	and.w	r3, r3, #1
 8002a04:	60bb      	str	r3, [r7, #8]
 8002a06:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002a08:	23e0      	movs	r3, #224	@ 0xe0
 8002a0a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a0e:	2302      	movs	r3, #2
 8002a10:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a14:	2300      	movs	r3, #0
 8002a16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a20:	2305      	movs	r3, #5
 8002a22:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a26:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	4805      	ldr	r0, [pc, #20]	@ (8002a44 <HAL_SPI_MspInit+0xd0>)
 8002a2e:	f001 facd 	bl	8003fcc <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002a32:	bf00      	nop
 8002a34:	37e8      	adds	r7, #232	@ 0xe8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40013000 	.word	0x40013000
 8002a40:	46020c00 	.word	0x46020c00
 8002a44:	42020000 	.word	0x42020000

08002a48 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a0b      	ldr	r2, [pc, #44]	@ (8002a84 <HAL_TIM_Base_MspInit+0x3c>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d10e      	bne.n	8002a78 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002a5a:	4b0b      	ldr	r3, [pc, #44]	@ (8002a88 <HAL_TIM_Base_MspInit+0x40>)
 8002a5c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a60:	4a09      	ldr	r2, [pc, #36]	@ (8002a88 <HAL_TIM_Base_MspInit+0x40>)
 8002a62:	f043 0308 	orr.w	r3, r3, #8
 8002a66:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002a6a:	4b07      	ldr	r3, [pc, #28]	@ (8002a88 <HAL_TIM_Base_MspInit+0x40>)
 8002a6c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a70:	f003 0308 	and.w	r3, r3, #8
 8002a74:	60fb      	str	r3, [r7, #12]
 8002a76:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM5_MspInit 1 */

  }

}
 8002a78:	bf00      	nop
 8002a7a:	3714      	adds	r7, #20
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr
 8002a84:	40000c00 	.word	0x40000c00
 8002a88:	46020c00 	.word	0x46020c00

08002a8c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b088      	sub	sp, #32
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a94:	f107 030c 	add.w	r3, r7, #12
 8002a98:	2200      	movs	r2, #0
 8002a9a:	601a      	str	r2, [r3, #0]
 8002a9c:	605a      	str	r2, [r3, #4]
 8002a9e:	609a      	str	r2, [r3, #8]
 8002aa0:	60da      	str	r2, [r3, #12]
 8002aa2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a12      	ldr	r2, [pc, #72]	@ (8002af4 <HAL_TIM_MspPostInit+0x68>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d11e      	bne.n	8002aec <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM5_MspPostInit 0 */

    /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aae:	4b12      	ldr	r3, [pc, #72]	@ (8002af8 <HAL_TIM_MspPostInit+0x6c>)
 8002ab0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ab4:	4a10      	ldr	r2, [pc, #64]	@ (8002af8 <HAL_TIM_MspPostInit+0x6c>)
 8002ab6:	f043 0301 	orr.w	r3, r3, #1
 8002aba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002abe:	4b0e      	ldr	r3, [pc, #56]	@ (8002af8 <HAL_TIM_MspPostInit+0x6c>)
 8002ac0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ac4:	f003 0301 	and.w	r3, r3, #1
 8002ac8:	60bb      	str	r3, [r7, #8]
 8002aca:	68bb      	ldr	r3, [r7, #8]
    PA0     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002acc:	230f      	movs	r3, #15
 8002ace:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad0:	2302      	movs	r3, #2
 8002ad2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002adc:	2302      	movs	r3, #2
 8002ade:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ae0:	f107 030c 	add.w	r3, r7, #12
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	4805      	ldr	r0, [pc, #20]	@ (8002afc <HAL_TIM_MspPostInit+0x70>)
 8002ae8:	f001 fa70 	bl	8003fcc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002aec:	bf00      	nop
 8002aee:	3720      	adds	r7, #32
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	40000c00 	.word	0x40000c00
 8002af8:	46020c00 	.word	0x46020c00
 8002afc:	42020000 	.word	0x42020000

08002b00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b04:	bf00      	nop
 8002b06:	e7fd      	b.n	8002b04 <NMI_Handler+0x4>

08002b08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b0c:	bf00      	nop
 8002b0e:	e7fd      	b.n	8002b0c <HardFault_Handler+0x4>

08002b10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b14:	bf00      	nop
 8002b16:	e7fd      	b.n	8002b14 <MemManage_Handler+0x4>

08002b18 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b1c:	bf00      	nop
 8002b1e:	e7fd      	b.n	8002b1c <BusFault_Handler+0x4>

08002b20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b24:	bf00      	nop
 8002b26:	e7fd      	b.n	8002b24 <UsageFault_Handler+0x4>

08002b28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b2c:	bf00      	nop
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr

08002b36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b36:	b480      	push	{r7}
 8002b38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b3a:	bf00      	nop
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr

08002b44 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b48:	bf00      	nop
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr

08002b52 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b56:	f001 f88d 	bl	8003c74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b5a:	bf00      	nop
 8002b5c:	bd80      	pop	{r7, pc}

08002b5e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	af00      	add	r7, sp, #0
  return 1;
 8002b62:	2301      	movs	r3, #1
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr

08002b6e <_kill>:

int _kill(int pid, int sig)
{
 8002b6e:	b580      	push	{r7, lr}
 8002b70:	b082      	sub	sp, #8
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	6078      	str	r0, [r7, #4]
 8002b76:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b78:	f009 fbd0 	bl	800c31c <__errno>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2216      	movs	r2, #22
 8002b80:	601a      	str	r2, [r3, #0]
  return -1;
 8002b82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3708      	adds	r7, #8
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <_exit>:

void _exit (int status)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b082      	sub	sp, #8
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b96:	f04f 31ff 	mov.w	r1, #4294967295
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f7ff ffe7 	bl	8002b6e <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ba0:	bf00      	nop
 8002ba2:	e7fd      	b.n	8002ba0 <_exit+0x12>

08002ba4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	617b      	str	r3, [r7, #20]
 8002bb4:	e00a      	b.n	8002bcc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002bb6:	f3af 8000 	nop.w
 8002bba:	4601      	mov	r1, r0
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	1c5a      	adds	r2, r3, #1
 8002bc0:	60ba      	str	r2, [r7, #8]
 8002bc2:	b2ca      	uxtb	r2, r1
 8002bc4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	3301      	adds	r3, #1
 8002bca:	617b      	str	r3, [r7, #20]
 8002bcc:	697a      	ldr	r2, [r7, #20]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	dbf0      	blt.n	8002bb6 <_read+0x12>
  }

  return len;
 8002bd4:	687b      	ldr	r3, [r7, #4]
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3718      	adds	r7, #24
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}

08002bde <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002bde:	b580      	push	{r7, lr}
 8002be0:	b086      	sub	sp, #24
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	60f8      	str	r0, [r7, #12]
 8002be6:	60b9      	str	r1, [r7, #8]
 8002be8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bea:	2300      	movs	r3, #0
 8002bec:	617b      	str	r3, [r7, #20]
 8002bee:	e009      	b.n	8002c04 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	1c5a      	adds	r2, r3, #1
 8002bf4:	60ba      	str	r2, [r7, #8]
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	3301      	adds	r3, #1
 8002c02:	617b      	str	r3, [r7, #20]
 8002c04:	697a      	ldr	r2, [r7, #20]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	dbf1      	blt.n	8002bf0 <_write+0x12>
  }
  return len;
 8002c0c:	687b      	ldr	r3, [r7, #4]
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3718      	adds	r7, #24
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <_close>:

int _close(int file)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b083      	sub	sp, #12
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr

08002c2e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	b083      	sub	sp, #12
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
 8002c36:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c3e:	605a      	str	r2, [r3, #4]
  return 0;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr

08002c4e <_isatty>:

int _isatty(int file)
{
 8002c4e:	b480      	push	{r7}
 8002c50:	b083      	sub	sp, #12
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c56:	2301      	movs	r3, #1
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	370c      	adds	r7, #12
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr

08002c64 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b085      	sub	sp, #20
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	60b9      	str	r1, [r7, #8]
 8002c6e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3714      	adds	r7, #20
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
	...

08002c80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b086      	sub	sp, #24
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c88:	4a14      	ldr	r2, [pc, #80]	@ (8002cdc <_sbrk+0x5c>)
 8002c8a:	4b15      	ldr	r3, [pc, #84]	@ (8002ce0 <_sbrk+0x60>)
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c94:	4b13      	ldr	r3, [pc, #76]	@ (8002ce4 <_sbrk+0x64>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d102      	bne.n	8002ca2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c9c:	4b11      	ldr	r3, [pc, #68]	@ (8002ce4 <_sbrk+0x64>)
 8002c9e:	4a12      	ldr	r2, [pc, #72]	@ (8002ce8 <_sbrk+0x68>)
 8002ca0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ca2:	4b10      	ldr	r3, [pc, #64]	@ (8002ce4 <_sbrk+0x64>)
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4413      	add	r3, r2
 8002caa:	693a      	ldr	r2, [r7, #16]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d207      	bcs.n	8002cc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cb0:	f009 fb34 	bl	800c31c <__errno>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	220c      	movs	r2, #12
 8002cb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cba:	f04f 33ff 	mov.w	r3, #4294967295
 8002cbe:	e009      	b.n	8002cd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cc0:	4b08      	ldr	r3, [pc, #32]	@ (8002ce4 <_sbrk+0x64>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cc6:	4b07      	ldr	r3, [pc, #28]	@ (8002ce4 <_sbrk+0x64>)
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4413      	add	r3, r2
 8002cce:	4a05      	ldr	r2, [pc, #20]	@ (8002ce4 <_sbrk+0x64>)
 8002cd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3718      	adds	r7, #24
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	20040000 	.word	0x20040000
 8002ce0:	00000400 	.word	0x00000400
 8002ce4:	2000036c 	.word	0x2000036c
 8002ce8:	200004e0 	.word	0x200004e0

08002cec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002cec:	b480      	push	{r7}
 8002cee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002cf0:	4b18      	ldr	r3, [pc, #96]	@ (8002d54 <SystemInit+0x68>)
 8002cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cf6:	4a17      	ldr	r2, [pc, #92]	@ (8002d54 <SystemInit+0x68>)
 8002cf8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002cfc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8002d00:	4b15      	ldr	r3, [pc, #84]	@ (8002d58 <SystemInit+0x6c>)
 8002d02:	2201      	movs	r2, #1
 8002d04:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8002d06:	4b14      	ldr	r3, [pc, #80]	@ (8002d58 <SystemInit+0x6c>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8002d0c:	4b12      	ldr	r3, [pc, #72]	@ (8002d58 <SystemInit+0x6c>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8002d12:	4b11      	ldr	r3, [pc, #68]	@ (8002d58 <SystemInit+0x6c>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8002d18:	4b0f      	ldr	r3, [pc, #60]	@ (8002d58 <SystemInit+0x6c>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a0e      	ldr	r2, [pc, #56]	@ (8002d58 <SystemInit+0x6c>)
 8002d1e:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8002d22:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8002d26:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8002d28:	4b0b      	ldr	r3, [pc, #44]	@ (8002d58 <SystemInit+0x6c>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8002d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002d58 <SystemInit+0x6c>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a09      	ldr	r2, [pc, #36]	@ (8002d58 <SystemInit+0x6c>)
 8002d34:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d38:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8002d3a:	4b07      	ldr	r3, [pc, #28]	@ (8002d58 <SystemInit+0x6c>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002d40:	4b04      	ldr	r3, [pc, #16]	@ (8002d54 <SystemInit+0x68>)
 8002d42:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002d46:	609a      	str	r2, [r3, #8]
  #endif
}
 8002d48:	bf00      	nop
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	e000ed00 	.word	0xe000ed00
 8002d58:	46020c00 	.word	0x46020c00

08002d5c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002d5c:	480d      	ldr	r0, [pc, #52]	@ (8002d94 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002d5e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002d60:	f7ff ffc4 	bl	8002cec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d64:	480c      	ldr	r0, [pc, #48]	@ (8002d98 <LoopForever+0x6>)
  ldr r1, =_edata
 8002d66:	490d      	ldr	r1, [pc, #52]	@ (8002d9c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002d68:	4a0d      	ldr	r2, [pc, #52]	@ (8002da0 <LoopForever+0xe>)
  movs r3, #0
 8002d6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d6c:	e002      	b.n	8002d74 <LoopCopyDataInit>

08002d6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d72:	3304      	adds	r3, #4

08002d74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d78:	d3f9      	bcc.n	8002d6e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d7a:	4a0a      	ldr	r2, [pc, #40]	@ (8002da4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002d7c:	4c0a      	ldr	r4, [pc, #40]	@ (8002da8 <LoopForever+0x16>)
  movs r3, #0
 8002d7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d80:	e001      	b.n	8002d86 <LoopFillZerobss>

08002d82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d84:	3204      	adds	r2, #4

08002d86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d88:	d3fb      	bcc.n	8002d82 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002d8a:	f009 facd 	bl	800c328 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d8e:	f7fe fd1f 	bl	80017d0 <main>

08002d92 <LoopForever>:

LoopForever:
    b LoopForever
 8002d92:	e7fe      	b.n	8002d92 <LoopForever>
  ldr   r0, =_estack
 8002d94:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002d98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d9c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002da0:	08010f84 	.word	0x08010f84
  ldr r2, =_sbss
 8002da4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002da8:	200004da 	.word	0x200004da

08002dac <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002dac:	e7fe      	b.n	8002dac <ADC1_IRQHandler>
	...

08002db0 <ACCEL_INIT>:

static Vector3 parseRawUInts(uint8_t*);

// Forward-facing logic

void ACCEL_INIT(SPI_HandleTypeDef* spiHandler){
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
    unselect();
 8002db8:	f000 f9f0 	bl	800319c <unselect>
    a_hspi = spiHandler;
 8002dbc:	4a05      	ldr	r2, [pc, #20]	@ (8002dd4 <ACCEL_INIT+0x24>)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6013      	str	r3, [r2, #0]
    ACCEL_READ_ID(); // Dummy read to make sure everything else works
 8002dc2:	f000 f8ff 	bl	8002fc4 <ACCEL_READ_ID>
    ACCEL_RELOAD_SETTINGS();
 8002dc6:	f000 f8d3 	bl	8002f70 <ACCEL_RELOAD_SETTINGS>
}
 8002dca:	bf00      	nop
 8002dcc:	3708      	adds	r7, #8
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	20000370 	.word	0x20000370

08002dd8 <ACCEL_GOOD_SETTINGS>:

void ACCEL_GOOD_SETTINGS(){
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
    ACCEL_SET_RANGE(ACCEL_RANGE_3G);
 8002ddc:	2000      	movs	r0, #0
 8002dde:	f000 f96d 	bl	80030bc <ACCEL_SET_RANGE>
    ACCEL_SET_CONFIG(ACCEL_OSR_NORMAL, ACCEL_ODR_400);
 8002de2:	210a      	movs	r1, #10
 8002de4:	200a      	movs	r0, #10
 8002de6:	f000 f941 	bl	800306c <ACCEL_SET_CONFIG>
    ACCEL_WRITE_FIFO_DOWNSAMP(ACCEL_FIFO_DOWNSAMP_NONE);
 8002dea:	2080      	movs	r0, #128	@ 0x80
 8002dec:	f000 f9b8 	bl	8003160 <ACCEL_WRITE_FIFO_DOWNSAMP>
    ACCEL_WRITE_FIFO_MODE(ACCEL_FIFO_MODE_STREAM);
 8002df0:	2002      	movs	r0, #2
 8002df2:	f000 f9a3 	bl	800313c <ACCEL_WRITE_FIFO_MODE>
    ACCEL_WRITE_FIFO_ENABLED(ACCEL_FIFO_ENABLED);
 8002df6:	2050      	movs	r0, #80	@ 0x50
 8002df8:	f000 f98e 	bl	8003118 <ACCEL_WRITE_FIFO_ENABLED>
}
 8002dfc:	bf00      	nop
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <ACCEL_SELF_TEST>:

uint8_t ACCEL_SELF_TEST(){
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b094      	sub	sp, #80	@ 0x50
 8002e04:	af00      	add	r7, sp, #0
    Vector3 positive;
    Vector3 negative;
    Vector3 difference;
    uint8_t isGood = 1;
 8002e06:	2301      	movs	r3, #1
 8002e08:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    // Setup
    ACCEL_SET_RANGE(ACCEL_RANGE_24G);
 8002e0c:	2003      	movs	r0, #3
 8002e0e:	f000 f955 	bl	80030bc <ACCEL_SET_RANGE>
    ACCEL_SET_CONFIG(ACCEL_OSR_NORMAL, ACCEL_ODR_1600);
 8002e12:	210c      	movs	r1, #12
 8002e14:	200a      	movs	r0, #10
 8002e16:	f000 f929 	bl	800306c <ACCEL_SET_CONFIG>
    // ACCEL_RELOAD_SETTINGS();
    // positive = ACCEL_READ_ACCELERATION();
    HAL_Delay(5);
 8002e1a:	2005      	movs	r0, #5
 8002e1c:	f000 ff4a 	bl	8003cb4 <HAL_Delay>
    // Positive
    select();
 8002e20:	f000 f9b0 	bl	8003184 <select>
    writeAddr(ADDR_ACC_SELF_TEST, 0x0D);
 8002e24:	210d      	movs	r1, #13
 8002e26:	206d      	movs	r0, #109	@ 0x6d
 8002e28:	f000 f9ee 	bl	8003208 <writeAddr>
    unselect();
 8002e2c:	f000 f9b6 	bl	800319c <unselect>
    HAL_Delay(55);
 8002e30:	2037      	movs	r0, #55	@ 0x37
 8002e32:	f000 ff3f 	bl	8003cb4 <HAL_Delay>
    positive = ACCEL_READ_ACCELERATION();
 8002e36:	f000 f8d9 	bl	8002fec <ACCEL_READ_ACCELERATION>
 8002e3a:	eeb0 5a40 	vmov.f32	s10, s0
 8002e3e:	eef0 5a60 	vmov.f32	s11, s1
 8002e42:	eeb0 6a41 	vmov.f32	s12, s2
 8002e46:	eef0 6a61 	vmov.f32	s13, s3
 8002e4a:	eeb0 7a42 	vmov.f32	s14, s4
 8002e4e:	eef0 7a62 	vmov.f32	s15, s5
 8002e52:	ed87 5b0c 	vstr	d5, [r7, #48]	@ 0x30
 8002e56:	ed87 6b0e 	vstr	d6, [r7, #56]	@ 0x38
 8002e5a:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40
    // Negative
    select();
 8002e5e:	f000 f991 	bl	8003184 <select>
    writeAddr(ADDR_ACC_SELF_TEST, 0x09);
 8002e62:	2109      	movs	r1, #9
 8002e64:	206d      	movs	r0, #109	@ 0x6d
 8002e66:	f000 f9cf 	bl	8003208 <writeAddr>
    unselect();
 8002e6a:	f000 f997 	bl	800319c <unselect>
    HAL_Delay(55);
 8002e6e:	2037      	movs	r0, #55	@ 0x37
 8002e70:	f000 ff20 	bl	8003cb4 <HAL_Delay>
    negative = ACCEL_READ_ACCELERATION();
 8002e74:	f000 f8ba 	bl	8002fec <ACCEL_READ_ACCELERATION>
 8002e78:	eeb0 5a40 	vmov.f32	s10, s0
 8002e7c:	eef0 5a60 	vmov.f32	s11, s1
 8002e80:	eeb0 6a41 	vmov.f32	s12, s2
 8002e84:	eef0 6a61 	vmov.f32	s13, s3
 8002e88:	eeb0 7a42 	vmov.f32	s14, s4
 8002e8c:	eef0 7a62 	vmov.f32	s15, s5
 8002e90:	ed87 5b06 	vstr	d5, [r7, #24]
 8002e94:	ed87 6b08 	vstr	d6, [r7, #32]
 8002e98:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
    // Reset
    select();
 8002e9c:	f000 f972 	bl	8003184 <select>
    writeAddr(ADDR_ACC_SELF_TEST, 0x00);
 8002ea0:	2100      	movs	r1, #0
 8002ea2:	206d      	movs	r0, #109	@ 0x6d
 8002ea4:	f000 f9b0 	bl	8003208 <writeAddr>
    unselect();
 8002ea8:	f000 f978 	bl	800319c <unselect>
    HAL_Delay(55);
 8002eac:	2037      	movs	r0, #55	@ 0x37
 8002eae:	f000 ff01 	bl	8003cb4 <HAL_Delay>
    // Calculate results
    difference = vSub(positive, negative);
 8002eb2:	ed97 3b06 	vldr	d3, [r7, #24]
 8002eb6:	ed97 4b08 	vldr	d4, [r7, #32]
 8002eba:	ed97 5b0a 	vldr	d5, [r7, #40]	@ 0x28
 8002ebe:	ed97 2b0c 	vldr	d2, [r7, #48]	@ 0x30
 8002ec2:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 8002ec6:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8002eca:	eeb0 0a42 	vmov.f32	s0, s4
 8002ece:	eef0 0a62 	vmov.f32	s1, s5
 8002ed2:	eeb0 1a46 	vmov.f32	s2, s12
 8002ed6:	eef0 1a66 	vmov.f32	s3, s13
 8002eda:	eeb0 2a47 	vmov.f32	s4, s14
 8002ede:	eef0 2a67 	vmov.f32	s5, s15
 8002ee2:	f000 fdc6 	bl	8003a72 <vSub>
 8002ee6:	eeb0 5a40 	vmov.f32	s10, s0
 8002eea:	eef0 5a60 	vmov.f32	s11, s1
 8002eee:	eeb0 6a41 	vmov.f32	s12, s2
 8002ef2:	eef0 6a61 	vmov.f32	s13, s3
 8002ef6:	eeb0 7a42 	vmov.f32	s14, s4
 8002efa:	eef0 7a62 	vmov.f32	s15, s5
 8002efe:	ed87 5b00 	vstr	d5, [r7]
 8002f02:	ed87 6b02 	vstr	d6, [r7, #8]
 8002f06:	ed87 7b04 	vstr	d7, [r7, #16]
    isGood = (difference.x >= GRAV) &&
 8002f0a:	e9d7 0100 	ldrd	r0, r1, [r7]
                (difference.y >= GRAV) &&
 8002f0e:	a314      	add	r3, pc, #80	@ (adr r3, 8002f60 <ACCEL_SELF_TEST+0x160>)
 8002f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f14:	f7fd fdfa 	bl	8000b0c <__aeabi_dcmpge>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d015      	beq.n	8002f4a <ACCEL_SELF_TEST+0x14a>
 8002f1e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    isGood = (difference.x >= GRAV) &&
 8002f22:	a30f      	add	r3, pc, #60	@ (adr r3, 8002f60 <ACCEL_SELF_TEST+0x160>)
 8002f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f28:	f7fd fdf0 	bl	8000b0c <__aeabi_dcmpge>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00b      	beq.n	8002f4a <ACCEL_SELF_TEST+0x14a>
                (difference.z >= GRAV/2);
 8002f32:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
                (difference.y >= GRAV) &&
 8002f36:	a30c      	add	r3, pc, #48	@ (adr r3, 8002f68 <ACCEL_SELF_TEST+0x168>)
 8002f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f3c:	f7fd fde6 	bl	8000b0c <__aeabi_dcmpge>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <ACCEL_SELF_TEST+0x14a>
 8002f46:	2301      	movs	r3, #1
 8002f48:	e000      	b.n	8002f4c <ACCEL_SELF_TEST+0x14c>
 8002f4a:	2300      	movs	r3, #0
    isGood = (difference.x >= GRAV) &&
 8002f4c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    return isGood;
 8002f50:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3750      	adds	r7, #80	@ 0x50
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	f3af 8000 	nop.w
 8002f60:	3a92a305 	.word	0x3a92a305
 8002f64:	40239d01 	.word	0x40239d01
 8002f68:	3a92a305 	.word	0x3a92a305
 8002f6c:	40139d01 	.word	0x40139d01

08002f70 <ACCEL_RELOAD_SETTINGS>:

void ACCEL_RELOAD_SETTINGS(){
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
    uint8_t rawData[2];
    select();
 8002f76:	f000 f905 	bl	8003184 <select>
    readAddr(ADDR_ACC_CONF, rawData, 2);
 8002f7a:	1d3b      	adds	r3, r7, #4
 8002f7c:	2202      	movs	r2, #2
 8002f7e:	4619      	mov	r1, r3
 8002f80:	2040      	movs	r0, #64	@ 0x40
 8002f82:	f000 f917 	bl	80031b4 <readAddr>
    unselect();
 8002f86:	f000 f909 	bl	800319c <unselect>

    a_bwp = rawData[0] >> 4; // First 4
 8002f8a:	793b      	ldrb	r3, [r7, #4]
 8002f8c:	091b      	lsrs	r3, r3, #4
 8002f8e:	b2da      	uxtb	r2, r3
 8002f90:	4b0a      	ldr	r3, [pc, #40]	@ (8002fbc <ACCEL_RELOAD_SETTINGS+0x4c>)
 8002f92:	701a      	strb	r2, [r3, #0]
    a_odr = rawData[0] & 0b00001111; // Last 4
 8002f94:	793b      	ldrb	r3, [r7, #4]
 8002f96:	f003 030f 	and.w	r3, r3, #15
 8002f9a:	b2da      	uxtb	r2, r3
 8002f9c:	4b08      	ldr	r3, [pc, #32]	@ (8002fc0 <ACCEL_RELOAD_SETTINGS+0x50>)
 8002f9e:	701a      	strb	r2, [r3, #0]

    rawData[1] = rawData[1] & 0b00000011; // Last 2
 8002fa0:	797b      	ldrb	r3, [r7, #5]
 8002fa2:	f003 0303 	and.w	r3, r3, #3
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	717b      	strb	r3, [r7, #5]

    setRangeMem(rawData[1]);
 8002faa:	797b      	ldrb	r3, [r7, #5]
 8002fac:	4618      	mov	r0, r3
 8002fae:	f000 fa13 	bl	80033d8 <setRangeMem>
}
 8002fb2:	bf00      	nop
 8002fb4:	3708      	adds	r7, #8
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	20000380 	.word	0x20000380
 8002fc0:	20000381 	.word	0x20000381

08002fc4 <ACCEL_READ_ID>:

uint8_t ACCEL_READ_ID(){
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
    uint8_t id = 0;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	71fb      	strb	r3, [r7, #7]
    select();
 8002fce:	f000 f8d9 	bl	8003184 <select>

    readAddr(ADDR_CHIP_ID, &id, 1);
 8002fd2:	1dfb      	adds	r3, r7, #7
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	2000      	movs	r0, #0
 8002fda:	f000 f8eb 	bl	80031b4 <readAddr>

    unselect();
 8002fde:	f000 f8dd 	bl	800319c <unselect>
    return id;
 8002fe2:	79fb      	ldrb	r3, [r7, #7]
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3708      	adds	r7, #8
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}

08002fec <ACCEL_READ_ACCELERATION>:

Vector3 ACCEL_READ_ACCELERATION(){
 8002fec:	b5b0      	push	{r4, r5, r7, lr}
 8002fee:	b08e      	sub	sp, #56	@ 0x38
 8002ff0:	af00      	add	r7, sp, #0
    uint8_t rawVals[6];
    select();
 8002ff2:	f000 f8c7 	bl	8003184 <select>
    readAddr(ADDR_ACC_X_LSB, rawVals, 6);
 8002ff6:	f107 0318 	add.w	r3, r7, #24
 8002ffa:	2206      	movs	r2, #6
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	2012      	movs	r0, #18
 8003000:	f000 f8d8 	bl	80031b4 <readAddr>
    unselect();
 8003004:	f000 f8ca 	bl	800319c <unselect>

    return parseRawUInts(rawVals);
 8003008:	f107 0318 	add.w	r3, r7, #24
 800300c:	4618      	mov	r0, r3
 800300e:	f000 f917 	bl	8003240 <parseRawUInts>
 8003012:	eeb0 5a40 	vmov.f32	s10, s0
 8003016:	eef0 5a60 	vmov.f32	s11, s1
 800301a:	eeb0 6a41 	vmov.f32	s12, s2
 800301e:	eef0 6a61 	vmov.f32	s13, s3
 8003022:	eeb0 7a42 	vmov.f32	s14, s4
 8003026:	eef0 7a62 	vmov.f32	s15, s5
 800302a:	ed87 5b08 	vstr	d5, [r7, #32]
 800302e:	ed87 6b0a 	vstr	d6, [r7, #40]	@ 0x28
 8003032:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
 8003036:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800303a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800303e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003042:	ec45 4b15 	vmov	d5, r4, r5
 8003046:	ec41 0b16 	vmov	d6, r0, r1
 800304a:	ec43 2b17 	vmov	d7, r2, r3
}
 800304e:	eeb0 0a45 	vmov.f32	s0, s10
 8003052:	eef0 0a65 	vmov.f32	s1, s11
 8003056:	eeb0 1a46 	vmov.f32	s2, s12
 800305a:	eef0 1a66 	vmov.f32	s3, s13
 800305e:	eeb0 2a47 	vmov.f32	s4, s14
 8003062:	eef0 2a67 	vmov.f32	s5, s15
 8003066:	3738      	adds	r7, #56	@ 0x38
 8003068:	46bd      	mov	sp, r7
 800306a:	bdb0      	pop	{r4, r5, r7, pc}

0800306c <ACCEL_SET_CONFIG>:
    
    return enabled;
}

// Write functions
void ACCEL_SET_CONFIG(uint8_t oversamplingRate, uint8_t outputDataRate){
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	4603      	mov	r3, r0
 8003074:	460a      	mov	r2, r1
 8003076:	71fb      	strb	r3, [r7, #7]
 8003078:	4613      	mov	r3, r2
 800307a:	71bb      	strb	r3, [r7, #6]
    uint8_t message = (oversamplingRate << 4) | outputDataRate;
 800307c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003080:	011b      	lsls	r3, r3, #4
 8003082:	b25a      	sxtb	r2, r3
 8003084:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003088:	4313      	orrs	r3, r2
 800308a:	b25b      	sxtb	r3, r3
 800308c:	73fb      	strb	r3, [r7, #15]
    select();
 800308e:	f000 f879 	bl	8003184 <select>
    writeAddr(ADDR_ACC_CONF, message);
 8003092:	7bfb      	ldrb	r3, [r7, #15]
 8003094:	4619      	mov	r1, r3
 8003096:	2040      	movs	r0, #64	@ 0x40
 8003098:	f000 f8b6 	bl	8003208 <writeAddr>
    unselect();
 800309c:	f000 f87e 	bl	800319c <unselect>
    a_bwp = oversamplingRate;
 80030a0:	4a04      	ldr	r2, [pc, #16]	@ (80030b4 <ACCEL_SET_CONFIG+0x48>)
 80030a2:	79fb      	ldrb	r3, [r7, #7]
 80030a4:	7013      	strb	r3, [r2, #0]
    a_odr = outputDataRate;
 80030a6:	4a04      	ldr	r2, [pc, #16]	@ (80030b8 <ACCEL_SET_CONFIG+0x4c>)
 80030a8:	79bb      	ldrb	r3, [r7, #6]
 80030aa:	7013      	strb	r3, [r2, #0]
}
 80030ac:	bf00      	nop
 80030ae:	3710      	adds	r7, #16
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	20000380 	.word	0x20000380
 80030b8:	20000381 	.word	0x20000381

080030bc <ACCEL_SET_RANGE>:
void ACCEL_SET_RANGE(uint8_t range){
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	4603      	mov	r3, r0
 80030c4:	71fb      	strb	r3, [r7, #7]
    select();
 80030c6:	f000 f85d 	bl	8003184 <select>
    writeAddr(ADDR_ACC_RANGE, range);
 80030ca:	79fb      	ldrb	r3, [r7, #7]
 80030cc:	4619      	mov	r1, r3
 80030ce:	2041      	movs	r0, #65	@ 0x41
 80030d0:	f000 f89a 	bl	8003208 <writeAddr>
    unselect();
 80030d4:	f000 f862 	bl	800319c <unselect>
    setRangeMem(range);
 80030d8:	79fb      	ldrb	r3, [r7, #7]
 80030da:	4618      	mov	r0, r3
 80030dc:	f000 f97c 	bl	80033d8 <setRangeMem>
}
 80030e0:	bf00      	nop
 80030e2:	3708      	adds	r7, #8
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <ACCEL_WRITE_PWR_ACTIVATE>:

void ACCEL_WRITE_PWR_ACTIVATE(){
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
    select();
 80030ec:	f000 f84a 	bl	8003184 <select>
    writeAddr(ADDR_ACC_PWR_CONF, ACCEL_PWR_ACTIVE);
 80030f0:	2100      	movs	r1, #0
 80030f2:	207c      	movs	r0, #124	@ 0x7c
 80030f4:	f000 f888 	bl	8003208 <writeAddr>
    unselect();
 80030f8:	f000 f850 	bl	800319c <unselect>
}
 80030fc:	bf00      	nop
 80030fe:	bd80      	pop	{r7, pc}

08003100 <ACCEL_WRITE_ACCEL_ENABLE>:
void ACCEL_WRITE_PWR_SUSPEND(){
    select();
    writeAddr(ADDR_ACC_PWR_CONF, ACCEL_PWR_SUSPEND);
    unselect();
}
void ACCEL_WRITE_ACCEL_ENABLE(){
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
    select();
 8003104:	f000 f83e 	bl	8003184 <select>
    writeAddr(ADDR_ACC_PWR_CTRL, ACCEL_ACCEL_ENABLED);
 8003108:	2104      	movs	r1, #4
 800310a:	207d      	movs	r0, #125	@ 0x7d
 800310c:	f000 f87c 	bl	8003208 <writeAddr>
    unselect();
 8003110:	f000 f844 	bl	800319c <unselect>
}
 8003114:	bf00      	nop
 8003116:	bd80      	pop	{r7, pc}

08003118 <ACCEL_WRITE_FIFO_ENABLED>:
    out.array = realloc(out.array, out.len * sizeof(Vector3)); // Scale down to only nescessary memory
    return out;
}


void ACCEL_WRITE_FIFO_ENABLED(uint8_t enabled){
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	4603      	mov	r3, r0
 8003120:	71fb      	strb	r3, [r7, #7]
    select();
 8003122:	f000 f82f 	bl	8003184 <select>
    writeAddr(ADDR_FIFO_CONFIG_1, enabled);
 8003126:	79fb      	ldrb	r3, [r7, #7]
 8003128:	4619      	mov	r1, r3
 800312a:	2049      	movs	r0, #73	@ 0x49
 800312c:	f000 f86c 	bl	8003208 <writeAddr>
    unselect();
 8003130:	f000 f834 	bl	800319c <unselect>
}
 8003134:	bf00      	nop
 8003136:	3708      	adds	r7, #8
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}

0800313c <ACCEL_WRITE_FIFO_MODE>:

void ACCEL_WRITE_FIFO_MODE(uint8_t modeFIFO){
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	4603      	mov	r3, r0
 8003144:	71fb      	strb	r3, [r7, #7]
    select();
 8003146:	f000 f81d 	bl	8003184 <select>
    writeAddr(ADDR_FIFO_CONFIG_0, modeFIFO);
 800314a:	79fb      	ldrb	r3, [r7, #7]
 800314c:	4619      	mov	r1, r3
 800314e:	2048      	movs	r0, #72	@ 0x48
 8003150:	f000 f85a 	bl	8003208 <writeAddr>
    unselect();
 8003154:	f000 f822 	bl	800319c <unselect>
}
 8003158:	bf00      	nop
 800315a:	3708      	adds	r7, #8
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}

08003160 <ACCEL_WRITE_FIFO_DOWNSAMP>:

void ACCEL_WRITE_FIFO_DOWNSAMP(uint8_t downsampFIFO){
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	4603      	mov	r3, r0
 8003168:	71fb      	strb	r3, [r7, #7]
    select();
 800316a:	f000 f80b 	bl	8003184 <select>
    writeAddr(ADDR_FIFO_DOWNS, downsampFIFO);
 800316e:	79fb      	ldrb	r3, [r7, #7]
 8003170:	4619      	mov	r1, r3
 8003172:	2045      	movs	r0, #69	@ 0x45
 8003174:	f000 f848 	bl	8003208 <writeAddr>
    unselect();
 8003178:	f000 f810 	bl	800319c <unselect>
}
 800317c:	bf00      	nop
 800317e:	3708      	adds	r7, #8
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <select>:

// Infrastructure backend
static void select(){
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, LOW);
 8003188:	2200      	movs	r2, #0
 800318a:	2140      	movs	r1, #64	@ 0x40
 800318c:	4802      	ldr	r0, [pc, #8]	@ (8003198 <select+0x14>)
 800318e:	f001 f8fd 	bl	800438c <HAL_GPIO_WritePin>
}
 8003192:	bf00      	nop
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	42020800 	.word	0x42020800

0800319c <unselect>:

static void unselect(){
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, HIGH);
 80031a0:	2201      	movs	r2, #1
 80031a2:	2140      	movs	r1, #64	@ 0x40
 80031a4:	4802      	ldr	r0, [pc, #8]	@ (80031b0 <unselect+0x14>)
 80031a6:	f001 f8f1 	bl	800438c <HAL_GPIO_WritePin>
}
 80031aa:	bf00      	nop
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	42020800 	.word	0x42020800

080031b4 <readAddr>:

static void readAddr(uint8_t addr, uint8_t* outBuff, int outBytes){
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	4603      	mov	r3, r0
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	607a      	str	r2, [r7, #4]
 80031c0:	73fb      	strb	r3, [r7, #15]
    addr = READ | addr;
 80031c2:	7bfb      	ldrb	r3, [r7, #15]
 80031c4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	73fb      	strb	r3, [r7, #15]
    // uint8_t tempBuff[outBytes + 1]; // need to read dummy byte
    
    HAL_SPI_Transmit(a_hspi, &addr, 1, 100);
 80031cc:	4b0d      	ldr	r3, [pc, #52]	@ (8003204 <readAddr+0x50>)
 80031ce:	6818      	ldr	r0, [r3, #0]
 80031d0:	f107 010f 	add.w	r1, r7, #15
 80031d4:	2364      	movs	r3, #100	@ 0x64
 80031d6:	2201      	movs	r2, #1
 80031d8:	f005 f8fc 	bl	80083d4 <HAL_SPI_Transmit>
    HAL_SPI_Receive(a_hspi, outBuff, 1, 100); // read dummy
 80031dc:	4b09      	ldr	r3, [pc, #36]	@ (8003204 <readAddr+0x50>)
 80031de:	6818      	ldr	r0, [r3, #0]
 80031e0:	2364      	movs	r3, #100	@ 0x64
 80031e2:	2201      	movs	r2, #1
 80031e4:	68b9      	ldr	r1, [r7, #8]
 80031e6:	f005 fb09 	bl	80087fc <HAL_SPI_Receive>
    HAL_SPI_Receive(a_hspi, outBuff, outBytes, 100);
 80031ea:	4b06      	ldr	r3, [pc, #24]	@ (8003204 <readAddr+0x50>)
 80031ec:	6818      	ldr	r0, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	b29a      	uxth	r2, r3
 80031f2:	2364      	movs	r3, #100	@ 0x64
 80031f4:	68b9      	ldr	r1, [r7, #8]
 80031f6:	f005 fb01 	bl	80087fc <HAL_SPI_Receive>

}
 80031fa:	bf00      	nop
 80031fc:	3710      	adds	r7, #16
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	20000370 	.word	0x20000370

08003208 <writeAddr>:

static void writeAddr(uint8_t addr, uint8_t data){
 8003208:	b580      	push	{r7, lr}
 800320a:	b084      	sub	sp, #16
 800320c:	af00      	add	r7, sp, #0
 800320e:	4603      	mov	r3, r0
 8003210:	460a      	mov	r2, r1
 8003212:	71fb      	strb	r3, [r7, #7]
 8003214:	4613      	mov	r3, r2
 8003216:	71bb      	strb	r3, [r7, #6]
    uint8_t message[] = {WRITE|addr, data};
 8003218:	79fb      	ldrb	r3, [r7, #7]
 800321a:	733b      	strb	r3, [r7, #12]
 800321c:	79bb      	ldrb	r3, [r7, #6]
 800321e:	737b      	strb	r3, [r7, #13]
    HAL_SPI_Transmit(a_hspi, message, 2, 100);
 8003220:	4b05      	ldr	r3, [pc, #20]	@ (8003238 <writeAddr+0x30>)
 8003222:	6818      	ldr	r0, [r3, #0]
 8003224:	f107 010c 	add.w	r1, r7, #12
 8003228:	2364      	movs	r3, #100	@ 0x64
 800322a:	2202      	movs	r2, #2
 800322c:	f005 f8d2 	bl	80083d4 <HAL_SPI_Transmit>
}
 8003230:	bf00      	nop
 8003232:	3710      	adds	r7, #16
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}
 8003238:	20000370 	.word	0x20000370
 800323c:	00000000 	.word	0x00000000

08003240 <parseRawUInts>:

static Vector3 parseRawUInts(uint8_t* rawVals){
 8003240:	b5b0      	push	{r4, r5, r7, lr}
 8003242:	b098      	sub	sp, #96	@ 0x60
 8003244:	af00      	add	r7, sp, #0
 8003246:	61f8      	str	r0, [r7, #28]
    int32_t x, y, z;
    Vector3 out;
    // Int casts nescessary for two's complement
    x = ((int16_t)(rawVals[1]*256 + rawVals[0])) * (2 << a_maxRangeBits);
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	3301      	adds	r3, #1
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	021b      	lsls	r3, r3, #8
 8003250:	b29b      	uxth	r3, r3
 8003252:	69fa      	ldr	r2, [r7, #28]
 8003254:	7812      	ldrb	r2, [r2, #0]
 8003256:	4413      	add	r3, r2
 8003258:	b29b      	uxth	r3, r3
 800325a:	b21b      	sxth	r3, r3
 800325c:	461a      	mov	r2, r3
 800325e:	4b5a      	ldr	r3, [pc, #360]	@ (80033c8 <parseRawUInts+0x188>)
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	4619      	mov	r1, r3
 8003264:	2302      	movs	r3, #2
 8003266:	408b      	lsls	r3, r1
 8003268:	fb02 f303 	mul.w	r3, r2, r3
 800326c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    y = ((int16_t)(rawVals[3]*256 + rawVals[2])) * (2 << a_maxRangeBits);
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	3303      	adds	r3, #3
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	021b      	lsls	r3, r3, #8
 8003276:	b29b      	uxth	r3, r3
 8003278:	69fa      	ldr	r2, [r7, #28]
 800327a:	3202      	adds	r2, #2
 800327c:	7812      	ldrb	r2, [r2, #0]
 800327e:	4413      	add	r3, r2
 8003280:	b29b      	uxth	r3, r3
 8003282:	b21b      	sxth	r3, r3
 8003284:	461a      	mov	r2, r3
 8003286:	4b50      	ldr	r3, [pc, #320]	@ (80033c8 <parseRawUInts+0x188>)
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	4619      	mov	r1, r3
 800328c:	2302      	movs	r3, #2
 800328e:	408b      	lsls	r3, r1
 8003290:	fb02 f303 	mul.w	r3, r2, r3
 8003294:	65bb      	str	r3, [r7, #88]	@ 0x58
    z = ((int16_t)(rawVals[5]*256 + rawVals[4])) * (2 << a_maxRangeBits);
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	3305      	adds	r3, #5
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	021b      	lsls	r3, r3, #8
 800329e:	b29b      	uxth	r3, r3
 80032a0:	69fa      	ldr	r2, [r7, #28]
 80032a2:	3204      	adds	r2, #4
 80032a4:	7812      	ldrb	r2, [r2, #0]
 80032a6:	4413      	add	r3, r2
 80032a8:	b29b      	uxth	r3, r3
 80032aa:	b21b      	sxth	r3, r3
 80032ac:	461a      	mov	r2, r3
 80032ae:	4b46      	ldr	r3, [pc, #280]	@ (80033c8 <parseRawUInts+0x188>)
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	4619      	mov	r1, r3
 80032b4:	2302      	movs	r3, #2
 80032b6:	408b      	lsls	r3, r1
 80032b8:	fb02 f303 	mul.w	r3, r2, r3
 80032bc:	657b      	str	r3, [r7, #84]	@ 0x54

    // Convert units to real units (m/s^2 or ft/s^2)
    out.x = (x / 32768.0) * 1.5 * GRAV;
 80032be:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80032c0:	f7fd f934 	bl	800052c <__aeabi_i2d>
 80032c4:	f04f 0200 	mov.w	r2, #0
 80032c8:	4b40      	ldr	r3, [pc, #256]	@ (80033cc <parseRawUInts+0x18c>)
 80032ca:	f7fd fac3 	bl	8000854 <__aeabi_ddiv>
 80032ce:	4602      	mov	r2, r0
 80032d0:	460b      	mov	r3, r1
 80032d2:	4610      	mov	r0, r2
 80032d4:	4619      	mov	r1, r3
 80032d6:	f04f 0200 	mov.w	r2, #0
 80032da:	4b3d      	ldr	r3, [pc, #244]	@ (80033d0 <parseRawUInts+0x190>)
 80032dc:	f7fd f990 	bl	8000600 <__aeabi_dmul>
 80032e0:	4602      	mov	r2, r0
 80032e2:	460b      	mov	r3, r1
 80032e4:	4610      	mov	r0, r2
 80032e6:	4619      	mov	r1, r3
 80032e8:	a335      	add	r3, pc, #212	@ (adr r3, 80033c0 <parseRawUInts+0x180>)
 80032ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032ee:	f7fd f987 	bl	8000600 <__aeabi_dmul>
 80032f2:	4602      	mov	r2, r0
 80032f4:	460b      	mov	r3, r1
 80032f6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    out.z = (z / 32768.0) * 1.5 * GRAV;
 80032fa:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80032fc:	f7fd f916 	bl	800052c <__aeabi_i2d>
 8003300:	f04f 0200 	mov.w	r2, #0
 8003304:	4b31      	ldr	r3, [pc, #196]	@ (80033cc <parseRawUInts+0x18c>)
 8003306:	f7fd faa5 	bl	8000854 <__aeabi_ddiv>
 800330a:	4602      	mov	r2, r0
 800330c:	460b      	mov	r3, r1
 800330e:	4610      	mov	r0, r2
 8003310:	4619      	mov	r1, r3
 8003312:	f04f 0200 	mov.w	r2, #0
 8003316:	4b2e      	ldr	r3, [pc, #184]	@ (80033d0 <parseRawUInts+0x190>)
 8003318:	f7fd f972 	bl	8000600 <__aeabi_dmul>
 800331c:	4602      	mov	r2, r0
 800331e:	460b      	mov	r3, r1
 8003320:	4610      	mov	r0, r2
 8003322:	4619      	mov	r1, r3
 8003324:	a326      	add	r3, pc, #152	@ (adr r3, 80033c0 <parseRawUInts+0x180>)
 8003326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800332a:	f7fd f969 	bl	8000600 <__aeabi_dmul>
 800332e:	4602      	mov	r2, r0
 8003330:	460b      	mov	r3, r1
 8003332:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    out.y = (y / 32768.0) * 1.5 * GRAV;
 8003336:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003338:	f7fd f8f8 	bl	800052c <__aeabi_i2d>
 800333c:	f04f 0200 	mov.w	r2, #0
 8003340:	4b22      	ldr	r3, [pc, #136]	@ (80033cc <parseRawUInts+0x18c>)
 8003342:	f7fd fa87 	bl	8000854 <__aeabi_ddiv>
 8003346:	4602      	mov	r2, r0
 8003348:	460b      	mov	r3, r1
 800334a:	4610      	mov	r0, r2
 800334c:	4619      	mov	r1, r3
 800334e:	f04f 0200 	mov.w	r2, #0
 8003352:	4b1f      	ldr	r3, [pc, #124]	@ (80033d0 <parseRawUInts+0x190>)
 8003354:	f7fd f954 	bl	8000600 <__aeabi_dmul>
 8003358:	4602      	mov	r2, r0
 800335a:	460b      	mov	r3, r1
 800335c:	4610      	mov	r0, r2
 800335e:	4619      	mov	r1, r3
 8003360:	a317      	add	r3, pc, #92	@ (adr r3, 80033c0 <parseRawUInts+0x180>)
 8003362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003366:	f7fd f94b 	bl	8000600 <__aeabi_dmul>
 800336a:	4602      	mov	r2, r0
 800336c:	460b      	mov	r3, r1
 800336e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    
    return out;
 8003372:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8003376:	f107 0520 	add.w	r5, r7, #32
 800337a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800337c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800337e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003382:	e884 0003 	stmia.w	r4, {r0, r1}
 8003386:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 800338a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 800338e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003392:	ec45 4b15 	vmov	d5, r4, r5
 8003396:	ec41 0b16 	vmov	d6, r0, r1
 800339a:	ec43 2b17 	vmov	d7, r2, r3
}
 800339e:	eeb0 0a45 	vmov.f32	s0, s10
 80033a2:	eef0 0a65 	vmov.f32	s1, s11
 80033a6:	eeb0 1a46 	vmov.f32	s2, s12
 80033aa:	eef0 1a66 	vmov.f32	s3, s13
 80033ae:	eeb0 2a47 	vmov.f32	s4, s14
 80033b2:	eef0 2a67 	vmov.f32	s5, s15
 80033b6:	3760      	adds	r7, #96	@ 0x60
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bdb0      	pop	{r4, r5, r7, pc}
 80033bc:	f3af 8000 	nop.w
 80033c0:	3a92a305 	.word	0x3a92a305
 80033c4:	40239d01 	.word	0x40239d01
 80033c8:	20000374 	.word	0x20000374
 80033cc:	40e00000 	.word	0x40e00000
 80033d0:	3ff80000 	.word	0x3ff80000
 80033d4:	00000000 	.word	0x00000000

080033d8 <setRangeMem>:

static void setRangeMem(uint8_t range){
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	4603      	mov	r3, r0
 80033e0:	71fb      	strb	r3, [r7, #7]
    a_maxRangeBits = range;
 80033e2:	4a25      	ldr	r2, [pc, #148]	@ (8003478 <setRangeMem+0xa0>)
 80033e4:	79fb      	ldrb	r3, [r7, #7]
 80033e6:	7013      	strb	r3, [r2, #0]
    switch (range)
 80033e8:	79fb      	ldrb	r3, [r7, #7]
 80033ea:	2b03      	cmp	r3, #3
 80033ec:	d826      	bhi.n	800343c <setRangeMem+0x64>
 80033ee:	a201      	add	r2, pc, #4	@ (adr r2, 80033f4 <setRangeMem+0x1c>)
 80033f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033f4:	08003405 	.word	0x08003405
 80033f8:	08003413 	.word	0x08003413
 80033fc:	08003421 	.word	0x08003421
 8003400:	0800342f 	.word	0x0800342f
    {
    case ACCEL_RANGE_3G:
        a_maxRangeReal = 3 * GRAV;
 8003404:	491d      	ldr	r1, [pc, #116]	@ (800347c <setRangeMem+0xa4>)
 8003406:	a314      	add	r3, pc, #80	@ (adr r3, 8003458 <setRangeMem+0x80>)
 8003408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800340c:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 8003410:	e01c      	b.n	800344c <setRangeMem+0x74>
    case ACCEL_RANGE_6G:
        a_maxRangeReal = 6 * GRAV;
 8003412:	491a      	ldr	r1, [pc, #104]	@ (800347c <setRangeMem+0xa4>)
 8003414:	a312      	add	r3, pc, #72	@ (adr r3, 8003460 <setRangeMem+0x88>)
 8003416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800341a:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 800341e:	e015      	b.n	800344c <setRangeMem+0x74>
    case ACCEL_RANGE_12G:
        a_maxRangeReal = 12 * GRAV;
 8003420:	4916      	ldr	r1, [pc, #88]	@ (800347c <setRangeMem+0xa4>)
 8003422:	a311      	add	r3, pc, #68	@ (adr r3, 8003468 <setRangeMem+0x90>)
 8003424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003428:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 800342c:	e00e      	b.n	800344c <setRangeMem+0x74>
    case ACCEL_RANGE_24G:
        a_maxRangeReal = 24 * GRAV;
 800342e:	4913      	ldr	r1, [pc, #76]	@ (800347c <setRangeMem+0xa4>)
 8003430:	a30f      	add	r3, pc, #60	@ (adr r3, 8003470 <setRangeMem+0x98>)
 8003432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003436:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 800343a:	e007      	b.n	800344c <setRangeMem+0x74>
    default:
        a_maxRangeReal = 0;
 800343c:	490f      	ldr	r1, [pc, #60]	@ (800347c <setRangeMem+0xa4>)
 800343e:	f04f 0200 	mov.w	r2, #0
 8003442:	f04f 0300 	mov.w	r3, #0
 8003446:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 800344a:	bf00      	nop
    }
}
 800344c:	bf00      	nop
 800344e:	370c      	adds	r7, #12
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr
 8003458:	d7dbf488 	.word	0xd7dbf488
 800345c:	403d6b81 	.word	0x403d6b81
 8003460:	d7dbf488 	.word	0xd7dbf488
 8003464:	404d6b81 	.word	0x404d6b81
 8003468:	d7dbf488 	.word	0xd7dbf488
 800346c:	405d6b81 	.word	0x405d6b81
 8003470:	d7dbf488 	.word	0xd7dbf488
 8003474:	406d6b81 	.word	0x406d6b81
 8003478:	20000374 	.word	0x20000374
 800347c:	20000378 	.word	0x20000378

08003480 <GYRO_INIT>:

static Vector3 parseRawUInts(uint8_t*);

// Forward-facing logic

void GYRO_INIT(SPI_HandleTypeDef* spiHandler){
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
    unselect();
 8003488:	f000 f910 	bl	80036ac <unselect>
    gyro_hspi = spiHandler;
 800348c:	4a04      	ldr	r2, [pc, #16]	@ (80034a0 <GYRO_INIT+0x20>)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6013      	str	r3, [r2, #0]
    GYRO_RELOAD_SETTINGS();
 8003492:	f000 f857 	bl	8003544 <GYRO_RELOAD_SETTINGS>
}
 8003496:	bf00      	nop
 8003498:	3708      	adds	r7, #8
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	20000384 	.word	0x20000384

080034a4 <GYRO_GOOD_SETTINGS>:

void GYRO_GOOD_SETTINGS(){
 80034a4:	b580      	push	{r7, lr}
 80034a6:	af00      	add	r7, sp, #0
    GYRO_SET_RANGE(GYRO_RANGE_DPS_1K);
 80034a8:	2001      	movs	r0, #1
 80034aa:	f000 f8b7 	bl	800361c <GYRO_SET_RANGE>
    GYRO_SET_OUPUT_DATA_RATE(GYRO_ODR_1K__BW_116);
 80034ae:	2002      	movs	r0, #2
 80034b0:	f000 f8cc 	bl	800364c <GYRO_SET_OUPUT_DATA_RATE>
    GYRO_SET_FIFO_MODE(GYRO_FIFO_STREAM);
 80034b4:	2080      	movs	r0, #128	@ 0x80
 80034b6:	f000 f8db 	bl	8003670 <GYRO_SET_FIFO_MODE>
    GYRO_RELOAD_SETTINGS();
 80034ba:	f000 f843 	bl	8003544 <GYRO_RELOAD_SETTINGS>
}
 80034be:	bf00      	nop
 80034c0:	bd80      	pop	{r7, pc}

080034c2 <GYRO_READ_RATES>:

    unselect();
    return id;
}

Vector3 GYRO_READ_RATES(){
 80034c2:	b5b0      	push	{r4, r5, r7, lr}
 80034c4:	b08e      	sub	sp, #56	@ 0x38
 80034c6:	af00      	add	r7, sp, #0
    uint8_t rawVals[6];
    select();
 80034c8:	f000 f8e4 	bl	8003694 <select>
    readAddr(ADDR_RATE_X_LSB, rawVals, 6);
 80034cc:	f107 0318 	add.w	r3, r7, #24
 80034d0:	2206      	movs	r2, #6
 80034d2:	4619      	mov	r1, r3
 80034d4:	2002      	movs	r0, #2
 80034d6:	f000 f8f5 	bl	80036c4 <readAddr>
    unselect();
 80034da:	f000 f8e7 	bl	80036ac <unselect>

    return parseRawUInts(rawVals);
 80034de:	f107 0318 	add.w	r3, r7, #24
 80034e2:	4618      	mov	r0, r3
 80034e4:	f000 f92c 	bl	8003740 <parseRawUInts>
 80034e8:	eeb0 5a40 	vmov.f32	s10, s0
 80034ec:	eef0 5a60 	vmov.f32	s11, s1
 80034f0:	eeb0 6a41 	vmov.f32	s12, s2
 80034f4:	eef0 6a61 	vmov.f32	s13, s3
 80034f8:	eeb0 7a42 	vmov.f32	s14, s4
 80034fc:	eef0 7a62 	vmov.f32	s15, s5
 8003500:	ed87 5b08 	vstr	d5, [r7, #32]
 8003504:	ed87 6b0a 	vstr	d6, [r7, #40]	@ 0x28
 8003508:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
 800350c:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003510:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003514:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003518:	ec45 4b15 	vmov	d5, r4, r5
 800351c:	ec41 0b16 	vmov	d6, r0, r1
 8003520:	ec43 2b17 	vmov	d7, r2, r3
}
 8003524:	eeb0 0a45 	vmov.f32	s0, s10
 8003528:	eef0 0a65 	vmov.f32	s1, s11
 800352c:	eeb0 1a46 	vmov.f32	s2, s12
 8003530:	eef0 1a66 	vmov.f32	s3, s13
 8003534:	eeb0 2a47 	vmov.f32	s4, s14
 8003538:	eef0 2a67 	vmov.f32	s5, s15
 800353c:	3738      	adds	r7, #56	@ 0x38
 800353e:	46bd      	mov	sp, r7
 8003540:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003544 <GYRO_RELOAD_SETTINGS>:

void GYRO_RELOAD_SETTINGS(){
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
    uint8_t rawVals[2];
    select();
 800354a:	f000 f8a3 	bl	8003694 <select>
    readAddr(ADDR_RANGE, rawVals, 2);
 800354e:	1d3b      	adds	r3, r7, #4
 8003550:	2202      	movs	r2, #2
 8003552:	4619      	mov	r1, r3
 8003554:	200f      	movs	r0, #15
 8003556:	f000 f8b5 	bl	80036c4 <readAddr>
    unselect();
 800355a:	f000 f8a7 	bl	80036ac <unselect>

    range = rawVals[0];
 800355e:	793a      	ldrb	r2, [r7, #4]
 8003560:	4b05      	ldr	r3, [pc, #20]	@ (8003578 <GYRO_RELOAD_SETTINGS+0x34>)
 8003562:	701a      	strb	r2, [r3, #0]
    odr = rawVals[1] & 0b01111111; // Ignore bit 7
 8003564:	797b      	ldrb	r3, [r7, #5]
 8003566:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800356a:	b2da      	uxtb	r2, r3
 800356c:	4b03      	ldr	r3, [pc, #12]	@ (800357c <GYRO_RELOAD_SETTINGS+0x38>)
 800356e:	701a      	strb	r2, [r3, #0]
}   
 8003570:	bf00      	nop
 8003572:	3708      	adds	r7, #8
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	20000388 	.word	0x20000388
 800357c:	20000389 	.word	0x20000389

08003580 <GYRO_SELF_TEST>:

uint8_t GYRO_SELF_TEST(){
 8003580:	b580      	push	{r7, lr}
 8003582:	b082      	sub	sp, #8
 8003584:	af00      	add	r7, sp, #0
    uint8_t result = 0;
 8003586:	2300      	movs	r3, #0
 8003588:	71bb      	strb	r3, [r7, #6]
    uint8_t count = 0;
 800358a:	2300      	movs	r3, #0
 800358c:	71fb      	strb	r3, [r7, #7]
    select();
 800358e:	f000 f881 	bl	8003694 <select>
    writeAddr(ADDR_GYRO_SELF_TEST, 0x01);// Set bit 0
 8003592:	2101      	movs	r1, #1
 8003594:	203c      	movs	r0, #60	@ 0x3c
 8003596:	f000 f8b7 	bl	8003708 <writeAddr>
    unselect();
 800359a:	f000 f887 	bl	80036ac <unselect>
    while(!(result & 0b00000010) && count < 10){ // Bit 1 must be 1 to exit
 800359e:	e00f      	b.n	80035c0 <GYRO_SELF_TEST+0x40>
        HAL_Delay(100);
 80035a0:	2064      	movs	r0, #100	@ 0x64
 80035a2:	f000 fb87 	bl	8003cb4 <HAL_Delay>
        select();
 80035a6:	f000 f875 	bl	8003694 <select>
        readAddr(ADDR_GYRO_SELF_TEST, &result, 1);
 80035aa:	1dbb      	adds	r3, r7, #6
 80035ac:	2201      	movs	r2, #1
 80035ae:	4619      	mov	r1, r3
 80035b0:	203c      	movs	r0, #60	@ 0x3c
 80035b2:	f000 f887 	bl	80036c4 <readAddr>
        unselect();
 80035b6:	f000 f879 	bl	80036ac <unselect>
        count++;
 80035ba:	79fb      	ldrb	r3, [r7, #7]
 80035bc:	3301      	adds	r3, #1
 80035be:	71fb      	strb	r3, [r7, #7]
    while(!(result & 0b00000010) && count < 10){ // Bit 1 must be 1 to exit
 80035c0:	79bb      	ldrb	r3, [r7, #6]
 80035c2:	f003 0302 	and.w	r3, r3, #2
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d102      	bne.n	80035d0 <GYRO_SELF_TEST+0x50>
 80035ca:	79fb      	ldrb	r3, [r7, #7]
 80035cc:	2b09      	cmp	r3, #9
 80035ce:	d9e7      	bls.n	80035a0 <GYRO_SELF_TEST+0x20>
    }
    // if test completed
    if(result & 0b00000010){
 80035d0:	79bb      	ldrb	r3, [r7, #6]
 80035d2:	f003 0302 	and.w	r3, r3, #2
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d008      	beq.n	80035ec <GYRO_SELF_TEST+0x6c>
        return !(result & 0b00000100); // Essentail return NOT failed.
 80035da:	79bb      	ldrb	r3, [r7, #6]
 80035dc:	f003 0304 	and.w	r3, r3, #4
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	bf0c      	ite	eq
 80035e4:	2301      	moveq	r3, #1
 80035e6:	2300      	movne	r3, #0
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	e000      	b.n	80035ee <GYRO_SELF_TEST+0x6e>
        // (bit 2 is 1 if test failed)
    } else { // count reached 10 & test did not complete. Assume fail
        return 0;
 80035ec:	2300      	movs	r3, #0
    }
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3708      	adds	r7, #8
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <GYRO_SET_POWERMODE>:
    return out;
}

// Write functions

void GYRO_SET_POWERMODE(uint8_t gyroPowermode){
 80035f6:	b580      	push	{r7, lr}
 80035f8:	b082      	sub	sp, #8
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	4603      	mov	r3, r0
 80035fe:	71fb      	strb	r3, [r7, #7]
    select();
 8003600:	f000 f848 	bl	8003694 <select>
    writeAddr(ADDR_LPM1, gyroPowermode);
 8003604:	79fb      	ldrb	r3, [r7, #7]
 8003606:	4619      	mov	r1, r3
 8003608:	2011      	movs	r0, #17
 800360a:	f000 f87d 	bl	8003708 <writeAddr>
    unselect();
 800360e:	f000 f84d 	bl	80036ac <unselect>
}
 8003612:	bf00      	nop
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
	...

0800361c <GYRO_SET_RANGE>:
void GYRO_SET_RANGE(uint8_t gyroRange){
 800361c:	b580      	push	{r7, lr}
 800361e:	b082      	sub	sp, #8
 8003620:	af00      	add	r7, sp, #0
 8003622:	4603      	mov	r3, r0
 8003624:	71fb      	strb	r3, [r7, #7]
    select();
 8003626:	f000 f835 	bl	8003694 <select>
    range = gyroRange;
 800362a:	4a07      	ldr	r2, [pc, #28]	@ (8003648 <GYRO_SET_RANGE+0x2c>)
 800362c:	79fb      	ldrb	r3, [r7, #7]
 800362e:	7013      	strb	r3, [r2, #0]
    writeAddr(ADDR_RANGE, gyroRange);
 8003630:	79fb      	ldrb	r3, [r7, #7]
 8003632:	4619      	mov	r1, r3
 8003634:	200f      	movs	r0, #15
 8003636:	f000 f867 	bl	8003708 <writeAddr>
    unselect();
 800363a:	f000 f837 	bl	80036ac <unselect>
}
 800363e:	bf00      	nop
 8003640:	3708      	adds	r7, #8
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	20000388 	.word	0x20000388

0800364c <GYRO_SET_OUPUT_DATA_RATE>:
void GYRO_SET_OUPUT_DATA_RATE(uint8_t gyroODR){
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	4603      	mov	r3, r0
 8003654:	71fb      	strb	r3, [r7, #7]
    select();
 8003656:	f000 f81d 	bl	8003694 <select>
    writeAddr(ADDR_BANDWIDTH, gyroODR);
 800365a:	79fb      	ldrb	r3, [r7, #7]
 800365c:	4619      	mov	r1, r3
 800365e:	2010      	movs	r0, #16
 8003660:	f000 f852 	bl	8003708 <writeAddr>
    unselect();
 8003664:	f000 f822 	bl	80036ac <unselect>
}
 8003668:	bf00      	nop
 800366a:	3708      	adds	r7, #8
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}

08003670 <GYRO_SET_FIFO_MODE>:
void GYRO_SET_FIFO_MODE(uint8_t gyroFIFOMode){
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
 8003676:	4603      	mov	r3, r0
 8003678:	71fb      	strb	r3, [r7, #7]
    select();
 800367a:	f000 f80b 	bl	8003694 <select>
    writeAddr(ADDR_FIFO_CONFIG_1, gyroFIFOMode);
 800367e:	79fb      	ldrb	r3, [r7, #7]
 8003680:	4619      	mov	r1, r3
 8003682:	203e      	movs	r0, #62	@ 0x3e
 8003684:	f000 f840 	bl	8003708 <writeAddr>
    unselect();
 8003688:	f000 f810 	bl	80036ac <unselect>
}
 800368c:	bf00      	nop
 800368e:	3708      	adds	r7, #8
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}

08003694 <select>:

// Infrastructure definitions
static void select(){
 8003694:	b580      	push	{r7, lr}
 8003696:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, LOW);
 8003698:	2200      	movs	r2, #0
 800369a:	2180      	movs	r1, #128	@ 0x80
 800369c:	4802      	ldr	r0, [pc, #8]	@ (80036a8 <select+0x14>)
 800369e:	f000 fe75 	bl	800438c <HAL_GPIO_WritePin>
}
 80036a2:	bf00      	nop
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	42020800 	.word	0x42020800

080036ac <unselect>:

static void unselect(){
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, HIGH);
 80036b0:	2201      	movs	r2, #1
 80036b2:	2180      	movs	r1, #128	@ 0x80
 80036b4:	4802      	ldr	r0, [pc, #8]	@ (80036c0 <unselect+0x14>)
 80036b6:	f000 fe69 	bl	800438c <HAL_GPIO_WritePin>
}
 80036ba:	bf00      	nop
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	42020800 	.word	0x42020800

080036c4 <readAddr>:

static void readAddr(uint8_t addr, uint8_t* outBuff, int outBytes){
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b086      	sub	sp, #24
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	4603      	mov	r3, r0
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	607a      	str	r2, [r7, #4]
 80036d0:	73fb      	strb	r3, [r7, #15]
    uint8_t address = READ | addr;
 80036d2:	7bfb      	ldrb	r3, [r7, #15]
 80036d4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	75fb      	strb	r3, [r7, #23]

    HAL_SPI_Transmit(gyro_hspi, &address, 1, 100);
 80036dc:	4b09      	ldr	r3, [pc, #36]	@ (8003704 <readAddr+0x40>)
 80036de:	6818      	ldr	r0, [r3, #0]
 80036e0:	f107 0117 	add.w	r1, r7, #23
 80036e4:	2364      	movs	r3, #100	@ 0x64
 80036e6:	2201      	movs	r2, #1
 80036e8:	f004 fe74 	bl	80083d4 <HAL_SPI_Transmit>
    HAL_SPI_Receive(gyro_hspi, outBuff, outBytes, 100);
 80036ec:	4b05      	ldr	r3, [pc, #20]	@ (8003704 <readAddr+0x40>)
 80036ee:	6818      	ldr	r0, [r3, #0]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	b29a      	uxth	r2, r3
 80036f4:	2364      	movs	r3, #100	@ 0x64
 80036f6:	68b9      	ldr	r1, [r7, #8]
 80036f8:	f005 f880 	bl	80087fc <HAL_SPI_Receive>
}
 80036fc:	bf00      	nop
 80036fe:	3718      	adds	r7, #24
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}
 8003704:	20000384 	.word	0x20000384

08003708 <writeAddr>:

static void writeAddr(uint8_t addr, uint8_t data){
 8003708:	b580      	push	{r7, lr}
 800370a:	b084      	sub	sp, #16
 800370c:	af00      	add	r7, sp, #0
 800370e:	4603      	mov	r3, r0
 8003710:	460a      	mov	r2, r1
 8003712:	71fb      	strb	r3, [r7, #7]
 8003714:	4613      	mov	r3, r2
 8003716:	71bb      	strb	r3, [r7, #6]
    uint8_t message[] = {WRITE|addr, data};
 8003718:	79fb      	ldrb	r3, [r7, #7]
 800371a:	733b      	strb	r3, [r7, #12]
 800371c:	79bb      	ldrb	r3, [r7, #6]
 800371e:	737b      	strb	r3, [r7, #13]
    HAL_SPI_Transmit(gyro_hspi, message, 2, 100);
 8003720:	4b05      	ldr	r3, [pc, #20]	@ (8003738 <writeAddr+0x30>)
 8003722:	6818      	ldr	r0, [r3, #0]
 8003724:	f107 010c 	add.w	r1, r7, #12
 8003728:	2364      	movs	r3, #100	@ 0x64
 800372a:	2202      	movs	r2, #2
 800372c:	f004 fe52 	bl	80083d4 <HAL_SPI_Transmit>
}
 8003730:	bf00      	nop
 8003732:	3710      	adds	r7, #16
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	20000384 	.word	0x20000384
 800373c:	00000000 	.word	0x00000000

08003740 <parseRawUInts>:

// Converts raw values to radians per second
static Vector3 parseRawUInts(uint8_t* rawVals){
 8003740:	b5b0      	push	{r4, r5, r7, lr}
 8003742:	b094      	sub	sp, #80	@ 0x50
 8003744:	af00      	add	r7, sp, #0
 8003746:	61f8      	str	r0, [r7, #28]
    Vector3 out;
    // Int casts nescessary for two's complement
    out.x = (int16_t)(rawVals[1]*256 + rawVals[0]);
 8003748:	69fb      	ldr	r3, [r7, #28]
 800374a:	3301      	adds	r3, #1
 800374c:	781b      	ldrb	r3, [r3, #0]
 800374e:	021b      	lsls	r3, r3, #8
 8003750:	b29b      	uxth	r3, r3
 8003752:	69fa      	ldr	r2, [r7, #28]
 8003754:	7812      	ldrb	r2, [r2, #0]
 8003756:	4413      	add	r3, r2
 8003758:	b29b      	uxth	r3, r3
 800375a:	b21b      	sxth	r3, r3
 800375c:	4618      	mov	r0, r3
 800375e:	f7fc fee5 	bl	800052c <__aeabi_i2d>
 8003762:	4602      	mov	r2, r0
 8003764:	460b      	mov	r3, r1
 8003766:	e9c7 2308 	strd	r2, r3, [r7, #32]
    out.y = (int16_t)(rawVals[3]*256 + rawVals[2]);
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	3303      	adds	r3, #3
 800376e:	781b      	ldrb	r3, [r3, #0]
 8003770:	021b      	lsls	r3, r3, #8
 8003772:	b29b      	uxth	r3, r3
 8003774:	69fa      	ldr	r2, [r7, #28]
 8003776:	3202      	adds	r2, #2
 8003778:	7812      	ldrb	r2, [r2, #0]
 800377a:	4413      	add	r3, r2
 800377c:	b29b      	uxth	r3, r3
 800377e:	b21b      	sxth	r3, r3
 8003780:	4618      	mov	r0, r3
 8003782:	f7fc fed3 	bl	800052c <__aeabi_i2d>
 8003786:	4602      	mov	r2, r0
 8003788:	460b      	mov	r3, r1
 800378a:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    out.z = (int16_t)(rawVals[5]*256 + rawVals[4]);
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	3305      	adds	r3, #5
 8003792:	781b      	ldrb	r3, [r3, #0]
 8003794:	021b      	lsls	r3, r3, #8
 8003796:	b29b      	uxth	r3, r3
 8003798:	69fa      	ldr	r2, [r7, #28]
 800379a:	3204      	adds	r2, #4
 800379c:	7812      	ldrb	r2, [r2, #0]
 800379e:	4413      	add	r3, r2
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	b21b      	sxth	r3, r3
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7fc fec1 	bl	800052c <__aeabi_i2d>
 80037aa:	4602      	mov	r2, r0
 80037ac:	460b      	mov	r3, r1
 80037ae:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    // Possible optimization: bitshift binary representation of 125 (could replace switch. Would need to remove defines)

    // Convert units to rad/s
    switch (range)
 80037b2:	4b8d      	ldr	r3, [pc, #564]	@ (80039e8 <parseRawUInts+0x2a8>)
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	2b04      	cmp	r3, #4
 80037b8:	f200 80b8 	bhi.w	800392c <parseRawUInts+0x1ec>
 80037bc:	a201      	add	r2, pc, #4	@ (adr r2, 80037c4 <parseRawUInts+0x84>)
 80037be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037c2:	bf00      	nop
 80037c4:	080037d9 	.word	0x080037d9
 80037c8:	0800381d 	.word	0x0800381d
 80037cc:	08003861 	.word	0x08003861
 80037d0:	080038a5 	.word	0x080038a5
 80037d4:	080038e9 	.word	0x080038e9
    {
    case GYRO_RANGE_DPS_2K:
        V_MUL(out, MAX_2K_TO_RADS);
 80037d8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80037dc:	a378      	add	r3, pc, #480	@ (adr r3, 80039c0 <parseRawUInts+0x280>)
 80037de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037e2:	f7fc ff0d 	bl	8000600 <__aeabi_dmul>
 80037e6:	4602      	mov	r2, r0
 80037e8:	460b      	mov	r3, r1
 80037ea:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80037ee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80037f2:	a373      	add	r3, pc, #460	@ (adr r3, 80039c0 <parseRawUInts+0x280>)
 80037f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f8:	f7fc ff02 	bl	8000600 <__aeabi_dmul>
 80037fc:	4602      	mov	r2, r0
 80037fe:	460b      	mov	r3, r1
 8003800:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8003804:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8003808:	a36d      	add	r3, pc, #436	@ (adr r3, 80039c0 <parseRawUInts+0x280>)
 800380a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380e:	f7fc fef7 	bl	8000600 <__aeabi_dmul>
 8003812:	4602      	mov	r2, r0
 8003814:	460b      	mov	r3, r1
 8003816:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        break;
 800381a:	e0ac      	b.n	8003976 <parseRawUInts+0x236>
    
    case GYRO_RANGE_DPS_1K:
        V_MUL(out, MAX_1K_TO_RADS);
 800381c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003820:	a369      	add	r3, pc, #420	@ (adr r3, 80039c8 <parseRawUInts+0x288>)
 8003822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003826:	f7fc feeb 	bl	8000600 <__aeabi_dmul>
 800382a:	4602      	mov	r2, r0
 800382c:	460b      	mov	r3, r1
 800382e:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8003832:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003836:	a364      	add	r3, pc, #400	@ (adr r3, 80039c8 <parseRawUInts+0x288>)
 8003838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800383c:	f7fc fee0 	bl	8000600 <__aeabi_dmul>
 8003840:	4602      	mov	r2, r0
 8003842:	460b      	mov	r3, r1
 8003844:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8003848:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800384c:	a35e      	add	r3, pc, #376	@ (adr r3, 80039c8 <parseRawUInts+0x288>)
 800384e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003852:	f7fc fed5 	bl	8000600 <__aeabi_dmul>
 8003856:	4602      	mov	r2, r0
 8003858:	460b      	mov	r3, r1
 800385a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        break;
 800385e:	e08a      	b.n	8003976 <parseRawUInts+0x236>
    
    case GYRO_RANGE_DPS_500:
        V_MUL(out, MAX_500_TO_RADS);
 8003860:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003864:	a35a      	add	r3, pc, #360	@ (adr r3, 80039d0 <parseRawUInts+0x290>)
 8003866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800386a:	f7fc fec9 	bl	8000600 <__aeabi_dmul>
 800386e:	4602      	mov	r2, r0
 8003870:	460b      	mov	r3, r1
 8003872:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8003876:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800387a:	a355      	add	r3, pc, #340	@ (adr r3, 80039d0 <parseRawUInts+0x290>)
 800387c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003880:	f7fc febe 	bl	8000600 <__aeabi_dmul>
 8003884:	4602      	mov	r2, r0
 8003886:	460b      	mov	r3, r1
 8003888:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 800388c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8003890:	a34f      	add	r3, pc, #316	@ (adr r3, 80039d0 <parseRawUInts+0x290>)
 8003892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003896:	f7fc feb3 	bl	8000600 <__aeabi_dmul>
 800389a:	4602      	mov	r2, r0
 800389c:	460b      	mov	r3, r1
 800389e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        break;
 80038a2:	e068      	b.n	8003976 <parseRawUInts+0x236>
    
    case GYRO_RANGE_DPS_250:
        V_MUL(out, MAX_250_TO_RADS);
 80038a4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80038a8:	a34b      	add	r3, pc, #300	@ (adr r3, 80039d8 <parseRawUInts+0x298>)
 80038aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ae:	f7fc fea7 	bl	8000600 <__aeabi_dmul>
 80038b2:	4602      	mov	r2, r0
 80038b4:	460b      	mov	r3, r1
 80038b6:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80038ba:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80038be:	a346      	add	r3, pc, #280	@ (adr r3, 80039d8 <parseRawUInts+0x298>)
 80038c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c4:	f7fc fe9c 	bl	8000600 <__aeabi_dmul>
 80038c8:	4602      	mov	r2, r0
 80038ca:	460b      	mov	r3, r1
 80038cc:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 80038d0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80038d4:	a340      	add	r3, pc, #256	@ (adr r3, 80039d8 <parseRawUInts+0x298>)
 80038d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038da:	f7fc fe91 	bl	8000600 <__aeabi_dmul>
 80038de:	4602      	mov	r2, r0
 80038e0:	460b      	mov	r3, r1
 80038e2:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        break;
 80038e6:	e046      	b.n	8003976 <parseRawUInts+0x236>
    
    case GYRO_RANGE_DPS_125:
        V_MUL(out, MAX_125_TO_RADS);
 80038e8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80038ec:	a33c      	add	r3, pc, #240	@ (adr r3, 80039e0 <parseRawUInts+0x2a0>)
 80038ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f2:	f7fc fe85 	bl	8000600 <__aeabi_dmul>
 80038f6:	4602      	mov	r2, r0
 80038f8:	460b      	mov	r3, r1
 80038fa:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80038fe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003902:	a337      	add	r3, pc, #220	@ (adr r3, 80039e0 <parseRawUInts+0x2a0>)
 8003904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003908:	f7fc fe7a 	bl	8000600 <__aeabi_dmul>
 800390c:	4602      	mov	r2, r0
 800390e:	460b      	mov	r3, r1
 8003910:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8003914:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8003918:	a331      	add	r3, pc, #196	@ (adr r3, 80039e0 <parseRawUInts+0x2a0>)
 800391a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800391e:	f7fc fe6f 	bl	8000600 <__aeabi_dmul>
 8003922:	4602      	mov	r2, r0
 8003924:	460b      	mov	r3, r1
 8003926:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        break;
 800392a:	e024      	b.n	8003976 <parseRawUInts+0x236>
    
    default:
        out.x *= 0;
 800392c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003930:	f04f 0200 	mov.w	r2, #0
 8003934:	f04f 0300 	mov.w	r3, #0
 8003938:	f7fc fe62 	bl	8000600 <__aeabi_dmul>
 800393c:	4602      	mov	r2, r0
 800393e:	460b      	mov	r3, r1
 8003940:	e9c7 2308 	strd	r2, r3, [r7, #32]
        out.y *= 0;
 8003944:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003948:	f04f 0200 	mov.w	r2, #0
 800394c:	f04f 0300 	mov.w	r3, #0
 8003950:	f7fc fe56 	bl	8000600 <__aeabi_dmul>
 8003954:	4602      	mov	r2, r0
 8003956:	460b      	mov	r3, r1
 8003958:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
        out.z *= 0;
 800395c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8003960:	f04f 0200 	mov.w	r2, #0
 8003964:	f04f 0300 	mov.w	r3, #0
 8003968:	f7fc fe4a 	bl	8000600 <__aeabi_dmul>
 800396c:	4602      	mov	r2, r0
 800396e:	460b      	mov	r3, r1
 8003970:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        break;
 8003974:	bf00      	nop
    }
    
    return out;
 8003976:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 800397a:	f107 0520 	add.w	r5, r7, #32
 800397e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003980:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003982:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003986:	e884 0003 	stmia.w	r4, {r0, r1}
 800398a:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 800398e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8003992:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003996:	ec45 4b15 	vmov	d5, r4, r5
 800399a:	ec41 0b16 	vmov	d6, r0, r1
 800399e:	ec43 2b17 	vmov	d7, r2, r3
}
 80039a2:	eeb0 0a45 	vmov.f32	s0, s10
 80039a6:	eef0 0a65 	vmov.f32	s1, s11
 80039aa:	eeb0 1a46 	vmov.f32	s2, s12
 80039ae:	eef0 1a66 	vmov.f32	s3, s13
 80039b2:	eeb0 2a47 	vmov.f32	s4, s14
 80039b6:	eef0 2a67 	vmov.f32	s5, s15
 80039ba:	3750      	adds	r7, #80	@ 0x50
 80039bc:	46bd      	mov	sp, r7
 80039be:	bdb0      	pop	{r4, r5, r7, pc}
 80039c0:	e2e0734a 	.word	0xe2e0734a
 80039c4:	3f51742d 	.word	0x3f51742d
 80039c8:	e2e0734a 	.word	0xe2e0734a
 80039cc:	3f41742d 	.word	0x3f41742d
 80039d0:	5b98901d 	.word	0x5b98901d
 80039d4:	3f65d139 	.word	0x3f65d139
 80039d8:	e2e0734a 	.word	0xe2e0734a
 80039dc:	3f21742d 	.word	0x3f21742d
 80039e0:	e2e0734a 	.word	0xe2e0734a
 80039e4:	3f11742d 	.word	0x3f11742d
 80039e8:	20000388 	.word	0x20000388

080039ec <IMU_INIT>:

#include "Accel.h"
#include "Gyro.h"


void IMU_INIT(SPI_HandleTypeDef* spiHandle){
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b082      	sub	sp, #8
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
    ACCEL_INIT(spiHandle);
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f7ff f9db 	bl	8002db0 <ACCEL_INIT>
    GYRO_INIT(spiHandle);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f7ff fd40 	bl	8003480 <GYRO_INIT>
}
 8003a00:	bf00      	nop
 8003a02:	3708      	adds	r7, #8
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <IMU_SETUP_FOR_LOGGING>:

void IMU_SETUP_FOR_LOGGING(){
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	af00      	add	r7, sp, #0
    ACCEL_GOOD_SETTINGS();
 8003a0c:	f7ff f9e4 	bl	8002dd8 <ACCEL_GOOD_SETTINGS>
    GYRO_GOOD_SETTINGS();
 8003a10:	f7ff fd48 	bl	80034a4 <GYRO_GOOD_SETTINGS>
}
 8003a14:	bf00      	nop
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <IMU_ENABLE_ALL>:

void IMU_ENABLE_ALL(){
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	af00      	add	r7, sp, #0
    ACCEL_WRITE_PWR_ACTIVATE();
 8003a1c:	f7ff fb64 	bl	80030e8 <ACCEL_WRITE_PWR_ACTIVATE>
    ACCEL_WRITE_ACCEL_ENABLE();
 8003a20:	f7ff fb6e 	bl	8003100 <ACCEL_WRITE_ACCEL_ENABLE>
    GYRO_SET_POWERMODE(GYRO_PWR_NORMAL);
 8003a24:	2000      	movs	r0, #0
 8003a26:	f7ff fde6 	bl	80035f6 <GYRO_SET_POWERMODE>
    HAL_Delay(100);
 8003a2a:	2064      	movs	r0, #100	@ 0x64
 8003a2c:	f000 f942 	bl	8003cb4 <HAL_Delay>
}
 8003a30:	bf00      	nop
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <IMU_READY>:

int IMU_READY(){
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
    int ready = 0;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	607b      	str	r3, [r7, #4]
    if(!ACCEL_SELF_TEST()){
 8003a3e:	f7ff f9df 	bl	8002e00 <ACCEL_SELF_TEST>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d102      	bne.n	8003a4e <IMU_READY+0x1a>
        ready = -1;
 8003a48:	f04f 33ff 	mov.w	r3, #4294967295
 8003a4c:	607b      	str	r3, [r7, #4]
    }
    if(!GYRO_SELF_TEST()){
 8003a4e:	f7ff fd97 	bl	8003580 <GYRO_SELF_TEST>
 8003a52:	4603      	mov	r3, r0
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d102      	bne.n	8003a5e <IMU_READY+0x2a>
        ready -= 2;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	3b02      	subs	r3, #2
 8003a5c:	607b      	str	r3, [r7, #4]
    }
    return ready == 0 ? 1 : ready;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d001      	beq.n	8003a68 <IMU_READY+0x34>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	e000      	b.n	8003a6a <IMU_READY+0x36>
 8003a68:	2301      	movs	r3, #1
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3708      	adds	r7, #8
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}

08003a72 <vSub>:
#include "Vectors.h"

Vector3 vSub(Vector3 a, Vector3 b){
 8003a72:	b5b0      	push	{r4, r5, r7, lr}
 8003a74:	b09e      	sub	sp, #120	@ 0x78
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	eeb0 6a44 	vmov.f32	s12, s8
 8003a7c:	eef0 6a64 	vmov.f32	s13, s9
 8003a80:	eeb0 7a45 	vmov.f32	s14, s10
 8003a84:	eef0 7a65 	vmov.f32	s15, s11
 8003a88:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8003a8c:	ed87 1b0e 	vstr	d1, [r7, #56]	@ 0x38
 8003a90:	ed87 2b10 	vstr	d2, [r7, #64]	@ 0x40
 8003a94:	ed87 3b06 	vstr	d3, [r7, #24]
 8003a98:	ed87 6b08 	vstr	d6, [r7, #32]
 8003a9c:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
    Vector3 out;
    out.x = a.x - b.x;
 8003aa0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8003aa4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003aa8:	f7fc fbf2 	bl	8000290 <__aeabi_dsub>
 8003aac:	4602      	mov	r2, r0
 8003aae:	460b      	mov	r3, r1
 8003ab0:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    out.y = a.y - b.y;
 8003ab4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8003ab8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003abc:	f7fc fbe8 	bl	8000290 <__aeabi_dsub>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    out.z = a.z - b.z;
 8003ac8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8003acc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ad0:	f7fc fbde 	bl	8000290 <__aeabi_dsub>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	460b      	mov	r3, r1
 8003ad8:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
    return out;
 8003adc:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 8003ae0:	f107 0548 	add.w	r5, r7, #72	@ 0x48
 8003ae4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ae6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ae8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003aec:	e884 0003 	stmia.w	r4, {r0, r1}
 8003af0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003af4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003af8:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003afc:	ec45 4b15 	vmov	d5, r4, r5
 8003b00:	ec41 0b16 	vmov	d6, r0, r1
 8003b04:	ec43 2b17 	vmov	d7, r2, r3
 8003b08:	eeb0 0a45 	vmov.f32	s0, s10
 8003b0c:	eef0 0a65 	vmov.f32	s1, s11
 8003b10:	eeb0 1a46 	vmov.f32	s2, s12
 8003b14:	eef0 1a66 	vmov.f32	s3, s13
 8003b18:	eeb0 2a47 	vmov.f32	s4, s14
 8003b1c:	eef0 2a67 	vmov.f32	s5, s15
 8003b20:	3778      	adds	r7, #120	@ 0x78
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003b28 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b2c:	4b12      	ldr	r3, [pc, #72]	@ (8003b78 <HAL_Init+0x50>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a11      	ldr	r2, [pc, #68]	@ (8003b78 <HAL_Init+0x50>)
 8003b32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b38:	2003      	movs	r0, #3
 8003b3a:	f000 f96e 	bl	8003e1a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003b3e:	f001 fd97 	bl	8005670 <HAL_RCC_GetSysClockFreq>
 8003b42:	4602      	mov	r2, r0
 8003b44:	4b0d      	ldr	r3, [pc, #52]	@ (8003b7c <HAL_Init+0x54>)
 8003b46:	6a1b      	ldr	r3, [r3, #32]
 8003b48:	f003 030f 	and.w	r3, r3, #15
 8003b4c:	490c      	ldr	r1, [pc, #48]	@ (8003b80 <HAL_Init+0x58>)
 8003b4e:	5ccb      	ldrb	r3, [r1, r3]
 8003b50:	fa22 f303 	lsr.w	r3, r2, r3
 8003b54:	4a0b      	ldr	r2, [pc, #44]	@ (8003b84 <HAL_Init+0x5c>)
 8003b56:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003b58:	2004      	movs	r0, #4
 8003b5a:	f000 f9a5 	bl	8003ea8 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003b5e:	200f      	movs	r0, #15
 8003b60:	f000 f812 	bl	8003b88 <HAL_InitTick>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d001      	beq.n	8003b6e <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e002      	b.n	8003b74 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003b6e:	f7fe fe7f 	bl	8002870 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	40022000 	.word	0x40022000
 8003b7c:	46020c00 	.word	0x46020c00
 8003b80:	08010640 	.word	0x08010640
 8003b84:	20000008 	.word	0x20000008

08003b88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8003b90:	2300      	movs	r3, #0
 8003b92:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8003b94:	4b33      	ldr	r3, [pc, #204]	@ (8003c64 <HAL_InitTick+0xdc>)
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d101      	bne.n	8003ba0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e05c      	b.n	8003c5a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8003ba0:	4b31      	ldr	r3, [pc, #196]	@ (8003c68 <HAL_InitTick+0xe0>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0304 	and.w	r3, r3, #4
 8003ba8:	2b04      	cmp	r3, #4
 8003baa:	d10c      	bne.n	8003bc6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8003bac:	4b2f      	ldr	r3, [pc, #188]	@ (8003c6c <HAL_InitTick+0xe4>)
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	4b2c      	ldr	r3, [pc, #176]	@ (8003c64 <HAL_InitTick+0xdc>)
 8003bb2:	781b      	ldrb	r3, [r3, #0]
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003bba:	fbb3 f3f1 	udiv	r3, r3, r1
 8003bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bc2:	60fb      	str	r3, [r7, #12]
 8003bc4:	e037      	b.n	8003c36 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8003bc6:	f000 f9c7 	bl	8003f58 <HAL_SYSTICK_GetCLKSourceConfig>
 8003bca:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	d023      	beq.n	8003c1a <HAL_InitTick+0x92>
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d82d      	bhi.n	8003c34 <HAL_InitTick+0xac>
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d003      	beq.n	8003be6 <HAL_InitTick+0x5e>
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d00d      	beq.n	8003c00 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8003be4:	e026      	b.n	8003c34 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8003be6:	4b21      	ldr	r3, [pc, #132]	@ (8003c6c <HAL_InitTick+0xe4>)
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	4b1e      	ldr	r3, [pc, #120]	@ (8003c64 <HAL_InitTick+0xdc>)
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	4619      	mov	r1, r3
 8003bf0:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8003bf4:	fbb3 f3f1 	udiv	r3, r3, r1
 8003bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bfc:	60fb      	str	r3, [r7, #12]
        break;
 8003bfe:	e01a      	b.n	8003c36 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8003c00:	4b18      	ldr	r3, [pc, #96]	@ (8003c64 <HAL_InitTick+0xdc>)
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	461a      	mov	r2, r3
 8003c06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c0e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8003c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c16:	60fb      	str	r3, [r7, #12]
        break;
 8003c18:	e00d      	b.n	8003c36 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8003c1a:	4b12      	ldr	r3, [pc, #72]	@ (8003c64 <HAL_InitTick+0xdc>)
 8003c1c:	781b      	ldrb	r3, [r3, #0]
 8003c1e:	461a      	mov	r2, r3
 8003c20:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c24:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c28:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c30:	60fb      	str	r3, [r7, #12]
        break;
 8003c32:	e000      	b.n	8003c36 <HAL_InitTick+0xae>
        break;
 8003c34:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8003c36:	68f8      	ldr	r0, [r7, #12]
 8003c38:	f000 f914 	bl	8003e64 <HAL_SYSTICK_Config>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d001      	beq.n	8003c46 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e009      	b.n	8003c5a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c46:	2200      	movs	r2, #0
 8003c48:	6879      	ldr	r1, [r7, #4]
 8003c4a:	f04f 30ff 	mov.w	r0, #4294967295
 8003c4e:	f000 f8ef 	bl	8003e30 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8003c52:	4a07      	ldr	r2, [pc, #28]	@ (8003c70 <HAL_InitTick+0xe8>)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3710      	adds	r7, #16
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	20000010 	.word	0x20000010
 8003c68:	e000e010 	.word	0xe000e010
 8003c6c:	20000008 	.word	0x20000008
 8003c70:	2000000c 	.word	0x2000000c

08003c74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c74:	b480      	push	{r7}
 8003c76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003c78:	4b06      	ldr	r3, [pc, #24]	@ (8003c94 <HAL_IncTick+0x20>)
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	461a      	mov	r2, r3
 8003c7e:	4b06      	ldr	r3, [pc, #24]	@ (8003c98 <HAL_IncTick+0x24>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4413      	add	r3, r2
 8003c84:	4a04      	ldr	r2, [pc, #16]	@ (8003c98 <HAL_IncTick+0x24>)
 8003c86:	6013      	str	r3, [r2, #0]
}
 8003c88:	bf00      	nop
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop
 8003c94:	20000010 	.word	0x20000010
 8003c98:	2000038c 	.word	0x2000038c

08003c9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	af00      	add	r7, sp, #0
  return uwTick;
 8003ca0:	4b03      	ldr	r3, [pc, #12]	@ (8003cb0 <HAL_GetTick+0x14>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	2000038c 	.word	0x2000038c

08003cb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003cbc:	f7ff ffee 	bl	8003c9c <HAL_GetTick>
 8003cc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ccc:	d005      	beq.n	8003cda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003cce:	4b0a      	ldr	r3, [pc, #40]	@ (8003cf8 <HAL_Delay+0x44>)
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003cda:	bf00      	nop
 8003cdc:	f7ff ffde 	bl	8003c9c <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	d8f7      	bhi.n	8003cdc <HAL_Delay+0x28>
  {
  }
}
 8003cec:	bf00      	nop
 8003cee:	bf00      	nop
 8003cf0:	3710      	adds	r7, #16
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	20000010 	.word	0x20000010

08003cfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b085      	sub	sp, #20
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	f003 0307 	and.w	r3, r3, #7
 8003d0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8003d40 <__NVIC_SetPriorityGrouping+0x44>)
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d12:	68ba      	ldr	r2, [r7, #8]
 8003d14:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d18:	4013      	ands	r3, r2
 8003d1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d24:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d2e:	4a04      	ldr	r2, [pc, #16]	@ (8003d40 <__NVIC_SetPriorityGrouping+0x44>)
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	60d3      	str	r3, [r2, #12]
}
 8003d34:	bf00      	nop
 8003d36:	3714      	adds	r7, #20
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr
 8003d40:	e000ed00 	.word	0xe000ed00

08003d44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d44:	b480      	push	{r7}
 8003d46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d48:	4b04      	ldr	r3, [pc, #16]	@ (8003d5c <__NVIC_GetPriorityGrouping+0x18>)
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	0a1b      	lsrs	r3, r3, #8
 8003d4e:	f003 0307 	and.w	r3, r3, #7
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr
 8003d5c:	e000ed00 	.word	0xe000ed00

08003d60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	4603      	mov	r3, r0
 8003d68:	6039      	str	r1, [r7, #0]
 8003d6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	db0a      	blt.n	8003d8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	b2da      	uxtb	r2, r3
 8003d78:	490c      	ldr	r1, [pc, #48]	@ (8003dac <__NVIC_SetPriority+0x4c>)
 8003d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d7e:	0112      	lsls	r2, r2, #4
 8003d80:	b2d2      	uxtb	r2, r2
 8003d82:	440b      	add	r3, r1
 8003d84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d88:	e00a      	b.n	8003da0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	b2da      	uxtb	r2, r3
 8003d8e:	4908      	ldr	r1, [pc, #32]	@ (8003db0 <__NVIC_SetPriority+0x50>)
 8003d90:	79fb      	ldrb	r3, [r7, #7]
 8003d92:	f003 030f 	and.w	r3, r3, #15
 8003d96:	3b04      	subs	r3, #4
 8003d98:	0112      	lsls	r2, r2, #4
 8003d9a:	b2d2      	uxtb	r2, r2
 8003d9c:	440b      	add	r3, r1
 8003d9e:	761a      	strb	r2, [r3, #24]
}
 8003da0:	bf00      	nop
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr
 8003dac:	e000e100 	.word	0xe000e100
 8003db0:	e000ed00 	.word	0xe000ed00

08003db4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b089      	sub	sp, #36	@ 0x24
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	60f8      	str	r0, [r7, #12]
 8003dbc:	60b9      	str	r1, [r7, #8]
 8003dbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f003 0307 	and.w	r3, r3, #7
 8003dc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	f1c3 0307 	rsb	r3, r3, #7
 8003dce:	2b04      	cmp	r3, #4
 8003dd0:	bf28      	it	cs
 8003dd2:	2304      	movcs	r3, #4
 8003dd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dd6:	69fb      	ldr	r3, [r7, #28]
 8003dd8:	3304      	adds	r3, #4
 8003dda:	2b06      	cmp	r3, #6
 8003ddc:	d902      	bls.n	8003de4 <NVIC_EncodePriority+0x30>
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	3b03      	subs	r3, #3
 8003de2:	e000      	b.n	8003de6 <NVIC_EncodePriority+0x32>
 8003de4:	2300      	movs	r3, #0
 8003de6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003de8:	f04f 32ff 	mov.w	r2, #4294967295
 8003dec:	69bb      	ldr	r3, [r7, #24]
 8003dee:	fa02 f303 	lsl.w	r3, r2, r3
 8003df2:	43da      	mvns	r2, r3
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	401a      	ands	r2, r3
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003dfc:	f04f 31ff 	mov.w	r1, #4294967295
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	fa01 f303 	lsl.w	r3, r1, r3
 8003e06:	43d9      	mvns	r1, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e0c:	4313      	orrs	r3, r2
         );
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3724      	adds	r7, #36	@ 0x24
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr

08003e1a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e1a:	b580      	push	{r7, lr}
 8003e1c:	b082      	sub	sp, #8
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f7ff ff6a 	bl	8003cfc <__NVIC_SetPriorityGrouping>
}
 8003e28:	bf00      	nop
 8003e2a:	3708      	adds	r7, #8
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b086      	sub	sp, #24
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	4603      	mov	r3, r0
 8003e38:	60b9      	str	r1, [r7, #8]
 8003e3a:	607a      	str	r2, [r7, #4]
 8003e3c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003e3e:	f7ff ff81 	bl	8003d44 <__NVIC_GetPriorityGrouping>
 8003e42:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	68b9      	ldr	r1, [r7, #8]
 8003e48:	6978      	ldr	r0, [r7, #20]
 8003e4a:	f7ff ffb3 	bl	8003db4 <NVIC_EncodePriority>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e54:	4611      	mov	r1, r2
 8003e56:	4618      	mov	r0, r3
 8003e58:	f7ff ff82 	bl	8003d60 <__NVIC_SetPriority>
}
 8003e5c:	bf00      	nop
 8003e5e:	3718      	adds	r7, #24
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}

08003e64 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e74:	d301      	bcc.n	8003e7a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8003e76:	2301      	movs	r3, #1
 8003e78:	e00d      	b.n	8003e96 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8003e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8003ea4 <HAL_SYSTICK_Config+0x40>)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8003e82:	4b08      	ldr	r3, [pc, #32]	@ (8003ea4 <HAL_SYSTICK_Config+0x40>)
 8003e84:	2200      	movs	r2, #0
 8003e86:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8003e88:	4b06      	ldr	r3, [pc, #24]	@ (8003ea4 <HAL_SYSTICK_Config+0x40>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a05      	ldr	r2, [pc, #20]	@ (8003ea4 <HAL_SYSTICK_Config+0x40>)
 8003e8e:	f043 0303 	orr.w	r3, r3, #3
 8003e92:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	370c      	adds	r7, #12
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
 8003ea2:	bf00      	nop
 8003ea4:	e000e010 	.word	0xe000e010

08003ea8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2b04      	cmp	r3, #4
 8003eb4:	d844      	bhi.n	8003f40 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8003ebc <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ebc:	08003edf 	.word	0x08003edf
 8003ec0:	08003efd 	.word	0x08003efd
 8003ec4:	08003f1f 	.word	0x08003f1f
 8003ec8:	08003f41 	.word	0x08003f41
 8003ecc:	08003ed1 	.word	0x08003ed1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003ed0:	4b1f      	ldr	r3, [pc, #124]	@ (8003f50 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a1e      	ldr	r2, [pc, #120]	@ (8003f50 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003ed6:	f043 0304 	orr.w	r3, r3, #4
 8003eda:	6013      	str	r3, [r2, #0]
      break;
 8003edc:	e031      	b.n	8003f42 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003ede:	4b1c      	ldr	r3, [pc, #112]	@ (8003f50 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a1b      	ldr	r2, [pc, #108]	@ (8003f50 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003ee4:	f023 0304 	bic.w	r3, r3, #4
 8003ee8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8003eea:	4b1a      	ldr	r3, [pc, #104]	@ (8003f54 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003eec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ef0:	4a18      	ldr	r2, [pc, #96]	@ (8003f54 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003ef2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003ef6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003efa:	e022      	b.n	8003f42 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003efc:	4b14      	ldr	r3, [pc, #80]	@ (8003f50 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a13      	ldr	r2, [pc, #76]	@ (8003f50 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003f02:	f023 0304 	bic.w	r3, r3, #4
 8003f06:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8003f08:	4b12      	ldr	r3, [pc, #72]	@ (8003f54 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003f0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f0e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003f12:	4a10      	ldr	r2, [pc, #64]	@ (8003f54 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003f14:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003f18:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003f1c:	e011      	b.n	8003f42 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003f1e:	4b0c      	ldr	r3, [pc, #48]	@ (8003f50 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a0b      	ldr	r2, [pc, #44]	@ (8003f50 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003f24:	f023 0304 	bic.w	r3, r3, #4
 8003f28:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8003f2a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f54 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003f2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f30:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003f34:	4a07      	ldr	r2, [pc, #28]	@ (8003f54 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003f36:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003f3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003f3e:	e000      	b.n	8003f42 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8003f40:	bf00      	nop
  }
}
 8003f42:	bf00      	nop
 8003f44:	370c      	adds	r7, #12
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	e000e010 	.word	0xe000e010
 8003f54:	46020c00 	.word	0x46020c00

08003f58 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8003f5e:	4b19      	ldr	r3, [pc, #100]	@ (8003fc4 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0304 	and.w	r3, r3, #4
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d002      	beq.n	8003f70 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8003f6a:	2304      	movs	r3, #4
 8003f6c:	607b      	str	r3, [r7, #4]
 8003f6e:	e021      	b.n	8003fb4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8003f70:	4b15      	ldr	r3, [pc, #84]	@ (8003fc8 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8003f72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f76:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003f7a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f82:	d011      	beq.n	8003fa8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f8a:	d810      	bhi.n	8003fae <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d004      	beq.n	8003f9c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f98:	d003      	beq.n	8003fa2 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8003f9a:	e008      	b.n	8003fae <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	607b      	str	r3, [r7, #4]
        break;
 8003fa0:	e008      	b.n	8003fb4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	607b      	str	r3, [r7, #4]
        break;
 8003fa6:	e005      	b.n	8003fb4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8003fa8:	2302      	movs	r3, #2
 8003faa:	607b      	str	r3, [r7, #4]
        break;
 8003fac:	e002      	b.n	8003fb4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	607b      	str	r3, [r7, #4]
        break;
 8003fb2:	bf00      	nop
    }
  }
  return systick_source;
 8003fb4:	687b      	ldr	r3, [r7, #4]
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	370c      	adds	r7, #12
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr
 8003fc2:	bf00      	nop
 8003fc4:	e000e010 	.word	0xe000e010
 8003fc8:	46020c00 	.word	0x46020c00

08003fcc <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b089      	sub	sp, #36	@ 0x24
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003fde:	e1c2      	b.n	8004366 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	2101      	movs	r1, #1
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8003fec:	4013      	ands	r3, r2
 8003fee:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	f000 81b2 	beq.w	8004360 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	4a55      	ldr	r2, [pc, #340]	@ (8004154 <HAL_GPIO_Init+0x188>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d15d      	bne.n	80040c0 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 800400a:	2201      	movs	r2, #1
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	fa02 f303 	lsl.w	r3, r2, r3
 8004012:	43db      	mvns	r3, r3
 8004014:	69fa      	ldr	r2, [r7, #28]
 8004016:	4013      	ands	r3, r2
 8004018:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	f003 0201 	and.w	r2, r3, #1
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	fa02 f303 	lsl.w	r3, r2, r3
 8004028:	69fa      	ldr	r2, [r7, #28]
 800402a:	4313      	orrs	r3, r2
 800402c:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	69fa      	ldr	r2, [r7, #28]
 8004032:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8004034:	4a48      	ldr	r2, [pc, #288]	@ (8004158 <HAL_GPIO_Init+0x18c>)
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800403c:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 800403e:	4a46      	ldr	r2, [pc, #280]	@ (8004158 <HAL_GPIO_Init+0x18c>)
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	00db      	lsls	r3, r3, #3
 8004044:	4413      	add	r3, r2
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	08da      	lsrs	r2, r3, #3
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	3208      	adds	r2, #8
 8004052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004056:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	f003 0307 	and.w	r3, r3, #7
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	220f      	movs	r2, #15
 8004062:	fa02 f303 	lsl.w	r3, r2, r3
 8004066:	43db      	mvns	r3, r3
 8004068:	69fa      	ldr	r2, [r7, #28]
 800406a:	4013      	ands	r3, r2
 800406c:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 800406e:	69bb      	ldr	r3, [r7, #24]
 8004070:	f003 0307 	and.w	r3, r3, #7
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	220b      	movs	r2, #11
 8004078:	fa02 f303 	lsl.w	r3, r2, r3
 800407c:	69fa      	ldr	r2, [r7, #28]
 800407e:	4313      	orrs	r3, r2
 8004080:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8004082:	69bb      	ldr	r3, [r7, #24]
 8004084:	08da      	lsrs	r2, r3, #3
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	3208      	adds	r2, #8
 800408a:	69f9      	ldr	r1, [r7, #28]
 800408c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8004096:	69bb      	ldr	r3, [r7, #24]
 8004098:	005b      	lsls	r3, r3, #1
 800409a:	2203      	movs	r2, #3
 800409c:	fa02 f303 	lsl.w	r3, r2, r3
 80040a0:	43db      	mvns	r3, r3
 80040a2:	69fa      	ldr	r2, [r7, #28]
 80040a4:	4013      	ands	r3, r2
 80040a6:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 80040a8:	69bb      	ldr	r3, [r7, #24]
 80040aa:	005b      	lsls	r3, r3, #1
 80040ac:	2202      	movs	r2, #2
 80040ae:	fa02 f303 	lsl.w	r3, r2, r3
 80040b2:	69fa      	ldr	r2, [r7, #28]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	69fa      	ldr	r2, [r7, #28]
 80040bc:	601a      	str	r2, [r3, #0]
 80040be:	e067      	b.n	8004190 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d003      	beq.n	80040d0 <HAL_GPIO_Init+0x104>
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	2b12      	cmp	r3, #18
 80040ce:	d145      	bne.n	800415c <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	08da      	lsrs	r2, r3, #3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	3208      	adds	r2, #8
 80040d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040dc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	f003 0307 	and.w	r3, r3, #7
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	220f      	movs	r2, #15
 80040e8:	fa02 f303 	lsl.w	r3, r2, r3
 80040ec:	43db      	mvns	r3, r3
 80040ee:	69fa      	ldr	r2, [r7, #28]
 80040f0:	4013      	ands	r3, r2
 80040f2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	691b      	ldr	r3, [r3, #16]
 80040f8:	f003 020f 	and.w	r2, r3, #15
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	f003 0307 	and.w	r3, r3, #7
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	fa02 f303 	lsl.w	r3, r2, r3
 8004108:	69fa      	ldr	r2, [r7, #28]
 800410a:	4313      	orrs	r3, r2
 800410c:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	08da      	lsrs	r2, r3, #3
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	3208      	adds	r2, #8
 8004116:	69f9      	ldr	r1, [r7, #28]
 8004118:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	005b      	lsls	r3, r3, #1
 8004126:	2203      	movs	r2, #3
 8004128:	fa02 f303 	lsl.w	r3, r2, r3
 800412c:	43db      	mvns	r3, r3
 800412e:	69fa      	ldr	r2, [r7, #28]
 8004130:	4013      	ands	r3, r2
 8004132:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f003 0203 	and.w	r2, r3, #3
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	005b      	lsls	r3, r3, #1
 8004140:	fa02 f303 	lsl.w	r3, r2, r3
 8004144:	69fa      	ldr	r2, [r7, #28]
 8004146:	4313      	orrs	r3, r2
 8004148:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	69fa      	ldr	r2, [r7, #28]
 800414e:	601a      	str	r2, [r3, #0]
 8004150:	e01e      	b.n	8004190 <HAL_GPIO_Init+0x1c4>
 8004152:	bf00      	nop
 8004154:	46020000 	.word	0x46020000
 8004158:	08010698 	.word	0x08010698
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	005b      	lsls	r3, r3, #1
 8004166:	2203      	movs	r2, #3
 8004168:	fa02 f303 	lsl.w	r3, r2, r3
 800416c:	43db      	mvns	r3, r3
 800416e:	69fa      	ldr	r2, [r7, #28]
 8004170:	4013      	ands	r3, r2
 8004172:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f003 0203 	and.w	r2, r3, #3
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	005b      	lsls	r3, r3, #1
 8004180:	fa02 f303 	lsl.w	r3, r2, r3
 8004184:	69fa      	ldr	r2, [r7, #28]
 8004186:	4313      	orrs	r3, r2
 8004188:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	69fa      	ldr	r2, [r7, #28]
 800418e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	2b01      	cmp	r3, #1
 8004196:	d00b      	beq.n	80041b0 <HAL_GPIO_Init+0x1e4>
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	2b02      	cmp	r3, #2
 800419e:	d007      	beq.n	80041b0 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041a4:	2b11      	cmp	r3, #17
 80041a6:	d003      	beq.n	80041b0 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	2b12      	cmp	r3, #18
 80041ae:	d130      	bne.n	8004212 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	005b      	lsls	r3, r3, #1
 80041ba:	2203      	movs	r2, #3
 80041bc:	fa02 f303 	lsl.w	r3, r2, r3
 80041c0:	43db      	mvns	r3, r3
 80041c2:	69fa      	ldr	r2, [r7, #28]
 80041c4:	4013      	ands	r3, r2
 80041c6:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	68da      	ldr	r2, [r3, #12]
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	005b      	lsls	r3, r3, #1
 80041d0:	fa02 f303 	lsl.w	r3, r2, r3
 80041d4:	69fa      	ldr	r2, [r7, #28]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	69fa      	ldr	r2, [r7, #28]
 80041de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 80041e6:	2201      	movs	r2, #1
 80041e8:	69bb      	ldr	r3, [r7, #24]
 80041ea:	fa02 f303 	lsl.w	r3, r2, r3
 80041ee:	43db      	mvns	r3, r3
 80041f0:	69fa      	ldr	r2, [r7, #28]
 80041f2:	4013      	ands	r3, r2
 80041f4:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	091b      	lsrs	r3, r3, #4
 80041fc:	f003 0201 	and.w	r2, r3, #1
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	fa02 f303 	lsl.w	r3, r2, r3
 8004206:	69fa      	ldr	r2, [r7, #28]
 8004208:	4313      	orrs	r3, r2
 800420a:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	69fa      	ldr	r2, [r7, #28]
 8004210:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	2b03      	cmp	r3, #3
 8004218:	d107      	bne.n	800422a <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 800421e:	2b03      	cmp	r3, #3
 8004220:	d11b      	bne.n	800425a <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	2b01      	cmp	r3, #1
 8004228:	d017      	beq.n	800425a <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8004230:	69bb      	ldr	r3, [r7, #24]
 8004232:	005b      	lsls	r3, r3, #1
 8004234:	2203      	movs	r2, #3
 8004236:	fa02 f303 	lsl.w	r3, r2, r3
 800423a:	43db      	mvns	r3, r3
 800423c:	69fa      	ldr	r2, [r7, #28]
 800423e:	4013      	ands	r3, r2
 8004240:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	689a      	ldr	r2, [r3, #8]
 8004246:	69bb      	ldr	r3, [r7, #24]
 8004248:	005b      	lsls	r3, r3, #1
 800424a:	fa02 f303 	lsl.w	r3, r2, r3
 800424e:	69fa      	ldr	r2, [r7, #28]
 8004250:	4313      	orrs	r3, r2
 8004252:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	69fa      	ldr	r2, [r7, #28]
 8004258:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d07c      	beq.n	8004360 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8004266:	4a47      	ldr	r2, [pc, #284]	@ (8004384 <HAL_GPIO_Init+0x3b8>)
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	089b      	lsrs	r3, r3, #2
 800426c:	3318      	adds	r3, #24
 800426e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004272:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	f003 0303 	and.w	r3, r3, #3
 800427a:	00db      	lsls	r3, r3, #3
 800427c:	220f      	movs	r2, #15
 800427e:	fa02 f303 	lsl.w	r3, r2, r3
 8004282:	43db      	mvns	r3, r3
 8004284:	69fa      	ldr	r2, [r7, #28]
 8004286:	4013      	ands	r3, r2
 8004288:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	0a9a      	lsrs	r2, r3, #10
 800428e:	4b3e      	ldr	r3, [pc, #248]	@ (8004388 <HAL_GPIO_Init+0x3bc>)
 8004290:	4013      	ands	r3, r2
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	f002 0203 	and.w	r2, r2, #3
 8004298:	00d2      	lsls	r2, r2, #3
 800429a:	4093      	lsls	r3, r2
 800429c:	69fa      	ldr	r2, [r7, #28]
 800429e:	4313      	orrs	r3, r2
 80042a0:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80042a2:	4938      	ldr	r1, [pc, #224]	@ (8004384 <HAL_GPIO_Init+0x3b8>)
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	089b      	lsrs	r3, r3, #2
 80042a8:	3318      	adds	r3, #24
 80042aa:	69fa      	ldr	r2, [r7, #28]
 80042ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80042b0:	4b34      	ldr	r3, [pc, #208]	@ (8004384 <HAL_GPIO_Init+0x3b8>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	43db      	mvns	r3, r3
 80042ba:	69fa      	ldr	r2, [r7, #28]
 80042bc:	4013      	ands	r3, r2
 80042be:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d003      	beq.n	80042d4 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 80042cc:	69fa      	ldr	r2, [r7, #28]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 80042d4:	4a2b      	ldr	r2, [pc, #172]	@ (8004384 <HAL_GPIO_Init+0x3b8>)
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80042da:	4b2a      	ldr	r3, [pc, #168]	@ (8004384 <HAL_GPIO_Init+0x3b8>)
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	43db      	mvns	r3, r3
 80042e4:	69fa      	ldr	r2, [r7, #28]
 80042e6:	4013      	ands	r3, r2
 80042e8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d003      	beq.n	80042fe <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 80042f6:	69fa      	ldr	r2, [r7, #28]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 80042fe:	4a21      	ldr	r2, [pc, #132]	@ (8004384 <HAL_GPIO_Init+0x3b8>)
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8004304:	4b1f      	ldr	r3, [pc, #124]	@ (8004384 <HAL_GPIO_Init+0x3b8>)
 8004306:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800430a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	43db      	mvns	r3, r3
 8004310:	69fa      	ldr	r2, [r7, #28]
 8004312:	4013      	ands	r3, r2
 8004314:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800431e:	2b00      	cmp	r3, #0
 8004320:	d003      	beq.n	800432a <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8004322:	69fa      	ldr	r2, [r7, #28]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	4313      	orrs	r3, r2
 8004328:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 800432a:	4a16      	ldr	r2, [pc, #88]	@ (8004384 <HAL_GPIO_Init+0x3b8>)
 800432c:	69fb      	ldr	r3, [r7, #28]
 800432e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8004332:	4b14      	ldr	r3, [pc, #80]	@ (8004384 <HAL_GPIO_Init+0x3b8>)
 8004334:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004338:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	43db      	mvns	r3, r3
 800433e:	69fa      	ldr	r2, [r7, #28]
 8004340:	4013      	ands	r3, r2
 8004342:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d003      	beq.n	8004358 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8004350:	69fa      	ldr	r2, [r7, #28]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	4313      	orrs	r3, r2
 8004356:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8004358:	4a0a      	ldr	r2, [pc, #40]	@ (8004384 <HAL_GPIO_Init+0x3b8>)
 800435a:	69fb      	ldr	r3, [r7, #28]
 800435c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	3301      	adds	r3, #1
 8004364:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	fa22 f303 	lsr.w	r3, r2, r3
 8004370:	2b00      	cmp	r3, #0
 8004372:	f47f ae35 	bne.w	8003fe0 <HAL_GPIO_Init+0x14>
  }
}
 8004376:	bf00      	nop
 8004378:	bf00      	nop
 800437a:	3724      	adds	r7, #36	@ 0x24
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr
 8004384:	46022000 	.word	0x46022000
 8004388:	002f7f7f 	.word	0x002f7f7f

0800438c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800438c:	b480      	push	{r7}
 800438e:	b083      	sub	sp, #12
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
 8004394:	460b      	mov	r3, r1
 8004396:	807b      	strh	r3, [r7, #2]
 8004398:	4613      	mov	r3, r2
 800439a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800439c:	787b      	ldrb	r3, [r7, #1]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d003      	beq.n	80043aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80043a2:	887a      	ldrh	r2, [r7, #2]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 80043a8:	e002      	b.n	80043b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 80043aa:	887a      	ldrh	r2, [r7, #2]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80043b0:	bf00      	nop
 80043b2:	370c      	adds	r7, #12
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr

080043bc <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80043bc:	b480      	push	{r7}
 80043be:	b085      	sub	sp, #20
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 80043c4:	4b39      	ldr	r3, [pc, #228]	@ (80044ac <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80043c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80043cc:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80043ce:	68ba      	ldr	r2, [r7, #8]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d10b      	bne.n	80043ee <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043dc:	d905      	bls.n	80043ea <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80043de:	4b33      	ldr	r3, [pc, #204]	@ (80044ac <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	4a32      	ldr	r2, [pc, #200]	@ (80044ac <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80043e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043e8:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 80043ea:	2300      	movs	r3, #0
 80043ec:	e057      	b.n	800449e <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043f4:	d90a      	bls.n	800440c <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 80043f6:	4b2d      	ldr	r3, [pc, #180]	@ (80044ac <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4313      	orrs	r3, r2
 8004402:	4a2a      	ldr	r2, [pc, #168]	@ (80044ac <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004404:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004408:	60d3      	str	r3, [r2, #12]
 800440a:	e007      	b.n	800441c <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 800440c:	4b27      	ldr	r3, [pc, #156]	@ (80044ac <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004414:	4925      	ldr	r1, [pc, #148]	@ (80044ac <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4313      	orrs	r3, r2
 800441a:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800441c:	4b24      	ldr	r3, [pc, #144]	@ (80044b0 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a24      	ldr	r2, [pc, #144]	@ (80044b4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004422:	fba2 2303 	umull	r2, r3, r2, r3
 8004426:	099b      	lsrs	r3, r3, #6
 8004428:	2232      	movs	r2, #50	@ 0x32
 800442a:	fb02 f303 	mul.w	r3, r2, r3
 800442e:	4a21      	ldr	r2, [pc, #132]	@ (80044b4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004430:	fba2 2303 	umull	r2, r3, r2, r3
 8004434:	099b      	lsrs	r3, r3, #6
 8004436:	3301      	adds	r3, #1
 8004438:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800443a:	e002      	b.n	8004442 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	3b01      	subs	r3, #1
 8004440:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8004442:	4b1a      	ldr	r3, [pc, #104]	@ (80044ac <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800444a:	2b00      	cmp	r3, #0
 800444c:	d102      	bne.n	8004454 <HAL_PWREx_ControlVoltageScaling+0x98>
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1f3      	bne.n	800443c <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d01b      	beq.n	8004492 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800445a:	4b15      	ldr	r3, [pc, #84]	@ (80044b0 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a15      	ldr	r2, [pc, #84]	@ (80044b4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004460:	fba2 2303 	umull	r2, r3, r2, r3
 8004464:	099b      	lsrs	r3, r3, #6
 8004466:	2232      	movs	r2, #50	@ 0x32
 8004468:	fb02 f303 	mul.w	r3, r2, r3
 800446c:	4a11      	ldr	r2, [pc, #68]	@ (80044b4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800446e:	fba2 2303 	umull	r2, r3, r2, r3
 8004472:	099b      	lsrs	r3, r3, #6
 8004474:	3301      	adds	r3, #1
 8004476:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8004478:	e002      	b.n	8004480 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	3b01      	subs	r3, #1
 800447e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8004480:	4b0a      	ldr	r3, [pc, #40]	@ (80044ac <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004482:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004484:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004488:	2b00      	cmp	r3, #0
 800448a:	d102      	bne.n	8004492 <HAL_PWREx_ControlVoltageScaling+0xd6>
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d1f3      	bne.n	800447a <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d101      	bne.n	800449c <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8004498:	2303      	movs	r3, #3
 800449a:	e000      	b.n	800449e <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 800449c:	2300      	movs	r3, #0
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3714      	adds	r7, #20
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr
 80044aa:	bf00      	nop
 80044ac:	46020800 	.word	0x46020800
 80044b0:	20000008 	.word	0x20000008
 80044b4:	10624dd3 	.word	0x10624dd3

080044b8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80044b8:	b480      	push	{r7}
 80044ba:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 80044bc:	4b04      	ldr	r3, [pc, #16]	@ (80044d0 <HAL_PWREx_GetVoltageRange+0x18>)
 80044be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr
 80044ce:	bf00      	nop
 80044d0:	46020800 	.word	0x46020800

080044d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b08e      	sub	sp, #56	@ 0x38
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80044dc:	2300      	movs	r3, #0
 80044de:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d102      	bne.n	80044ee <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	f000 bec8 	b.w	800527e <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044ee:	4b99      	ldr	r3, [pc, #612]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 80044f0:	69db      	ldr	r3, [r3, #28]
 80044f2:	f003 030c 	and.w	r3, r3, #12
 80044f6:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80044f8:	4b96      	ldr	r3, [pc, #600]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 80044fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044fc:	f003 0303 	and.w	r3, r3, #3
 8004500:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0310 	and.w	r3, r3, #16
 800450a:	2b00      	cmp	r3, #0
 800450c:	f000 816c 	beq.w	80047e8 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004512:	2b00      	cmp	r3, #0
 8004514:	d007      	beq.n	8004526 <HAL_RCC_OscConfig+0x52>
 8004516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004518:	2b0c      	cmp	r3, #12
 800451a:	f040 80de 	bne.w	80046da <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800451e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004520:	2b01      	cmp	r3, #1
 8004522:	f040 80da 	bne.w	80046da <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	69db      	ldr	r3, [r3, #28]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d102      	bne.n	8004534 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	f000 bea5 	b.w	800527e <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004538:	4b86      	ldr	r3, [pc, #536]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d004      	beq.n	800454e <HAL_RCC_OscConfig+0x7a>
 8004544:	4b83      	ldr	r3, [pc, #524]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800454c:	e005      	b.n	800455a <HAL_RCC_OscConfig+0x86>
 800454e:	4b81      	ldr	r3, [pc, #516]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004550:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004554:	041b      	lsls	r3, r3, #16
 8004556:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800455a:	4293      	cmp	r3, r2
 800455c:	d255      	bcs.n	800460a <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800455e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004560:	2b00      	cmp	r3, #0
 8004562:	d10a      	bne.n	800457a <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004568:	4618      	mov	r0, r3
 800456a:	f001 f9d9 	bl	8005920 <RCC_SetFlashLatencyFromMSIRange>
 800456e:	4603      	mov	r3, r0
 8004570:	2b00      	cmp	r3, #0
 8004572:	d002      	beq.n	800457a <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	f000 be82 	b.w	800527e <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800457a:	4b76      	ldr	r3, [pc, #472]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	4a75      	ldr	r2, [pc, #468]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004580:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004584:	6093      	str	r3, [r2, #8]
 8004586:	4b73      	ldr	r3, [pc, #460]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004592:	4970      	ldr	r1, [pc, #448]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004594:	4313      	orrs	r3, r2
 8004596:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80045a0:	d309      	bcc.n	80045b6 <HAL_RCC_OscConfig+0xe2>
 80045a2:	4b6c      	ldr	r3, [pc, #432]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	f023 021f 	bic.w	r2, r3, #31
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	4969      	ldr	r1, [pc, #420]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 80045b0:	4313      	orrs	r3, r2
 80045b2:	60cb      	str	r3, [r1, #12]
 80045b4:	e07e      	b.n	80046b4 <HAL_RCC_OscConfig+0x1e0>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	da0a      	bge.n	80045d4 <HAL_RCC_OscConfig+0x100>
 80045be:	4b65      	ldr	r3, [pc, #404]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6a1b      	ldr	r3, [r3, #32]
 80045ca:	015b      	lsls	r3, r3, #5
 80045cc:	4961      	ldr	r1, [pc, #388]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 80045ce:	4313      	orrs	r3, r2
 80045d0:	60cb      	str	r3, [r1, #12]
 80045d2:	e06f      	b.n	80046b4 <HAL_RCC_OscConfig+0x1e0>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045dc:	d30a      	bcc.n	80045f4 <HAL_RCC_OscConfig+0x120>
 80045de:	4b5d      	ldr	r3, [pc, #372]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	029b      	lsls	r3, r3, #10
 80045ec:	4959      	ldr	r1, [pc, #356]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	60cb      	str	r3, [r1, #12]
 80045f2:	e05f      	b.n	80046b4 <HAL_RCC_OscConfig+0x1e0>
 80045f4:	4b57      	ldr	r3, [pc, #348]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 80045f6:	68db      	ldr	r3, [r3, #12]
 80045f8:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6a1b      	ldr	r3, [r3, #32]
 8004600:	03db      	lsls	r3, r3, #15
 8004602:	4954      	ldr	r1, [pc, #336]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004604:	4313      	orrs	r3, r2
 8004606:	60cb      	str	r3, [r1, #12]
 8004608:	e054      	b.n	80046b4 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800460a:	4b52      	ldr	r3, [pc, #328]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	4a51      	ldr	r2, [pc, #324]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004610:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004614:	6093      	str	r3, [r2, #8]
 8004616:	4b4f      	ldr	r3, [pc, #316]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004622:	494c      	ldr	r1, [pc, #304]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004624:	4313      	orrs	r3, r2
 8004626:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004630:	d309      	bcc.n	8004646 <HAL_RCC_OscConfig+0x172>
 8004632:	4b48      	ldr	r3, [pc, #288]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	f023 021f 	bic.w	r2, r3, #31
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6a1b      	ldr	r3, [r3, #32]
 800463e:	4945      	ldr	r1, [pc, #276]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004640:	4313      	orrs	r3, r2
 8004642:	60cb      	str	r3, [r1, #12]
 8004644:	e028      	b.n	8004698 <HAL_RCC_OscConfig+0x1c4>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800464a:	2b00      	cmp	r3, #0
 800464c:	da0a      	bge.n	8004664 <HAL_RCC_OscConfig+0x190>
 800464e:	4b41      	ldr	r3, [pc, #260]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004650:	68db      	ldr	r3, [r3, #12]
 8004652:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	015b      	lsls	r3, r3, #5
 800465c:	493d      	ldr	r1, [pc, #244]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 800465e:	4313      	orrs	r3, r2
 8004660:	60cb      	str	r3, [r1, #12]
 8004662:	e019      	b.n	8004698 <HAL_RCC_OscConfig+0x1c4>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004668:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800466c:	d30a      	bcc.n	8004684 <HAL_RCC_OscConfig+0x1b0>
 800466e:	4b39      	ldr	r3, [pc, #228]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6a1b      	ldr	r3, [r3, #32]
 800467a:	029b      	lsls	r3, r3, #10
 800467c:	4935      	ldr	r1, [pc, #212]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 800467e:	4313      	orrs	r3, r2
 8004680:	60cb      	str	r3, [r1, #12]
 8004682:	e009      	b.n	8004698 <HAL_RCC_OscConfig+0x1c4>
 8004684:	4b33      	ldr	r3, [pc, #204]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a1b      	ldr	r3, [r3, #32]
 8004690:	03db      	lsls	r3, r3, #15
 8004692:	4930      	ldr	r1, [pc, #192]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004694:	4313      	orrs	r3, r2
 8004696:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800469a:	2b00      	cmp	r3, #0
 800469c:	d10a      	bne.n	80046b4 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a2:	4618      	mov	r0, r3
 80046a4:	f001 f93c 	bl	8005920 <RCC_SetFlashLatencyFromMSIRange>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d002      	beq.n	80046b4 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	f000 bde5 	b.w	800527e <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80046b4:	f001 f8de 	bl	8005874 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80046b8:	4b27      	ldr	r3, [pc, #156]	@ (8004758 <HAL_RCC_OscConfig+0x284>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4618      	mov	r0, r3
 80046be:	f7ff fa63 	bl	8003b88 <HAL_InitTick>
 80046c2:	4603      	mov	r3, r0
 80046c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80046c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	f000 808a 	beq.w	80047e6 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80046d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80046d6:	f000 bdd2 	b.w	800527e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	69db      	ldr	r3, [r3, #28]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d066      	beq.n	80047b0 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80046e2:	4b1c      	ldr	r3, [pc, #112]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a1b      	ldr	r2, [pc, #108]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 80046e8:	f043 0301 	orr.w	r3, r3, #1
 80046ec:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80046ee:	f7ff fad5 	bl	8003c9c <HAL_GetTick>
 80046f2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80046f4:	e009      	b.n	800470a <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80046f6:	f7ff fad1 	bl	8003c9c <HAL_GetTick>
 80046fa:	4602      	mov	r2, r0
 80046fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046fe:	1ad3      	subs	r3, r2, r3
 8004700:	2b02      	cmp	r3, #2
 8004702:	d902      	bls.n	800470a <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	f000 bdba 	b.w	800527e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800470a:	4b12      	ldr	r3, [pc, #72]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0304 	and.w	r3, r3, #4
 8004712:	2b00      	cmp	r3, #0
 8004714:	d0ef      	beq.n	80046f6 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8004716:	4b0f      	ldr	r3, [pc, #60]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	4a0e      	ldr	r2, [pc, #56]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 800471c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004720:	6093      	str	r3, [r2, #8]
 8004722:	4b0c      	ldr	r3, [pc, #48]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800472e:	4909      	ldr	r1, [pc, #36]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004730:	4313      	orrs	r3, r2
 8004732:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004738:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800473c:	d30e      	bcc.n	800475c <HAL_RCC_OscConfig+0x288>
 800473e:	4b05      	ldr	r3, [pc, #20]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	f023 021f 	bic.w	r2, r3, #31
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	4902      	ldr	r1, [pc, #8]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 800474c:	4313      	orrs	r3, r2
 800474e:	60cb      	str	r3, [r1, #12]
 8004750:	e04a      	b.n	80047e8 <HAL_RCC_OscConfig+0x314>
 8004752:	bf00      	nop
 8004754:	46020c00 	.word	0x46020c00
 8004758:	2000000c 	.word	0x2000000c
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004760:	2b00      	cmp	r3, #0
 8004762:	da0a      	bge.n	800477a <HAL_RCC_OscConfig+0x2a6>
 8004764:	4b98      	ldr	r3, [pc, #608]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a1b      	ldr	r3, [r3, #32]
 8004770:	015b      	lsls	r3, r3, #5
 8004772:	4995      	ldr	r1, [pc, #596]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 8004774:	4313      	orrs	r3, r2
 8004776:	60cb      	str	r3, [r1, #12]
 8004778:	e036      	b.n	80047e8 <HAL_RCC_OscConfig+0x314>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800477e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004782:	d30a      	bcc.n	800479a <HAL_RCC_OscConfig+0x2c6>
 8004784:	4b90      	ldr	r3, [pc, #576]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6a1b      	ldr	r3, [r3, #32]
 8004790:	029b      	lsls	r3, r3, #10
 8004792:	498d      	ldr	r1, [pc, #564]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 8004794:	4313      	orrs	r3, r2
 8004796:	60cb      	str	r3, [r1, #12]
 8004798:	e026      	b.n	80047e8 <HAL_RCC_OscConfig+0x314>
 800479a:	4b8b      	ldr	r3, [pc, #556]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6a1b      	ldr	r3, [r3, #32]
 80047a6:	03db      	lsls	r3, r3, #15
 80047a8:	4987      	ldr	r1, [pc, #540]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 80047aa:	4313      	orrs	r3, r2
 80047ac:	60cb      	str	r3, [r1, #12]
 80047ae:	e01b      	b.n	80047e8 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80047b0:	4b85      	ldr	r3, [pc, #532]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a84      	ldr	r2, [pc, #528]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 80047b6:	f023 0301 	bic.w	r3, r3, #1
 80047ba:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80047bc:	f7ff fa6e 	bl	8003c9c <HAL_GetTick>
 80047c0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80047c2:	e009      	b.n	80047d8 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80047c4:	f7ff fa6a 	bl	8003c9c <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d902      	bls.n	80047d8 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	f000 bd53 	b.w	800527e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80047d8:	4b7b      	ldr	r3, [pc, #492]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0304 	and.w	r3, r3, #4
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d1ef      	bne.n	80047c4 <HAL_RCC_OscConfig+0x2f0>
 80047e4:	e000      	b.n	80047e8 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80047e6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0301 	and.w	r3, r3, #1
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	f000 808b 	beq.w	800490c <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80047f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f8:	2b08      	cmp	r3, #8
 80047fa:	d005      	beq.n	8004808 <HAL_RCC_OscConfig+0x334>
 80047fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047fe:	2b0c      	cmp	r3, #12
 8004800:	d109      	bne.n	8004816 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004804:	2b03      	cmp	r3, #3
 8004806:	d106      	bne.n	8004816 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d17d      	bne.n	800490c <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	f000 bd34 	b.w	800527e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800481e:	d106      	bne.n	800482e <HAL_RCC_OscConfig+0x35a>
 8004820:	4b69      	ldr	r3, [pc, #420]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a68      	ldr	r2, [pc, #416]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 8004826:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800482a:	6013      	str	r3, [r2, #0]
 800482c:	e041      	b.n	80048b2 <HAL_RCC_OscConfig+0x3de>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004836:	d112      	bne.n	800485e <HAL_RCC_OscConfig+0x38a>
 8004838:	4b63      	ldr	r3, [pc, #396]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a62      	ldr	r2, [pc, #392]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 800483e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004842:	6013      	str	r3, [r2, #0]
 8004844:	4b60      	ldr	r3, [pc, #384]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a5f      	ldr	r2, [pc, #380]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 800484a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800484e:	6013      	str	r3, [r2, #0]
 8004850:	4b5d      	ldr	r3, [pc, #372]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a5c      	ldr	r2, [pc, #368]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 8004856:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800485a:	6013      	str	r3, [r2, #0]
 800485c:	e029      	b.n	80048b2 <HAL_RCC_OscConfig+0x3de>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8004866:	d112      	bne.n	800488e <HAL_RCC_OscConfig+0x3ba>
 8004868:	4b57      	ldr	r3, [pc, #348]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a56      	ldr	r2, [pc, #344]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 800486e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004872:	6013      	str	r3, [r2, #0]
 8004874:	4b54      	ldr	r3, [pc, #336]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a53      	ldr	r2, [pc, #332]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 800487a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800487e:	6013      	str	r3, [r2, #0]
 8004880:	4b51      	ldr	r3, [pc, #324]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a50      	ldr	r2, [pc, #320]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 8004886:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800488a:	6013      	str	r3, [r2, #0]
 800488c:	e011      	b.n	80048b2 <HAL_RCC_OscConfig+0x3de>
 800488e:	4b4e      	ldr	r3, [pc, #312]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a4d      	ldr	r2, [pc, #308]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 8004894:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004898:	6013      	str	r3, [r2, #0]
 800489a:	4b4b      	ldr	r3, [pc, #300]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a4a      	ldr	r2, [pc, #296]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 80048a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048a4:	6013      	str	r3, [r2, #0]
 80048a6:	4b48      	ldr	r3, [pc, #288]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a47      	ldr	r2, [pc, #284]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 80048ac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80048b0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d014      	beq.n	80048e4 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80048ba:	f7ff f9ef 	bl	8003c9c <HAL_GetTick>
 80048be:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048c0:	e009      	b.n	80048d6 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048c2:	f7ff f9eb 	bl	8003c9c <HAL_GetTick>
 80048c6:	4602      	mov	r2, r0
 80048c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	2b64      	cmp	r3, #100	@ 0x64
 80048ce:	d902      	bls.n	80048d6 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80048d0:	2303      	movs	r3, #3
 80048d2:	f000 bcd4 	b.w	800527e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048d6:	4b3c      	ldr	r3, [pc, #240]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d0ef      	beq.n	80048c2 <HAL_RCC_OscConfig+0x3ee>
 80048e2:	e013      	b.n	800490c <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80048e4:	f7ff f9da 	bl	8003c9c <HAL_GetTick>
 80048e8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80048ea:	e009      	b.n	8004900 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048ec:	f7ff f9d6 	bl	8003c9c <HAL_GetTick>
 80048f0:	4602      	mov	r2, r0
 80048f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	2b64      	cmp	r3, #100	@ 0x64
 80048f8:	d902      	bls.n	8004900 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80048fa:	2303      	movs	r3, #3
 80048fc:	f000 bcbf 	b.w	800527e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004900:	4b31      	ldr	r3, [pc, #196]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004908:	2b00      	cmp	r3, #0
 800490a:	d1ef      	bne.n	80048ec <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0302 	and.w	r3, r3, #2
 8004914:	2b00      	cmp	r3, #0
 8004916:	d05f      	beq.n	80049d8 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800491a:	2b04      	cmp	r3, #4
 800491c:	d005      	beq.n	800492a <HAL_RCC_OscConfig+0x456>
 800491e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004920:	2b0c      	cmp	r3, #12
 8004922:	d114      	bne.n	800494e <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004926:	2b02      	cmp	r3, #2
 8004928:	d111      	bne.n	800494e <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	68db      	ldr	r3, [r3, #12]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d102      	bne.n	8004938 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	f000 bca3 	b.w	800527e <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8004938:	4b23      	ldr	r3, [pc, #140]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 800493a:	691b      	ldr	r3, [r3, #16]
 800493c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	691b      	ldr	r3, [r3, #16]
 8004944:	041b      	lsls	r3, r3, #16
 8004946:	4920      	ldr	r1, [pc, #128]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 8004948:	4313      	orrs	r3, r2
 800494a:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800494c:	e044      	b.n	80049d8 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	68db      	ldr	r3, [r3, #12]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d024      	beq.n	80049a0 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8004956:	4b1c      	ldr	r3, [pc, #112]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a1b      	ldr	r2, [pc, #108]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 800495c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004960:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004962:	f7ff f99b 	bl	8003c9c <HAL_GetTick>
 8004966:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004968:	e009      	b.n	800497e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800496a:	f7ff f997 	bl	8003c9c <HAL_GetTick>
 800496e:	4602      	mov	r2, r0
 8004970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004972:	1ad3      	subs	r3, r2, r3
 8004974:	2b02      	cmp	r3, #2
 8004976:	d902      	bls.n	800497e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004978:	2303      	movs	r3, #3
 800497a:	f000 bc80 	b.w	800527e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800497e:	4b12      	ldr	r3, [pc, #72]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004986:	2b00      	cmp	r3, #0
 8004988:	d0ef      	beq.n	800496a <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800498a:	4b0f      	ldr	r3, [pc, #60]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	041b      	lsls	r3, r3, #16
 8004998:	490b      	ldr	r1, [pc, #44]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 800499a:	4313      	orrs	r3, r2
 800499c:	610b      	str	r3, [r1, #16]
 800499e:	e01b      	b.n	80049d8 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80049a0:	4b09      	ldr	r3, [pc, #36]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a08      	ldr	r2, [pc, #32]	@ (80049c8 <HAL_RCC_OscConfig+0x4f4>)
 80049a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049aa:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80049ac:	f7ff f976 	bl	8003c9c <HAL_GetTick>
 80049b0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80049b2:	e00b      	b.n	80049cc <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049b4:	f7ff f972 	bl	8003c9c <HAL_GetTick>
 80049b8:	4602      	mov	r2, r0
 80049ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049bc:	1ad3      	subs	r3, r2, r3
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d904      	bls.n	80049cc <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	f000 bc5b 	b.w	800527e <HAL_RCC_OscConfig+0xdaa>
 80049c8:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80049cc:	4baf      	ldr	r3, [pc, #700]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d1ed      	bne.n	80049b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0308 	and.w	r3, r3, #8
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	f000 80c8 	beq.w	8004b76 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80049e6:	2300      	movs	r3, #0
 80049e8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049ec:	4ba7      	ldr	r3, [pc, #668]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 80049ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049f2:	f003 0304 	and.w	r3, r3, #4
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d111      	bne.n	8004a1e <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049fa:	4ba4      	ldr	r3, [pc, #656]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 80049fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a00:	4aa2      	ldr	r2, [pc, #648]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004a02:	f043 0304 	orr.w	r3, r3, #4
 8004a06:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004a0a:	4ba0      	ldr	r3, [pc, #640]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004a0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a10:	f003 0304 	and.w	r3, r3, #4
 8004a14:	617b      	str	r3, [r7, #20]
 8004a16:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004a1e:	4b9c      	ldr	r3, [pc, #624]	@ (8004c90 <HAL_RCC_OscConfig+0x7bc>)
 8004a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a22:	f003 0301 	and.w	r3, r3, #1
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d119      	bne.n	8004a5e <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8004a2a:	4b99      	ldr	r3, [pc, #612]	@ (8004c90 <HAL_RCC_OscConfig+0x7bc>)
 8004a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a2e:	4a98      	ldr	r2, [pc, #608]	@ (8004c90 <HAL_RCC_OscConfig+0x7bc>)
 8004a30:	f043 0301 	orr.w	r3, r3, #1
 8004a34:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a36:	f7ff f931 	bl	8003c9c <HAL_GetTick>
 8004a3a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004a3c:	e009      	b.n	8004a52 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a3e:	f7ff f92d 	bl	8003c9c <HAL_GetTick>
 8004a42:	4602      	mov	r2, r0
 8004a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d902      	bls.n	8004a52 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	f000 bc16 	b.w	800527e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004a52:	4b8f      	ldr	r3, [pc, #572]	@ (8004c90 <HAL_RCC_OscConfig+0x7bc>)
 8004a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a56:	f003 0301 	and.w	r3, r3, #1
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d0ef      	beq.n	8004a3e <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	695b      	ldr	r3, [r3, #20]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d05f      	beq.n	8004b26 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8004a66:	4b89      	ldr	r3, [pc, #548]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004a68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a6c:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	699a      	ldr	r2, [r3, #24]
 8004a72:	6a3b      	ldr	r3, [r7, #32]
 8004a74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d037      	beq.n	8004aec <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8004a7c:	6a3b      	ldr	r3, [r7, #32]
 8004a7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d006      	beq.n	8004a94 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8004a86:	6a3b      	ldr	r3, [r7, #32]
 8004a88:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d101      	bne.n	8004a94 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e3f4      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8004a94:	6a3b      	ldr	r3, [r7, #32]
 8004a96:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d01b      	beq.n	8004ad6 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8004a9e:	4b7b      	ldr	r3, [pc, #492]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004aa0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004aa4:	4a79      	ldr	r2, [pc, #484]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004aa6:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8004aaa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8004aae:	f7ff f8f5 	bl	8003c9c <HAL_GetTick>
 8004ab2:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004ab4:	e008      	b.n	8004ac8 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ab6:	f7ff f8f1 	bl	8003c9c <HAL_GetTick>
 8004aba:	4602      	mov	r2, r0
 8004abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	2b05      	cmp	r3, #5
 8004ac2:	d901      	bls.n	8004ac8 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e3da      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004ac8:	4b70      	ldr	r3, [pc, #448]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004aca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ace:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d1ef      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8004ad6:	4b6d      	ldr	r3, [pc, #436]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004ad8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004adc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	699b      	ldr	r3, [r3, #24]
 8004ae4:	4969      	ldr	r1, [pc, #420]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8004aec:	4b67      	ldr	r3, [pc, #412]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004aee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004af2:	4a66      	ldr	r2, [pc, #408]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004af4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004af8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8004afc:	f7ff f8ce 	bl	8003c9c <HAL_GetTick>
 8004b00:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004b02:	e008      	b.n	8004b16 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b04:	f7ff f8ca 	bl	8003c9c <HAL_GetTick>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b0c:	1ad3      	subs	r3, r2, r3
 8004b0e:	2b05      	cmp	r3, #5
 8004b10:	d901      	bls.n	8004b16 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e3b3      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004b16:	4b5d      	ldr	r3, [pc, #372]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004b18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d0ef      	beq.n	8004b04 <HAL_RCC_OscConfig+0x630>
 8004b24:	e01b      	b.n	8004b5e <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8004b26:	4b59      	ldr	r3, [pc, #356]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004b28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b2c:	4a57      	ldr	r2, [pc, #348]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004b2e:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8004b32:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8004b36:	f7ff f8b1 	bl	8003c9c <HAL_GetTick>
 8004b3a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004b3c:	e008      	b.n	8004b50 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b3e:	f7ff f8ad 	bl	8003c9c <HAL_GetTick>
 8004b42:	4602      	mov	r2, r0
 8004b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b46:	1ad3      	subs	r3, r2, r3
 8004b48:	2b05      	cmp	r3, #5
 8004b4a:	d901      	bls.n	8004b50 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	e396      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004b50:	4b4e      	ldr	r3, [pc, #312]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004b52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d1ef      	bne.n	8004b3e <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b5e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d107      	bne.n	8004b76 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b66:	4b49      	ldr	r3, [pc, #292]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004b68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b6c:	4a47      	ldr	r2, [pc, #284]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004b6e:	f023 0304 	bic.w	r3, r3, #4
 8004b72:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0304 	and.w	r3, r3, #4
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	f000 8111 	beq.w	8004da6 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8004b84:	2300      	movs	r3, #0
 8004b86:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b8a:	4b40      	ldr	r3, [pc, #256]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004b8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b90:	f003 0304 	and.w	r3, r3, #4
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d111      	bne.n	8004bbc <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b98:	4b3c      	ldr	r3, [pc, #240]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004b9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b9e:	4a3b      	ldr	r2, [pc, #236]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004ba0:	f043 0304 	orr.w	r3, r3, #4
 8004ba4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004ba8:	4b38      	ldr	r3, [pc, #224]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004baa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bae:	f003 0304 	and.w	r3, r3, #4
 8004bb2:	613b      	str	r3, [r7, #16]
 8004bb4:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004bbc:	4b34      	ldr	r3, [pc, #208]	@ (8004c90 <HAL_RCC_OscConfig+0x7bc>)
 8004bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bc0:	f003 0301 	and.w	r3, r3, #1
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d118      	bne.n	8004bfa <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8004bc8:	4b31      	ldr	r3, [pc, #196]	@ (8004c90 <HAL_RCC_OscConfig+0x7bc>)
 8004bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bcc:	4a30      	ldr	r2, [pc, #192]	@ (8004c90 <HAL_RCC_OscConfig+0x7bc>)
 8004bce:	f043 0301 	orr.w	r3, r3, #1
 8004bd2:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bd4:	f7ff f862 	bl	8003c9c <HAL_GetTick>
 8004bd8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004bda:	e008      	b.n	8004bee <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bdc:	f7ff f85e 	bl	8003c9c <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e347      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004bee:	4b28      	ldr	r3, [pc, #160]	@ (8004c90 <HAL_RCC_OscConfig+0x7bc>)
 8004bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bf2:	f003 0301 	and.w	r3, r3, #1
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d0f0      	beq.n	8004bdc <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	f003 0301 	and.w	r3, r3, #1
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d01f      	beq.n	8004c46 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	f003 0304 	and.w	r3, r3, #4
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d010      	beq.n	8004c34 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004c12:	4b1e      	ldr	r3, [pc, #120]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004c14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c18:	4a1c      	ldr	r2, [pc, #112]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004c1a:	f043 0304 	orr.w	r3, r3, #4
 8004c1e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004c22:	4b1a      	ldr	r3, [pc, #104]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004c24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c28:	4a18      	ldr	r2, [pc, #96]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004c2a:	f043 0301 	orr.w	r3, r3, #1
 8004c2e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004c32:	e018      	b.n	8004c66 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004c34:	4b15      	ldr	r3, [pc, #84]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004c36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c3a:	4a14      	ldr	r2, [pc, #80]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004c3c:	f043 0301 	orr.w	r3, r3, #1
 8004c40:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004c44:	e00f      	b.n	8004c66 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004c46:	4b11      	ldr	r3, [pc, #68]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004c48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c4c:	4a0f      	ldr	r2, [pc, #60]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004c4e:	f023 0301 	bic.w	r3, r3, #1
 8004c52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004c56:	4b0d      	ldr	r3, [pc, #52]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004c58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c5c:	4a0b      	ldr	r2, [pc, #44]	@ (8004c8c <HAL_RCC_OscConfig+0x7b8>)
 8004c5e:	f023 0304 	bic.w	r3, r3, #4
 8004c62:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d057      	beq.n	8004d1e <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8004c6e:	f7ff f815 	bl	8003c9c <HAL_GetTick>
 8004c72:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c74:	e00e      	b.n	8004c94 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c76:	f7ff f811 	bl	8003c9c <HAL_GetTick>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d905      	bls.n	8004c94 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8004c88:	2303      	movs	r3, #3
 8004c8a:	e2f8      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
 8004c8c:	46020c00 	.word	0x46020c00
 8004c90:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c94:	4b9c      	ldr	r3, [pc, #624]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004c96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c9a:	f003 0302 	and.w	r3, r3, #2
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d0e9      	beq.n	8004c76 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d01b      	beq.n	8004ce6 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004cae:	4b96      	ldr	r3, [pc, #600]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004cb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004cb4:	4a94      	ldr	r2, [pc, #592]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004cb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cba:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004cbe:	e00a      	b.n	8004cd6 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cc0:	f7fe ffec 	bl	8003c9c <HAL_GetTick>
 8004cc4:	4602      	mov	r2, r0
 8004cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cc8:	1ad3      	subs	r3, r2, r3
 8004cca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d901      	bls.n	8004cd6 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8004cd2:	2303      	movs	r3, #3
 8004cd4:	e2d3      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004cd6:	4b8c      	ldr	r3, [pc, #560]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004cd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004cdc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d0ed      	beq.n	8004cc0 <HAL_RCC_OscConfig+0x7ec>
 8004ce4:	e053      	b.n	8004d8e <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004ce6:	4b88      	ldr	r3, [pc, #544]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004ce8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004cec:	4a86      	ldr	r2, [pc, #536]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004cee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cf2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004cf6:	e00a      	b.n	8004d0e <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cf8:	f7fe ffd0 	bl	8003c9c <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d901      	bls.n	8004d0e <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e2b7      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004d0e:	4b7e      	ldr	r3, [pc, #504]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004d10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d1ed      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x824>
 8004d1c:	e037      	b.n	8004d8e <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8004d1e:	f7fe ffbd 	bl	8003c9c <HAL_GetTick>
 8004d22:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d24:	e00a      	b.n	8004d3c <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d26:	f7fe ffb9 	bl	8003c9c <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d901      	bls.n	8004d3c <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8004d38:	2303      	movs	r3, #3
 8004d3a:	e2a0      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d3c:	4b72      	ldr	r3, [pc, #456]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004d3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d42:	f003 0302 	and.w	r3, r3, #2
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d1ed      	bne.n	8004d26 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8004d4a:	4b6f      	ldr	r3, [pc, #444]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004d4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d01a      	beq.n	8004d8e <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004d58:	4b6b      	ldr	r3, [pc, #428]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004d5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d5e:	4a6a      	ldr	r2, [pc, #424]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004d60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d64:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004d68:	e00a      	b.n	8004d80 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d6a:	f7fe ff97 	bl	8003c9c <HAL_GetTick>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d72:	1ad3      	subs	r3, r2, r3
 8004d74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d901      	bls.n	8004d80 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8004d7c:	2303      	movs	r3, #3
 8004d7e:	e27e      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004d80:	4b61      	ldr	r3, [pc, #388]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004d82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d1ed      	bne.n	8004d6a <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d8e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d107      	bne.n	8004da6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d96:	4b5c      	ldr	r3, [pc, #368]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004d98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d9c:	4a5a      	ldr	r2, [pc, #360]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004d9e:	f023 0304 	bic.w	r3, r3, #4
 8004da2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0320 	and.w	r3, r3, #32
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d036      	beq.n	8004e20 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d019      	beq.n	8004dee <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8004dba:	4b53      	ldr	r3, [pc, #332]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a52      	ldr	r2, [pc, #328]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004dc0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004dc4:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004dc6:	f7fe ff69 	bl	8003c9c <HAL_GetTick>
 8004dca:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004dcc:	e008      	b.n	8004de0 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004dce:	f7fe ff65 	bl	8003c9c <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d901      	bls.n	8004de0 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e24e      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004de0:	4b49      	ldr	r3, [pc, #292]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d0f0      	beq.n	8004dce <HAL_RCC_OscConfig+0x8fa>
 8004dec:	e018      	b.n	8004e20 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8004dee:	4b46      	ldr	r3, [pc, #280]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a45      	ldr	r2, [pc, #276]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004df4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004df8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004dfa:	f7fe ff4f 	bl	8003c9c <HAL_GetTick>
 8004dfe:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004e00:	e008      	b.n	8004e14 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004e02:	f7fe ff4b 	bl	8003c9c <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d901      	bls.n	8004e14 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	e234      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004e14:	4b3c      	ldr	r3, [pc, #240]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d1f0      	bne.n	8004e02 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d036      	beq.n	8004e9a <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d019      	beq.n	8004e68 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8004e34:	4b34      	ldr	r3, [pc, #208]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a33      	ldr	r2, [pc, #204]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004e3a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004e3e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004e40:	f7fe ff2c 	bl	8003c9c <HAL_GetTick>
 8004e44:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8004e46:	e008      	b.n	8004e5a <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8004e48:	f7fe ff28 	bl	8003c9c <HAL_GetTick>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d901      	bls.n	8004e5a <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	e211      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8004e5a:	4b2b      	ldr	r3, [pc, #172]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d0f0      	beq.n	8004e48 <HAL_RCC_OscConfig+0x974>
 8004e66:	e018      	b.n	8004e9a <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8004e68:	4b27      	ldr	r3, [pc, #156]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a26      	ldr	r2, [pc, #152]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004e6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e72:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004e74:	f7fe ff12 	bl	8003c9c <HAL_GetTick>
 8004e78:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8004e7a:	e008      	b.n	8004e8e <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8004e7c:	f7fe ff0e 	bl	8003c9c <HAL_GetTick>
 8004e80:	4602      	mov	r2, r0
 8004e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e84:	1ad3      	subs	r3, r2, r3
 8004e86:	2b02      	cmp	r3, #2
 8004e88:	d901      	bls.n	8004e8e <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8004e8a:	2303      	movs	r3, #3
 8004e8c:	e1f7      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8004e8e:	4b1e      	ldr	r3, [pc, #120]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d1f0      	bne.n	8004e7c <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d07f      	beq.n	8004fa6 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d062      	beq.n	8004f74 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8004eae:	4b16      	ldr	r3, [pc, #88]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	4a15      	ldr	r2, [pc, #84]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004eb4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004eb8:	6093      	str	r3, [r2, #8]
 8004eba:	4b13      	ldr	r3, [pc, #76]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec6:	4910      	ldr	r1, [pc, #64]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004ed4:	d309      	bcc.n	8004eea <HAL_RCC_OscConfig+0xa16>
 8004ed6:	4b0c      	ldr	r3, [pc, #48]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	f023 021f 	bic.w	r2, r3, #31
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a1b      	ldr	r3, [r3, #32]
 8004ee2:	4909      	ldr	r1, [pc, #36]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	60cb      	str	r3, [r1, #12]
 8004ee8:	e02a      	b.n	8004f40 <HAL_RCC_OscConfig+0xa6c>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	da0c      	bge.n	8004f0c <HAL_RCC_OscConfig+0xa38>
 8004ef2:	4b05      	ldr	r3, [pc, #20]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004ef4:	68db      	ldr	r3, [r3, #12]
 8004ef6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6a1b      	ldr	r3, [r3, #32]
 8004efe:	015b      	lsls	r3, r3, #5
 8004f00:	4901      	ldr	r1, [pc, #4]	@ (8004f08 <HAL_RCC_OscConfig+0xa34>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	60cb      	str	r3, [r1, #12]
 8004f06:	e01b      	b.n	8004f40 <HAL_RCC_OscConfig+0xa6c>
 8004f08:	46020c00 	.word	0x46020c00
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f14:	d30a      	bcc.n	8004f2c <HAL_RCC_OscConfig+0xa58>
 8004f16:	4ba1      	ldr	r3, [pc, #644]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6a1b      	ldr	r3, [r3, #32]
 8004f22:	029b      	lsls	r3, r3, #10
 8004f24:	499d      	ldr	r1, [pc, #628]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8004f26:	4313      	orrs	r3, r2
 8004f28:	60cb      	str	r3, [r1, #12]
 8004f2a:	e009      	b.n	8004f40 <HAL_RCC_OscConfig+0xa6c>
 8004f2c:	4b9b      	ldr	r3, [pc, #620]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6a1b      	ldr	r3, [r3, #32]
 8004f38:	03db      	lsls	r3, r3, #15
 8004f3a:	4998      	ldr	r1, [pc, #608]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8004f40:	4b96      	ldr	r3, [pc, #600]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a95      	ldr	r2, [pc, #596]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8004f46:	f043 0310 	orr.w	r3, r3, #16
 8004f4a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004f4c:	f7fe fea6 	bl	8003c9c <HAL_GetTick>
 8004f50:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8004f52:	e008      	b.n	8004f66 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8004f54:	f7fe fea2 	bl	8003c9c <HAL_GetTick>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	2b02      	cmp	r3, #2
 8004f60:	d901      	bls.n	8004f66 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8004f62:	2303      	movs	r3, #3
 8004f64:	e18b      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8004f66:	4b8d      	ldr	r3, [pc, #564]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f003 0320 	and.w	r3, r3, #32
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d0f0      	beq.n	8004f54 <HAL_RCC_OscConfig+0xa80>
 8004f72:	e018      	b.n	8004fa6 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8004f74:	4b89      	ldr	r3, [pc, #548]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a88      	ldr	r2, [pc, #544]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8004f7a:	f023 0310 	bic.w	r3, r3, #16
 8004f7e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004f80:	f7fe fe8c 	bl	8003c9c <HAL_GetTick>
 8004f84:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8004f86:	e008      	b.n	8004f9a <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8004f88:	f7fe fe88 	bl	8003c9c <HAL_GetTick>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	2b02      	cmp	r3, #2
 8004f94:	d901      	bls.n	8004f9a <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8004f96:	2303      	movs	r3, #3
 8004f98:	e171      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8004f9a:	4b80      	ldr	r3, [pc, #512]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 0320 	and.w	r3, r3, #32
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1f0      	bne.n	8004f88 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	f000 8166 	beq.w	800527c <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004fb6:	4b79      	ldr	r3, [pc, #484]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8004fb8:	69db      	ldr	r3, [r3, #28]
 8004fba:	f003 030c 	and.w	r3, r3, #12
 8004fbe:	2b0c      	cmp	r3, #12
 8004fc0:	f000 80f2 	beq.w	80051a8 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	f040 80c5 	bne.w	8005158 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8004fce:	4b73      	ldr	r3, [pc, #460]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a72      	ldr	r2, [pc, #456]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8004fd4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004fd8:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004fda:	f7fe fe5f 	bl	8003c9c <HAL_GetTick>
 8004fde:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004fe0:	e008      	b.n	8004ff4 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fe2:	f7fe fe5b 	bl	8003c9c <HAL_GetTick>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fea:	1ad3      	subs	r3, r2, r3
 8004fec:	2b02      	cmp	r3, #2
 8004fee:	d901      	bls.n	8004ff4 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8004ff0:	2303      	movs	r3, #3
 8004ff2:	e144      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004ff4:	4b69      	ldr	r3, [pc, #420]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d1f0      	bne.n	8004fe2 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005000:	4b66      	ldr	r3, [pc, #408]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8005002:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005006:	f003 0304 	and.w	r3, r3, #4
 800500a:	2b00      	cmp	r3, #0
 800500c:	d111      	bne.n	8005032 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 800500e:	4b63      	ldr	r3, [pc, #396]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8005010:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005014:	4a61      	ldr	r2, [pc, #388]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8005016:	f043 0304 	orr.w	r3, r3, #4
 800501a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800501e:	4b5f      	ldr	r3, [pc, #380]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8005020:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005024:	f003 0304 	and.w	r3, r3, #4
 8005028:	60fb      	str	r3, [r7, #12]
 800502a:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 800502c:	2301      	movs	r3, #1
 800502e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8005032:	4b5b      	ldr	r3, [pc, #364]	@ (80051a0 <HAL_RCC_OscConfig+0xccc>)
 8005034:	68db      	ldr	r3, [r3, #12]
 8005036:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800503a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800503e:	d102      	bne.n	8005046 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8005040:	2301      	movs	r3, #1
 8005042:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005046:	4b56      	ldr	r3, [pc, #344]	@ (80051a0 <HAL_RCC_OscConfig+0xccc>)
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	4a55      	ldr	r2, [pc, #340]	@ (80051a0 <HAL_RCC_OscConfig+0xccc>)
 800504c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005050:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8005052:	4b52      	ldr	r3, [pc, #328]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8005054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005056:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800505a:	f023 0303 	bic.w	r3, r3, #3
 800505e:	687a      	ldr	r2, [r7, #4]
 8005060:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005066:	3a01      	subs	r2, #1
 8005068:	0212      	lsls	r2, r2, #8
 800506a:	4311      	orrs	r1, r2
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005070:	430a      	orrs	r2, r1
 8005072:	494a      	ldr	r1, [pc, #296]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8005074:	4313      	orrs	r3, r2
 8005076:	628b      	str	r3, [r1, #40]	@ 0x28
 8005078:	4b48      	ldr	r3, [pc, #288]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 800507a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800507c:	4b49      	ldr	r3, [pc, #292]	@ (80051a4 <HAL_RCC_OscConfig+0xcd0>)
 800507e:	4013      	ands	r3, r2
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005084:	3a01      	subs	r2, #1
 8005086:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800508e:	3a01      	subs	r2, #1
 8005090:	0252      	lsls	r2, r2, #9
 8005092:	b292      	uxth	r2, r2
 8005094:	4311      	orrs	r1, r2
 8005096:	687a      	ldr	r2, [r7, #4]
 8005098:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800509a:	3a01      	subs	r2, #1
 800509c:	0412      	lsls	r2, r2, #16
 800509e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80050a2:	4311      	orrs	r1, r2
 80050a4:	687a      	ldr	r2, [r7, #4]
 80050a6:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80050a8:	3a01      	subs	r2, #1
 80050aa:	0612      	lsls	r2, r2, #24
 80050ac:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80050b0:	430a      	orrs	r2, r1
 80050b2:	493a      	ldr	r1, [pc, #232]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 80050b4:	4313      	orrs	r3, r2
 80050b6:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80050b8:	4b38      	ldr	r3, [pc, #224]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 80050ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050bc:	4a37      	ldr	r2, [pc, #220]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 80050be:	f023 0310 	bic.w	r3, r3, #16
 80050c2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050c8:	4a34      	ldr	r2, [pc, #208]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 80050ca:	00db      	lsls	r3, r3, #3
 80050cc:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80050ce:	4b33      	ldr	r3, [pc, #204]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 80050d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050d2:	4a32      	ldr	r2, [pc, #200]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 80050d4:	f043 0310 	orr.w	r3, r3, #16
 80050d8:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 80050da:	4b30      	ldr	r3, [pc, #192]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 80050dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050de:	f023 020c 	bic.w	r2, r3, #12
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050e6:	492d      	ldr	r1, [pc, #180]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 80050e8:	4313      	orrs	r3, r2
 80050ea:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 80050ec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d105      	bne.n	8005100 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80050f4:	4b2a      	ldr	r3, [pc, #168]	@ (80051a0 <HAL_RCC_OscConfig+0xccc>)
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	4a29      	ldr	r2, [pc, #164]	@ (80051a0 <HAL_RCC_OscConfig+0xccc>)
 80050fa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80050fe:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8005100:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005104:	2b01      	cmp	r3, #1
 8005106:	d107      	bne.n	8005118 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8005108:	4b24      	ldr	r3, [pc, #144]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 800510a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800510e:	4a23      	ldr	r2, [pc, #140]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8005110:	f023 0304 	bic.w	r3, r3, #4
 8005114:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8005118:	4b20      	ldr	r3, [pc, #128]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a1f      	ldr	r2, [pc, #124]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 800511e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005122:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005124:	f7fe fdba 	bl	8003c9c <HAL_GetTick>
 8005128:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800512a:	e008      	b.n	800513e <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800512c:	f7fe fdb6 	bl	8003c9c <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	2b02      	cmp	r3, #2
 8005138:	d901      	bls.n	800513e <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 800513a:	2303      	movs	r3, #3
 800513c:	e09f      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800513e:	4b17      	ldr	r3, [pc, #92]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005146:	2b00      	cmp	r3, #0
 8005148:	d0f0      	beq.n	800512c <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800514a:	4b14      	ldr	r3, [pc, #80]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 800514c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800514e:	4a13      	ldr	r2, [pc, #76]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8005150:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005154:	6293      	str	r3, [r2, #40]	@ 0x28
 8005156:	e091      	b.n	800527c <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005158:	4b10      	ldr	r3, [pc, #64]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a0f      	ldr	r2, [pc, #60]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 800515e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005162:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005164:	f7fe fd9a 	bl	8003c9c <HAL_GetTick>
 8005168:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800516a:	e008      	b.n	800517e <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800516c:	f7fe fd96 	bl	8003c9c <HAL_GetTick>
 8005170:	4602      	mov	r2, r0
 8005172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005174:	1ad3      	subs	r3, r2, r3
 8005176:	2b02      	cmp	r3, #2
 8005178:	d901      	bls.n	800517e <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 800517a:	2303      	movs	r3, #3
 800517c:	e07f      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800517e:	4b07      	ldr	r3, [pc, #28]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005186:	2b00      	cmp	r3, #0
 8005188:	d1f0      	bne.n	800516c <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800518a:	4b04      	ldr	r3, [pc, #16]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 800518c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800518e:	4a03      	ldr	r2, [pc, #12]	@ (800519c <HAL_RCC_OscConfig+0xcc8>)
 8005190:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8005194:	f023 0303 	bic.w	r3, r3, #3
 8005198:	6293      	str	r3, [r2, #40]	@ 0x28
 800519a:	e06f      	b.n	800527c <HAL_RCC_OscConfig+0xda8>
 800519c:	46020c00 	.word	0x46020c00
 80051a0:	46020800 	.word	0x46020800
 80051a4:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80051a8:	4b37      	ldr	r3, [pc, #220]	@ (8005288 <HAL_RCC_OscConfig+0xdb4>)
 80051aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051ac:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80051ae:	4b36      	ldr	r3, [pc, #216]	@ (8005288 <HAL_RCC_OscConfig+0xdb4>)
 80051b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051b2:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d039      	beq.n	8005230 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80051bc:	69fb      	ldr	r3, [r7, #28]
 80051be:	f003 0203 	and.w	r2, r3, #3
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d132      	bne.n	8005230 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80051ca:	69fb      	ldr	r3, [r7, #28]
 80051cc:	0a1b      	lsrs	r3, r3, #8
 80051ce:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d6:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80051d8:	429a      	cmp	r2, r3
 80051da:	d129      	bne.n	8005230 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80051dc:	69fb      	ldr	r3, [r7, #28]
 80051de:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d122      	bne.n	8005230 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80051ea:	69bb      	ldr	r3, [r7, #24]
 80051ec:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051f4:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d11a      	bne.n	8005230 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80051fa:	69bb      	ldr	r3, [r7, #24]
 80051fc:	0a5b      	lsrs	r3, r3, #9
 80051fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005206:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005208:	429a      	cmp	r2, r3
 800520a:	d111      	bne.n	8005230 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800520c:	69bb      	ldr	r3, [r7, #24]
 800520e:	0c1b      	lsrs	r3, r3, #16
 8005210:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005218:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800521a:	429a      	cmp	r2, r3
 800521c:	d108      	bne.n	8005230 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800521e:	69bb      	ldr	r3, [r7, #24]
 8005220:	0e1b      	lsrs	r3, r3, #24
 8005222:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800522a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800522c:	429a      	cmp	r2, r3
 800522e:	d001      	beq.n	8005234 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e024      	b.n	800527e <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005234:	4b14      	ldr	r3, [pc, #80]	@ (8005288 <HAL_RCC_OscConfig+0xdb4>)
 8005236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005238:	08db      	lsrs	r3, r3, #3
 800523a:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005242:	429a      	cmp	r2, r3
 8005244:	d01a      	beq.n	800527c <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8005246:	4b10      	ldr	r3, [pc, #64]	@ (8005288 <HAL_RCC_OscConfig+0xdb4>)
 8005248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800524a:	4a0f      	ldr	r2, [pc, #60]	@ (8005288 <HAL_RCC_OscConfig+0xdb4>)
 800524c:	f023 0310 	bic.w	r3, r3, #16
 8005250:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005252:	f7fe fd23 	bl	8003c9c <HAL_GetTick>
 8005256:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8005258:	bf00      	nop
 800525a:	f7fe fd1f 	bl	8003c9c <HAL_GetTick>
 800525e:	4602      	mov	r2, r0
 8005260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005262:	4293      	cmp	r3, r2
 8005264:	d0f9      	beq.n	800525a <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800526a:	4a07      	ldr	r2, [pc, #28]	@ (8005288 <HAL_RCC_OscConfig+0xdb4>)
 800526c:	00db      	lsls	r3, r3, #3
 800526e:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8005270:	4b05      	ldr	r3, [pc, #20]	@ (8005288 <HAL_RCC_OscConfig+0xdb4>)
 8005272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005274:	4a04      	ldr	r2, [pc, #16]	@ (8005288 <HAL_RCC_OscConfig+0xdb4>)
 8005276:	f043 0310 	orr.w	r3, r3, #16
 800527a:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 800527c:	2300      	movs	r3, #0
}
 800527e:	4618      	mov	r0, r3
 8005280:	3738      	adds	r7, #56	@ 0x38
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	46020c00 	.word	0x46020c00

0800528c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b086      	sub	sp, #24
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d101      	bne.n	80052a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	e1d9      	b.n	8005654 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80052a0:	4b9b      	ldr	r3, [pc, #620]	@ (8005510 <HAL_RCC_ClockConfig+0x284>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 030f 	and.w	r3, r3, #15
 80052a8:	683a      	ldr	r2, [r7, #0]
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d910      	bls.n	80052d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052ae:	4b98      	ldr	r3, [pc, #608]	@ (8005510 <HAL_RCC_ClockConfig+0x284>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f023 020f 	bic.w	r2, r3, #15
 80052b6:	4996      	ldr	r1, [pc, #600]	@ (8005510 <HAL_RCC_ClockConfig+0x284>)
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052be:	4b94      	ldr	r3, [pc, #592]	@ (8005510 <HAL_RCC_ClockConfig+0x284>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f003 030f 	and.w	r3, r3, #15
 80052c6:	683a      	ldr	r2, [r7, #0]
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d001      	beq.n	80052d0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	e1c1      	b.n	8005654 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f003 0310 	and.w	r3, r3, #16
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d010      	beq.n	80052fe <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	695a      	ldr	r2, [r3, #20]
 80052e0:	4b8c      	ldr	r3, [pc, #560]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 80052e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d908      	bls.n	80052fe <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 80052ec:	4b89      	ldr	r3, [pc, #548]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 80052ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	695b      	ldr	r3, [r3, #20]
 80052f8:	4986      	ldr	r1, [pc, #536]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 80052fa:	4313      	orrs	r3, r2
 80052fc:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f003 0308 	and.w	r3, r3, #8
 8005306:	2b00      	cmp	r3, #0
 8005308:	d012      	beq.n	8005330 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	691a      	ldr	r2, [r3, #16]
 800530e:	4b81      	ldr	r3, [pc, #516]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 8005310:	6a1b      	ldr	r3, [r3, #32]
 8005312:	091b      	lsrs	r3, r3, #4
 8005314:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005318:	429a      	cmp	r2, r3
 800531a:	d909      	bls.n	8005330 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800531c:	4b7d      	ldr	r3, [pc, #500]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 800531e:	6a1b      	ldr	r3, [r3, #32]
 8005320:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	691b      	ldr	r3, [r3, #16]
 8005328:	011b      	lsls	r3, r3, #4
 800532a:	497a      	ldr	r1, [pc, #488]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 800532c:	4313      	orrs	r3, r2
 800532e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 0304 	and.w	r3, r3, #4
 8005338:	2b00      	cmp	r3, #0
 800533a:	d010      	beq.n	800535e <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	68da      	ldr	r2, [r3, #12]
 8005340:	4b74      	ldr	r3, [pc, #464]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 8005342:	6a1b      	ldr	r3, [r3, #32]
 8005344:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005348:	429a      	cmp	r2, r3
 800534a:	d908      	bls.n	800535e <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 800534c:	4b71      	ldr	r3, [pc, #452]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 800534e:	6a1b      	ldr	r3, [r3, #32]
 8005350:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	496e      	ldr	r1, [pc, #440]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 800535a:	4313      	orrs	r3, r2
 800535c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f003 0302 	and.w	r3, r3, #2
 8005366:	2b00      	cmp	r3, #0
 8005368:	d010      	beq.n	800538c <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	689a      	ldr	r2, [r3, #8]
 800536e:	4b69      	ldr	r3, [pc, #420]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 8005370:	6a1b      	ldr	r3, [r3, #32]
 8005372:	f003 030f 	and.w	r3, r3, #15
 8005376:	429a      	cmp	r2, r3
 8005378:	d908      	bls.n	800538c <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800537a:	4b66      	ldr	r3, [pc, #408]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 800537c:	6a1b      	ldr	r3, [r3, #32]
 800537e:	f023 020f 	bic.w	r2, r3, #15
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	4963      	ldr	r1, [pc, #396]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 8005388:	4313      	orrs	r3, r2
 800538a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f003 0301 	and.w	r3, r3, #1
 8005394:	2b00      	cmp	r3, #0
 8005396:	f000 80d2 	beq.w	800553e <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 800539a:	2300      	movs	r3, #0
 800539c:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	2b03      	cmp	r3, #3
 80053a4:	d143      	bne.n	800542e <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053a6:	4b5b      	ldr	r3, [pc, #364]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 80053a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053ac:	f003 0304 	and.w	r3, r3, #4
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d110      	bne.n	80053d6 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80053b4:	4b57      	ldr	r3, [pc, #348]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 80053b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053ba:	4a56      	ldr	r2, [pc, #344]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 80053bc:	f043 0304 	orr.w	r3, r3, #4
 80053c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80053c4:	4b53      	ldr	r3, [pc, #332]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 80053c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053ca:	f003 0304 	and.w	r3, r3, #4
 80053ce:	60bb      	str	r3, [r7, #8]
 80053d0:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 80053d2:	2301      	movs	r3, #1
 80053d4:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 80053d6:	f7fe fc61 	bl	8003c9c <HAL_GetTick>
 80053da:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 80053dc:	4b4e      	ldr	r3, [pc, #312]	@ (8005518 <HAL_RCC_ClockConfig+0x28c>)
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d00f      	beq.n	8005408 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80053e8:	e008      	b.n	80053fc <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 80053ea:	f7fe fc57 	bl	8003c9c <HAL_GetTick>
 80053ee:	4602      	mov	r2, r0
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	1ad3      	subs	r3, r2, r3
 80053f4:	2b02      	cmp	r3, #2
 80053f6:	d901      	bls.n	80053fc <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 80053f8:	2303      	movs	r3, #3
 80053fa:	e12b      	b.n	8005654 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80053fc:	4b46      	ldr	r3, [pc, #280]	@ (8005518 <HAL_RCC_ClockConfig+0x28c>)
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005404:	2b00      	cmp	r3, #0
 8005406:	d0f0      	beq.n	80053ea <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005408:	7dfb      	ldrb	r3, [r7, #23]
 800540a:	2b01      	cmp	r3, #1
 800540c:	d107      	bne.n	800541e <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800540e:	4b41      	ldr	r3, [pc, #260]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 8005410:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005414:	4a3f      	ldr	r2, [pc, #252]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 8005416:	f023 0304 	bic.w	r3, r3, #4
 800541a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800541e:	4b3d      	ldr	r3, [pc, #244]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005426:	2b00      	cmp	r3, #0
 8005428:	d121      	bne.n	800546e <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e112      	b.n	8005654 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	2b02      	cmp	r3, #2
 8005434:	d107      	bne.n	8005446 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005436:	4b37      	ldr	r3, [pc, #220]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800543e:	2b00      	cmp	r3, #0
 8005440:	d115      	bne.n	800546e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e106      	b.n	8005654 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d107      	bne.n	800545e <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800544e:	4b31      	ldr	r3, [pc, #196]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 0304 	and.w	r3, r3, #4
 8005456:	2b00      	cmp	r3, #0
 8005458:	d109      	bne.n	800546e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e0fa      	b.n	8005654 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800545e:	4b2d      	ldr	r3, [pc, #180]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005466:	2b00      	cmp	r3, #0
 8005468:	d101      	bne.n	800546e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e0f2      	b.n	8005654 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 800546e:	4b29      	ldr	r3, [pc, #164]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 8005470:	69db      	ldr	r3, [r3, #28]
 8005472:	f023 0203 	bic.w	r2, r3, #3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	4926      	ldr	r1, [pc, #152]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 800547c:	4313      	orrs	r3, r2
 800547e:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8005480:	f7fe fc0c 	bl	8003c9c <HAL_GetTick>
 8005484:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	2b03      	cmp	r3, #3
 800548c:	d112      	bne.n	80054b4 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800548e:	e00a      	b.n	80054a6 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005490:	f7fe fc04 	bl	8003c9c <HAL_GetTick>
 8005494:	4602      	mov	r2, r0
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800549e:	4293      	cmp	r3, r2
 80054a0:	d901      	bls.n	80054a6 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 80054a2:	2303      	movs	r3, #3
 80054a4:	e0d6      	b.n	8005654 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80054a6:	4b1b      	ldr	r3, [pc, #108]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 80054a8:	69db      	ldr	r3, [r3, #28]
 80054aa:	f003 030c 	and.w	r3, r3, #12
 80054ae:	2b0c      	cmp	r3, #12
 80054b0:	d1ee      	bne.n	8005490 <HAL_RCC_ClockConfig+0x204>
 80054b2:	e044      	b.n	800553e <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	2b02      	cmp	r3, #2
 80054ba:	d112      	bne.n	80054e2 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80054bc:	e00a      	b.n	80054d4 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054be:	f7fe fbed 	bl	8003c9c <HAL_GetTick>
 80054c2:	4602      	mov	r2, r0
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	1ad3      	subs	r3, r2, r3
 80054c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d901      	bls.n	80054d4 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80054d0:	2303      	movs	r3, #3
 80054d2:	e0bf      	b.n	8005654 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80054d4:	4b0f      	ldr	r3, [pc, #60]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 80054d6:	69db      	ldr	r3, [r3, #28]
 80054d8:	f003 030c 	and.w	r3, r3, #12
 80054dc:	2b08      	cmp	r3, #8
 80054de:	d1ee      	bne.n	80054be <HAL_RCC_ClockConfig+0x232>
 80054e0:	e02d      	b.n	800553e <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d123      	bne.n	8005532 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80054ea:	e00a      	b.n	8005502 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054ec:	f7fe fbd6 	bl	8003c9c <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d901      	bls.n	8005502 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80054fe:	2303      	movs	r3, #3
 8005500:	e0a8      	b.n	8005654 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005502:	4b04      	ldr	r3, [pc, #16]	@ (8005514 <HAL_RCC_ClockConfig+0x288>)
 8005504:	69db      	ldr	r3, [r3, #28]
 8005506:	f003 030c 	and.w	r3, r3, #12
 800550a:	2b00      	cmp	r3, #0
 800550c:	d1ee      	bne.n	80054ec <HAL_RCC_ClockConfig+0x260>
 800550e:	e016      	b.n	800553e <HAL_RCC_ClockConfig+0x2b2>
 8005510:	40022000 	.word	0x40022000
 8005514:	46020c00 	.word	0x46020c00
 8005518:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800551c:	f7fe fbbe 	bl	8003c9c <HAL_GetTick>
 8005520:	4602      	mov	r2, r0
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	1ad3      	subs	r3, r2, r3
 8005526:	f241 3288 	movw	r2, #5000	@ 0x1388
 800552a:	4293      	cmp	r3, r2
 800552c:	d901      	bls.n	8005532 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e090      	b.n	8005654 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005532:	4b4a      	ldr	r3, [pc, #296]	@ (800565c <HAL_RCC_ClockConfig+0x3d0>)
 8005534:	69db      	ldr	r3, [r3, #28]
 8005536:	f003 030c 	and.w	r3, r3, #12
 800553a:	2b04      	cmp	r3, #4
 800553c:	d1ee      	bne.n	800551c <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 0302 	and.w	r3, r3, #2
 8005546:	2b00      	cmp	r3, #0
 8005548:	d010      	beq.n	800556c <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	689a      	ldr	r2, [r3, #8]
 800554e:	4b43      	ldr	r3, [pc, #268]	@ (800565c <HAL_RCC_ClockConfig+0x3d0>)
 8005550:	6a1b      	ldr	r3, [r3, #32]
 8005552:	f003 030f 	and.w	r3, r3, #15
 8005556:	429a      	cmp	r2, r3
 8005558:	d208      	bcs.n	800556c <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800555a:	4b40      	ldr	r3, [pc, #256]	@ (800565c <HAL_RCC_ClockConfig+0x3d0>)
 800555c:	6a1b      	ldr	r3, [r3, #32]
 800555e:	f023 020f 	bic.w	r2, r3, #15
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	493d      	ldr	r1, [pc, #244]	@ (800565c <HAL_RCC_ClockConfig+0x3d0>)
 8005568:	4313      	orrs	r3, r2
 800556a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800556c:	4b3c      	ldr	r3, [pc, #240]	@ (8005660 <HAL_RCC_ClockConfig+0x3d4>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 030f 	and.w	r3, r3, #15
 8005574:	683a      	ldr	r2, [r7, #0]
 8005576:	429a      	cmp	r2, r3
 8005578:	d210      	bcs.n	800559c <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800557a:	4b39      	ldr	r3, [pc, #228]	@ (8005660 <HAL_RCC_ClockConfig+0x3d4>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f023 020f 	bic.w	r2, r3, #15
 8005582:	4937      	ldr	r1, [pc, #220]	@ (8005660 <HAL_RCC_ClockConfig+0x3d4>)
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	4313      	orrs	r3, r2
 8005588:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800558a:	4b35      	ldr	r3, [pc, #212]	@ (8005660 <HAL_RCC_ClockConfig+0x3d4>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f003 030f 	and.w	r3, r3, #15
 8005592:	683a      	ldr	r2, [r7, #0]
 8005594:	429a      	cmp	r2, r3
 8005596:	d001      	beq.n	800559c <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e05b      	b.n	8005654 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 0304 	and.w	r3, r3, #4
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d010      	beq.n	80055ca <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	68da      	ldr	r2, [r3, #12]
 80055ac:	4b2b      	ldr	r3, [pc, #172]	@ (800565c <HAL_RCC_ClockConfig+0x3d0>)
 80055ae:	6a1b      	ldr	r3, [r3, #32]
 80055b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d208      	bcs.n	80055ca <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80055b8:	4b28      	ldr	r3, [pc, #160]	@ (800565c <HAL_RCC_ClockConfig+0x3d0>)
 80055ba:	6a1b      	ldr	r3, [r3, #32]
 80055bc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	4925      	ldr	r1, [pc, #148]	@ (800565c <HAL_RCC_ClockConfig+0x3d0>)
 80055c6:	4313      	orrs	r3, r2
 80055c8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 0308 	and.w	r3, r3, #8
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d012      	beq.n	80055fc <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	691a      	ldr	r2, [r3, #16]
 80055da:	4b20      	ldr	r3, [pc, #128]	@ (800565c <HAL_RCC_ClockConfig+0x3d0>)
 80055dc:	6a1b      	ldr	r3, [r3, #32]
 80055de:	091b      	lsrs	r3, r3, #4
 80055e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80055e4:	429a      	cmp	r2, r3
 80055e6:	d209      	bcs.n	80055fc <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80055e8:	4b1c      	ldr	r3, [pc, #112]	@ (800565c <HAL_RCC_ClockConfig+0x3d0>)
 80055ea:	6a1b      	ldr	r3, [r3, #32]
 80055ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	691b      	ldr	r3, [r3, #16]
 80055f4:	011b      	lsls	r3, r3, #4
 80055f6:	4919      	ldr	r1, [pc, #100]	@ (800565c <HAL_RCC_ClockConfig+0x3d0>)
 80055f8:	4313      	orrs	r3, r2
 80055fa:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 0310 	and.w	r3, r3, #16
 8005604:	2b00      	cmp	r3, #0
 8005606:	d010      	beq.n	800562a <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	695a      	ldr	r2, [r3, #20]
 800560c:	4b13      	ldr	r3, [pc, #76]	@ (800565c <HAL_RCC_ClockConfig+0x3d0>)
 800560e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005610:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005614:	429a      	cmp	r2, r3
 8005616:	d208      	bcs.n	800562a <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8005618:	4b10      	ldr	r3, [pc, #64]	@ (800565c <HAL_RCC_ClockConfig+0x3d0>)
 800561a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800561c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	695b      	ldr	r3, [r3, #20]
 8005624:	490d      	ldr	r1, [pc, #52]	@ (800565c <HAL_RCC_ClockConfig+0x3d0>)
 8005626:	4313      	orrs	r3, r2
 8005628:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800562a:	f000 f821 	bl	8005670 <HAL_RCC_GetSysClockFreq>
 800562e:	4602      	mov	r2, r0
 8005630:	4b0a      	ldr	r3, [pc, #40]	@ (800565c <HAL_RCC_ClockConfig+0x3d0>)
 8005632:	6a1b      	ldr	r3, [r3, #32]
 8005634:	f003 030f 	and.w	r3, r3, #15
 8005638:	490a      	ldr	r1, [pc, #40]	@ (8005664 <HAL_RCC_ClockConfig+0x3d8>)
 800563a:	5ccb      	ldrb	r3, [r1, r3]
 800563c:	fa22 f303 	lsr.w	r3, r2, r3
 8005640:	4a09      	ldr	r2, [pc, #36]	@ (8005668 <HAL_RCC_ClockConfig+0x3dc>)
 8005642:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005644:	4b09      	ldr	r3, [pc, #36]	@ (800566c <HAL_RCC_ClockConfig+0x3e0>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4618      	mov	r0, r3
 800564a:	f7fe fa9d 	bl	8003b88 <HAL_InitTick>
 800564e:	4603      	mov	r3, r0
 8005650:	73fb      	strb	r3, [r7, #15]

  return status;
 8005652:	7bfb      	ldrb	r3, [r7, #15]
}
 8005654:	4618      	mov	r0, r3
 8005656:	3718      	adds	r7, #24
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}
 800565c:	46020c00 	.word	0x46020c00
 8005660:	40022000 	.word	0x40022000
 8005664:	08010640 	.word	0x08010640
 8005668:	20000008 	.word	0x20000008
 800566c:	2000000c 	.word	0x2000000c

08005670 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005670:	b480      	push	{r7}
 8005672:	b08b      	sub	sp, #44	@ 0x2c
 8005674:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8005676:	2300      	movs	r3, #0
 8005678:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800567a:	2300      	movs	r3, #0
 800567c:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800567e:	4b78      	ldr	r3, [pc, #480]	@ (8005860 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005680:	69db      	ldr	r3, [r3, #28]
 8005682:	f003 030c 	and.w	r3, r3, #12
 8005686:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005688:	4b75      	ldr	r3, [pc, #468]	@ (8005860 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800568a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800568c:	f003 0303 	and.w	r3, r3, #3
 8005690:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d005      	beq.n	80056a4 <HAL_RCC_GetSysClockFreq+0x34>
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	2b0c      	cmp	r3, #12
 800569c:	d121      	bne.n	80056e2 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d11e      	bne.n	80056e2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80056a4:	4b6e      	ldr	r3, [pc, #440]	@ (8005860 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d107      	bne.n	80056c0 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80056b0:	4b6b      	ldr	r3, [pc, #428]	@ (8005860 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80056b2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80056b6:	0b1b      	lsrs	r3, r3, #12
 80056b8:	f003 030f 	and.w	r3, r3, #15
 80056bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80056be:	e005      	b.n	80056cc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80056c0:	4b67      	ldr	r3, [pc, #412]	@ (8005860 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	0f1b      	lsrs	r3, r3, #28
 80056c6:	f003 030f 	and.w	r3, r3, #15
 80056ca:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80056cc:	4a65      	ldr	r2, [pc, #404]	@ (8005864 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80056ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056d4:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80056d6:	69bb      	ldr	r3, [r7, #24]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d110      	bne.n	80056fe <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80056dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056de:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80056e0:	e00d      	b.n	80056fe <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80056e2:	4b5f      	ldr	r3, [pc, #380]	@ (8005860 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80056e4:	69db      	ldr	r3, [r3, #28]
 80056e6:	f003 030c 	and.w	r3, r3, #12
 80056ea:	2b04      	cmp	r3, #4
 80056ec:	d102      	bne.n	80056f4 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80056ee:	4b5e      	ldr	r3, [pc, #376]	@ (8005868 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80056f0:	623b      	str	r3, [r7, #32]
 80056f2:	e004      	b.n	80056fe <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80056f4:	69bb      	ldr	r3, [r7, #24]
 80056f6:	2b08      	cmp	r3, #8
 80056f8:	d101      	bne.n	80056fe <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80056fa:	4b5b      	ldr	r3, [pc, #364]	@ (8005868 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80056fc:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80056fe:	69bb      	ldr	r3, [r7, #24]
 8005700:	2b0c      	cmp	r3, #12
 8005702:	f040 80a5 	bne.w	8005850 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005706:	4b56      	ldr	r3, [pc, #344]	@ (8005860 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800570a:	f003 0303 	and.w	r3, r3, #3
 800570e:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8005710:	4b53      	ldr	r3, [pc, #332]	@ (8005860 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005714:	0a1b      	lsrs	r3, r3, #8
 8005716:	f003 030f 	and.w	r3, r3, #15
 800571a:	3301      	adds	r3, #1
 800571c:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800571e:	4b50      	ldr	r3, [pc, #320]	@ (8005860 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005720:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005722:	091b      	lsrs	r3, r3, #4
 8005724:	f003 0301 	and.w	r3, r3, #1
 8005728:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800572a:	4b4d      	ldr	r3, [pc, #308]	@ (8005860 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800572c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800572e:	08db      	lsrs	r3, r3, #3
 8005730:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005734:	68ba      	ldr	r2, [r7, #8]
 8005736:	fb02 f303 	mul.w	r3, r2, r3
 800573a:	ee07 3a90 	vmov	s15, r3
 800573e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005742:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	2b02      	cmp	r3, #2
 800574a:	d003      	beq.n	8005754 <HAL_RCC_GetSysClockFreq+0xe4>
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	2b03      	cmp	r3, #3
 8005750:	d022      	beq.n	8005798 <HAL_RCC_GetSysClockFreq+0x128>
 8005752:	e043      	b.n	80057dc <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	ee07 3a90 	vmov	s15, r3
 800575a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800575e:	eddf 6a43 	vldr	s13, [pc, #268]	@ 800586c <HAL_RCC_GetSysClockFreq+0x1fc>
 8005762:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005766:	4b3e      	ldr	r3, [pc, #248]	@ (8005860 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005768:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800576a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800576e:	ee07 3a90 	vmov	s15, r3
 8005772:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005776:	ed97 6a01 	vldr	s12, [r7, #4]
 800577a:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8005870 <HAL_RCC_GetSysClockFreq+0x200>
 800577e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005782:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005786:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800578a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800578e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005792:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005796:	e046      	b.n	8005826 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	ee07 3a90 	vmov	s15, r3
 800579e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057a2:	eddf 6a32 	vldr	s13, [pc, #200]	@ 800586c <HAL_RCC_GetSysClockFreq+0x1fc>
 80057a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057aa:	4b2d      	ldr	r3, [pc, #180]	@ (8005860 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80057ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057b2:	ee07 3a90 	vmov	s15, r3
 80057b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80057ba:	ed97 6a01 	vldr	s12, [r7, #4]
 80057be:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8005870 <HAL_RCC_GetSysClockFreq+0x200>
 80057c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80057c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80057ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80057d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80057da:	e024      	b.n	8005826 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80057dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057de:	ee07 3a90 	vmov	s15, r3
 80057e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	ee07 3a90 	vmov	s15, r3
 80057ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057f4:	4b1a      	ldr	r3, [pc, #104]	@ (8005860 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80057f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057fc:	ee07 3a90 	vmov	s15, r3
 8005800:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005804:	ed97 6a01 	vldr	s12, [r7, #4]
 8005808:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8005870 <HAL_RCC_GetSysClockFreq+0x200>
 800580c:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005810:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005814:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005818:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800581c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005820:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005824:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8005826:	4b0e      	ldr	r3, [pc, #56]	@ (8005860 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800582a:	0e1b      	lsrs	r3, r3, #24
 800582c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005830:	3301      	adds	r3, #1
 8005832:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	ee07 3a90 	vmov	s15, r3
 800583a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800583e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005842:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005846:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800584a:	ee17 3a90 	vmov	r3, s15
 800584e:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8005850:	6a3b      	ldr	r3, [r7, #32]
}
 8005852:	4618      	mov	r0, r3
 8005854:	372c      	adds	r7, #44	@ 0x2c
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr
 800585e:	bf00      	nop
 8005860:	46020c00 	.word	0x46020c00
 8005864:	08010658 	.word	0x08010658
 8005868:	00f42400 	.word	0x00f42400
 800586c:	4b742400 	.word	0x4b742400
 8005870:	46000000 	.word	0x46000000

08005874 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005878:	f7ff fefa 	bl	8005670 <HAL_RCC_GetSysClockFreq>
 800587c:	4602      	mov	r2, r0
 800587e:	4b07      	ldr	r3, [pc, #28]	@ (800589c <HAL_RCC_GetHCLKFreq+0x28>)
 8005880:	6a1b      	ldr	r3, [r3, #32]
 8005882:	f003 030f 	and.w	r3, r3, #15
 8005886:	4906      	ldr	r1, [pc, #24]	@ (80058a0 <HAL_RCC_GetHCLKFreq+0x2c>)
 8005888:	5ccb      	ldrb	r3, [r1, r3]
 800588a:	fa22 f303 	lsr.w	r3, r2, r3
 800588e:	4a05      	ldr	r2, [pc, #20]	@ (80058a4 <HAL_RCC_GetHCLKFreq+0x30>)
 8005890:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8005892:	4b04      	ldr	r3, [pc, #16]	@ (80058a4 <HAL_RCC_GetHCLKFreq+0x30>)
 8005894:	681b      	ldr	r3, [r3, #0]
}
 8005896:	4618      	mov	r0, r3
 8005898:	bd80      	pop	{r7, pc}
 800589a:	bf00      	nop
 800589c:	46020c00 	.word	0x46020c00
 80058a0:	08010640 	.word	0x08010640
 80058a4:	20000008 	.word	0x20000008

080058a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 80058ac:	f7ff ffe2 	bl	8005874 <HAL_RCC_GetHCLKFreq>
 80058b0:	4602      	mov	r2, r0
 80058b2:	4b05      	ldr	r3, [pc, #20]	@ (80058c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80058b4:	6a1b      	ldr	r3, [r3, #32]
 80058b6:	091b      	lsrs	r3, r3, #4
 80058b8:	f003 0307 	and.w	r3, r3, #7
 80058bc:	4903      	ldr	r1, [pc, #12]	@ (80058cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80058be:	5ccb      	ldrb	r3, [r1, r3]
 80058c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	bd80      	pop	{r7, pc}
 80058c8:	46020c00 	.word	0x46020c00
 80058cc:	08010650 	.word	0x08010650

080058d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 80058d4:	f7ff ffce 	bl	8005874 <HAL_RCC_GetHCLKFreq>
 80058d8:	4602      	mov	r2, r0
 80058da:	4b05      	ldr	r3, [pc, #20]	@ (80058f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80058dc:	6a1b      	ldr	r3, [r3, #32]
 80058de:	0a1b      	lsrs	r3, r3, #8
 80058e0:	f003 0307 	and.w	r3, r3, #7
 80058e4:	4903      	ldr	r1, [pc, #12]	@ (80058f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80058e6:	5ccb      	ldrb	r3, [r1, r3]
 80058e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	46020c00 	.word	0x46020c00
 80058f4:	08010650 	.word	0x08010650

080058f8 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 80058fc:	f7ff ffba 	bl	8005874 <HAL_RCC_GetHCLKFreq>
 8005900:	4602      	mov	r2, r0
 8005902:	4b05      	ldr	r3, [pc, #20]	@ (8005918 <HAL_RCC_GetPCLK3Freq+0x20>)
 8005904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005906:	091b      	lsrs	r3, r3, #4
 8005908:	f003 0307 	and.w	r3, r3, #7
 800590c:	4903      	ldr	r1, [pc, #12]	@ (800591c <HAL_RCC_GetPCLK3Freq+0x24>)
 800590e:	5ccb      	ldrb	r3, [r1, r3]
 8005910:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005914:	4618      	mov	r0, r3
 8005916:	bd80      	pop	{r7, pc}
 8005918:	46020c00 	.word	0x46020c00
 800591c:	08010650 	.word	0x08010650

08005920 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b086      	sub	sp, #24
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005928:	4b3e      	ldr	r3, [pc, #248]	@ (8005a24 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800592a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800592e:	f003 0304 	and.w	r3, r3, #4
 8005932:	2b00      	cmp	r3, #0
 8005934:	d003      	beq.n	800593e <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005936:	f7fe fdbf 	bl	80044b8 <HAL_PWREx_GetVoltageRange>
 800593a:	6178      	str	r0, [r7, #20]
 800593c:	e019      	b.n	8005972 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800593e:	4b39      	ldr	r3, [pc, #228]	@ (8005a24 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005940:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005944:	4a37      	ldr	r2, [pc, #220]	@ (8005a24 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005946:	f043 0304 	orr.w	r3, r3, #4
 800594a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800594e:	4b35      	ldr	r3, [pc, #212]	@ (8005a24 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005950:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005954:	f003 0304 	and.w	r3, r3, #4
 8005958:	60fb      	str	r3, [r7, #12]
 800595a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800595c:	f7fe fdac 	bl	80044b8 <HAL_PWREx_GetVoltageRange>
 8005960:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005962:	4b30      	ldr	r3, [pc, #192]	@ (8005a24 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005964:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005968:	4a2e      	ldr	r2, [pc, #184]	@ (8005a24 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800596a:	f023 0304 	bic.w	r3, r3, #4
 800596e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005978:	d003      	beq.n	8005982 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005980:	d109      	bne.n	8005996 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005988:	d202      	bcs.n	8005990 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800598a:	2301      	movs	r3, #1
 800598c:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800598e:	e033      	b.n	80059f8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8005990:	2300      	movs	r3, #0
 8005992:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8005994:	e030      	b.n	80059f8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800599c:	d208      	bcs.n	80059b0 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059a4:	d102      	bne.n	80059ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80059a6:	2303      	movs	r3, #3
 80059a8:	613b      	str	r3, [r7, #16]
 80059aa:	e025      	b.n	80059f8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	e035      	b.n	8005a1c <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80059b6:	d90f      	bls.n	80059d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d109      	bne.n	80059d2 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80059c4:	d902      	bls.n	80059cc <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80059c6:	2300      	movs	r3, #0
 80059c8:	613b      	str	r3, [r7, #16]
 80059ca:	e015      	b.n	80059f8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80059cc:	2301      	movs	r3, #1
 80059ce:	613b      	str	r3, [r7, #16]
 80059d0:	e012      	b.n	80059f8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80059d2:	2300      	movs	r3, #0
 80059d4:	613b      	str	r3, [r7, #16]
 80059d6:	e00f      	b.n	80059f8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059de:	d109      	bne.n	80059f4 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059e6:	d102      	bne.n	80059ee <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 80059e8:	2301      	movs	r3, #1
 80059ea:	613b      	str	r3, [r7, #16]
 80059ec:	e004      	b.n	80059f8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 80059ee:	2302      	movs	r3, #2
 80059f0:	613b      	str	r3, [r7, #16]
 80059f2:	e001      	b.n	80059f8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80059f4:	2301      	movs	r3, #1
 80059f6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80059f8:	4b0b      	ldr	r3, [pc, #44]	@ (8005a28 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f023 020f 	bic.w	r2, r3, #15
 8005a00:	4909      	ldr	r1, [pc, #36]	@ (8005a28 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8005a08:	4b07      	ldr	r3, [pc, #28]	@ (8005a28 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f003 030f 	and.w	r3, r3, #15
 8005a10:	693a      	ldr	r2, [r7, #16]
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d001      	beq.n	8005a1a <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e000      	b.n	8005a1c <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3718      	adds	r7, #24
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}
 8005a24:	46020c00 	.word	0x46020c00
 8005a28:	40022000 	.word	0x40022000

08005a2c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8005a2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a30:	b0b6      	sub	sp, #216	@ 0xd8
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005a38:	2300      	movs	r3, #0
 8005a3a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005a3e:	2300      	movs	r3, #0
 8005a40:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005a44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a4c:	f002 0401 	and.w	r4, r2, #1
 8005a50:	2500      	movs	r5, #0
 8005a52:	ea54 0305 	orrs.w	r3, r4, r5
 8005a56:	d00b      	beq.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8005a58:	4bc5      	ldr	r3, [pc, #788]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005a5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a5e:	f023 0103 	bic.w	r1, r3, #3
 8005a62:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005a66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a68:	4ac1      	ldr	r2, [pc, #772]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005a6a:	430b      	orrs	r3, r1
 8005a6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005a70:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a78:	f002 0804 	and.w	r8, r2, #4
 8005a7c:	f04f 0900 	mov.w	r9, #0
 8005a80:	ea58 0309 	orrs.w	r3, r8, r9
 8005a84:	d00b      	beq.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8005a86:	4bba      	ldr	r3, [pc, #744]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005a88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a8c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005a90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005a94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a96:	4ab6      	ldr	r2, [pc, #728]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005a98:	430b      	orrs	r3, r1
 8005a9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005a9e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa6:	f002 0a08 	and.w	sl, r2, #8
 8005aaa:	f04f 0b00 	mov.w	fp, #0
 8005aae:	ea5a 030b 	orrs.w	r3, sl, fp
 8005ab2:	d00b      	beq.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8005ab4:	4bae      	ldr	r3, [pc, #696]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005ab6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005aba:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005abe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ac4:	4aaa      	ldr	r2, [pc, #680]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005ac6:	430b      	orrs	r3, r1
 8005ac8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005acc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad4:	f002 0310 	and.w	r3, r2, #16
 8005ad8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005adc:	2300      	movs	r3, #0
 8005ade:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005ae2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005ae6:	460b      	mov	r3, r1
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	d00b      	beq.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8005aec:	4ba0      	ldr	r3, [pc, #640]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005aee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005af2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005af6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005afa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005afc:	4a9c      	ldr	r2, [pc, #624]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005afe:	430b      	orrs	r3, r1
 8005b00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b04:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b0c:	f002 0320 	and.w	r3, r2, #32
 8005b10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b14:	2300      	movs	r3, #0
 8005b16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b1a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005b1e:	460b      	mov	r3, r1
 8005b20:	4313      	orrs	r3, r2
 8005b22:	d00b      	beq.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8005b24:	4b92      	ldr	r3, [pc, #584]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005b26:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005b2a:	f023 0107 	bic.w	r1, r3, #7
 8005b2e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b34:	4a8e      	ldr	r2, [pc, #568]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005b36:	430b      	orrs	r3, r1
 8005b38:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b3c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b44:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005b48:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005b52:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005b56:	460b      	mov	r3, r1
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	d00b      	beq.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8005b5c:	4b84      	ldr	r3, [pc, #528]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005b5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005b62:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8005b66:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b6c:	4a80      	ldr	r2, [pc, #512]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005b6e:	430b      	orrs	r3, r1
 8005b70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b7c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005b80:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005b84:	2300      	movs	r3, #0
 8005b86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005b8a:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005b8e:	460b      	mov	r3, r1
 8005b90:	4313      	orrs	r3, r2
 8005b92:	d00b      	beq.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8005b94:	4b76      	ldr	r3, [pc, #472]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005b96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005b9a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005b9e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005ba2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005ba4:	4a72      	ldr	r2, [pc, #456]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005ba6:	430b      	orrs	r3, r1
 8005ba8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005bac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb4:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8005bb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005bc2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005bc6:	460b      	mov	r3, r1
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	d00b      	beq.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8005bcc:	4b68      	ldr	r3, [pc, #416]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005bce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005bd2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005bd6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005bda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bdc:	4a64      	ldr	r2, [pc, #400]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005bde:	430b      	orrs	r3, r1
 8005be0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005be4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bec:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005bf0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005bfa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005bfe:	460b      	mov	r3, r1
 8005c00:	4313      	orrs	r3, r2
 8005c02:	d00b      	beq.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8005c04:	4b5a      	ldr	r3, [pc, #360]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005c06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c0a:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8005c0e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c14:	4a56      	ldr	r2, [pc, #344]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005c16:	430b      	orrs	r3, r1
 8005c18:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005c1c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c24:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8005c28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005c32:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005c36:	460b      	mov	r3, r1
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	d00b      	beq.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8005c3c:	4b4c      	ldr	r3, [pc, #304]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005c3e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005c42:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8005c46:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c4c:	4a48      	ldr	r2, [pc, #288]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005c4e:	430b      	orrs	r3, r1
 8005c50:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005c54:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c5c:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005c60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005c64:	2300      	movs	r3, #0
 8005c66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005c6a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005c6e:	460b      	mov	r3, r1
 8005c70:	4313      	orrs	r3, r2
 8005c72:	d00b      	beq.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8005c74:	4b3e      	ldr	r3, [pc, #248]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005c76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c7a:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8005c7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c82:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c84:	4a3a      	ldr	r2, [pc, #232]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005c86:	430b      	orrs	r3, r1
 8005c88:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8005c8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c94:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005c98:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005c9e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005ca2:	460b      	mov	r3, r1
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	d00b      	beq.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8005ca8:	4b31      	ldr	r3, [pc, #196]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005caa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005cae:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005cb2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005cb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005cb8:	4a2d      	ldr	r2, [pc, #180]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005cba:	430b      	orrs	r3, r1
 8005cbc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005cc0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc8:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005ccc:	673b      	str	r3, [r7, #112]	@ 0x70
 8005cce:	2300      	movs	r3, #0
 8005cd0:	677b      	str	r3, [r7, #116]	@ 0x74
 8005cd2:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005cd6:	460b      	mov	r3, r1
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	d04f      	beq.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8005cdc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005ce0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ce4:	2b80      	cmp	r3, #128	@ 0x80
 8005ce6:	d02d      	beq.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8005ce8:	2b80      	cmp	r3, #128	@ 0x80
 8005cea:	d827      	bhi.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8005cec:	2b60      	cmp	r3, #96	@ 0x60
 8005cee:	d02b      	beq.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8005cf0:	2b60      	cmp	r3, #96	@ 0x60
 8005cf2:	d823      	bhi.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8005cf4:	2b40      	cmp	r3, #64	@ 0x40
 8005cf6:	d006      	beq.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8005cf8:	2b40      	cmp	r3, #64	@ 0x40
 8005cfa:	d81f      	bhi.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d009      	beq.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8005d00:	2b20      	cmp	r3, #32
 8005d02:	d011      	beq.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8005d04:	e01a      	b.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x310>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005d06:	4b1a      	ldr	r3, [pc, #104]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d0a:	4a19      	ldr	r2, [pc, #100]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005d0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d10:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005d12:	e01a      	b.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d14:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005d18:	3308      	adds	r3, #8
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	f002 f914 	bl	8007f48 <RCCEx_PLL2_Config>
 8005d20:	4603      	mov	r3, r0
 8005d22:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005d26:	e010      	b.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005d28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005d2c:	332c      	adds	r3, #44	@ 0x2c
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f002 f9a2 	bl	8008078 <RCCEx_PLL3_Config>
 8005d34:	4603      	mov	r3, r0
 8005d36:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005d3a:	e006      	b.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x31e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005d42:	e002      	b.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 8005d44:	bf00      	nop
 8005d46:	e000      	b.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 8005d48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d4a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d110      	bne.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x348>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8005d52:	4b07      	ldr	r3, [pc, #28]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005d54:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005d58:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8005d5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005d60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d64:	4a02      	ldr	r2, [pc, #8]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005d66:	430b      	orrs	r3, r1
 8005d68:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005d6c:	e006      	b.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x350>
 8005d6e:	bf00      	nop
 8005d70:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d74:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005d78:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8005d7c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d84:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005d88:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005d8e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005d92:	460b      	mov	r3, r1
 8005d94:	4313      	orrs	r3, r2
 8005d96:	d046      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8005d98:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005d9c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005da0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005da4:	d028      	beq.n	8005df8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8005da6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005daa:	d821      	bhi.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8005dac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005db0:	d022      	beq.n	8005df8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8005db2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005db6:	d81b      	bhi.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8005db8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005dbc:	d01c      	beq.n	8005df8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8005dbe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005dc2:	d815      	bhi.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8005dc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dc8:	d008      	beq.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 8005dca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dce:	d80f      	bhi.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d011      	beq.n	8005df8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8005dd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dd8:	d00e      	beq.n	8005df8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8005dda:	e009      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005ddc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005de0:	3308      	adds	r3, #8
 8005de2:	4618      	mov	r0, r3
 8005de4:	f002 f8b0 	bl	8007f48 <RCCEx_PLL2_Config>
 8005de8:	4603      	mov	r3, r0
 8005dea:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005dee:	e004      	b.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005df6:	e000      	b.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
        break;
 8005df8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dfa:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d10d      	bne.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005e02:	4bb6      	ldr	r3, [pc, #728]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005e04:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005e08:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005e0c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e10:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005e14:	4ab1      	ldr	r2, [pc, #708]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005e16:	430b      	orrs	r3, r1
 8005e18:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005e1c:	e003      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e1e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005e22:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8005e26:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e2e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005e32:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e34:	2300      	movs	r3, #0
 8005e36:	667b      	str	r3, [r7, #100]	@ 0x64
 8005e38:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005e3c:	460b      	mov	r3, r1
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	d03e      	beq.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8005e42:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e4a:	2b04      	cmp	r3, #4
 8005e4c:	d81d      	bhi.n	8005e8a <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8005e4e:	a201      	add	r2, pc, #4	@ (adr r2, 8005e54 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8005e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e54:	08005e93 	.word	0x08005e93
 8005e58:	08005e69 	.word	0x08005e69
 8005e5c:	08005e77 	.word	0x08005e77
 8005e60:	08005e93 	.word	0x08005e93
 8005e64:	08005e93 	.word	0x08005e93
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005e68:	4b9c      	ldr	r3, [pc, #624]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e6c:	4a9b      	ldr	r2, [pc, #620]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005e6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e72:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005e74:	e00e      	b.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005e76:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e7a:	332c      	adds	r3, #44	@ 0x2c
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f002 f8fb 	bl	8008078 <RCCEx_PLL3_Config>
 8005e82:	4603      	mov	r3, r0
 8005e84:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005e88:	e004      	b.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005e90:	e000      	b.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x468>
        break;
 8005e92:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005e94:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d10d      	bne.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8005e9c:	4b8f      	ldr	r3, [pc, #572]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005e9e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005ea2:	f023 0107 	bic.w	r1, r3, #7
 8005ea6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005eaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005eae:	4a8b      	ldr	r2, [pc, #556]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005eb0:	430b      	orrs	r3, r1
 8005eb2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005eb6:	e003      	b.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x494>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eb8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005ebc:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8005ec0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec8:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005ecc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005ece:	2300      	movs	r3, #0
 8005ed0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ed2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	d04a      	beq.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x546>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8005edc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ee4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005ee8:	d028      	beq.n	8005f3c <HAL_RCCEx_PeriphCLKConfig+0x510>
 8005eea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005eee:	d821      	bhi.n	8005f34 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8005ef0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005ef4:	d024      	beq.n	8005f40 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005ef6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005efa:	d81b      	bhi.n	8005f34 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8005efc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f00:	d00e      	beq.n	8005f20 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8005f02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f06:	d815      	bhi.n	8005f34 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d01b      	beq.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8005f0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f10:	d110      	bne.n	8005f34 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005f12:	4b72      	ldr	r3, [pc, #456]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f16:	4a71      	ldr	r2, [pc, #452]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005f18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f1c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005f1e:	e012      	b.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005f20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005f24:	332c      	adds	r3, #44	@ 0x2c
 8005f26:	4618      	mov	r0, r3
 8005f28:	f002 f8a6 	bl	8008078 <RCCEx_PLL3_Config>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005f32:	e008      	b.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005f3a:	e004      	b.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8005f3c:	bf00      	nop
 8005f3e:	e002      	b.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8005f40:	bf00      	nop
 8005f42:	e000      	b.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8005f44:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005f46:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d10d      	bne.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x53e>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8005f4e:	4b63      	ldr	r3, [pc, #396]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005f50:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005f54:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005f58:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f60:	4a5e      	ldr	r2, [pc, #376]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005f62:	430b      	orrs	r3, r1
 8005f64:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005f68:	e003      	b.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x546>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f6a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005f6e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f72:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f7a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005f7e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f80:	2300      	movs	r3, #0
 8005f82:	657b      	str	r3, [r7, #84]	@ 0x54
 8005f84:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005f88:	460b      	mov	r3, r1
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	f000 80ba 	beq.w	8006104 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f90:	2300      	movs	r3, #0
 8005f92:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f96:	4b51      	ldr	r3, [pc, #324]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005f98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f9c:	f003 0304 	and.w	r3, r3, #4
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d113      	bne.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fa4:	4b4d      	ldr	r3, [pc, #308]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005fa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005faa:	4a4c      	ldr	r2, [pc, #304]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005fac:	f043 0304 	orr.w	r3, r3, #4
 8005fb0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005fb4:	4b49      	ldr	r3, [pc, #292]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005fb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fba:	f003 0304 	and.w	r3, r3, #4
 8005fbe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005fc2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
      pwrclkchanged = SET;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005fcc:	4b44      	ldr	r3, [pc, #272]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8005fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fd0:	4a43      	ldr	r2, [pc, #268]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8005fd2:	f043 0301 	orr.w	r3, r3, #1
 8005fd6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005fd8:	f7fd fe60 	bl	8003c9c <HAL_GetTick>
 8005fdc:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005fe0:	e00b      	b.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fe2:	f7fd fe5b 	bl	8003c9c <HAL_GetTick>
 8005fe6:	4602      	mov	r2, r0
 8005fe8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005fec:	1ad3      	subs	r3, r2, r3
 8005fee:	2b02      	cmp	r3, #2
 8005ff0:	d903      	bls.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        ret = HAL_TIMEOUT;
 8005ff2:	2303      	movs	r3, #3
 8005ff4:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005ff8:	e005      	b.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x5da>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005ffa:	4b39      	ldr	r3, [pc, #228]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8005ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ffe:	f003 0301 	and.w	r3, r3, #1
 8006002:	2b00      	cmp	r3, #0
 8006004:	d0ed      	beq.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      }
    }

    if (ret == HAL_OK)
 8006006:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800600a:	2b00      	cmp	r3, #0
 800600c:	d16a      	bne.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800600e:	4b33      	ldr	r3, [pc, #204]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006010:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006014:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006018:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800601c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006020:	2b00      	cmp	r3, #0
 8006022:	d023      	beq.n	800606c <HAL_RCCEx_PeriphCLKConfig+0x640>
 8006024:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006028:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 800602c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006030:	4293      	cmp	r3, r2
 8006032:	d01b      	beq.n	800606c <HAL_RCCEx_PeriphCLKConfig+0x640>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006034:	4b29      	ldr	r3, [pc, #164]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006036:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800603a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800603e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006042:	4b26      	ldr	r3, [pc, #152]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006044:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006048:	4a24      	ldr	r2, [pc, #144]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800604a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800604e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006052:	4b22      	ldr	r3, [pc, #136]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006054:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006058:	4a20      	ldr	r2, [pc, #128]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800605a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800605e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006062:	4a1e      	ldr	r2, [pc, #120]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006064:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006068:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800606c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006070:	f003 0301 	and.w	r3, r3, #1
 8006074:	2b00      	cmp	r3, #0
 8006076:	d019      	beq.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x680>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006078:	f7fd fe10 	bl	8003c9c <HAL_GetTick>
 800607c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006080:	e00d      	b.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006082:	f7fd fe0b 	bl	8003c9c <HAL_GetTick>
 8006086:	4602      	mov	r2, r0
 8006088:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800608c:	1ad2      	subs	r2, r2, r3
 800608e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006092:	429a      	cmp	r2, r3
 8006094:	d903      	bls.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
            break;
 800609c:	e006      	b.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x680>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800609e:	4b0f      	ldr	r3, [pc, #60]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80060a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060a4:	f003 0302 	and.w	r3, r3, #2
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d0ea      	beq.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if (ret == HAL_OK)
 80060ac:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d10d      	bne.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80060b4:	4b09      	ldr	r3, [pc, #36]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80060b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060ba:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80060be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80060c2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80060c6:	4a05      	ldr	r2, [pc, #20]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80060c8:	430b      	orrs	r3, r1
 80060ca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80060ce:	e00d      	b.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80060d0:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80060d4:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
 80060d8:	e008      	b.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 80060da:	bf00      	nop
 80060dc:	46020c00 	.word	0x46020c00
 80060e0:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060e4:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80060e8:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80060ec:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d107      	bne.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060f4:	4bb2      	ldr	r3, [pc, #712]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80060f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060fa:	4ab1      	ldr	r2, [pc, #708]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80060fc:	f023 0304 	bic.w	r3, r3, #4
 8006100:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8006104:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800610c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006110:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006112:	2300      	movs	r3, #0
 8006114:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006116:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800611a:	460b      	mov	r3, r1
 800611c:	4313      	orrs	r3, r2
 800611e:	d042      	beq.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x77a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8006120:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006124:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006128:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800612c:	d022      	beq.n	8006174 <HAL_RCCEx_PeriphCLKConfig+0x748>
 800612e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006132:	d81b      	bhi.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8006134:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006138:	d011      	beq.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x732>
 800613a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800613e:	d815      	bhi.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8006140:	2b00      	cmp	r3, #0
 8006142:	d019      	beq.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8006144:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006148:	d110      	bne.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x740>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800614a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800614e:	3308      	adds	r3, #8
 8006150:	4618      	mov	r0, r3
 8006152:	f001 fef9 	bl	8007f48 <RCCEx_PLL2_Config>
 8006156:	4603      	mov	r3, r0
 8006158:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800615c:	e00d      	b.n	800617a <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800615e:	4b98      	ldr	r3, [pc, #608]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8006160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006162:	4a97      	ldr	r2, [pc, #604]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8006164:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006168:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800616a:	e006      	b.n	800617a <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006172:	e002      	b.n	800617a <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8006174:	bf00      	nop
 8006176:	e000      	b.n	800617a <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8006178:	bf00      	nop
    }
    if (ret == HAL_OK)
 800617a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800617e:	2b00      	cmp	r3, #0
 8006180:	d10d      	bne.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x772>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8006182:	4b8f      	ldr	r3, [pc, #572]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8006184:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006188:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800618c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006190:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006194:	4a8a      	ldr	r2, [pc, #552]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8006196:	430b      	orrs	r3, r1
 8006198:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800619c:	e003      	b.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x77a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800619e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80061a2:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80061a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80061aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ae:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80061b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80061b4:	2300      	movs	r3, #0
 80061b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80061b8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80061bc:	460b      	mov	r3, r1
 80061be:	4313      	orrs	r3, r2
 80061c0:	d02d      	beq.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x7f2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80061c2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80061c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061ce:	d00b      	beq.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 80061d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061d4:	d804      	bhi.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d008      	beq.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 80061da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061de:	d007      	beq.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80061e6:	e004      	b.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 80061e8:	bf00      	nop
 80061ea:	e002      	b.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 80061ec:	bf00      	nop
 80061ee:	e000      	b.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 80061f0:	bf00      	nop
    }
    if (ret == HAL_OK)
 80061f2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d10d      	bne.n	8006216 <HAL_RCCEx_PeriphCLKConfig+0x7ea>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80061fa:	4b71      	ldr	r3, [pc, #452]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80061fc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006200:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006204:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006208:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800620c:	4a6c      	ldr	r2, [pc, #432]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800620e:	430b      	orrs	r3, r1
 8006210:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006214:	e003      	b.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x7f2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006216:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800621a:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 800621e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006226:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800622a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800622c:	2300      	movs	r3, #0
 800622e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006230:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006234:	460b      	mov	r3, r1
 8006236:	4313      	orrs	r3, r2
 8006238:	d00c      	beq.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 800623a:	4b61      	ldr	r3, [pc, #388]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800623c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006240:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8006244:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006248:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800624c:	4a5c      	ldr	r2, [pc, #368]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800624e:	430b      	orrs	r3, r1
 8006250:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8006254:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800625c:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006260:	633b      	str	r3, [r7, #48]	@ 0x30
 8006262:	2300      	movs	r3, #0
 8006264:	637b      	str	r3, [r7, #52]	@ 0x34
 8006266:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800626a:	460b      	mov	r3, r1
 800626c:	4313      	orrs	r3, r2
 800626e:	d019      	beq.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x878>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8006270:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006274:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006278:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800627c:	d105      	bne.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800627e:	4b50      	ldr	r3, [pc, #320]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8006280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006282:	4a4f      	ldr	r2, [pc, #316]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8006284:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006288:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 800628a:	4b4d      	ldr	r3, [pc, #308]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800628c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006290:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006294:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006298:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800629c:	4a48      	ldr	r2, [pc, #288]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800629e:	430b      	orrs	r3, r1
 80062a0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80062a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80062a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ac:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80062b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80062b2:	2300      	movs	r3, #0
 80062b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062b6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80062ba:	460b      	mov	r3, r1
 80062bc:	4313      	orrs	r3, r2
 80062be:	d00c      	beq.n	80062da <HAL_RCCEx_PeriphCLKConfig+0x8ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80062c0:	4b3f      	ldr	r3, [pc, #252]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80062c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80062c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80062ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80062ce:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80062d2:	493b      	ldr	r1, [pc, #236]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80062d4:	4313      	orrs	r3, r2
 80062d6:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80062da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80062de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e2:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80062e6:	623b      	str	r3, [r7, #32]
 80062e8:	2300      	movs	r3, #0
 80062ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80062ec:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80062f0:	460b      	mov	r3, r1
 80062f2:	4313      	orrs	r3, r2
 80062f4:	d00c      	beq.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80062f6:	4b32      	ldr	r3, [pc, #200]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80062f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80062fc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006300:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006304:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006308:	492d      	ldr	r1, [pc, #180]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800630a:	4313      	orrs	r3, r2
 800630c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8006310:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006318:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800631c:	61bb      	str	r3, [r7, #24]
 800631e:	2300      	movs	r3, #0
 8006320:	61fb      	str	r3, [r7, #28]
 8006322:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006326:	460b      	mov	r3, r1
 8006328:	4313      	orrs	r3, r2
 800632a:	d00c      	beq.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x91a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800632c:	4b24      	ldr	r3, [pc, #144]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800632e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006332:	f023 0218 	bic.w	r2, r3, #24
 8006336:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800633a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800633e:	4920      	ldr	r1, [pc, #128]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8006340:	4313      	orrs	r3, r2
 8006342:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006346:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800634a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800634e:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8006352:	613b      	str	r3, [r7, #16]
 8006354:	2300      	movs	r3, #0
 8006356:	617b      	str	r3, [r7, #20]
 8006358:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800635c:	460b      	mov	r3, r1
 800635e:	4313      	orrs	r3, r2
 8006360:	d034      	beq.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x9a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8006362:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006366:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800636a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800636e:	d105      	bne.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x950>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006370:	4b13      	ldr	r3, [pc, #76]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8006372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006374:	4a12      	ldr	r2, [pc, #72]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8006376:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800637a:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 800637c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006380:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006384:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006388:	d108      	bne.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x970>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800638a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800638e:	3308      	adds	r3, #8
 8006390:	4618      	mov	r0, r3
 8006392:	f001 fdd9 	bl	8007f48 <RCCEx_PLL2_Config>
 8006396:	4603      	mov	r3, r0
 8006398:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
    }
    if (ret == HAL_OK)
 800639c:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d10f      	bne.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0x998>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80063a4:	4b06      	ldr	r3, [pc, #24]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80063a6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80063aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80063ae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80063b2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80063b6:	4902      	ldr	r1, [pc, #8]	@ (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80063b8:	4313      	orrs	r3, r2
 80063ba:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80063be:	e005      	b.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 80063c0:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063c4:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80063c8:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 80063cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80063d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d4:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80063d8:	60bb      	str	r3, [r7, #8]
 80063da:	2300      	movs	r3, #0
 80063dc:	60fb      	str	r3, [r7, #12]
 80063de:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80063e2:	460b      	mov	r3, r1
 80063e4:	4313      	orrs	r3, r2
 80063e6:	d03a      	beq.n	800645e <HAL_RCCEx_PeriphCLKConfig+0xa32>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 80063e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80063ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063f0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80063f4:	d00e      	beq.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 80063f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80063fa:	d815      	bhi.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d017      	beq.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006400:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006404:	d110      	bne.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006406:	4b27      	ldr	r3, [pc, #156]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8006408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800640a:	4a26      	ldr	r2, [pc, #152]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 800640c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006410:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8006412:	e00e      	b.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006414:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006418:	3308      	adds	r3, #8
 800641a:	4618      	mov	r0, r3
 800641c:	f001 fd94 	bl	8007f48 <RCCEx_PLL2_Config>
 8006420:	4603      	mov	r3, r0
 8006422:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8006426:	e004      	b.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      default:
        ret = HAL_ERROR;
 8006428:	2301      	movs	r3, #1
 800642a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800642e:	e000      	b.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0xa06>
        break;
 8006430:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006432:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006436:	2b00      	cmp	r3, #0
 8006438:	d10d      	bne.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 800643a:	4b1a      	ldr	r3, [pc, #104]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 800643c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006440:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006444:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006448:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800644c:	4915      	ldr	r1, [pc, #84]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 800644e:	4313      	orrs	r3, r2
 8006450:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8006454:	e003      	b.n	800645e <HAL_RCCEx_PeriphCLKConfig+0xa32>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006456:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800645a:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 800645e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006466:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800646a:	603b      	str	r3, [r7, #0]
 800646c:	2300      	movs	r3, #0
 800646e:	607b      	str	r3, [r7, #4]
 8006470:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006474:	460b      	mov	r3, r1
 8006476:	4313      	orrs	r3, r2
 8006478:	d00c      	beq.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0xa68>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 800647a:	4b0a      	ldr	r3, [pc, #40]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 800647c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006480:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8006484:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006488:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800648c:	4905      	ldr	r1, [pc, #20]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 800648e:	4313      	orrs	r3, r2
 8006490:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8006494:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
}
 8006498:	4618      	mov	r0, r3
 800649a:	37d8      	adds	r7, #216	@ 0xd8
 800649c:	46bd      	mov	sp, r7
 800649e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064a2:	bf00      	nop
 80064a4:	46020c00 	.word	0x46020c00

080064a8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b089      	sub	sp, #36	@ 0x24
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80064b0:	4ba6      	ldr	r3, [pc, #664]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80064b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064b8:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80064ba:	4ba4      	ldr	r3, [pc, #656]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80064bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064be:	f003 0303 	and.w	r3, r3, #3
 80064c2:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80064c4:	4ba1      	ldr	r3, [pc, #644]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80064c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064c8:	0a1b      	lsrs	r3, r3, #8
 80064ca:	f003 030f 	and.w	r3, r3, #15
 80064ce:	3301      	adds	r3, #1
 80064d0:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80064d2:	4b9e      	ldr	r3, [pc, #632]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80064d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064d6:	091b      	lsrs	r3, r3, #4
 80064d8:	f003 0301 	and.w	r3, r3, #1
 80064dc:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80064de:	4b9b      	ldr	r3, [pc, #620]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80064e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064e2:	08db      	lsrs	r3, r3, #3
 80064e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80064e8:	68fa      	ldr	r2, [r7, #12]
 80064ea:	fb02 f303 	mul.w	r3, r2, r3
 80064ee:	ee07 3a90 	vmov	s15, r3
 80064f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064f6:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	2b03      	cmp	r3, #3
 80064fe:	d062      	beq.n	80065c6 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	2b03      	cmp	r3, #3
 8006504:	f200 8081 	bhi.w	800660a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	2b01      	cmp	r3, #1
 800650c:	d024      	beq.n	8006558 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	2b02      	cmp	r3, #2
 8006512:	d17a      	bne.n	800660a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	ee07 3a90 	vmov	s15, r3
 800651a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800651e:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8006750 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8006522:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006526:	4b89      	ldr	r3, [pc, #548]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800652a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800652e:	ee07 3a90 	vmov	s15, r3
 8006532:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8006536:	ed97 6a02 	vldr	s12, [r7, #8]
 800653a:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8006754 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800653e:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006542:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8006546:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800654a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800654e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006552:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006556:	e08f      	b.n	8006678 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8006558:	4b7c      	ldr	r3, [pc, #496]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006560:	2b00      	cmp	r3, #0
 8006562:	d005      	beq.n	8006570 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8006564:	4b79      	ldr	r3, [pc, #484]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	0f1b      	lsrs	r3, r3, #28
 800656a:	f003 030f 	and.w	r3, r3, #15
 800656e:	e006      	b.n	800657e <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8006570:	4b76      	ldr	r3, [pc, #472]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006572:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006576:	041b      	lsls	r3, r3, #16
 8006578:	0f1b      	lsrs	r3, r3, #28
 800657a:	f003 030f 	and.w	r3, r3, #15
 800657e:	4a76      	ldr	r2, [pc, #472]	@ (8006758 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8006580:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006584:	ee07 3a90 	vmov	s15, r3
 8006588:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800658c:	693b      	ldr	r3, [r7, #16]
 800658e:	ee07 3a90 	vmov	s15, r3
 8006592:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006596:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800659a:	69bb      	ldr	r3, [r7, #24]
 800659c:	ee07 3a90 	vmov	s15, r3
 80065a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065a4:	ed97 6a02 	vldr	s12, [r7, #8]
 80065a8:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8006754 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80065ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80065bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065c0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80065c4:	e058      	b.n	8006678 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	ee07 3a90 	vmov	s15, r3
 80065cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065d0:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006750 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 80065d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065d8:	4b5c      	ldr	r3, [pc, #368]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80065da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065e0:	ee07 3a90 	vmov	s15, r3
 80065e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80065e8:	ed97 6a02 	vldr	s12, [r7, #8]
 80065ec:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006754 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80065f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80065f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80065f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006600:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006604:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006608:	e036      	b.n	8006678 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800660a:	4b50      	ldr	r3, [pc, #320]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006612:	2b00      	cmp	r3, #0
 8006614:	d005      	beq.n	8006622 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8006616:	4b4d      	ldr	r3, [pc, #308]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	0f1b      	lsrs	r3, r3, #28
 800661c:	f003 030f 	and.w	r3, r3, #15
 8006620:	e006      	b.n	8006630 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8006622:	4b4a      	ldr	r3, [pc, #296]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006624:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006628:	041b      	lsls	r3, r3, #16
 800662a:	0f1b      	lsrs	r3, r3, #28
 800662c:	f003 030f 	and.w	r3, r3, #15
 8006630:	4a49      	ldr	r2, [pc, #292]	@ (8006758 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8006632:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006636:	ee07 3a90 	vmov	s15, r3
 800663a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	ee07 3a90 	vmov	s15, r3
 8006644:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006648:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800664c:	69bb      	ldr	r3, [r7, #24]
 800664e:	ee07 3a90 	vmov	s15, r3
 8006652:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006656:	ed97 6a02 	vldr	s12, [r7, #8]
 800665a:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006754 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800665e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006662:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006666:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800666a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800666e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006672:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006676:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8006678:	4b34      	ldr	r3, [pc, #208]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800667a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800667c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006680:	2b00      	cmp	r3, #0
 8006682:	d017      	beq.n	80066b4 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006684:	4b31      	ldr	r3, [pc, #196]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006686:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006688:	0a5b      	lsrs	r3, r3, #9
 800668a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800668e:	ee07 3a90 	vmov	s15, r3
 8006692:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8006696:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800669a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800669e:	edd7 6a07 	vldr	s13, [r7, #28]
 80066a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066aa:	ee17 2a90 	vmov	r2, s15
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	601a      	str	r2, [r3, #0]
 80066b2:	e002      	b.n	80066ba <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80066ba:	4b24      	ldr	r3, [pc, #144]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80066bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d017      	beq.n	80066f6 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80066c6:	4b21      	ldr	r3, [pc, #132]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80066c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066ca:	0c1b      	lsrs	r3, r3, #16
 80066cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066d0:	ee07 3a90 	vmov	s15, r3
 80066d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 80066d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066dc:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80066e0:	edd7 6a07 	vldr	s13, [r7, #28]
 80066e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066ec:	ee17 2a90 	vmov	r2, s15
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	605a      	str	r2, [r3, #4]
 80066f4:	e002      	b.n	80066fc <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2200      	movs	r2, #0
 80066fa:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80066fc:	4b13      	ldr	r3, [pc, #76]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80066fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006700:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006704:	2b00      	cmp	r3, #0
 8006706:	d017      	beq.n	8006738 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006708:	4b10      	ldr	r3, [pc, #64]	@ (800674c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800670a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800670c:	0e1b      	lsrs	r3, r3, #24
 800670e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006712:	ee07 3a90 	vmov	s15, r3
 8006716:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 800671a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800671e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006722:	edd7 6a07 	vldr	s13, [r7, #28]
 8006726:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800672a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800672e:	ee17 2a90 	vmov	r2, s15
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006736:	e002      	b.n	800673e <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2200      	movs	r2, #0
 800673c:	609a      	str	r2, [r3, #8]
}
 800673e:	bf00      	nop
 8006740:	3724      	adds	r7, #36	@ 0x24
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop
 800674c:	46020c00 	.word	0x46020c00
 8006750:	4b742400 	.word	0x4b742400
 8006754:	46000000 	.word	0x46000000
 8006758:	08010658 	.word	0x08010658

0800675c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800675c:	b480      	push	{r7}
 800675e:	b089      	sub	sp, #36	@ 0x24
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8006764:	4ba6      	ldr	r3, [pc, #664]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006768:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800676c:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800676e:	4ba4      	ldr	r3, [pc, #656]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006772:	f003 0303 	and.w	r3, r3, #3
 8006776:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8006778:	4ba1      	ldr	r3, [pc, #644]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800677a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800677c:	0a1b      	lsrs	r3, r3, #8
 800677e:	f003 030f 	and.w	r3, r3, #15
 8006782:	3301      	adds	r3, #1
 8006784:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8006786:	4b9e      	ldr	r3, [pc, #632]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800678a:	091b      	lsrs	r3, r3, #4
 800678c:	f003 0301 	and.w	r3, r3, #1
 8006790:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8006792:	4b9b      	ldr	r3, [pc, #620]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006796:	08db      	lsrs	r3, r3, #3
 8006798:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800679c:	68fa      	ldr	r2, [r7, #12]
 800679e:	fb02 f303 	mul.w	r3, r2, r3
 80067a2:	ee07 3a90 	vmov	s15, r3
 80067a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067aa:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	2b03      	cmp	r3, #3
 80067b2:	d062      	beq.n	800687a <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	2b03      	cmp	r3, #3
 80067b8:	f200 8081 	bhi.w	80068be <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d024      	beq.n	800680c <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	2b02      	cmp	r3, #2
 80067c6:	d17a      	bne.n	80068be <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	ee07 3a90 	vmov	s15, r3
 80067ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067d2:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8006a04 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 80067d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067da:	4b89      	ldr	r3, [pc, #548]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80067dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067e2:	ee07 3a90 	vmov	s15, r3
 80067e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80067ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80067ee:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8006a08 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80067f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80067f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80067fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006802:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006806:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800680a:	e08f      	b.n	800692c <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800680c:	4b7c      	ldr	r3, [pc, #496]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006814:	2b00      	cmp	r3, #0
 8006816:	d005      	beq.n	8006824 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8006818:	4b79      	ldr	r3, [pc, #484]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	0f1b      	lsrs	r3, r3, #28
 800681e:	f003 030f 	and.w	r3, r3, #15
 8006822:	e006      	b.n	8006832 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8006824:	4b76      	ldr	r3, [pc, #472]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006826:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800682a:	041b      	lsls	r3, r3, #16
 800682c:	0f1b      	lsrs	r3, r3, #28
 800682e:	f003 030f 	and.w	r3, r3, #15
 8006832:	4a76      	ldr	r2, [pc, #472]	@ (8006a0c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8006834:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006838:	ee07 3a90 	vmov	s15, r3
 800683c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	ee07 3a90 	vmov	s15, r3
 8006846:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800684a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800684e:	69bb      	ldr	r3, [r7, #24]
 8006850:	ee07 3a90 	vmov	s15, r3
 8006854:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006858:	ed97 6a02 	vldr	s12, [r7, #8]
 800685c:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8006a08 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006860:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006864:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006868:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800686c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8006870:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006874:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006878:	e058      	b.n	800692c <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	ee07 3a90 	vmov	s15, r3
 8006880:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006884:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006a04 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8006888:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800688c:	4b5c      	ldr	r3, [pc, #368]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800688e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006890:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006894:	ee07 3a90 	vmov	s15, r3
 8006898:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800689c:	ed97 6a02 	vldr	s12, [r7, #8]
 80068a0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006a08 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80068a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80068a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80068ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80068b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068b8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80068bc:	e036      	b.n	800692c <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80068be:	4b50      	ldr	r3, [pc, #320]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d005      	beq.n	80068d6 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 80068ca:	4b4d      	ldr	r3, [pc, #308]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80068cc:	689b      	ldr	r3, [r3, #8]
 80068ce:	0f1b      	lsrs	r3, r3, #28
 80068d0:	f003 030f 	and.w	r3, r3, #15
 80068d4:	e006      	b.n	80068e4 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 80068d6:	4b4a      	ldr	r3, [pc, #296]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80068d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80068dc:	041b      	lsls	r3, r3, #16
 80068de:	0f1b      	lsrs	r3, r3, #28
 80068e0:	f003 030f 	and.w	r3, r3, #15
 80068e4:	4a49      	ldr	r2, [pc, #292]	@ (8006a0c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 80068e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068ea:	ee07 3a90 	vmov	s15, r3
 80068ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	ee07 3a90 	vmov	s15, r3
 80068f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006900:	69bb      	ldr	r3, [r7, #24]
 8006902:	ee07 3a90 	vmov	s15, r3
 8006906:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800690a:	ed97 6a02 	vldr	s12, [r7, #8]
 800690e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006a08 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006912:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006916:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800691a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800691e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8006922:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006926:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800692a:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800692c:	4b34      	ldr	r3, [pc, #208]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800692e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006930:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006934:	2b00      	cmp	r3, #0
 8006936:	d017      	beq.n	8006968 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006938:	4b31      	ldr	r3, [pc, #196]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800693a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800693c:	0a5b      	lsrs	r3, r3, #9
 800693e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006942:	ee07 3a90 	vmov	s15, r3
 8006946:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 800694a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800694e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006952:	edd7 6a07 	vldr	s13, [r7, #28]
 8006956:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800695a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800695e:	ee17 2a90 	vmov	r2, s15
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	601a      	str	r2, [r3, #0]
 8006966:	e002      	b.n	800696e <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2200      	movs	r2, #0
 800696c:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800696e:	4b24      	ldr	r3, [pc, #144]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006976:	2b00      	cmp	r3, #0
 8006978:	d017      	beq.n	80069aa <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800697a:	4b21      	ldr	r3, [pc, #132]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800697c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800697e:	0c1b      	lsrs	r3, r3, #16
 8006980:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006984:	ee07 3a90 	vmov	s15, r3
 8006988:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 800698c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006990:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006994:	edd7 6a07 	vldr	s13, [r7, #28]
 8006998:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800699c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069a0:	ee17 2a90 	vmov	r2, s15
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	605a      	str	r2, [r3, #4]
 80069a8:	e002      	b.n	80069b0 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80069b0:	4b13      	ldr	r3, [pc, #76]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80069b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d017      	beq.n	80069ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80069bc:	4b10      	ldr	r3, [pc, #64]	@ (8006a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80069be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069c0:	0e1b      	lsrs	r3, r3, #24
 80069c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069c6:	ee07 3a90 	vmov	s15, r3
 80069ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 80069ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80069d2:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80069d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80069da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069e2:	ee17 2a90 	vmov	r2, s15
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80069ea:	e002      	b.n	80069f2 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2200      	movs	r2, #0
 80069f0:	609a      	str	r2, [r3, #8]
}
 80069f2:	bf00      	nop
 80069f4:	3724      	adds	r7, #36	@ 0x24
 80069f6:	46bd      	mov	sp, r7
 80069f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fc:	4770      	bx	lr
 80069fe:	bf00      	nop
 8006a00:	46020c00 	.word	0x46020c00
 8006a04:	4b742400 	.word	0x4b742400
 8006a08:	46000000 	.word	0x46000000
 8006a0c:	08010658 	.word	0x08010658

08006a10 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006a10:	b480      	push	{r7}
 8006a12:	b089      	sub	sp, #36	@ 0x24
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8006a18:	4ba6      	ldr	r3, [pc, #664]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006a1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a20:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8006a22:	4ba4      	ldr	r3, [pc, #656]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a26:	f003 0303 	and.w	r3, r3, #3
 8006a2a:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8006a2c:	4ba1      	ldr	r3, [pc, #644]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a30:	0a1b      	lsrs	r3, r3, #8
 8006a32:	f003 030f 	and.w	r3, r3, #15
 8006a36:	3301      	adds	r3, #1
 8006a38:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8006a3a:	4b9e      	ldr	r3, [pc, #632]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a3e:	091b      	lsrs	r3, r3, #4
 8006a40:	f003 0301 	and.w	r3, r3, #1
 8006a44:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8006a46:	4b9b      	ldr	r3, [pc, #620]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006a48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a4a:	08db      	lsrs	r3, r3, #3
 8006a4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006a50:	68fa      	ldr	r2, [r7, #12]
 8006a52:	fb02 f303 	mul.w	r3, r2, r3
 8006a56:	ee07 3a90 	vmov	s15, r3
 8006a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a5e:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	2b03      	cmp	r3, #3
 8006a66:	d062      	beq.n	8006b2e <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	2b03      	cmp	r3, #3
 8006a6c:	f200 8081 	bhi.w	8006b72 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	d024      	beq.n	8006ac0 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	2b02      	cmp	r3, #2
 8006a7a:	d17a      	bne.n	8006b72 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	ee07 3a90 	vmov	s15, r3
 8006a82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a86:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8006cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8006a8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a8e:	4b89      	ldr	r3, [pc, #548]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a96:	ee07 3a90 	vmov	s15, r3
 8006a9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006a9e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006aa2:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8006cbc <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006aa6:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006aaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006aae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ab2:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006ab6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006aba:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8006abe:	e08f      	b.n	8006be0 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006ac0:	4b7c      	ldr	r3, [pc, #496]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d005      	beq.n	8006ad8 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8006acc:	4b79      	ldr	r3, [pc, #484]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	0f1b      	lsrs	r3, r3, #28
 8006ad2:	f003 030f 	and.w	r3, r3, #15
 8006ad6:	e006      	b.n	8006ae6 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8006ad8:	4b76      	ldr	r3, [pc, #472]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006ada:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006ade:	041b      	lsls	r3, r3, #16
 8006ae0:	0f1b      	lsrs	r3, r3, #28
 8006ae2:	f003 030f 	and.w	r3, r3, #15
 8006ae6:	4a76      	ldr	r2, [pc, #472]	@ (8006cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8006ae8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006aec:	ee07 3a90 	vmov	s15, r3
 8006af0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	ee07 3a90 	vmov	s15, r3
 8006afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006afe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006b02:	69bb      	ldr	r3, [r7, #24]
 8006b04:	ee07 3a90 	vmov	s15, r3
 8006b08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b0c:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b10:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8006cbc <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006b14:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b1c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b20:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006b24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b28:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006b2c:	e058      	b.n	8006be0 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	ee07 3a90 	vmov	s15, r3
 8006b34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b38:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8006b3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b40:	4b5c      	ldr	r3, [pc, #368]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006b42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b48:	ee07 3a90 	vmov	s15, r3
 8006b4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006b50:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b54:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006cbc <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006b58:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006b5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006b60:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b64:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006b68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b6c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006b70:	e036      	b.n	8006be0 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006b72:	4b50      	ldr	r3, [pc, #320]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006b74:	689b      	ldr	r3, [r3, #8]
 8006b76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d005      	beq.n	8006b8a <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 8006b7e:	4b4d      	ldr	r3, [pc, #308]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	0f1b      	lsrs	r3, r3, #28
 8006b84:	f003 030f 	and.w	r3, r3, #15
 8006b88:	e006      	b.n	8006b98 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 8006b8a:	4b4a      	ldr	r3, [pc, #296]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006b8c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006b90:	041b      	lsls	r3, r3, #16
 8006b92:	0f1b      	lsrs	r3, r3, #28
 8006b94:	f003 030f 	and.w	r3, r3, #15
 8006b98:	4a49      	ldr	r2, [pc, #292]	@ (8006cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8006b9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b9e:	ee07 3a90 	vmov	s15, r3
 8006ba2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ba6:	693b      	ldr	r3, [r7, #16]
 8006ba8:	ee07 3a90 	vmov	s15, r3
 8006bac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bb0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006bb4:	69bb      	ldr	r3, [r7, #24]
 8006bb6:	ee07 3a90 	vmov	s15, r3
 8006bba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bbe:	ed97 6a02 	vldr	s12, [r7, #8]
 8006bc2:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006cbc <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006bc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006bd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006bd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bda:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006bde:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8006be0:	4b34      	ldr	r3, [pc, #208]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006be4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d017      	beq.n	8006c1c <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006bec:	4b31      	ldr	r3, [pc, #196]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006bee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bf0:	0a5b      	lsrs	r3, r3, #9
 8006bf2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bf6:	ee07 3a90 	vmov	s15, r3
 8006bfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8006bfe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c02:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006c06:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c12:	ee17 2a90 	vmov	r2, s15
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	601a      	str	r2, [r3, #0]
 8006c1a:	e002      	b.n	8006c22 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8006c22:	4b24      	ldr	r3, [pc, #144]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d017      	beq.n	8006c5e <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006c2e:	4b21      	ldr	r3, [pc, #132]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c32:	0c1b      	lsrs	r3, r3, #16
 8006c34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c38:	ee07 3a90 	vmov	s15, r3
 8006c3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8006c40:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c44:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006c48:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c54:	ee17 2a90 	vmov	r2, s15
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	605a      	str	r2, [r3, #4]
 8006c5c:	e002      	b.n	8006c64 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8006c64:	4b13      	ldr	r3, [pc, #76]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c68:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d017      	beq.n	8006ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006c70:	4b10      	ldr	r3, [pc, #64]	@ (8006cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c74:	0e1b      	lsrs	r3, r3, #24
 8006c76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c7a:	ee07 3a90 	vmov	s15, r3
 8006c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8006c82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c86:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006c8a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c96:	ee17 2a90 	vmov	r2, s15
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006c9e:	e002      	b.n	8006ca6 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	609a      	str	r2, [r3, #8]
}
 8006ca6:	bf00      	nop
 8006ca8:	3724      	adds	r7, #36	@ 0x24
 8006caa:	46bd      	mov	sp, r7
 8006cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb0:	4770      	bx	lr
 8006cb2:	bf00      	nop
 8006cb4:	46020c00 	.word	0x46020c00
 8006cb8:	4b742400 	.word	0x4b742400
 8006cbc:	46000000 	.word	0x46000000
 8006cc0:	08010658 	.word	0x08010658

08006cc4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b08e      	sub	sp, #56	@ 0x38
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8006cce:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cd2:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8006cd6:	430b      	orrs	r3, r1
 8006cd8:	d145      	bne.n	8006d66 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006cda:	4b9b      	ldr	r3, [pc, #620]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006cdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ce0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ce4:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006ce6:	4b98      	ldr	r3, [pc, #608]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006ce8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006cec:	f003 0302 	and.w	r3, r3, #2
 8006cf0:	2b02      	cmp	r3, #2
 8006cf2:	d108      	bne.n	8006d06 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cfa:	d104      	bne.n	8006d06 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8006cfc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d00:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d02:	f001 b912 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006d06:	4b90      	ldr	r3, [pc, #576]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006d08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d14:	d114      	bne.n	8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8006d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d1c:	d110      	bne.n	8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006d1e:	4b8a      	ldr	r3, [pc, #552]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006d20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d2c:	d103      	bne.n	8006d36 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8006d2e:	23fa      	movs	r3, #250	@ 0xfa
 8006d30:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006d32:	f001 b8fa 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8006d36:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006d3a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006d3c:	f001 b8f5 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8006d40:	4b81      	ldr	r3, [pc, #516]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d4c:	d107      	bne.n	8006d5e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8006d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d50:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d54:	d103      	bne.n	8006d5e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8006d56:	4b7d      	ldr	r3, [pc, #500]	@ (8006f4c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006d58:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d5a:	f001 b8e6 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d62:	f001 b8e2 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006d66:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d6a:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8006d6e:	430b      	orrs	r3, r1
 8006d70:	d151      	bne.n	8006e16 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8006d72:	4b75      	ldr	r3, [pc, #468]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006d74:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006d78:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8006d7c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d80:	2b80      	cmp	r3, #128	@ 0x80
 8006d82:	d035      	beq.n	8006df0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8006d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d86:	2b80      	cmp	r3, #128	@ 0x80
 8006d88:	d841      	bhi.n	8006e0e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d8c:	2b60      	cmp	r3, #96	@ 0x60
 8006d8e:	d02a      	beq.n	8006de6 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8006d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d92:	2b60      	cmp	r3, #96	@ 0x60
 8006d94:	d83b      	bhi.n	8006e0e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d98:	2b40      	cmp	r3, #64	@ 0x40
 8006d9a:	d009      	beq.n	8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d9e:	2b40      	cmp	r3, #64	@ 0x40
 8006da0:	d835      	bhi.n	8006e0e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d00c      	beq.n	8006dc2 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8006da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006daa:	2b20      	cmp	r3, #32
 8006dac:	d012      	beq.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8006dae:	e02e      	b.n	8006e0e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006db0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006db4:	4618      	mov	r0, r3
 8006db6:	f7ff fb77 	bl	80064a8 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dbc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006dbe:	f001 b8b4 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006dc2:	f107 0318 	add.w	r3, r7, #24
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f7ff fcc8 	bl	800675c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8006dcc:	69bb      	ldr	r3, [r7, #24]
 8006dce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006dd0:	f001 b8ab 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006dd4:	f107 030c 	add.w	r3, r7, #12
 8006dd8:	4618      	mov	r0, r3
 8006dda:	f7ff fe19 	bl	8006a10 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006de2:	f001 b8a2 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006de6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006dea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006dec:	f001 b89d 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006df0:	4b55      	ldr	r3, [pc, #340]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006df8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006dfc:	d103      	bne.n	8006e06 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8006dfe:	4b54      	ldr	r3, [pc, #336]	@ (8006f50 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8006e00:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006e02:	f001 b892 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8006e06:	2300      	movs	r3, #0
 8006e08:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e0a:	f001 b88e 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :
      {
        frequency = 0U;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e12:	f001 b88a 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        break;
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8006e16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e1a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8006e1e:	430b      	orrs	r3, r1
 8006e20:	d126      	bne.n	8006e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8006e22:	4b49      	ldr	r3, [pc, #292]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006e24:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006e28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e2c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8006e2e:	4b46      	ldr	r3, [pc, #280]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e3a:	d106      	bne.n	8006e4a <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 8006e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d103      	bne.n	8006e4a <HAL_RCCEx_GetPeriphCLKFreq+0x186>
    {
      frequency = HSI_VALUE;
 8006e42:	4b43      	ldr	r3, [pc, #268]	@ (8006f50 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8006e44:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e46:	f001 b870 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8006e4a:	4b3f      	ldr	r3, [pc, #252]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e56:	d107      	bne.n	8006e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8006e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e5e:	d103      	bne.n	8006e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
    {
      frequency = HSI_VALUE >> 1U;
 8006e60:	4b3c      	ldr	r3, [pc, #240]	@ (8006f54 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8006e62:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e64:	f001 b861 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e6c:	f001 b85d 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8006e70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e74:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8006e78:	430b      	orrs	r3, r1
 8006e7a:	d171      	bne.n	8006f60 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8006e7c:	4b32      	ldr	r3, [pc, #200]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006e7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e82:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8006e86:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e8a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006e8e:	d034      	beq.n	8006efa <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 8006e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e92:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006e96:	d853      	bhi.n	8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8006e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e9e:	d00b      	beq.n	8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8006ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ea6:	d84b      	bhi.n	8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8006ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d016      	beq.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 8006eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eb0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006eb4:	d009      	beq.n	8006eca <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 8006eb6:	e043      	b.n	8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006eb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f7ff faf3 	bl	80064a8 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8006ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ec4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ec6:	f001 b830 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006eca:	f107 0318 	add.w	r3, r7, #24
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f7ff fc44 	bl	800675c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8006ed4:	69fb      	ldr	r3, [r7, #28]
 8006ed6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ed8:	f001 b827 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8006edc:	4b1a      	ldr	r3, [pc, #104]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006ee4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ee8:	d103      	bne.n	8006ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
        {
          frequency = HSI48_VALUE;
 8006eea:	4b1b      	ldr	r3, [pc, #108]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006eec:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006eee:	f001 b81c 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ef6:	f001 b818 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006efa:	4b13      	ldr	r3, [pc, #76]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f003 0320 	and.w	r3, r3, #32
 8006f02:	2b20      	cmp	r3, #32
 8006f04:	d118      	bne.n	8006f38 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006f06:	4b10      	ldr	r3, [pc, #64]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006f08:	689b      	ldr	r3, [r3, #8]
 8006f0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d005      	beq.n	8006f1e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8006f12:	4b0d      	ldr	r3, [pc, #52]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	0e1b      	lsrs	r3, r3, #24
 8006f18:	f003 030f 	and.w	r3, r3, #15
 8006f1c:	e006      	b.n	8006f2c <HAL_RCCEx_GetPeriphCLKFreq+0x268>
 8006f1e:	4b0a      	ldr	r3, [pc, #40]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006f20:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006f24:	041b      	lsls	r3, r3, #16
 8006f26:	0e1b      	lsrs	r3, r3, #24
 8006f28:	f003 030f 	and.w	r3, r3, #15
 8006f2c:	4a0b      	ldr	r2, [pc, #44]	@ (8006f5c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006f2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f32:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006f34:	f000 bff9 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8006f38:	2300      	movs	r3, #0
 8006f3a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f3c:	f000 bff5 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :

        frequency = 0U;
 8006f40:	2300      	movs	r3, #0
 8006f42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f44:	f000 bff1 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8006f48:	46020c00 	.word	0x46020c00
 8006f4c:	0007a120 	.word	0x0007a120
 8006f50:	00f42400 	.word	0x00f42400
 8006f54:	007a1200 	.word	0x007a1200
 8006f58:	02dc6c00 	.word	0x02dc6c00
 8006f5c:	08010658 	.word	0x08010658
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006f60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f64:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8006f68:	430b      	orrs	r3, r1
 8006f6a:	d17f      	bne.n	800706c <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006f6c:	4ba8      	ldr	r3, [pc, #672]	@ (8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006f6e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006f72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006f76:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8006f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d165      	bne.n	800704a <HAL_RCCEx_GetPeriphCLKFreq+0x386>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8006f7e:	4ba4      	ldr	r3, [pc, #656]	@ (8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006f80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f84:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8006f88:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8006f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f8c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006f90:	d034      	beq.n	8006ffc <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8006f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f94:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006f98:	d853      	bhi.n	8007042 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8006f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006fa0:	d00b      	beq.n	8006fba <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 8006fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006fa8:	d84b      	bhi.n	8007042 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8006faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d016      	beq.n	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 8006fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006fb6:	d009      	beq.n	8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 8006fb8:	e043      	b.n	8007042 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006fba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f7ff fa72 	bl	80064a8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fc6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006fc8:	f000 bfaf 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006fcc:	f107 0318 	add.w	r3, r7, #24
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	f7ff fbc3 	bl	800675c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006fd6:	69fb      	ldr	r3, [r7, #28]
 8006fd8:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006fda:	f000 bfa6 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8006fde:	4b8c      	ldr	r3, [pc, #560]	@ (8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006fe6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006fea:	d103      	bne.n	8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x330>
          {
            frequency = HSI48_VALUE;
 8006fec:	4b89      	ldr	r3, [pc, #548]	@ (8007214 <HAL_RCCEx_GetPeriphCLKFreq+0x550>)
 8006fee:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8006ff0:	f000 bf9b 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006ff8:	f000 bf97 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006ffc:	4b84      	ldr	r3, [pc, #528]	@ (8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f003 0320 	and.w	r3, r3, #32
 8007004:	2b20      	cmp	r3, #32
 8007006:	d118      	bne.n	800703a <HAL_RCCEx_GetPeriphCLKFreq+0x376>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007008:	4b81      	ldr	r3, [pc, #516]	@ (8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007010:	2b00      	cmp	r3, #0
 8007012:	d005      	beq.n	8007020 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 8007014:	4b7e      	ldr	r3, [pc, #504]	@ (8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	0e1b      	lsrs	r3, r3, #24
 800701a:	f003 030f 	and.w	r3, r3, #15
 800701e:	e006      	b.n	800702e <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
 8007020:	4b7b      	ldr	r3, [pc, #492]	@ (8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007022:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007026:	041b      	lsls	r3, r3, #16
 8007028:	0e1b      	lsrs	r3, r3, #24
 800702a:	f003 030f 	and.w	r3, r3, #15
 800702e:	4a7a      	ldr	r2, [pc, #488]	@ (8007218 <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 8007030:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007034:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8007036:	f000 bf78 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 800703a:	2300      	movs	r3, #0
 800703c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800703e:	f000 bf74 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        default :
        {
          frequency = 0U;
 8007042:	2300      	movs	r3, #0
 8007044:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007046:	f000 bf70 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 800704a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800704c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007050:	d108      	bne.n	8007064 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007052:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007056:	4618      	mov	r0, r3
 8007058:	f7ff fa26 	bl	80064a8 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 800705c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800705e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007060:	f000 bf63 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else
    {
      frequency = 0U;
 8007064:	2300      	movs	r3, #0
 8007066:	637b      	str	r3, [r7, #52]	@ 0x34
 8007068:	f000 bf5f 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 800706c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007070:	1e51      	subs	r1, r2, #1
 8007072:	430b      	orrs	r3, r1
 8007074:	d136      	bne.n	80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007076:	4b66      	ldr	r3, [pc, #408]	@ (8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007078:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800707c:	f003 0303 	and.w	r3, r3, #3
 8007080:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8007082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007084:	2b00      	cmp	r3, #0
 8007086:	d104      	bne.n	8007092 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8007088:	f7fe fc22 	bl	80058d0 <HAL_RCC_GetPCLK2Freq>
 800708c:	6378      	str	r0, [r7, #52]	@ 0x34
 800708e:	f000 bf4c 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8007092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007094:	2b01      	cmp	r3, #1
 8007096:	d104      	bne.n	80070a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3de>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007098:	f7fe faea 	bl	8005670 <HAL_RCC_GetSysClockFreq>
 800709c:	6378      	str	r0, [r7, #52]	@ 0x34
 800709e:	f000 bf44 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80070a2:	4b5b      	ldr	r3, [pc, #364]	@ (8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070ae:	d106      	bne.n	80070be <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 80070b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070b2:	2b02      	cmp	r3, #2
 80070b4:	d103      	bne.n	80070be <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
    {
      frequency = HSI_VALUE;
 80070b6:	4b59      	ldr	r3, [pc, #356]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 80070b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80070ba:	f000 bf36 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80070be:	4b54      	ldr	r3, [pc, #336]	@ (8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80070c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80070c4:	f003 0302 	and.w	r3, r3, #2
 80070c8:	2b02      	cmp	r3, #2
 80070ca:	d107      	bne.n	80070dc <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 80070cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ce:	2b03      	cmp	r3, #3
 80070d0:	d104      	bne.n	80070dc <HAL_RCCEx_GetPeriphCLKFreq+0x418>
    {
      frequency = LSE_VALUE;
 80070d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80070d8:	f000 bf27 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 80070dc:	2300      	movs	r3, #0
 80070de:	637b      	str	r3, [r7, #52]	@ 0x34
 80070e0:	f000 bf23 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 80070e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070e8:	1f11      	subs	r1, r2, #4
 80070ea:	430b      	orrs	r3, r1
 80070ec:	d136      	bne.n	800715c <HAL_RCCEx_GetPeriphCLKFreq+0x498>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80070ee:	4b48      	ldr	r3, [pc, #288]	@ (8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80070f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80070f4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80070f8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80070fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d104      	bne.n	800710a <HAL_RCCEx_GetPeriphCLKFreq+0x446>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007100:	f7fe fbd2 	bl	80058a8 <HAL_RCC_GetPCLK1Freq>
 8007104:	6378      	str	r0, [r7, #52]	@ 0x34
 8007106:	f000 bf10 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 800710a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800710c:	2b10      	cmp	r3, #16
 800710e:	d104      	bne.n	800711a <HAL_RCCEx_GetPeriphCLKFreq+0x456>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007110:	f7fe faae 	bl	8005670 <HAL_RCC_GetSysClockFreq>
 8007114:	6378      	str	r0, [r7, #52]	@ 0x34
 8007116:	f000 bf08 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800711a:	4b3d      	ldr	r3, [pc, #244]	@ (8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007122:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007126:	d106      	bne.n	8007136 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8007128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800712a:	2b20      	cmp	r3, #32
 800712c:	d103      	bne.n	8007136 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    {
      frequency = HSI_VALUE;
 800712e:	4b3b      	ldr	r3, [pc, #236]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8007130:	637b      	str	r3, [r7, #52]	@ 0x34
 8007132:	f000 befa 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8007136:	4b36      	ldr	r3, [pc, #216]	@ (8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007138:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800713c:	f003 0302 	and.w	r3, r3, #2
 8007140:	2b02      	cmp	r3, #2
 8007142:	d107      	bne.n	8007154 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 8007144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007146:	2b30      	cmp	r3, #48	@ 0x30
 8007148:	d104      	bne.n	8007154 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
    {
      frequency = LSE_VALUE;
 800714a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800714e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007150:	f000 beeb 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8007154:	2300      	movs	r3, #0
 8007156:	637b      	str	r3, [r7, #52]	@ 0x34
 8007158:	f000 bee7 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 800715c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007160:	f1a2 0108 	sub.w	r1, r2, #8
 8007164:	430b      	orrs	r3, r1
 8007166:	d136      	bne.n	80071d6 <HAL_RCCEx_GetPeriphCLKFreq+0x512>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007168:	4b29      	ldr	r3, [pc, #164]	@ (8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800716a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800716e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007172:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8007174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007176:	2b00      	cmp	r3, #0
 8007178:	d104      	bne.n	8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800717a:	f7fe fb95 	bl	80058a8 <HAL_RCC_GetPCLK1Freq>
 800717e:	6378      	str	r0, [r7, #52]	@ 0x34
 8007180:	f000 bed3 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8007184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007186:	2b40      	cmp	r3, #64	@ 0x40
 8007188:	d104      	bne.n	8007194 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800718a:	f7fe fa71 	bl	8005670 <HAL_RCC_GetSysClockFreq>
 800718e:	6378      	str	r0, [r7, #52]	@ 0x34
 8007190:	f000 becb 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8007194:	4b1e      	ldr	r3, [pc, #120]	@ (8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800719c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071a0:	d106      	bne.n	80071b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 80071a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a4:	2b80      	cmp	r3, #128	@ 0x80
 80071a6:	d103      	bne.n	80071b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
    {
      frequency = HSI_VALUE;
 80071a8:	4b1c      	ldr	r3, [pc, #112]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 80071aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80071ac:	f000 bebd 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 80071b0:	4b17      	ldr	r3, [pc, #92]	@ (8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80071b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80071b6:	f003 0302 	and.w	r3, r3, #2
 80071ba:	2b02      	cmp	r3, #2
 80071bc:	d107      	bne.n	80071ce <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 80071be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071c0:	2bc0      	cmp	r3, #192	@ 0xc0
 80071c2:	d104      	bne.n	80071ce <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {
      frequency = LSE_VALUE;
 80071c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80071ca:	f000 beae 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 80071ce:	2300      	movs	r3, #0
 80071d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80071d2:	f000 beaa 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 80071d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071da:	f1a2 0110 	sub.w	r1, r2, #16
 80071de:	430b      	orrs	r3, r1
 80071e0:	d141      	bne.n	8007266 <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80071e2:	4b0b      	ldr	r3, [pc, #44]	@ (8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80071e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80071e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071ec:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80071ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d104      	bne.n	80071fe <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80071f4:	f7fe fb58 	bl	80058a8 <HAL_RCC_GetPCLK1Freq>
 80071f8:	6378      	str	r0, [r7, #52]	@ 0x34
 80071fa:	f000 be96 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 80071fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007200:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007204:	d10c      	bne.n	8007220 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007206:	f7fe fa33 	bl	8005670 <HAL_RCC_GetSysClockFreq>
 800720a:	6378      	str	r0, [r7, #52]	@ 0x34
 800720c:	f000 be8d 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8007210:	46020c00 	.word	0x46020c00
 8007214:	02dc6c00 	.word	0x02dc6c00
 8007218:	08010658 	.word	0x08010658
 800721c:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8007220:	4baa      	ldr	r3, [pc, #680]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007228:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800722c:	d107      	bne.n	800723e <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 800722e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007230:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007234:	d103      	bne.n	800723e <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 8007236:	4ba6      	ldr	r3, [pc, #664]	@ (80074d0 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8007238:	637b      	str	r3, [r7, #52]	@ 0x34
 800723a:	f000 be76 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800723e:	4ba3      	ldr	r3, [pc, #652]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8007240:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007244:	f003 0302 	and.w	r3, r3, #2
 8007248:	2b02      	cmp	r3, #2
 800724a:	d108      	bne.n	800725e <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
 800724c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800724e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007252:	d104      	bne.n	800725e <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
    {
      frequency = LSE_VALUE;
 8007254:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007258:	637b      	str	r3, [r7, #52]	@ 0x34
 800725a:	f000 be66 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 800725e:	2300      	movs	r3, #0
 8007260:	637b      	str	r3, [r7, #52]	@ 0x34
 8007262:	f000 be62 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8007266:	e9d7 2300 	ldrd	r2, r3, [r7]
 800726a:	f1a2 0120 	sub.w	r1, r2, #32
 800726e:	430b      	orrs	r3, r1
 8007270:	d158      	bne.n	8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007272:	4b96      	ldr	r3, [pc, #600]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8007274:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007278:	f003 0307 	and.w	r3, r3, #7
 800727c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800727e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007280:	2b00      	cmp	r3, #0
 8007282:	d104      	bne.n	800728e <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8007284:	f7fe fb38 	bl	80058f8 <HAL_RCC_GetPCLK3Freq>
 8007288:	6378      	str	r0, [r7, #52]	@ 0x34
 800728a:	f000 be4e 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 800728e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007290:	2b01      	cmp	r3, #1
 8007292:	d104      	bne.n	800729e <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007294:	f7fe f9ec 	bl	8005670 <HAL_RCC_GetSysClockFreq>
 8007298:	6378      	str	r0, [r7, #52]	@ 0x34
 800729a:	f000 be46 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800729e:	4b8b      	ldr	r3, [pc, #556]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072aa:	d106      	bne.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 80072ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ae:	2b02      	cmp	r3, #2
 80072b0:	d103      	bne.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      frequency = HSI_VALUE;
 80072b2:	4b87      	ldr	r3, [pc, #540]	@ (80074d0 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80072b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80072b6:	f000 be38 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80072ba:	4b84      	ldr	r3, [pc, #528]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80072bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072c0:	f003 0302 	and.w	r3, r3, #2
 80072c4:	2b02      	cmp	r3, #2
 80072c6:	d107      	bne.n	80072d8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80072c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ca:	2b03      	cmp	r3, #3
 80072cc:	d104      	bne.n	80072d8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
    {
      frequency = LSE_VALUE;
 80072ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80072d4:	f000 be29 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 80072d8:	4b7c      	ldr	r3, [pc, #496]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f003 0320 	and.w	r3, r3, #32
 80072e0:	2b20      	cmp	r3, #32
 80072e2:	d11b      	bne.n	800731c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 80072e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072e6:	2b04      	cmp	r3, #4
 80072e8:	d118      	bne.n	800731c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80072ea:	4b78      	ldr	r3, [pc, #480]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d005      	beq.n	8007302 <HAL_RCCEx_GetPeriphCLKFreq+0x63e>
 80072f6:	4b75      	ldr	r3, [pc, #468]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	0e1b      	lsrs	r3, r3, #24
 80072fc:	f003 030f 	and.w	r3, r3, #15
 8007300:	e006      	b.n	8007310 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8007302:	4b72      	ldr	r3, [pc, #456]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8007304:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007308:	041b      	lsls	r3, r3, #16
 800730a:	0e1b      	lsrs	r3, r3, #24
 800730c:	f003 030f 	and.w	r3, r3, #15
 8007310:	4a70      	ldr	r2, [pc, #448]	@ (80074d4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8007312:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007316:	637b      	str	r3, [r7, #52]	@ 0x34
 8007318:	f000 be07 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 800731c:	2300      	movs	r3, #0
 800731e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007320:	f000 be03 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8007324:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007328:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800732c:	430b      	orrs	r3, r1
 800732e:	d16c      	bne.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8007330:	4b66      	ldr	r3, [pc, #408]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8007332:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007336:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800733a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800733c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800733e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007342:	d104      	bne.n	800734e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007344:	f7fe f994 	bl	8005670 <HAL_RCC_GetSysClockFreq>
 8007348:	6378      	str	r0, [r7, #52]	@ 0x34
 800734a:	f000 bdee 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 800734e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007350:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007354:	d108      	bne.n	8007368 <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007356:	f107 0318 	add.w	r3, r7, #24
 800735a:	4618      	mov	r0, r3
 800735c:	f7ff f9fe 	bl	800675c <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8007360:	6a3b      	ldr	r3, [r7, #32]
 8007362:	637b      	str	r3, [r7, #52]	@ 0x34
 8007364:	f000 bde1 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8007368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800736a:	2b00      	cmp	r3, #0
 800736c:	d104      	bne.n	8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 800736e:	f7fe fa81 	bl	8005874 <HAL_RCC_GetHCLKFreq>
 8007372:	6378      	str	r0, [r7, #52]	@ 0x34
 8007374:	f000 bdd9 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8007378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800737a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800737e:	d122      	bne.n	80073c6 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007380:	4b52      	ldr	r3, [pc, #328]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f003 0320 	and.w	r3, r3, #32
 8007388:	2b20      	cmp	r3, #32
 800738a:	d118      	bne.n	80073be <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800738c:	4b4f      	ldr	r3, [pc, #316]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007394:	2b00      	cmp	r3, #0
 8007396:	d005      	beq.n	80073a4 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8007398:	4b4c      	ldr	r3, [pc, #304]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	0e1b      	lsrs	r3, r3, #24
 800739e:	f003 030f 	and.w	r3, r3, #15
 80073a2:	e006      	b.n	80073b2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 80073a4:	4b49      	ldr	r3, [pc, #292]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80073a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80073aa:	041b      	lsls	r3, r3, #16
 80073ac:	0e1b      	lsrs	r3, r3, #24
 80073ae:	f003 030f 	and.w	r3, r3, #15
 80073b2:	4a48      	ldr	r2, [pc, #288]	@ (80074d4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 80073b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80073ba:	f000 bdb6 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 80073be:	2300      	movs	r3, #0
 80073c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80073c2:	f000 bdb2 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80073c6:	4b41      	ldr	r3, [pc, #260]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073d2:	d107      	bne.n	80073e4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 80073d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80073da:	d103      	bne.n	80073e4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
    {
      frequency = HSE_VALUE;
 80073dc:	4b3c      	ldr	r3, [pc, #240]	@ (80074d0 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80073de:	637b      	str	r3, [r7, #52]	@ 0x34
 80073e0:	f000 bda3 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 80073e4:	4b39      	ldr	r3, [pc, #228]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073f0:	d107      	bne.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 80073f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80073f8:	d103      	bne.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
    {
      frequency = HSI_VALUE;
 80073fa:	4b35      	ldr	r3, [pc, #212]	@ (80074d0 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80073fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80073fe:	f000 bd94 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8007402:	2300      	movs	r3, #0
 8007404:	637b      	str	r3, [r7, #52]	@ 0x34
 8007406:	f000 bd90 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 800740a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800740e:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8007412:	430b      	orrs	r3, r1
 8007414:	d160      	bne.n	80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8007416:	4b2d      	ldr	r3, [pc, #180]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8007418:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800741c:	f003 0307 	and.w	r3, r3, #7
 8007420:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007424:	2b04      	cmp	r3, #4
 8007426:	d84c      	bhi.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 8007428:	a201      	add	r2, pc, #4	@ (adr r2, 8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 800742a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800742e:	bf00      	nop
 8007430:	08007469 	.word	0x08007469
 8007434:	08007445 	.word	0x08007445
 8007438:	08007457 	.word	0x08007457
 800743c:	08007473 	.word	0x08007473
 8007440:	0800747d 	.word	0x0800747d
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007444:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007448:	4618      	mov	r0, r3
 800744a:	f7ff f82d 	bl	80064a8 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800744e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007450:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007452:	f000 bd6a 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007456:	f107 030c 	add.w	r3, r7, #12
 800745a:	4618      	mov	r0, r3
 800745c:	f7ff fad8 	bl	8006a10 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8007460:	693b      	ldr	r3, [r7, #16]
 8007462:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007464:	f000 bd61 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8007468:	f7fe fa04 	bl	8005874 <HAL_RCC_GetHCLKFreq>
 800746c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800746e:	f000 bd5c 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007472:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007476:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007478:	f000 bd57 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800747c:	4b13      	ldr	r3, [pc, #76]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f003 0320 	and.w	r3, r3, #32
 8007484:	2b20      	cmp	r3, #32
 8007486:	d118      	bne.n	80074ba <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007488:	4b10      	ldr	r3, [pc, #64]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007490:	2b00      	cmp	r3, #0
 8007492:	d005      	beq.n	80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 8007494:	4b0d      	ldr	r3, [pc, #52]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8007496:	689b      	ldr	r3, [r3, #8]
 8007498:	0e1b      	lsrs	r3, r3, #24
 800749a:	f003 030f 	and.w	r3, r3, #15
 800749e:	e006      	b.n	80074ae <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 80074a0:	4b0a      	ldr	r3, [pc, #40]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80074a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80074a6:	041b      	lsls	r3, r3, #16
 80074a8:	0e1b      	lsrs	r3, r3, #24
 80074aa:	f003 030f 	and.w	r3, r3, #15
 80074ae:	4a09      	ldr	r2, [pc, #36]	@ (80074d4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 80074b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074b4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80074b6:	f000 bd38 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80074ba:	2300      	movs	r3, #0
 80074bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074be:	f000 bd34 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80074c2:	2300      	movs	r3, #0
 80074c4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074c6:	f000 bd30 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 80074ca:	bf00      	nop
 80074cc:	46020c00 	.word	0x46020c00
 80074d0:	00f42400 	.word	0x00f42400
 80074d4:	08010658 	.word	0x08010658
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 80074d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074dc:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 80074e0:	430b      	orrs	r3, r1
 80074e2:	d167      	bne.n	80075b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 80074e4:	4ba0      	ldr	r3, [pc, #640]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80074e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80074ea:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80074ee:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80074f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80074f6:	d036      	beq.n	8007566 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80074f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80074fe:	d855      	bhi.n	80075ac <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8007500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007502:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007506:	d029      	beq.n	800755c <HAL_RCCEx_GetPeriphCLKFreq+0x898>
 8007508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800750e:	d84d      	bhi.n	80075ac <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8007510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007512:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007516:	d013      	beq.n	8007540 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 8007518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800751a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800751e:	d845      	bhi.n	80075ac <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8007520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007522:	2b00      	cmp	r3, #0
 8007524:	d015      	beq.n	8007552 <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
 8007526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007528:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800752c:	d13e      	bne.n	80075ac <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800752e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007532:	4618      	mov	r0, r3
 8007534:	f7fe ffb8 	bl	80064a8 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800753c:	f000 bcf5 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007540:	f107 030c 	add.w	r3, r7, #12
 8007544:	4618      	mov	r0, r3
 8007546:	f7ff fa63 	bl	8006a10 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800754e:	f000 bcec 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8007552:	f7fe f98f 	bl	8005874 <HAL_RCC_GetHCLKFreq>
 8007556:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007558:	f000 bce7 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800755c:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007560:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007562:	f000 bce2 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007566:	4b80      	ldr	r3, [pc, #512]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f003 0320 	and.w	r3, r3, #32
 800756e:	2b20      	cmp	r3, #32
 8007570:	d118      	bne.n	80075a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007572:	4b7d      	ldr	r3, [pc, #500]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8007574:	689b      	ldr	r3, [r3, #8]
 8007576:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800757a:	2b00      	cmp	r3, #0
 800757c:	d005      	beq.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 800757e:	4b7a      	ldr	r3, [pc, #488]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	0e1b      	lsrs	r3, r3, #24
 8007584:	f003 030f 	and.w	r3, r3, #15
 8007588:	e006      	b.n	8007598 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
 800758a:	4b77      	ldr	r3, [pc, #476]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800758c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007590:	041b      	lsls	r3, r3, #16
 8007592:	0e1b      	lsrs	r3, r3, #24
 8007594:	f003 030f 	and.w	r3, r3, #15
 8007598:	4a74      	ldr	r2, [pc, #464]	@ (800776c <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 800759a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800759e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80075a0:	f000 bcc3 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80075a4:	2300      	movs	r3, #0
 80075a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80075a8:	f000 bcbf 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80075ac:	2300      	movs	r3, #0
 80075ae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80075b0:	f000 bcbb 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 80075b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075b8:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 80075bc:	430b      	orrs	r3, r1
 80075be:	d14c      	bne.n	800765a <HAL_RCCEx_GetPeriphCLKFreq+0x996>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80075c0:	4b69      	ldr	r3, [pc, #420]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80075c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80075c6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80075ca:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80075cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d104      	bne.n	80075dc <HAL_RCCEx_GetPeriphCLKFreq+0x918>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80075d2:	f7fe f969 	bl	80058a8 <HAL_RCC_GetPCLK1Freq>
 80075d6:	6378      	str	r0, [r7, #52]	@ 0x34
 80075d8:	f000 bca7 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 80075dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075e2:	d104      	bne.n	80075ee <HAL_RCCEx_GetPeriphCLKFreq+0x92a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80075e4:	f7fe f844 	bl	8005670 <HAL_RCC_GetSysClockFreq>
 80075e8:	6378      	str	r0, [r7, #52]	@ 0x34
 80075ea:	f000 bc9e 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 80075ee:	4b5e      	ldr	r3, [pc, #376]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075fa:	d107      	bne.n	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x948>
 80075fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007602:	d103      	bne.n	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x948>
    {
      frequency = HSI_VALUE;
 8007604:	4b5a      	ldr	r3, [pc, #360]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8007606:	637b      	str	r3, [r7, #52]	@ 0x34
 8007608:	f000 bc8f 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 800760c:	4b56      	ldr	r3, [pc, #344]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f003 0320 	and.w	r3, r3, #32
 8007614:	2b20      	cmp	r3, #32
 8007616:	d11c      	bne.n	8007652 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
 8007618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800761a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800761e:	d118      	bne.n	8007652 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007620:	4b51      	ldr	r3, [pc, #324]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8007622:	689b      	ldr	r3, [r3, #8]
 8007624:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007628:	2b00      	cmp	r3, #0
 800762a:	d005      	beq.n	8007638 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
 800762c:	4b4e      	ldr	r3, [pc, #312]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800762e:	689b      	ldr	r3, [r3, #8]
 8007630:	0e1b      	lsrs	r3, r3, #24
 8007632:	f003 030f 	and.w	r3, r3, #15
 8007636:	e006      	b.n	8007646 <HAL_RCCEx_GetPeriphCLKFreq+0x982>
 8007638:	4b4b      	ldr	r3, [pc, #300]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800763a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800763e:	041b      	lsls	r3, r3, #16
 8007640:	0e1b      	lsrs	r3, r3, #24
 8007642:	f003 030f 	and.w	r3, r3, #15
 8007646:	4a49      	ldr	r2, [pc, #292]	@ (800776c <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8007648:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800764c:	637b      	str	r3, [r7, #52]	@ 0x34
 800764e:	f000 bc6c 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8007652:	2300      	movs	r3, #0
 8007654:	637b      	str	r3, [r7, #52]	@ 0x34
 8007656:	f000 bc68 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 800765a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800765e:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8007662:	430b      	orrs	r3, r1
 8007664:	d14c      	bne.n	8007700 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007666:	4b40      	ldr	r3, [pc, #256]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8007668:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800766c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007670:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8007672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007674:	2b00      	cmp	r3, #0
 8007676:	d104      	bne.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007678:	f7fe f916 	bl	80058a8 <HAL_RCC_GetPCLK1Freq>
 800767c:	6378      	str	r0, [r7, #52]	@ 0x34
 800767e:	f000 bc54 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8007682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007684:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007688:	d104      	bne.n	8007694 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800768a:	f7fd fff1 	bl	8005670 <HAL_RCC_GetSysClockFreq>
 800768e:	6378      	str	r0, [r7, #52]	@ 0x34
 8007690:	f000 bc4b 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8007694:	4b34      	ldr	r3, [pc, #208]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800769c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076a0:	d107      	bne.n	80076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
 80076a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076a8:	d103      	bne.n	80076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HSI_VALUE;
 80076aa:	4b31      	ldr	r3, [pc, #196]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80076ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80076ae:	f000 bc3c 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 80076b2:	4b2d      	ldr	r3, [pc, #180]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f003 0320 	and.w	r3, r3, #32
 80076ba:	2b20      	cmp	r3, #32
 80076bc:	d11c      	bne.n	80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
 80076be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80076c4:	d118      	bne.n	80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80076c6:	4b28      	ldr	r3, [pc, #160]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80076c8:	689b      	ldr	r3, [r3, #8]
 80076ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d005      	beq.n	80076de <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 80076d2:	4b25      	ldr	r3, [pc, #148]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	0e1b      	lsrs	r3, r3, #24
 80076d8:	f003 030f 	and.w	r3, r3, #15
 80076dc:	e006      	b.n	80076ec <HAL_RCCEx_GetPeriphCLKFreq+0xa28>
 80076de:	4b22      	ldr	r3, [pc, #136]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80076e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80076e4:	041b      	lsls	r3, r3, #16
 80076e6:	0e1b      	lsrs	r3, r3, #24
 80076e8:	f003 030f 	and.w	r3, r3, #15
 80076ec:	4a1f      	ldr	r2, [pc, #124]	@ (800776c <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 80076ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80076f4:	f000 bc19 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 80076f8:	2300      	movs	r3, #0
 80076fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80076fc:	f000 bc15 	b.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8007700:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007704:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8007708:	430b      	orrs	r3, r1
 800770a:	d157      	bne.n	80077bc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800770c:	4b16      	ldr	r3, [pc, #88]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800770e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007712:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007716:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800771a:	2bc0      	cmp	r3, #192	@ 0xc0
 800771c:	d02a      	beq.n	8007774 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 800771e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007720:	2bc0      	cmp	r3, #192	@ 0xc0
 8007722:	d848      	bhi.n	80077b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8007724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007726:	2b80      	cmp	r3, #128	@ 0x80
 8007728:	d00d      	beq.n	8007746 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800772a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800772c:	2b80      	cmp	r3, #128	@ 0x80
 800772e:	d842      	bhi.n	80077b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8007730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007732:	2b00      	cmp	r3, #0
 8007734:	d003      	beq.n	800773e <HAL_RCCEx_GetPeriphCLKFreq+0xa7a>
 8007736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007738:	2b40      	cmp	r3, #64	@ 0x40
 800773a:	d011      	beq.n	8007760 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800773c:	e03b      	b.n	80077b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 800773e:	f7fe f8db 	bl	80058f8 <HAL_RCC_GetPCLK3Freq>
 8007742:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007744:	e3f1      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007746:	4b08      	ldr	r3, [pc, #32]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800774e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007752:	d102      	bne.n	800775a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSI_VALUE;
 8007754:	4b06      	ldr	r3, [pc, #24]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8007756:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007758:	e3e7      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800775a:	2300      	movs	r3, #0
 800775c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800775e:	e3e4      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8007760:	f7fd ff86 	bl	8005670 <HAL_RCC_GetSysClockFreq>
 8007764:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007766:	e3e0      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8007768:	46020c00 	.word	0x46020c00
 800776c:	08010658 	.word	0x08010658
 8007770:	00f42400 	.word	0x00f42400
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007774:	4ba3      	ldr	r3, [pc, #652]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f003 0320 	and.w	r3, r3, #32
 800777c:	2b20      	cmp	r3, #32
 800777e:	d117      	bne.n	80077b0 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007780:	4ba0      	ldr	r3, [pc, #640]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007788:	2b00      	cmp	r3, #0
 800778a:	d005      	beq.n	8007798 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>
 800778c:	4b9d      	ldr	r3, [pc, #628]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800778e:	689b      	ldr	r3, [r3, #8]
 8007790:	0e1b      	lsrs	r3, r3, #24
 8007792:	f003 030f 	and.w	r3, r3, #15
 8007796:	e006      	b.n	80077a6 <HAL_RCCEx_GetPeriphCLKFreq+0xae2>
 8007798:	4b9a      	ldr	r3, [pc, #616]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800779a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800779e:	041b      	lsls	r3, r3, #16
 80077a0:	0e1b      	lsrs	r3, r3, #24
 80077a2:	f003 030f 	and.w	r3, r3, #15
 80077a6:	4a98      	ldr	r2, [pc, #608]	@ (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 80077a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80077ac:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80077ae:	e3bc      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80077b0:	2300      	movs	r3, #0
 80077b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80077b4:	e3b9      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      default:
      {
        frequency = 0U;
 80077b6:	2300      	movs	r3, #0
 80077b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80077ba:	e3b6      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 80077bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077c0:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 80077c4:	430b      	orrs	r3, r1
 80077c6:	d147      	bne.n	8007858 <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80077c8:	4b8e      	ldr	r3, [pc, #568]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80077ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80077ce:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80077d2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 80077d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d103      	bne.n	80077e2 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80077da:	f7fe f865 	bl	80058a8 <HAL_RCC_GetPCLK1Freq>
 80077de:	6378      	str	r0, [r7, #52]	@ 0x34
 80077e0:	e3a3      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 80077e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80077e8:	d103      	bne.n	80077f2 <HAL_RCCEx_GetPeriphCLKFreq+0xb2e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80077ea:	f7fd ff41 	bl	8005670 <HAL_RCC_GetSysClockFreq>
 80077ee:	6378      	str	r0, [r7, #52]	@ 0x34
 80077f0:	e39b      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 80077f2:	4b84      	ldr	r3, [pc, #528]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80077fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077fe:	d106      	bne.n	800780e <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 8007800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007802:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007806:	d102      	bne.n	800780e <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
    {
      frequency = HSI_VALUE;
 8007808:	4b80      	ldr	r3, [pc, #512]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 800780a:	637b      	str	r3, [r7, #52]	@ 0x34
 800780c:	e38d      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 800780e:	4b7d      	ldr	r3, [pc, #500]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f003 0320 	and.w	r3, r3, #32
 8007816:	2b20      	cmp	r3, #32
 8007818:	d11b      	bne.n	8007852 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
 800781a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800781c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007820:	d117      	bne.n	8007852 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007822:	4b78      	ldr	r3, [pc, #480]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800782a:	2b00      	cmp	r3, #0
 800782c:	d005      	beq.n	800783a <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
 800782e:	4b75      	ldr	r3, [pc, #468]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007830:	689b      	ldr	r3, [r3, #8]
 8007832:	0e1b      	lsrs	r3, r3, #24
 8007834:	f003 030f 	and.w	r3, r3, #15
 8007838:	e006      	b.n	8007848 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 800783a:	4b72      	ldr	r3, [pc, #456]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800783c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007840:	041b      	lsls	r3, r3, #16
 8007842:	0e1b      	lsrs	r3, r3, #24
 8007844:	f003 030f 	and.w	r3, r3, #15
 8007848:	4a6f      	ldr	r2, [pc, #444]	@ (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 800784a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800784e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007850:	e36b      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8007852:	2300      	movs	r3, #0
 8007854:	637b      	str	r3, [r7, #52]	@ 0x34
 8007856:	e368      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8007858:	e9d7 2300 	ldrd	r2, r3, [r7]
 800785c:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8007860:	430b      	orrs	r3, r1
 8007862:	d164      	bne.n	800792e <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8007864:	4b67      	ldr	r3, [pc, #412]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007866:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800786a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800786e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8007870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007872:	2b00      	cmp	r3, #0
 8007874:	d120      	bne.n	80078b8 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007876:	4b63      	ldr	r3, [pc, #396]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f003 0320 	and.w	r3, r3, #32
 800787e:	2b20      	cmp	r3, #32
 8007880:	d117      	bne.n	80078b2 <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007882:	4b60      	ldr	r3, [pc, #384]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007884:	689b      	ldr	r3, [r3, #8]
 8007886:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800788a:	2b00      	cmp	r3, #0
 800788c:	d005      	beq.n	800789a <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
 800788e:	4b5d      	ldr	r3, [pc, #372]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007890:	689b      	ldr	r3, [r3, #8]
 8007892:	0e1b      	lsrs	r3, r3, #24
 8007894:	f003 030f 	and.w	r3, r3, #15
 8007898:	e006      	b.n	80078a8 <HAL_RCCEx_GetPeriphCLKFreq+0xbe4>
 800789a:	4b5a      	ldr	r3, [pc, #360]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800789c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80078a0:	041b      	lsls	r3, r3, #16
 80078a2:	0e1b      	lsrs	r3, r3, #24
 80078a4:	f003 030f 	and.w	r3, r3, #15
 80078a8:	4a57      	ldr	r2, [pc, #348]	@ (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 80078aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80078b0:	e33b      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 80078b2:	2300      	movs	r3, #0
 80078b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80078b6:	e338      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 80078b8:	4b52      	ldr	r3, [pc, #328]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80078ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80078be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80078c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80078c6:	d112      	bne.n	80078ee <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
 80078c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078ce:	d10e      	bne.n	80078ee <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80078d0:	4b4c      	ldr	r3, [pc, #304]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80078d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80078d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078de:	d102      	bne.n	80078e6 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
      {
        frequency = LSI_VALUE / 128U;
 80078e0:	23fa      	movs	r3, #250	@ 0xfa
 80078e2:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80078e4:	e321      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 80078e6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80078ea:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80078ec:	e31d      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 80078ee:	4b45      	ldr	r3, [pc, #276]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078fa:	d106      	bne.n	800790a <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
 80078fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007902:	d102      	bne.n	800790a <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
    {
      frequency = HSI_VALUE;
 8007904:	4b41      	ldr	r3, [pc, #260]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8007906:	637b      	str	r3, [r7, #52]	@ 0x34
 8007908:	e30f      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 800790a:	4b3e      	ldr	r3, [pc, #248]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800790c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007910:	f003 0302 	and.w	r3, r3, #2
 8007914:	2b02      	cmp	r3, #2
 8007916:	d107      	bne.n	8007928 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 8007918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800791a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800791e:	d103      	bne.n	8007928 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = LSE_VALUE;
 8007920:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007924:	637b      	str	r3, [r7, #52]	@ 0x34
 8007926:	e300      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8007928:	2300      	movs	r3, #0
 800792a:	637b      	str	r3, [r7, #52]	@ 0x34
 800792c:	e2fd      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 800792e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007932:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8007936:	430b      	orrs	r3, r1
 8007938:	d16a      	bne.n	8007a10 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800793a:	4b32      	ldr	r3, [pc, #200]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800793c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007940:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007944:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8007946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007948:	2b00      	cmp	r3, #0
 800794a:	d120      	bne.n	800798e <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800794c:	4b2d      	ldr	r3, [pc, #180]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f003 0320 	and.w	r3, r3, #32
 8007954:	2b20      	cmp	r3, #32
 8007956:	d117      	bne.n	8007988 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007958:	4b2a      	ldr	r3, [pc, #168]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800795a:	689b      	ldr	r3, [r3, #8]
 800795c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007960:	2b00      	cmp	r3, #0
 8007962:	d005      	beq.n	8007970 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 8007964:	4b27      	ldr	r3, [pc, #156]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007966:	689b      	ldr	r3, [r3, #8]
 8007968:	0e1b      	lsrs	r3, r3, #24
 800796a:	f003 030f 	and.w	r3, r3, #15
 800796e:	e006      	b.n	800797e <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 8007970:	4b24      	ldr	r3, [pc, #144]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007972:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007976:	041b      	lsls	r3, r3, #16
 8007978:	0e1b      	lsrs	r3, r3, #24
 800797a:	f003 030f 	and.w	r3, r3, #15
 800797e:	4a22      	ldr	r2, [pc, #136]	@ (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8007980:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007984:	637b      	str	r3, [r7, #52]	@ 0x34
 8007986:	e2d0      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8007988:	2300      	movs	r3, #0
 800798a:	637b      	str	r3, [r7, #52]	@ 0x34
 800798c:	e2cd      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 800798e:	4b1d      	ldr	r3, [pc, #116]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007990:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007994:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007998:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800799c:	d112      	bne.n	80079c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 800799e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80079a4:	d10e      	bne.n	80079c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80079a6:	4b17      	ldr	r3, [pc, #92]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80079a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80079ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80079b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80079b4:	d102      	bne.n	80079bc <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 80079b6:	23fa      	movs	r3, #250	@ 0xfa
 80079b8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80079ba:	e2b6      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 80079bc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80079c0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80079c2:	e2b2      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 80079c4:	4b0f      	ldr	r3, [pc, #60]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80079d0:	d106      	bne.n	80079e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 80079d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80079d8:	d102      	bne.n	80079e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 80079da:	4b0c      	ldr	r3, [pc, #48]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 80079dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80079de:	e2a4      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 80079e0:	4b08      	ldr	r3, [pc, #32]	@ (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80079e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80079e6:	f003 0302 	and.w	r3, r3, #2
 80079ea:	2b02      	cmp	r3, #2
 80079ec:	d107      	bne.n	80079fe <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 80079ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80079f4:	d103      	bne.n	80079fe <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 80079f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80079fc:	e295      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 80079fe:	2300      	movs	r3, #0
 8007a00:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a02:	e292      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8007a04:	46020c00 	.word	0x46020c00
 8007a08:	08010658 	.word	0x08010658
 8007a0c:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8007a10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a14:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8007a18:	430b      	orrs	r3, r1
 8007a1a:	d147      	bne.n	8007aac <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007a1c:	4b9a      	ldr	r3, [pc, #616]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007a1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007a22:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8007a26:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8007a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d103      	bne.n	8007a36 <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007a2e:	f7fd ff3b 	bl	80058a8 <HAL_RCC_GetPCLK1Freq>
 8007a32:	6378      	str	r0, [r7, #52]	@ 0x34
 8007a34:	e279      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8007a36:	4b94      	ldr	r3, [pc, #592]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007a38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a44:	d112      	bne.n	8007a6c <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
 8007a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a48:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007a4c:	d10e      	bne.n	8007a6c <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007a4e:	4b8e      	ldr	r3, [pc, #568]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007a50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a5c:	d102      	bne.n	8007a64 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
      {
        frequency = LSI_VALUE / 128U;
 8007a5e:	23fa      	movs	r3, #250	@ 0xfa
 8007a60:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007a62:	e262      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8007a64:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007a68:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007a6a:	e25e      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8007a6c:	4b86      	ldr	r3, [pc, #536]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a78:	d106      	bne.n	8007a88 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
 8007a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a7c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007a80:	d102      	bne.n	8007a88 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
    {
      frequency = HSI_VALUE;
 8007a82:	4b82      	ldr	r3, [pc, #520]	@ (8007c8c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8007a84:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a86:	e250      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8007a88:	4b7f      	ldr	r3, [pc, #508]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007a8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a8e:	f003 0302 	and.w	r3, r3, #2
 8007a92:	2b02      	cmp	r3, #2
 8007a94:	d107      	bne.n	8007aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 8007a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a98:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007a9c:	d103      	bne.n	8007aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
    {
      frequency = LSE_VALUE;
 8007a9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007aa2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aa4:	e241      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aaa:	e23e      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8007aac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ab0:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8007ab4:	430b      	orrs	r3, r1
 8007ab6:	d12d      	bne.n	8007b14 <HAL_RCCEx_GetPeriphCLKFreq+0xe50>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8007ab8:	4b73      	ldr	r3, [pc, #460]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007aba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007abe:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8007ac2:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8007ac4:	4b70      	ldr	r3, [pc, #448]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007acc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ad0:	d105      	bne.n	8007ade <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 8007ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d102      	bne.n	8007ade <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
    {
      frequency = HSE_VALUE;
 8007ad8:	4b6c      	ldr	r3, [pc, #432]	@ (8007c8c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8007ada:	637b      	str	r3, [r7, #52]	@ 0x34
 8007adc:	e225      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8007ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ae0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007ae4:	d107      	bne.n	8007af6 <HAL_RCCEx_GetPeriphCLKFreq+0xe32>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007ae6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007aea:	4618      	mov	r0, r3
 8007aec:	f7fe fcdc 	bl	80064a8 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8007af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007af2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007af4:	e219      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8007af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007afc:	d107      	bne.n	8007b0e <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007afe:	f107 0318 	add.w	r3, r7, #24
 8007b02:	4618      	mov	r0, r3
 8007b04:	f7fe fe2a 	bl	800675c <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8007b08:	69bb      	ldr	r3, [r7, #24]
 8007b0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b0c:	e20d      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b12:	e20a      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8007b14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b18:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8007b1c:	430b      	orrs	r3, r1
 8007b1e:	d156      	bne.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8007b20:	4b59      	ldr	r3, [pc, #356]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007b22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007b26:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007b2a:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8007b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007b32:	d028      	beq.n	8007b86 <HAL_RCCEx_GetPeriphCLKFreq+0xec2>
 8007b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b36:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007b3a:	d845      	bhi.n	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8007b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b3e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007b42:	d013      	beq.n	8007b6c <HAL_RCCEx_GetPeriphCLKFreq+0xea8>
 8007b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b46:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007b4a:	d83d      	bhi.n	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8007b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d004      	beq.n	8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0xe98>
 8007b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b54:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b58:	d004      	beq.n	8007b64 <HAL_RCCEx_GetPeriphCLKFreq+0xea0>
 8007b5a:	e035      	b.n	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8007b5c:	f7fd feb8 	bl	80058d0 <HAL_RCC_GetPCLK2Freq>
 8007b60:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007b62:	e1e2      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007b64:	f7fd fd84 	bl	8005670 <HAL_RCC_GetSysClockFreq>
 8007b68:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007b6a:	e1de      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007b6c:	4b46      	ldr	r3, [pc, #280]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b78:	d102      	bne.n	8007b80 <HAL_RCCEx_GetPeriphCLKFreq+0xebc>
        {
          frequency = HSI_VALUE;
 8007b7a:	4b44      	ldr	r3, [pc, #272]	@ (8007c8c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8007b7c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007b7e:	e1d4      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8007b80:	2300      	movs	r3, #0
 8007b82:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b84:	e1d1      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007b86:	4b40      	ldr	r3, [pc, #256]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f003 0320 	and.w	r3, r3, #32
 8007b8e:	2b20      	cmp	r3, #32
 8007b90:	d117      	bne.n	8007bc2 <HAL_RCCEx_GetPeriphCLKFreq+0xefe>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007b92:	4b3d      	ldr	r3, [pc, #244]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007b94:	689b      	ldr	r3, [r3, #8]
 8007b96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d005      	beq.n	8007baa <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
 8007b9e:	4b3a      	ldr	r3, [pc, #232]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007ba0:	689b      	ldr	r3, [r3, #8]
 8007ba2:	0e1b      	lsrs	r3, r3, #24
 8007ba4:	f003 030f 	and.w	r3, r3, #15
 8007ba8:	e006      	b.n	8007bb8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 8007baa:	4b37      	ldr	r3, [pc, #220]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007bac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007bb0:	041b      	lsls	r3, r3, #16
 8007bb2:	0e1b      	lsrs	r3, r3, #24
 8007bb4:	f003 030f 	and.w	r3, r3, #15
 8007bb8:	4a35      	ldr	r2, [pc, #212]	@ (8007c90 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 8007bba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007bbe:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007bc0:	e1b3      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007bc6:	e1b0      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007bcc:	e1ad      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8007bce:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007bd2:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 8007bd6:	430b      	orrs	r3, r1
 8007bd8:	d15c      	bne.n	8007c94 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8007bda:	4b2b      	ldr	r3, [pc, #172]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007bdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007be0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007be4:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8007be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007bec:	d028      	beq.n	8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf7c>
 8007bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bf0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007bf4:	d845      	bhi.n	8007c82 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8007bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bf8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007bfc:	d013      	beq.n	8007c26 <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
 8007bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007c04:	d83d      	bhi.n	8007c82 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8007c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d004      	beq.n	8007c16 <HAL_RCCEx_GetPeriphCLKFreq+0xf52>
 8007c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c12:	d004      	beq.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
 8007c14:	e035      	b.n	8007c82 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8007c16:	f7fd fe47 	bl	80058a8 <HAL_RCC_GetPCLK1Freq>
 8007c1a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007c1c:	e185      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007c1e:	f7fd fd27 	bl	8005670 <HAL_RCC_GetSysClockFreq>
 8007c22:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007c24:	e181      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007c26:	4b18      	ldr	r3, [pc, #96]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c32:	d102      	bne.n	8007c3a <HAL_RCCEx_GetPeriphCLKFreq+0xf76>
        {
          frequency = HSI_VALUE;
 8007c34:	4b15      	ldr	r3, [pc, #84]	@ (8007c8c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8007c36:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007c38:	e177      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c3e:	e174      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007c40:	4b11      	ldr	r3, [pc, #68]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f003 0320 	and.w	r3, r3, #32
 8007c48:	2b20      	cmp	r3, #32
 8007c4a:	d117      	bne.n	8007c7c <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007c4e:	689b      	ldr	r3, [r3, #8]
 8007c50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d005      	beq.n	8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0xfa0>
 8007c58:	4b0b      	ldr	r3, [pc, #44]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007c5a:	689b      	ldr	r3, [r3, #8]
 8007c5c:	0e1b      	lsrs	r3, r3, #24
 8007c5e:	f003 030f 	and.w	r3, r3, #15
 8007c62:	e006      	b.n	8007c72 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8007c64:	4b08      	ldr	r3, [pc, #32]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007c66:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007c6a:	041b      	lsls	r3, r3, #16
 8007c6c:	0e1b      	lsrs	r3, r3, #24
 8007c6e:	f003 030f 	and.w	r3, r3, #15
 8007c72:	4a07      	ldr	r2, [pc, #28]	@ (8007c90 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 8007c74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c78:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007c7a:	e156      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c80:	e153      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8007c82:	2300      	movs	r3, #0
 8007c84:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c86:	e150      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8007c88:	46020c00 	.word	0x46020c00
 8007c8c:	00f42400 	.word	0x00f42400
 8007c90:	08010658 	.word	0x08010658
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8007c94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c98:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8007c9c:	430b      	orrs	r3, r1
 8007c9e:	d176      	bne.n	8007d8e <HAL_RCCEx_GetPeriphCLKFreq+0x10ca>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8007ca0:	4ba4      	ldr	r3, [pc, #656]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007ca2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007ca6:	f003 0318 	and.w	r3, r3, #24
 8007caa:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8007cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cae:	2b18      	cmp	r3, #24
 8007cb0:	d86a      	bhi.n	8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x10c4>
 8007cb2:	a201      	add	r2, pc, #4	@ (adr r2, 8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cb8:	08007d1d 	.word	0x08007d1d
 8007cbc:	08007d89 	.word	0x08007d89
 8007cc0:	08007d89 	.word	0x08007d89
 8007cc4:	08007d89 	.word	0x08007d89
 8007cc8:	08007d89 	.word	0x08007d89
 8007ccc:	08007d89 	.word	0x08007d89
 8007cd0:	08007d89 	.word	0x08007d89
 8007cd4:	08007d89 	.word	0x08007d89
 8007cd8:	08007d25 	.word	0x08007d25
 8007cdc:	08007d89 	.word	0x08007d89
 8007ce0:	08007d89 	.word	0x08007d89
 8007ce4:	08007d89 	.word	0x08007d89
 8007ce8:	08007d89 	.word	0x08007d89
 8007cec:	08007d89 	.word	0x08007d89
 8007cf0:	08007d89 	.word	0x08007d89
 8007cf4:	08007d89 	.word	0x08007d89
 8007cf8:	08007d2d 	.word	0x08007d2d
 8007cfc:	08007d89 	.word	0x08007d89
 8007d00:	08007d89 	.word	0x08007d89
 8007d04:	08007d89 	.word	0x08007d89
 8007d08:	08007d89 	.word	0x08007d89
 8007d0c:	08007d89 	.word	0x08007d89
 8007d10:	08007d89 	.word	0x08007d89
 8007d14:	08007d89 	.word	0x08007d89
 8007d18:	08007d47 	.word	0x08007d47
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8007d1c:	f7fd fdec 	bl	80058f8 <HAL_RCC_GetPCLK3Freq>
 8007d20:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007d22:	e102      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007d24:	f7fd fca4 	bl	8005670 <HAL_RCC_GetSysClockFreq>
 8007d28:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007d2a:	e0fe      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007d2c:	4b81      	ldr	r3, [pc, #516]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d38:	d102      	bne.n	8007d40 <HAL_RCCEx_GetPeriphCLKFreq+0x107c>
        {
          frequency = HSI_VALUE;
 8007d3a:	4b7f      	ldr	r3, [pc, #508]	@ (8007f38 <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 8007d3c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007d3e:	e0f4      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8007d40:	2300      	movs	r3, #0
 8007d42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d44:	e0f1      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007d46:	4b7b      	ldr	r3, [pc, #492]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f003 0320 	and.w	r3, r3, #32
 8007d4e:	2b20      	cmp	r3, #32
 8007d50:	d117      	bne.n	8007d82 <HAL_RCCEx_GetPeriphCLKFreq+0x10be>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007d52:	4b78      	ldr	r3, [pc, #480]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d005      	beq.n	8007d6a <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8007d5e:	4b75      	ldr	r3, [pc, #468]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007d60:	689b      	ldr	r3, [r3, #8]
 8007d62:	0e1b      	lsrs	r3, r3, #24
 8007d64:	f003 030f 	and.w	r3, r3, #15
 8007d68:	e006      	b.n	8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
 8007d6a:	4b72      	ldr	r3, [pc, #456]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007d6c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007d70:	041b      	lsls	r3, r3, #16
 8007d72:	0e1b      	lsrs	r3, r3, #24
 8007d74:	f003 030f 	and.w	r3, r3, #15
 8007d78:	4a70      	ldr	r2, [pc, #448]	@ (8007f3c <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8007d7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d7e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007d80:	e0d3      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8007d82:	2300      	movs	r3, #0
 8007d84:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d86:	e0d0      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d8c:	e0cd      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8007d8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d92:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8007d96:	430b      	orrs	r3, r1
 8007d98:	d155      	bne.n	8007e46 <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8007d9a:	4b66      	ldr	r3, [pc, #408]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007d9c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007da0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007da4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007dac:	d013      	beq.n	8007dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
 8007dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007db4:	d844      	bhi.n	8007e40 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 8007db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007dbc:	d013      	beq.n	8007de6 <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
 8007dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007dc4:	d83c      	bhi.n	8007e40 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 8007dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d014      	beq.n	8007df6 <HAL_RCCEx_GetPeriphCLKFreq+0x1132>
 8007dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007dd2:	d014      	beq.n	8007dfe <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 8007dd4:	e034      	b.n	8007e40 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007dd6:	f107 0318 	add.w	r3, r7, #24
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f7fe fcbe 	bl	800675c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8007de0:	69fb      	ldr	r3, [r7, #28]
 8007de2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007de4:	e0a1      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007de6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007dea:	4618      	mov	r0, r3
 8007dec:	f7fe fb5c 	bl	80064a8 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8007df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007df2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007df4:	e099      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007df6:	f7fd fc3b 	bl	8005670 <HAL_RCC_GetSysClockFreq>
 8007dfa:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007dfc:	e095      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007dfe:	4b4d      	ldr	r3, [pc, #308]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f003 0320 	and.w	r3, r3, #32
 8007e06:	2b20      	cmp	r3, #32
 8007e08:	d117      	bne.n	8007e3a <HAL_RCCEx_GetPeriphCLKFreq+0x1176>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007e0a:	4b4a      	ldr	r3, [pc, #296]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d005      	beq.n	8007e22 <HAL_RCCEx_GetPeriphCLKFreq+0x115e>
 8007e16:	4b47      	ldr	r3, [pc, #284]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007e18:	689b      	ldr	r3, [r3, #8]
 8007e1a:	0e1b      	lsrs	r3, r3, #24
 8007e1c:	f003 030f 	and.w	r3, r3, #15
 8007e20:	e006      	b.n	8007e30 <HAL_RCCEx_GetPeriphCLKFreq+0x116c>
 8007e22:	4b44      	ldr	r3, [pc, #272]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007e24:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007e28:	041b      	lsls	r3, r3, #16
 8007e2a:	0e1b      	lsrs	r3, r3, #24
 8007e2c:	f003 030f 	and.w	r3, r3, #15
 8007e30:	4a42      	ldr	r2, [pc, #264]	@ (8007f3c <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8007e32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e36:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007e38:	e077      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e3e:	e074      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8007e40:	2300      	movs	r3, #0
 8007e42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e44:	e071      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8007e46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e4a:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8007e4e:	430b      	orrs	r3, r1
 8007e50:	d131      	bne.n	8007eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8007e52:	4b38      	ldr	r3, [pc, #224]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007e54:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007e5c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8007e5e:	4b35      	ldr	r3, [pc, #212]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007e60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e64:	f003 0302 	and.w	r3, r3, #2
 8007e68:	2b02      	cmp	r3, #2
 8007e6a:	d106      	bne.n	8007e7a <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
 8007e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d103      	bne.n	8007e7a <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
    {
      frequency = LSE_VALUE;
 8007e72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e76:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e78:	e057      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8007e7a:	4b2e      	ldr	r3, [pc, #184]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007e7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e88:	d112      	bne.n	8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
 8007e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e90:	d10e      	bne.n	8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007e92:	4b28      	ldr	r3, [pc, #160]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007e94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007e9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ea0:	d102      	bne.n	8007ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x11e4>
      {
        frequency = LSI_VALUE / 128U;
 8007ea2:	23fa      	movs	r3, #250	@ 0xfa
 8007ea4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007ea6:	e040      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8007ea8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007eac:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007eae:	e03c      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007eb4:	e039      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8007eb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007eba:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8007ebe:	430b      	orrs	r3, r1
 8007ec0:	d131      	bne.n	8007f26 <HAL_RCCEx_GetPeriphCLKFreq+0x1262>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8007ec2:	4b1c      	ldr	r3, [pc, #112]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007ec4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007ec8:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007ecc:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8007ece:	4b19      	ldr	r3, [pc, #100]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007ed6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007eda:	d105      	bne.n	8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 8007edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d102      	bne.n	8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
    {
      frequency = HSI48_VALUE;
 8007ee2:	4b17      	ldr	r3, [pc, #92]	@ (8007f40 <HAL_RCCEx_GetPeriphCLKFreq+0x127c>)
 8007ee4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ee6:	e020      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8007ee8:	4b12      	ldr	r3, [pc, #72]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007ef0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ef4:	d106      	bne.n	8007f04 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
 8007ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007efc:	d102      	bne.n	8007f04 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
    {
      frequency = HSI48_VALUE >> 1U ;
 8007efe:	4b11      	ldr	r3, [pc, #68]	@ (8007f44 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007f00:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f02:	e012      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8007f04:	4b0b      	ldr	r3, [pc, #44]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f10:	d106      	bne.n	8007f20 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
 8007f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f18:	d102      	bne.n	8007f20 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
    {
      frequency = HSI_VALUE;
 8007f1a:	4b07      	ldr	r3, [pc, #28]	@ (8007f38 <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 8007f1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f1e:	e004      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 8007f20:	2300      	movs	r3, #0
 8007f22:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f24:	e001      	b.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8007f26:	2300      	movs	r3, #0
 8007f28:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 8007f2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	3738      	adds	r7, #56	@ 0x38
 8007f30:	46bd      	mov	sp, r7
 8007f32:	bd80      	pop	{r7, pc}
 8007f34:	46020c00 	.word	0x46020c00
 8007f38:	00f42400 	.word	0x00f42400
 8007f3c:	08010658 	.word	0x08010658
 8007f40:	02dc6c00 	.word	0x02dc6c00
 8007f44:	016e3600 	.word	0x016e3600

08007f48 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b084      	sub	sp, #16
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8007f50:	4b47      	ldr	r3, [pc, #284]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a46      	ldr	r2, [pc, #280]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 8007f56:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007f5a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007f5c:	f7fb fe9e 	bl	8003c9c <HAL_GetTick>
 8007f60:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007f62:	e008      	b.n	8007f76 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007f64:	f7fb fe9a 	bl	8003c9c <HAL_GetTick>
 8007f68:	4602      	mov	r2, r0
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	1ad3      	subs	r3, r2, r3
 8007f6e:	2b02      	cmp	r3, #2
 8007f70:	d901      	bls.n	8007f76 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007f72:	2303      	movs	r3, #3
 8007f74:	e077      	b.n	8008066 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007f76:	4b3e      	ldr	r3, [pc, #248]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d1f0      	bne.n	8007f64 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8007f82:	4b3b      	ldr	r3, [pc, #236]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 8007f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f86:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007f8a:	f023 0303 	bic.w	r3, r3, #3
 8007f8e:	687a      	ldr	r2, [r7, #4]
 8007f90:	6811      	ldr	r1, [r2, #0]
 8007f92:	687a      	ldr	r2, [r7, #4]
 8007f94:	6852      	ldr	r2, [r2, #4]
 8007f96:	3a01      	subs	r2, #1
 8007f98:	0212      	lsls	r2, r2, #8
 8007f9a:	430a      	orrs	r2, r1
 8007f9c:	4934      	ldr	r1, [pc, #208]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8007fa2:	4b33      	ldr	r3, [pc, #204]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 8007fa4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007fa6:	4b33      	ldr	r3, [pc, #204]	@ (8008074 <RCCEx_PLL2_Config+0x12c>)
 8007fa8:	4013      	ands	r3, r2
 8007faa:	687a      	ldr	r2, [r7, #4]
 8007fac:	6892      	ldr	r2, [r2, #8]
 8007fae:	3a01      	subs	r2, #1
 8007fb0:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	68d2      	ldr	r2, [r2, #12]
 8007fb8:	3a01      	subs	r2, #1
 8007fba:	0252      	lsls	r2, r2, #9
 8007fbc:	b292      	uxth	r2, r2
 8007fbe:	4311      	orrs	r1, r2
 8007fc0:	687a      	ldr	r2, [r7, #4]
 8007fc2:	6912      	ldr	r2, [r2, #16]
 8007fc4:	3a01      	subs	r2, #1
 8007fc6:	0412      	lsls	r2, r2, #16
 8007fc8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007fcc:	4311      	orrs	r1, r2
 8007fce:	687a      	ldr	r2, [r7, #4]
 8007fd0:	6952      	ldr	r2, [r2, #20]
 8007fd2:	3a01      	subs	r2, #1
 8007fd4:	0612      	lsls	r2, r2, #24
 8007fd6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007fda:	430a      	orrs	r2, r1
 8007fdc:	4924      	ldr	r1, [pc, #144]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8007fe2:	4b23      	ldr	r3, [pc, #140]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 8007fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fe6:	f023 020c 	bic.w	r2, r3, #12
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	699b      	ldr	r3, [r3, #24]
 8007fee:	4920      	ldr	r1, [pc, #128]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8007ff4:	4b1e      	ldr	r3, [pc, #120]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 8007ff6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6a1b      	ldr	r3, [r3, #32]
 8007ffc:	491c      	ldr	r1, [pc, #112]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 8007ffe:	4313      	orrs	r3, r2
 8008000:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8008002:	4b1b      	ldr	r3, [pc, #108]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 8008004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008006:	4a1a      	ldr	r2, [pc, #104]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 8008008:	f023 0310 	bic.w	r3, r3, #16
 800800c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800800e:	4b18      	ldr	r3, [pc, #96]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 8008010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008012:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008016:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	69d2      	ldr	r2, [r2, #28]
 800801e:	00d2      	lsls	r2, r2, #3
 8008020:	4913      	ldr	r1, [pc, #76]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 8008022:	4313      	orrs	r3, r2
 8008024:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8008026:	4b12      	ldr	r3, [pc, #72]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 8008028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800802a:	4a11      	ldr	r2, [pc, #68]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 800802c:	f043 0310 	orr.w	r3, r3, #16
 8008030:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8008032:	4b0f      	ldr	r3, [pc, #60]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4a0e      	ldr	r2, [pc, #56]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 8008038:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800803c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800803e:	f7fb fe2d 	bl	8003c9c <HAL_GetTick>
 8008042:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008044:	e008      	b.n	8008058 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008046:	f7fb fe29 	bl	8003c9c <HAL_GetTick>
 800804a:	4602      	mov	r2, r0
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	1ad3      	subs	r3, r2, r3
 8008050:	2b02      	cmp	r3, #2
 8008052:	d901      	bls.n	8008058 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008054:	2303      	movs	r3, #3
 8008056:	e006      	b.n	8008066 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008058:	4b05      	ldr	r3, [pc, #20]	@ (8008070 <RCCEx_PLL2_Config+0x128>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008060:	2b00      	cmp	r3, #0
 8008062:	d0f0      	beq.n	8008046 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8008064:	2300      	movs	r3, #0

}
 8008066:	4618      	mov	r0, r3
 8008068:	3710      	adds	r7, #16
 800806a:	46bd      	mov	sp, r7
 800806c:	bd80      	pop	{r7, pc}
 800806e:	bf00      	nop
 8008070:	46020c00 	.word	0x46020c00
 8008074:	80800000 	.word	0x80800000

08008078 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b084      	sub	sp, #16
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8008080:	4b47      	ldr	r3, [pc, #284]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4a46      	ldr	r2, [pc, #280]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 8008086:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800808a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800808c:	f7fb fe06 	bl	8003c9c <HAL_GetTick>
 8008090:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008092:	e008      	b.n	80080a6 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008094:	f7fb fe02 	bl	8003c9c <HAL_GetTick>
 8008098:	4602      	mov	r2, r0
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	1ad3      	subs	r3, r2, r3
 800809e:	2b02      	cmp	r3, #2
 80080a0:	d901      	bls.n	80080a6 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80080a2:	2303      	movs	r3, #3
 80080a4:	e077      	b.n	8008196 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80080a6:	4b3e      	ldr	r3, [pc, #248]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d1f0      	bne.n	8008094 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 80080b2:	4b3b      	ldr	r3, [pc, #236]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 80080b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080b6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80080ba:	f023 0303 	bic.w	r3, r3, #3
 80080be:	687a      	ldr	r2, [r7, #4]
 80080c0:	6811      	ldr	r1, [r2, #0]
 80080c2:	687a      	ldr	r2, [r7, #4]
 80080c4:	6852      	ldr	r2, [r2, #4]
 80080c6:	3a01      	subs	r2, #1
 80080c8:	0212      	lsls	r2, r2, #8
 80080ca:	430a      	orrs	r2, r1
 80080cc:	4934      	ldr	r1, [pc, #208]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 80080ce:	4313      	orrs	r3, r2
 80080d0:	630b      	str	r3, [r1, #48]	@ 0x30
 80080d2:	4b33      	ldr	r3, [pc, #204]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 80080d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80080d6:	4b33      	ldr	r3, [pc, #204]	@ (80081a4 <RCCEx_PLL3_Config+0x12c>)
 80080d8:	4013      	ands	r3, r2
 80080da:	687a      	ldr	r2, [r7, #4]
 80080dc:	6892      	ldr	r2, [r2, #8]
 80080de:	3a01      	subs	r2, #1
 80080e0:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80080e4:	687a      	ldr	r2, [r7, #4]
 80080e6:	68d2      	ldr	r2, [r2, #12]
 80080e8:	3a01      	subs	r2, #1
 80080ea:	0252      	lsls	r2, r2, #9
 80080ec:	b292      	uxth	r2, r2
 80080ee:	4311      	orrs	r1, r2
 80080f0:	687a      	ldr	r2, [r7, #4]
 80080f2:	6912      	ldr	r2, [r2, #16]
 80080f4:	3a01      	subs	r2, #1
 80080f6:	0412      	lsls	r2, r2, #16
 80080f8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80080fc:	4311      	orrs	r1, r2
 80080fe:	687a      	ldr	r2, [r7, #4]
 8008100:	6952      	ldr	r2, [r2, #20]
 8008102:	3a01      	subs	r2, #1
 8008104:	0612      	lsls	r2, r2, #24
 8008106:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800810a:	430a      	orrs	r2, r1
 800810c:	4924      	ldr	r1, [pc, #144]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 800810e:	4313      	orrs	r3, r2
 8008110:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8008112:	4b23      	ldr	r3, [pc, #140]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 8008114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008116:	f023 020c 	bic.w	r2, r3, #12
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	699b      	ldr	r3, [r3, #24]
 800811e:	4920      	ldr	r1, [pc, #128]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 8008120:	4313      	orrs	r3, r2
 8008122:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8008124:	4b1e      	ldr	r3, [pc, #120]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 8008126:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6a1b      	ldr	r3, [r3, #32]
 800812c:	491c      	ldr	r1, [pc, #112]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 800812e:	4313      	orrs	r3, r2
 8008130:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8008132:	4b1b      	ldr	r3, [pc, #108]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 8008134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008136:	4a1a      	ldr	r2, [pc, #104]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 8008138:	f023 0310 	bic.w	r3, r3, #16
 800813c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800813e:	4b18      	ldr	r3, [pc, #96]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 8008140:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008142:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008146:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800814a:	687a      	ldr	r2, [r7, #4]
 800814c:	69d2      	ldr	r2, [r2, #28]
 800814e:	00d2      	lsls	r2, r2, #3
 8008150:	4913      	ldr	r1, [pc, #76]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 8008152:	4313      	orrs	r3, r2
 8008154:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8008156:	4b12      	ldr	r3, [pc, #72]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 8008158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800815a:	4a11      	ldr	r2, [pc, #68]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 800815c:	f043 0310 	orr.w	r3, r3, #16
 8008160:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8008162:	4b0f      	ldr	r3, [pc, #60]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4a0e      	ldr	r2, [pc, #56]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 8008168:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800816c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800816e:	f7fb fd95 	bl	8003c9c <HAL_GetTick>
 8008172:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008174:	e008      	b.n	8008188 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008176:	f7fb fd91 	bl	8003c9c <HAL_GetTick>
 800817a:	4602      	mov	r2, r0
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	1ad3      	subs	r3, r2, r3
 8008180:	2b02      	cmp	r3, #2
 8008182:	d901      	bls.n	8008188 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008184:	2303      	movs	r3, #3
 8008186:	e006      	b.n	8008196 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008188:	4b05      	ldr	r3, [pc, #20]	@ (80081a0 <RCCEx_PLL3_Config+0x128>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008190:	2b00      	cmp	r3, #0
 8008192:	d0f0      	beq.n	8008176 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8008194:	2300      	movs	r3, #0
}
 8008196:	4618      	mov	r0, r3
 8008198:	3710      	adds	r7, #16
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}
 800819e:	bf00      	nop
 80081a0:	46020c00 	.word	0x46020c00
 80081a4:	80800000 	.word	0x80800000

080081a8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b084      	sub	sp, #16
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d101      	bne.n	80081ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80081b6:	2301      	movs	r3, #1
 80081b8:	e0fb      	b.n	80083b2 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	4a7f      	ldr	r2, [pc, #508]	@ (80083bc <HAL_SPI_Init+0x214>)
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d004      	beq.n	80081ce <HAL_SPI_Init+0x26>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4a7d      	ldr	r2, [pc, #500]	@ (80083c0 <HAL_SPI_Init+0x218>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	e000      	b.n	80081d0 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 80081ce:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2200      	movs	r2, #0
 80081d4:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4a78      	ldr	r2, [pc, #480]	@ (80083bc <HAL_SPI_Init+0x214>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d004      	beq.n	80081ea <HAL_SPI_Init+0x42>
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	4a76      	ldr	r2, [pc, #472]	@ (80083c0 <HAL_SPI_Init+0x218>)
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d105      	bne.n	80081f6 <HAL_SPI_Init+0x4e>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	68db      	ldr	r3, [r3, #12]
 80081ee:	2b0f      	cmp	r3, #15
 80081f0:	d901      	bls.n	80081f6 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 80081f2:	2301      	movs	r3, #1
 80081f4:	e0dd      	b.n	80083b2 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f000 feb0 	bl	8008f5c <SPI_GetPacketSize>
 80081fc:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4a6e      	ldr	r2, [pc, #440]	@ (80083bc <HAL_SPI_Init+0x214>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d004      	beq.n	8008212 <HAL_SPI_Init+0x6a>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	4a6c      	ldr	r2, [pc, #432]	@ (80083c0 <HAL_SPI_Init+0x218>)
 800820e:	4293      	cmp	r3, r2
 8008210:	d102      	bne.n	8008218 <HAL_SPI_Init+0x70>
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	2b08      	cmp	r3, #8
 8008216:	d816      	bhi.n	8008246 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800821c:	4a69      	ldr	r2, [pc, #420]	@ (80083c4 <HAL_SPI_Init+0x21c>)
 800821e:	4293      	cmp	r3, r2
 8008220:	d00e      	beq.n	8008240 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	4a68      	ldr	r2, [pc, #416]	@ (80083c8 <HAL_SPI_Init+0x220>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d009      	beq.n	8008240 <HAL_SPI_Init+0x98>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	4a66      	ldr	r2, [pc, #408]	@ (80083cc <HAL_SPI_Init+0x224>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d004      	beq.n	8008240 <HAL_SPI_Init+0x98>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	4a65      	ldr	r2, [pc, #404]	@ (80083d0 <HAL_SPI_Init+0x228>)
 800823c:	4293      	cmp	r3, r2
 800823e:	d104      	bne.n	800824a <HAL_SPI_Init+0xa2>
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2b10      	cmp	r3, #16
 8008244:	d901      	bls.n	800824a <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 8008246:	2301      	movs	r3, #1
 8008248:	e0b3      	b.n	80083b2 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008250:	b2db      	uxtb	r3, r3
 8008252:	2b00      	cmp	r3, #0
 8008254:	d106      	bne.n	8008264 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2200      	movs	r2, #0
 800825a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f7fa fb88 	bl	8002974 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2202      	movs	r2, #2
 8008268:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	681a      	ldr	r2, [r3, #0]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f022 0201 	bic.w	r2, r2, #1
 800827a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	689b      	ldr	r3, [r3, #8]
 8008282:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8008286:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	699b      	ldr	r3, [r3, #24]
 800828c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008290:	d119      	bne.n	80082c6 <HAL_SPI_Init+0x11e>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	685b      	ldr	r3, [r3, #4]
 8008296:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800829a:	d103      	bne.n	80082a4 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d008      	beq.n	80082b6 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d10c      	bne.n	80082c6 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80082b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80082b4:	d107      	bne.n	80082c6 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	681a      	ldr	r2, [r3, #0]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80082c4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	685b      	ldr	r3, [r3, #4]
 80082ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d00f      	beq.n	80082f2 <HAL_SPI_Init+0x14a>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	68db      	ldr	r3, [r3, #12]
 80082d6:	2b06      	cmp	r3, #6
 80082d8:	d90b      	bls.n	80082f2 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	430a      	orrs	r2, r1
 80082ee:	601a      	str	r2, [r3, #0]
 80082f0:	e007      	b.n	8008302 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	681a      	ldr	r2, [r3, #0]
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008300:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	69da      	ldr	r2, [r3, #28]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800830a:	431a      	orrs	r2, r3
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	431a      	orrs	r2, r3
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008314:	ea42 0103 	orr.w	r1, r2, r3
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	68da      	ldr	r2, [r3, #12]
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	430a      	orrs	r2, r1
 8008322:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800832c:	431a      	orrs	r2, r3
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008332:	431a      	orrs	r2, r3
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	699b      	ldr	r3, [r3, #24]
 8008338:	431a      	orrs	r2, r3
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	691b      	ldr	r3, [r3, #16]
 800833e:	431a      	orrs	r2, r3
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	695b      	ldr	r3, [r3, #20]
 8008344:	431a      	orrs	r2, r3
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6a1b      	ldr	r3, [r3, #32]
 800834a:	431a      	orrs	r2, r3
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	685b      	ldr	r3, [r3, #4]
 8008350:	431a      	orrs	r2, r3
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008356:	431a      	orrs	r2, r3
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	689b      	ldr	r3, [r3, #8]
 800835c:	431a      	orrs	r2, r3
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008362:	431a      	orrs	r2, r3
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008368:	431a      	orrs	r2, r3
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800836e:	ea42 0103 	orr.w	r1, r2, r3
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	430a      	orrs	r2, r1
 800837c:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	685b      	ldr	r3, [r3, #4]
 8008382:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00a      	beq.n	80083a0 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	68db      	ldr	r3, [r3, #12]
 8008390:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	430a      	orrs	r2, r1
 800839e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2200      	movs	r2, #0
 80083a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2201      	movs	r2, #1
 80083ac:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 80083b0:	2300      	movs	r3, #0
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3710      	adds	r7, #16
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
 80083ba:	bf00      	nop
 80083bc:	46002000 	.word	0x46002000
 80083c0:	56002000 	.word	0x56002000
 80083c4:	40013000 	.word	0x40013000
 80083c8:	50013000 	.word	0x50013000
 80083cc:	40003800 	.word	0x40003800
 80083d0:	50003800 	.word	0x50003800

080083d4 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b088      	sub	sp, #32
 80083d8:	af02      	add	r7, sp, #8
 80083da:	60f8      	str	r0, [r7, #12]
 80083dc:	60b9      	str	r1, [r7, #8]
 80083de:	603b      	str	r3, [r7, #0]
 80083e0:	4613      	mov	r3, r2
 80083e2:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	3320      	adds	r3, #32
 80083ea:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a90      	ldr	r2, [pc, #576]	@ (8008634 <HAL_SPI_Transmit+0x260>)
 80083f2:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80083f4:	f7fb fc52 	bl	8003c9c <HAL_GetTick>
 80083f8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008400:	b2db      	uxtb	r3, r3
 8008402:	2b01      	cmp	r3, #1
 8008404:	d001      	beq.n	800840a <HAL_SPI_Transmit+0x36>
  {
    return HAL_BUSY;
 8008406:	2302      	movs	r3, #2
 8008408:	e1f4      	b.n	80087f4 <HAL_SPI_Transmit+0x420>
  }

  if ((pData == NULL) || (Size == 0UL))
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d002      	beq.n	8008416 <HAL_SPI_Transmit+0x42>
 8008410:	88fb      	ldrh	r3, [r7, #6]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d101      	bne.n	800841a <HAL_SPI_Transmit+0x46>
  {
    return HAL_ERROR;
 8008416:	2301      	movs	r3, #1
 8008418:	e1ec      	b.n	80087f4 <HAL_SPI_Transmit+0x420>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008420:	2b01      	cmp	r3, #1
 8008422:	d101      	bne.n	8008428 <HAL_SPI_Transmit+0x54>
 8008424:	2302      	movs	r3, #2
 8008426:	e1e5      	b.n	80087f4 <HAL_SPI_Transmit+0x420>
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2201      	movs	r2, #1
 800842c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	2203      	movs	r2, #3
 8008434:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	2200      	movs	r2, #0
 800843c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	68ba      	ldr	r2, [r7, #8]
 8008444:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	88fa      	ldrh	r2, [r7, #6]
 800844a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	88fa      	ldrh	r2, [r7, #6]
 8008452:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	2200      	movs	r2, #0
 800845a:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	2200      	movs	r2, #0
 8008460:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	2200      	movs	r2, #0
 8008468:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	2200      	movs	r2, #0
 8008470:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2200      	movs	r2, #0
 8008476:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	689b      	ldr	r3, [r3, #8]
 800847c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8008480:	d108      	bne.n	8008494 <HAL_SPI_Transmit+0xc0>
  {
    SPI_1LINE_TX(hspi);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	681a      	ldr	r2, [r3, #0]
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008490:	601a      	str	r2, [r3, #0]
 8008492:	e009      	b.n	80084a8 <HAL_SPI_Transmit+0xd4>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	68db      	ldr	r3, [r3, #12]
 800849a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80084a6:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	685b      	ldr	r3, [r3, #4]
 80084ae:	0c1b      	lsrs	r3, r3, #16
 80084b0:	041b      	lsls	r3, r3, #16
 80084b2:	88f9      	ldrh	r1, [r7, #6]
 80084b4:	68fa      	ldr	r2, [r7, #12]
 80084b6:	6812      	ldr	r2, [r2, #0]
 80084b8:	430b      	orrs	r3, r1
 80084ba:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	681a      	ldr	r2, [r3, #0]
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f042 0201 	orr.w	r2, r2, #1
 80084ca:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	69db      	ldr	r3, [r3, #28]
 80084d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d10c      	bne.n	80084f4 <HAL_SPI_Transmit+0x120>
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80084e2:	d107      	bne.n	80084f4 <HAL_SPI_Transmit+0x120>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	681a      	ldr	r2, [r3, #0]
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80084f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	68db      	ldr	r3, [r3, #12]
 80084f8:	2b0f      	cmp	r3, #15
 80084fa:	d95b      	bls.n	80085b4 <HAL_SPI_Transmit+0x1e0>
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4a4d      	ldr	r2, [pc, #308]	@ (8008638 <HAL_SPI_Transmit+0x264>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d04f      	beq.n	80085a6 <HAL_SPI_Transmit+0x1d2>
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4a4c      	ldr	r2, [pc, #304]	@ (800863c <HAL_SPI_Transmit+0x268>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d04a      	beq.n	80085a6 <HAL_SPI_Transmit+0x1d2>
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4a4a      	ldr	r2, [pc, #296]	@ (8008640 <HAL_SPI_Transmit+0x26c>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d045      	beq.n	80085a6 <HAL_SPI_Transmit+0x1d2>
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	4a49      	ldr	r2, [pc, #292]	@ (8008644 <HAL_SPI_Transmit+0x270>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d147      	bne.n	80085b4 <HAL_SPI_Transmit+0x1e0>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8008524:	e03f      	b.n	80085a6 <HAL_SPI_Transmit+0x1d2>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	695b      	ldr	r3, [r3, #20]
 800852c:	f003 0302 	and.w	r3, r3, #2
 8008530:	2b02      	cmp	r3, #2
 8008532:	d114      	bne.n	800855e <HAL_SPI_Transmit+0x18a>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	6812      	ldr	r2, [r2, #0]
 800853e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008544:	1d1a      	adds	r2, r3, #4
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008550:	b29b      	uxth	r3, r3
 8008552:	3b01      	subs	r3, #1
 8008554:	b29a      	uxth	r2, r3
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800855c:	e023      	b.n	80085a6 <HAL_SPI_Transmit+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800855e:	f7fb fb9d 	bl	8003c9c <HAL_GetTick>
 8008562:	4602      	mov	r2, r0
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	1ad3      	subs	r3, r2, r3
 8008568:	683a      	ldr	r2, [r7, #0]
 800856a:	429a      	cmp	r2, r3
 800856c:	d803      	bhi.n	8008576 <HAL_SPI_Transmit+0x1a2>
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008574:	d102      	bne.n	800857c <HAL_SPI_Transmit+0x1a8>
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d114      	bne.n	80085a6 <HAL_SPI_Transmit+0x1d2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800857c:	68f8      	ldr	r0, [r7, #12]
 800857e:	f000 fc1f 	bl	8008dc0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008588:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2201      	movs	r2, #1
 8008596:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2200      	movs	r2, #0
 800859e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80085a2:	2303      	movs	r3, #3
 80085a4:	e126      	b.n	80087f4 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80085ac:	b29b      	uxth	r3, r3
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d1b9      	bne.n	8008526 <HAL_SPI_Transmit+0x152>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80085b2:	e0f9      	b.n	80087a8 <HAL_SPI_Transmit+0x3d4>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	68db      	ldr	r3, [r3, #12]
 80085b8:	2b07      	cmp	r3, #7
 80085ba:	f240 80ee 	bls.w	800879a <HAL_SPI_Transmit+0x3c6>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80085be:	e067      	b.n	8008690 <HAL_SPI_Transmit+0x2bc>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	695b      	ldr	r3, [r3, #20]
 80085c6:	f003 0302 	and.w	r3, r3, #2
 80085ca:	2b02      	cmp	r3, #2
 80085cc:	d13c      	bne.n	8008648 <HAL_SPI_Transmit+0x274>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80085d4:	b29b      	uxth	r3, r3
 80085d6:	2b01      	cmp	r3, #1
 80085d8:	d918      	bls.n	800860c <HAL_SPI_Transmit+0x238>
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d014      	beq.n	800860c <HAL_SPI_Transmit+0x238>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	6812      	ldr	r2, [r2, #0]
 80085ec:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80085f2:	1d1a      	adds	r2, r3, #4
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80085fe:	b29b      	uxth	r3, r3
 8008600:	3b02      	subs	r3, #2
 8008602:	b29a      	uxth	r2, r3
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800860a:	e041      	b.n	8008690 <HAL_SPI_Transmit+0x2bc>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008610:	881a      	ldrh	r2, [r3, #0]
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800861a:	1c9a      	adds	r2, r3, #2
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008626:	b29b      	uxth	r3, r3
 8008628:	3b01      	subs	r3, #1
 800862a:	b29a      	uxth	r2, r3
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008632:	e02d      	b.n	8008690 <HAL_SPI_Transmit+0x2bc>
 8008634:	46002000 	.word	0x46002000
 8008638:	40013000 	.word	0x40013000
 800863c:	50013000 	.word	0x50013000
 8008640:	40003800 	.word	0x40003800
 8008644:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008648:	f7fb fb28 	bl	8003c9c <HAL_GetTick>
 800864c:	4602      	mov	r2, r0
 800864e:	693b      	ldr	r3, [r7, #16]
 8008650:	1ad3      	subs	r3, r2, r3
 8008652:	683a      	ldr	r2, [r7, #0]
 8008654:	429a      	cmp	r2, r3
 8008656:	d803      	bhi.n	8008660 <HAL_SPI_Transmit+0x28c>
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800865e:	d102      	bne.n	8008666 <HAL_SPI_Transmit+0x292>
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d114      	bne.n	8008690 <HAL_SPI_Transmit+0x2bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008666:	68f8      	ldr	r0, [r7, #12]
 8008668:	f000 fbaa 	bl	8008dc0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008672:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	2201      	movs	r2, #1
 8008680:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2200      	movs	r2, #0
 8008688:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800868c:	2303      	movs	r3, #3
 800868e:	e0b1      	b.n	80087f4 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008696:	b29b      	uxth	r3, r3
 8008698:	2b00      	cmp	r3, #0
 800869a:	d191      	bne.n	80085c0 <HAL_SPI_Transmit+0x1ec>
 800869c:	e084      	b.n	80087a8 <HAL_SPI_Transmit+0x3d4>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	695b      	ldr	r3, [r3, #20]
 80086a4:	f003 0302 	and.w	r3, r3, #2
 80086a8:	2b02      	cmp	r3, #2
 80086aa:	d152      	bne.n	8008752 <HAL_SPI_Transmit+0x37e>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80086b2:	b29b      	uxth	r3, r3
 80086b4:	2b03      	cmp	r3, #3
 80086b6:	d918      	bls.n	80086ea <HAL_SPI_Transmit+0x316>
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086bc:	2b40      	cmp	r3, #64	@ 0x40
 80086be:	d914      	bls.n	80086ea <HAL_SPI_Transmit+0x316>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	6812      	ldr	r2, [r2, #0]
 80086ca:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80086d0:	1d1a      	adds	r2, r3, #4
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80086dc:	b29b      	uxth	r3, r3
 80086de:	3b04      	subs	r3, #4
 80086e0:	b29a      	uxth	r2, r3
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80086e8:	e057      	b.n	800879a <HAL_SPI_Transmit+0x3c6>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80086f0:	b29b      	uxth	r3, r3
 80086f2:	2b01      	cmp	r3, #1
 80086f4:	d917      	bls.n	8008726 <HAL_SPI_Transmit+0x352>
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d013      	beq.n	8008726 <HAL_SPI_Transmit+0x352>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008702:	881a      	ldrh	r2, [r3, #0]
 8008704:	697b      	ldr	r3, [r7, #20]
 8008706:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800870c:	1c9a      	adds	r2, r3, #2
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008718:	b29b      	uxth	r3, r3
 800871a:	3b02      	subs	r3, #2
 800871c:	b29a      	uxth	r2, r3
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008724:	e039      	b.n	800879a <HAL_SPI_Transmit+0x3c6>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	3320      	adds	r3, #32
 8008730:	7812      	ldrb	r2, [r2, #0]
 8008732:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008738:	1c5a      	adds	r2, r3, #1
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008744:	b29b      	uxth	r3, r3
 8008746:	3b01      	subs	r3, #1
 8008748:	b29a      	uxth	r2, r3
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008750:	e023      	b.n	800879a <HAL_SPI_Transmit+0x3c6>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008752:	f7fb faa3 	bl	8003c9c <HAL_GetTick>
 8008756:	4602      	mov	r2, r0
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	1ad3      	subs	r3, r2, r3
 800875c:	683a      	ldr	r2, [r7, #0]
 800875e:	429a      	cmp	r2, r3
 8008760:	d803      	bhi.n	800876a <HAL_SPI_Transmit+0x396>
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008768:	d102      	bne.n	8008770 <HAL_SPI_Transmit+0x39c>
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d114      	bne.n	800879a <HAL_SPI_Transmit+0x3c6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008770:	68f8      	ldr	r0, [r7, #12]
 8008772:	f000 fb25 	bl	8008dc0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800877c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	2201      	movs	r2, #1
 800878a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2200      	movs	r2, #0
 8008792:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8008796:	2303      	movs	r3, #3
 8008798:	e02c      	b.n	80087f4 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80087a0:	b29b      	uxth	r3, r3
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	f47f af7b 	bne.w	800869e <HAL_SPI_Transmit+0x2ca>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80087a8:	693b      	ldr	r3, [r7, #16]
 80087aa:	9300      	str	r3, [sp, #0]
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	2200      	movs	r2, #0
 80087b0:	2108      	movs	r1, #8
 80087b2:	68f8      	ldr	r0, [r7, #12]
 80087b4:	f000 fba4 	bl	8008f00 <SPI_WaitOnFlagUntilTimeout>
 80087b8:	4603      	mov	r3, r0
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d007      	beq.n	80087ce <HAL_SPI_Transmit+0x3fa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80087c4:	f043 0220 	orr.w	r2, r3, #32
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80087ce:	68f8      	ldr	r0, [r7, #12]
 80087d0:	f000 faf6 	bl	8008dc0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2201      	movs	r2, #1
 80087d8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2200      	movs	r2, #0
 80087e0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d001      	beq.n	80087f2 <HAL_SPI_Transmit+0x41e>
  {
    return HAL_ERROR;
 80087ee:	2301      	movs	r3, #1
 80087f0:	e000      	b.n	80087f4 <HAL_SPI_Transmit+0x420>
  }
  else
  {
    return HAL_OK;
 80087f2:	2300      	movs	r3, #0
  }
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	3718      	adds	r7, #24
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}

080087fc <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b088      	sub	sp, #32
 8008800:	af00      	add	r7, sp, #0
 8008802:	60f8      	str	r0, [r7, #12]
 8008804:	60b9      	str	r1, [r7, #8]
 8008806:	603b      	str	r3, [r7, #0]
 8008808:	4613      	mov	r3, r2
 800880a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008810:	095b      	lsrs	r3, r3, #5
 8008812:	b29b      	uxth	r3, r3
 8008814:	3301      	adds	r3, #1
 8008816:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	3330      	adds	r3, #48	@ 0x30
 800881e:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4a94      	ldr	r2, [pc, #592]	@ (8008a78 <HAL_SPI_Receive+0x27c>)
 8008826:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008828:	f7fb fa38 	bl	8003c9c <HAL_GetTick>
 800882c:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008834:	b2db      	uxtb	r3, r3
 8008836:	2b01      	cmp	r3, #1
 8008838:	d001      	beq.n	800883e <HAL_SPI_Receive+0x42>
  {
    return HAL_BUSY;
 800883a:	2302      	movs	r3, #2
 800883c:	e2bc      	b.n	8008db8 <HAL_SPI_Receive+0x5bc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d002      	beq.n	800884a <HAL_SPI_Receive+0x4e>
 8008844:	88fb      	ldrh	r3, [r7, #6]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d101      	bne.n	800884e <HAL_SPI_Receive+0x52>
  {
    return HAL_ERROR;
 800884a:	2301      	movs	r3, #1
 800884c:	e2b4      	b.n	8008db8 <HAL_SPI_Receive+0x5bc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008854:	2b01      	cmp	r3, #1
 8008856:	d101      	bne.n	800885c <HAL_SPI_Receive+0x60>
 8008858:	2302      	movs	r3, #2
 800885a:	e2ad      	b.n	8008db8 <HAL_SPI_Receive+0x5bc>
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	2201      	movs	r2, #1
 8008860:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	2204      	movs	r2, #4
 8008868:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	2200      	movs	r2, #0
 8008870:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	68ba      	ldr	r2, [r7, #8]
 8008878:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	88fa      	ldrh	r2, [r7, #6]
 800887e:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	88fa      	ldrh	r2, [r7, #6]
 8008886:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	2200      	movs	r2, #0
 800888e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	2200      	movs	r2, #0
 8008894:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	2200      	movs	r2, #0
 800889c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	2200      	movs	r2, #0
 80088a4:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	2200      	movs	r2, #0
 80088aa:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	689b      	ldr	r3, [r3, #8]
 80088b0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80088b4:	d108      	bne.n	80088c8 <HAL_SPI_Receive+0xcc>
  {
    SPI_1LINE_RX(hspi);
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	681a      	ldr	r2, [r3, #0]
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80088c4:	601a      	str	r2, [r3, #0]
 80088c6:	e009      	b.n	80088dc <HAL_SPI_Receive+0xe0>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	68db      	ldr	r3, [r3, #12]
 80088ce:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80088da:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	685b      	ldr	r3, [r3, #4]
 80088e2:	0c1b      	lsrs	r3, r3, #16
 80088e4:	041b      	lsls	r3, r3, #16
 80088e6:	88f9      	ldrh	r1, [r7, #6]
 80088e8:	68fa      	ldr	r2, [r7, #12]
 80088ea:	6812      	ldr	r2, [r2, #0]
 80088ec:	430b      	orrs	r3, r1
 80088ee:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	681a      	ldr	r2, [r3, #0]
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f042 0201 	orr.w	r2, r2, #1
 80088fe:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	69db      	ldr	r3, [r3, #28]
 8008906:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800890a:	2b00      	cmp	r3, #0
 800890c:	d10c      	bne.n	8008928 <HAL_SPI_Receive+0x12c>
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	685b      	ldr	r3, [r3, #4]
 8008912:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008916:	d107      	bne.n	8008928 <HAL_SPI_Receive+0x12c>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	681a      	ldr	r2, [r3, #0]
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008926:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	68db      	ldr	r3, [r3, #12]
 800892c:	2b0f      	cmp	r3, #15
 800892e:	f240 809c 	bls.w	8008a6a <HAL_SPI_Receive+0x26e>
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a51      	ldr	r2, [pc, #324]	@ (8008a7c <HAL_SPI_Receive+0x280>)
 8008938:	4293      	cmp	r3, r2
 800893a:	f000 808e 	beq.w	8008a5a <HAL_SPI_Receive+0x25e>
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4a4f      	ldr	r2, [pc, #316]	@ (8008a80 <HAL_SPI_Receive+0x284>)
 8008944:	4293      	cmp	r3, r2
 8008946:	f000 8088 	beq.w	8008a5a <HAL_SPI_Receive+0x25e>
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	4a4d      	ldr	r2, [pc, #308]	@ (8008a84 <HAL_SPI_Receive+0x288>)
 8008950:	4293      	cmp	r3, r2
 8008952:	f000 8082 	beq.w	8008a5a <HAL_SPI_Receive+0x25e>
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a4b      	ldr	r2, [pc, #300]	@ (8008a88 <HAL_SPI_Receive+0x28c>)
 800895c:	4293      	cmp	r3, r2
 800895e:	f040 8084 	bne.w	8008a6a <HAL_SPI_Receive+0x26e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8008962:	e07a      	b.n	8008a5a <HAL_SPI_Receive+0x25e>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	695b      	ldr	r3, [r3, #20]
 800896a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	695b      	ldr	r3, [r3, #20]
 8008972:	f003 0301 	and.w	r3, r3, #1
 8008976:	2b01      	cmp	r3, #1
 8008978:	d114      	bne.n	80089a4 <HAL_SPI_Receive+0x1a8>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681a      	ldr	r2, [r3, #0]
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008982:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008984:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800898a:	1d1a      	adds	r2, r3, #4
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008996:	b29b      	uxth	r3, r3
 8008998:	3b01      	subs	r3, #1
 800899a:	b29a      	uxth	r2, r3
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80089a2:	e05a      	b.n	8008a5a <HAL_SPI_Receive+0x25e>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80089aa:	b29b      	uxth	r3, r3
 80089ac:	8bfa      	ldrh	r2, [r7, #30]
 80089ae:	429a      	cmp	r2, r3
 80089b0:	d919      	bls.n	80089e6 <HAL_SPI_Receive+0x1ea>
 80089b2:	693b      	ldr	r3, [r7, #16]
 80089b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d014      	beq.n	80089e6 <HAL_SPI_Receive+0x1ea>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681a      	ldr	r2, [r3, #0]
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089c4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80089c6:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089cc:	1d1a      	adds	r2, r3, #4
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80089d8:	b29b      	uxth	r3, r3
 80089da:	3b01      	subs	r3, #1
 80089dc:	b29a      	uxth	r2, r3
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80089e4:	e039      	b.n	8008a5a <HAL_SPI_Receive+0x25e>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d010      	beq.n	8008a12 <HAL_SPI_Receive+0x216>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80089fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089fe:	d12c      	bne.n	8008a5a <HAL_SPI_Receive+0x25e>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	699a      	ldr	r2, [r3, #24]
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a0e:	619a      	str	r2, [r3, #24]
 8008a10:	e023      	b.n	8008a5a <HAL_SPI_Receive+0x25e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a12:	f7fb f943 	bl	8003c9c <HAL_GetTick>
 8008a16:	4602      	mov	r2, r0
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	1ad3      	subs	r3, r2, r3
 8008a1c:	683a      	ldr	r2, [r7, #0]
 8008a1e:	429a      	cmp	r2, r3
 8008a20:	d803      	bhi.n	8008a2a <HAL_SPI_Receive+0x22e>
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a28:	d102      	bne.n	8008a30 <HAL_SPI_Receive+0x234>
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d114      	bne.n	8008a5a <HAL_SPI_Receive+0x25e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008a30:	68f8      	ldr	r0, [r7, #12]
 8008a32:	f000 f9c5 	bl	8008dc0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a3c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	2201      	movs	r2, #1
 8008a4a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2200      	movs	r2, #0
 8008a52:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8008a56:	2303      	movs	r3, #3
 8008a58:	e1ae      	b.n	8008db8 <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008a60:	b29b      	uxth	r3, r3
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	f47f af7e 	bne.w	8008964 <HAL_SPI_Receive+0x168>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8008a68:	e193      	b.n	8008d92 <HAL_SPI_Receive+0x596>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	68db      	ldr	r3, [r3, #12]
 8008a6e:	2b07      	cmp	r3, #7
 8008a70:	f240 8188 	bls.w	8008d84 <HAL_SPI_Receive+0x588>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8008a74:	e0b0      	b.n	8008bd8 <HAL_SPI_Receive+0x3dc>
 8008a76:	bf00      	nop
 8008a78:	46002000 	.word	0x46002000
 8008a7c:	40013000 	.word	0x40013000
 8008a80:	50013000 	.word	0x50013000
 8008a84:	40003800 	.word	0x40003800
 8008a88:	50003800 	.word	0x50003800
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	695b      	ldr	r3, [r3, #20]
 8008a92:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	695b      	ldr	r3, [r3, #20]
 8008a9a:	f003 0301 	and.w	r3, r3, #1
 8008a9e:	2b01      	cmp	r3, #1
 8008aa0:	d114      	bne.n	8008acc <HAL_SPI_Receive+0x2d0>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008aa6:	69ba      	ldr	r2, [r7, #24]
 8008aa8:	8812      	ldrh	r2, [r2, #0]
 8008aaa:	b292      	uxth	r2, r2
 8008aac:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ab2:	1c9a      	adds	r2, r3, #2
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008abe:	b29b      	uxth	r3, r3
 8008ac0:	3b01      	subs	r3, #1
 8008ac2:	b29a      	uxth	r2, r3
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8008aca:	e085      	b.n	8008bd8 <HAL_SPI_Receive+0x3dc>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008ad2:	b29b      	uxth	r3, r3
 8008ad4:	8bfa      	ldrh	r2, [r7, #30]
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d924      	bls.n	8008b24 <HAL_SPI_Receive+0x328>
 8008ada:	693b      	ldr	r3, [r7, #16]
 8008adc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d01f      	beq.n	8008b24 <HAL_SPI_Receive+0x328>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ae8:	69ba      	ldr	r2, [r7, #24]
 8008aea:	8812      	ldrh	r2, [r2, #0]
 8008aec:	b292      	uxth	r2, r2
 8008aee:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008af4:	1c9a      	adds	r2, r3, #2
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008afe:	69ba      	ldr	r2, [r7, #24]
 8008b00:	8812      	ldrh	r2, [r2, #0]
 8008b02:	b292      	uxth	r2, r2
 8008b04:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b0a:	1c9a      	adds	r2, r3, #2
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)2UL;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008b16:	b29b      	uxth	r3, r3
 8008b18:	3b02      	subs	r3, #2
 8008b1a:	b29a      	uxth	r2, r3
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8008b22:	e059      	b.n	8008bd8 <HAL_SPI_Receive+0x3dc>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008b2a:	b29b      	uxth	r3, r3
 8008b2c:	2b01      	cmp	r3, #1
 8008b2e:	d119      	bne.n	8008b64 <HAL_SPI_Receive+0x368>
 8008b30:	693b      	ldr	r3, [r7, #16]
 8008b32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d014      	beq.n	8008b64 <HAL_SPI_Receive+0x368>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b3e:	69ba      	ldr	r2, [r7, #24]
 8008b40:	8812      	ldrh	r2, [r2, #0]
 8008b42:	b292      	uxth	r2, r2
 8008b44:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b4a:	1c9a      	adds	r2, r3, #2
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008b56:	b29b      	uxth	r3, r3
 8008b58:	3b01      	subs	r3, #1
 8008b5a:	b29a      	uxth	r2, r3
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8008b62:	e039      	b.n	8008bd8 <HAL_SPI_Receive+0x3dc>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 8008b64:	693b      	ldr	r3, [r7, #16]
 8008b66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d010      	beq.n	8008b90 <HAL_SPI_Receive+0x394>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b7c:	d12c      	bne.n	8008bd8 <HAL_SPI_Receive+0x3dc>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	699a      	ldr	r2, [r3, #24]
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008b8c:	619a      	str	r2, [r3, #24]
 8008b8e:	e023      	b.n	8008bd8 <HAL_SPI_Receive+0x3dc>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b90:	f7fb f884 	bl	8003c9c <HAL_GetTick>
 8008b94:	4602      	mov	r2, r0
 8008b96:	697b      	ldr	r3, [r7, #20]
 8008b98:	1ad3      	subs	r3, r2, r3
 8008b9a:	683a      	ldr	r2, [r7, #0]
 8008b9c:	429a      	cmp	r2, r3
 8008b9e:	d803      	bhi.n	8008ba8 <HAL_SPI_Receive+0x3ac>
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ba6:	d102      	bne.n	8008bae <HAL_SPI_Receive+0x3b2>
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d114      	bne.n	8008bd8 <HAL_SPI_Receive+0x3dc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008bae:	68f8      	ldr	r0, [r7, #12]
 8008bb0:	f000 f906 	bl	8008dc0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008bba:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8008bd4:	2303      	movs	r3, #3
 8008bd6:	e0ef      	b.n	8008db8 <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008bde:	b29b      	uxth	r3, r3
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	f47f af53 	bne.w	8008a8c <HAL_SPI_Receive+0x290>
 8008be6:	e0d4      	b.n	8008d92 <HAL_SPI_Receive+0x596>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	695b      	ldr	r3, [r3, #20]
 8008bee:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	695b      	ldr	r3, [r3, #20]
 8008bf6:	f003 0301 	and.w	r3, r3, #1
 8008bfa:	2b01      	cmp	r3, #1
 8008bfc:	d117      	bne.n	8008c2e <HAL_SPI_Receive+0x432>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c0a:	7812      	ldrb	r2, [r2, #0]
 8008c0c:	b2d2      	uxtb	r2, r2
 8008c0e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c14:	1c5a      	adds	r2, r3, #1
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008c20:	b29b      	uxth	r3, r3
 8008c22:	3b01      	subs	r3, #1
 8008c24:	b29a      	uxth	r2, r3
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8008c2c:	e0aa      	b.n	8008d84 <HAL_SPI_Receive+0x588>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008c34:	b29b      	uxth	r3, r3
 8008c36:	8bfa      	ldrh	r2, [r7, #30]
 8008c38:	429a      	cmp	r2, r3
 8008c3a:	d946      	bls.n	8008cca <HAL_SPI_Receive+0x4ce>
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d041      	beq.n	8008cca <HAL_SPI_Receive+0x4ce>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c52:	7812      	ldrb	r2, [r2, #0]
 8008c54:	b2d2      	uxtb	r2, r2
 8008c56:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c5c:	1c5a      	adds	r2, r3, #1
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c6e:	7812      	ldrb	r2, [r2, #0]
 8008c70:	b2d2      	uxtb	r2, r2
 8008c72:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c78:	1c5a      	adds	r2, r3, #1
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c8a:	7812      	ldrb	r2, [r2, #0]
 8008c8c:	b2d2      	uxtb	r2, r2
 8008c8e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c94:	1c5a      	adds	r2, r3, #1
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ca6:	7812      	ldrb	r2, [r2, #0]
 8008ca8:	b2d2      	uxtb	r2, r2
 8008caa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008cb0:	1c5a      	adds	r2, r3, #1
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)4UL;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008cbc:	b29b      	uxth	r3, r3
 8008cbe:	3b04      	subs	r3, #4
 8008cc0:	b29a      	uxth	r2, r3
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8008cc8:	e05c      	b.n	8008d84 <HAL_SPI_Receive+0x588>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008cd0:	b29b      	uxth	r3, r3
 8008cd2:	2b03      	cmp	r3, #3
 8008cd4:	d81c      	bhi.n	8008d10 <HAL_SPI_Receive+0x514>
 8008cd6:	693b      	ldr	r3, [r7, #16]
 8008cd8:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d017      	beq.n	8008d10 <HAL_SPI_Receive+0x514>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008cec:	7812      	ldrb	r2, [r2, #0]
 8008cee:	b2d2      	uxtb	r2, r2
 8008cf0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008cf6:	1c5a      	adds	r2, r3, #1
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008d02:	b29b      	uxth	r3, r3
 8008d04:	3b01      	subs	r3, #1
 8008d06:	b29a      	uxth	r2, r3
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8008d0e:	e039      	b.n	8008d84 <HAL_SPI_Receive+0x588>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 8008d10:	693b      	ldr	r3, [r7, #16]
 8008d12:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d010      	beq.n	8008d3c <HAL_SPI_Receive+0x540>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008d24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d28:	d12c      	bne.n	8008d84 <HAL_SPI_Receive+0x588>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	699a      	ldr	r2, [r3, #24]
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008d38:	619a      	str	r2, [r3, #24]
 8008d3a:	e023      	b.n	8008d84 <HAL_SPI_Receive+0x588>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008d3c:	f7fa ffae 	bl	8003c9c <HAL_GetTick>
 8008d40:	4602      	mov	r2, r0
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	1ad3      	subs	r3, r2, r3
 8008d46:	683a      	ldr	r2, [r7, #0]
 8008d48:	429a      	cmp	r2, r3
 8008d4a:	d803      	bhi.n	8008d54 <HAL_SPI_Receive+0x558>
 8008d4c:	683b      	ldr	r3, [r7, #0]
 8008d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d52:	d102      	bne.n	8008d5a <HAL_SPI_Receive+0x55e>
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d114      	bne.n	8008d84 <HAL_SPI_Receive+0x588>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008d5a:	68f8      	ldr	r0, [r7, #12]
 8008d5c:	f000 f830 	bl	8008dc0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d66:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	2201      	movs	r2, #1
 8008d74:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8008d80:	2303      	movs	r3, #3
 8008d82:	e019      	b.n	8008db8 <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008d8a:	b29b      	uxth	r3, r3
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	f47f af2b 	bne.w	8008be8 <HAL_SPI_Receive+0x3ec>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008d92:	68f8      	ldr	r0, [r7, #12]
 8008d94:	f000 f814 	bl	8008dc0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	2200      	movs	r2, #0
 8008da4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d001      	beq.n	8008db6 <HAL_SPI_Receive+0x5ba>
  {
    return HAL_ERROR;
 8008db2:	2301      	movs	r3, #1
 8008db4:	e000      	b.n	8008db8 <HAL_SPI_Receive+0x5bc>
  }
  else
  {
    return HAL_OK;
 8008db6:	2300      	movs	r3, #0
  }
}
 8008db8:	4618      	mov	r0, r3
 8008dba:	3720      	adds	r7, #32
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	bd80      	pop	{r7, pc}

08008dc0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008dc0:	b480      	push	{r7}
 8008dc2:	b085      	sub	sp, #20
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	695b      	ldr	r3, [r3, #20]
 8008dce:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	699a      	ldr	r2, [r3, #24]
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f042 0208 	orr.w	r2, r2, #8
 8008dde:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	699a      	ldr	r2, [r3, #24]
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f042 0210 	orr.w	r2, r2, #16
 8008dee:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	681a      	ldr	r2, [r3, #0]
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f022 0201 	bic.w	r2, r2, #1
 8008dfe:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	691b      	ldr	r3, [r3, #16]
 8008e06:	687a      	ldr	r2, [r7, #4]
 8008e08:	6812      	ldr	r2, [r2, #0]
 8008e0a:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8008e0e:	f023 0303 	bic.w	r3, r3, #3
 8008e12:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	689a      	ldr	r2, [r3, #8]
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008e22:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008e2a:	b2db      	uxtb	r3, r3
 8008e2c:	2b04      	cmp	r3, #4
 8008e2e:	d014      	beq.n	8008e5a <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f003 0320 	and.w	r3, r3, #32
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d00f      	beq.n	8008e5a <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e40:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	699a      	ldr	r2, [r3, #24]
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f042 0220 	orr.w	r2, r2, #32
 8008e58:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008e60:	b2db      	uxtb	r3, r3
 8008e62:	2b03      	cmp	r3, #3
 8008e64:	d014      	beq.n	8008e90 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d00f      	beq.n	8008e90 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e76:	f043 0204 	orr.w	r2, r3, #4
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	699a      	ldr	r2, [r3, #24]
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e8e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d00f      	beq.n	8008eba <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ea0:	f043 0201 	orr.w	r2, r3, #1
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	699a      	ldr	r2, [r3, #24]
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008eb8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d00f      	beq.n	8008ee4 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008eca:	f043 0208 	orr.w	r2, r3, #8
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	699a      	ldr	r2, [r3, #24]
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008ee2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2200      	movs	r2, #0
 8008ef0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8008ef4:	bf00      	nop
 8008ef6:	3714      	adds	r7, #20
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr

08008f00 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b084      	sub	sp, #16
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	60f8      	str	r0, [r7, #12]
 8008f08:	60b9      	str	r1, [r7, #8]
 8008f0a:	603b      	str	r3, [r7, #0]
 8008f0c:	4613      	mov	r3, r2
 8008f0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008f10:	e010      	b.n	8008f34 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008f12:	f7fa fec3 	bl	8003c9c <HAL_GetTick>
 8008f16:	4602      	mov	r2, r0
 8008f18:	69bb      	ldr	r3, [r7, #24]
 8008f1a:	1ad3      	subs	r3, r2, r3
 8008f1c:	683a      	ldr	r2, [r7, #0]
 8008f1e:	429a      	cmp	r2, r3
 8008f20:	d803      	bhi.n	8008f2a <SPI_WaitOnFlagUntilTimeout+0x2a>
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f28:	d102      	bne.n	8008f30 <SPI_WaitOnFlagUntilTimeout+0x30>
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d101      	bne.n	8008f34 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8008f30:	2303      	movs	r3, #3
 8008f32:	e00f      	b.n	8008f54 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	695a      	ldr	r2, [r3, #20]
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	4013      	ands	r3, r2
 8008f3e:	68ba      	ldr	r2, [r7, #8]
 8008f40:	429a      	cmp	r2, r3
 8008f42:	bf0c      	ite	eq
 8008f44:	2301      	moveq	r3, #1
 8008f46:	2300      	movne	r3, #0
 8008f48:	b2db      	uxtb	r3, r3
 8008f4a:	461a      	mov	r2, r3
 8008f4c:	79fb      	ldrb	r3, [r7, #7]
 8008f4e:	429a      	cmp	r2, r3
 8008f50:	d0df      	beq.n	8008f12 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8008f52:	2300      	movs	r3, #0
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	3710      	adds	r7, #16
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}

08008f5c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b085      	sub	sp, #20
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f68:	095b      	lsrs	r3, r3, #5
 8008f6a:	3301      	adds	r3, #1
 8008f6c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	68db      	ldr	r3, [r3, #12]
 8008f72:	3301      	adds	r3, #1
 8008f74:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	3307      	adds	r3, #7
 8008f7a:	08db      	lsrs	r3, r3, #3
 8008f7c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	68fa      	ldr	r2, [r7, #12]
 8008f82:	fb02 f303 	mul.w	r3, r2, r3
}
 8008f86:	4618      	mov	r0, r3
 8008f88:	3714      	adds	r7, #20
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f90:	4770      	bx	lr

08008f92 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8008f92:	b480      	push	{r7}
 8008f94:	b083      	sub	sp, #12
 8008f96:	af00      	add	r7, sp, #0
 8008f98:	6078      	str	r0, [r7, #4]
 8008f9a:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008fa2:	b2db      	uxtb	r3, r3
 8008fa4:	2b01      	cmp	r3, #1
 8008fa6:	d12e      	bne.n	8009006 <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008fae:	2b01      	cmp	r3, #1
 8008fb0:	d101      	bne.n	8008fb6 <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8008fb2:	2302      	movs	r3, #2
 8008fb4:	e028      	b.n	8009008 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2201      	movs	r2, #1
 8008fba:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2202      	movs	r2, #2
 8008fc2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	681a      	ldr	r2, [r3, #0]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f022 0201 	bic.w	r2, r2, #1
 8008fd4:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	681a      	ldr	r2, [r3, #0]
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	685b      	ldr	r3, [r3, #4]
 8008fde:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8008fe2:	ea42 0103 	orr.w	r1, r2, r3
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	689a      	ldr	r2, [r3, #8]
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	430a      	orrs	r2, r1
 8008ff0:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2201      	movs	r2, #1
 8008ff6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009002:	2300      	movs	r3, #0
 8009004:	e000      	b.n	8009008 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8009006:	2301      	movs	r3, #1
  }
}
 8009008:	4618      	mov	r0, r3
 800900a:	370c      	adds	r7, #12
 800900c:	46bd      	mov	sp, r7
 800900e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009012:	4770      	bx	lr

08009014 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b082      	sub	sp, #8
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d101      	bne.n	8009026 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009022:	2301      	movs	r3, #1
 8009024:	e049      	b.n	80090ba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800902c:	b2db      	uxtb	r3, r3
 800902e:	2b00      	cmp	r3, #0
 8009030:	d106      	bne.n	8009040 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2200      	movs	r2, #0
 8009036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f7f9 fd04 	bl	8002a48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2202      	movs	r2, #2
 8009044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681a      	ldr	r2, [r3, #0]
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	3304      	adds	r3, #4
 8009050:	4619      	mov	r1, r3
 8009052:	4610      	mov	r0, r2
 8009054:	f000 fbfe 	bl	8009854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2201      	movs	r2, #1
 800905c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2201      	movs	r2, #1
 8009064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2201      	movs	r2, #1
 800906c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2201      	movs	r2, #1
 8009074:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2201      	movs	r2, #1
 800907c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2201      	movs	r2, #1
 8009084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2201      	movs	r2, #1
 800908c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2201      	movs	r2, #1
 8009094:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2201      	movs	r2, #1
 800909c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2201      	movs	r2, #1
 80090a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2201      	movs	r2, #1
 80090ac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2201      	movs	r2, #1
 80090b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80090b8:	2300      	movs	r3, #0
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3708      	adds	r7, #8
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}

080090c2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80090c2:	b580      	push	{r7, lr}
 80090c4:	b082      	sub	sp, #8
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d101      	bne.n	80090d4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80090d0:	2301      	movs	r3, #1
 80090d2:	e049      	b.n	8009168 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80090da:	b2db      	uxtb	r3, r3
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d106      	bne.n	80090ee <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2200      	movs	r2, #0
 80090e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80090e8:	6878      	ldr	r0, [r7, #4]
 80090ea:	f000 f841 	bl	8009170 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2202      	movs	r2, #2
 80090f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681a      	ldr	r2, [r3, #0]
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	3304      	adds	r3, #4
 80090fe:	4619      	mov	r1, r3
 8009100:	4610      	mov	r0, r2
 8009102:	f000 fba7 	bl	8009854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2201      	movs	r2, #1
 800910a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2201      	movs	r2, #1
 8009112:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2201      	movs	r2, #1
 800911a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2201      	movs	r2, #1
 8009122:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2201      	movs	r2, #1
 800912a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2201      	movs	r2, #1
 8009132:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2201      	movs	r2, #1
 800913a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2201      	movs	r2, #1
 8009142:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2201      	movs	r2, #1
 800914a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	2201      	movs	r2, #1
 8009152:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2201      	movs	r2, #1
 800915a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2201      	movs	r2, #1
 8009162:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009166:	2300      	movs	r3, #0
}
 8009168:	4618      	mov	r0, r3
 800916a:	3708      	adds	r7, #8
 800916c:	46bd      	mov	sp, r7
 800916e:	bd80      	pop	{r7, pc}

08009170 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009170:	b480      	push	{r7}
 8009172:	b083      	sub	sp, #12
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009178:	bf00      	nop
 800917a:	370c      	adds	r7, #12
 800917c:	46bd      	mov	sp, r7
 800917e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009182:	4770      	bx	lr

08009184 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b084      	sub	sp, #16
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
 800918c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d109      	bne.n	80091a8 <HAL_TIM_PWM_Start+0x24>
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800919a:	b2db      	uxtb	r3, r3
 800919c:	2b01      	cmp	r3, #1
 800919e:	bf14      	ite	ne
 80091a0:	2301      	movne	r3, #1
 80091a2:	2300      	moveq	r3, #0
 80091a4:	b2db      	uxtb	r3, r3
 80091a6:	e03c      	b.n	8009222 <HAL_TIM_PWM_Start+0x9e>
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	2b04      	cmp	r3, #4
 80091ac:	d109      	bne.n	80091c2 <HAL_TIM_PWM_Start+0x3e>
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80091b4:	b2db      	uxtb	r3, r3
 80091b6:	2b01      	cmp	r3, #1
 80091b8:	bf14      	ite	ne
 80091ba:	2301      	movne	r3, #1
 80091bc:	2300      	moveq	r3, #0
 80091be:	b2db      	uxtb	r3, r3
 80091c0:	e02f      	b.n	8009222 <HAL_TIM_PWM_Start+0x9e>
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	2b08      	cmp	r3, #8
 80091c6:	d109      	bne.n	80091dc <HAL_TIM_PWM_Start+0x58>
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80091ce:	b2db      	uxtb	r3, r3
 80091d0:	2b01      	cmp	r3, #1
 80091d2:	bf14      	ite	ne
 80091d4:	2301      	movne	r3, #1
 80091d6:	2300      	moveq	r3, #0
 80091d8:	b2db      	uxtb	r3, r3
 80091da:	e022      	b.n	8009222 <HAL_TIM_PWM_Start+0x9e>
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	2b0c      	cmp	r3, #12
 80091e0:	d109      	bne.n	80091f6 <HAL_TIM_PWM_Start+0x72>
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80091e8:	b2db      	uxtb	r3, r3
 80091ea:	2b01      	cmp	r3, #1
 80091ec:	bf14      	ite	ne
 80091ee:	2301      	movne	r3, #1
 80091f0:	2300      	moveq	r3, #0
 80091f2:	b2db      	uxtb	r3, r3
 80091f4:	e015      	b.n	8009222 <HAL_TIM_PWM_Start+0x9e>
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	2b10      	cmp	r3, #16
 80091fa:	d109      	bne.n	8009210 <HAL_TIM_PWM_Start+0x8c>
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009202:	b2db      	uxtb	r3, r3
 8009204:	2b01      	cmp	r3, #1
 8009206:	bf14      	ite	ne
 8009208:	2301      	movne	r3, #1
 800920a:	2300      	moveq	r3, #0
 800920c:	b2db      	uxtb	r3, r3
 800920e:	e008      	b.n	8009222 <HAL_TIM_PWM_Start+0x9e>
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009216:	b2db      	uxtb	r3, r3
 8009218:	2b01      	cmp	r3, #1
 800921a:	bf14      	ite	ne
 800921c:	2301      	movne	r3, #1
 800921e:	2300      	moveq	r3, #0
 8009220:	b2db      	uxtb	r3, r3
 8009222:	2b00      	cmp	r3, #0
 8009224:	d001      	beq.n	800922a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009226:	2301      	movs	r3, #1
 8009228:	e0d8      	b.n	80093dc <HAL_TIM_PWM_Start+0x258>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d104      	bne.n	800923a <HAL_TIM_PWM_Start+0xb6>
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2202      	movs	r2, #2
 8009234:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009238:	e023      	b.n	8009282 <HAL_TIM_PWM_Start+0xfe>
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	2b04      	cmp	r3, #4
 800923e:	d104      	bne.n	800924a <HAL_TIM_PWM_Start+0xc6>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2202      	movs	r2, #2
 8009244:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009248:	e01b      	b.n	8009282 <HAL_TIM_PWM_Start+0xfe>
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	2b08      	cmp	r3, #8
 800924e:	d104      	bne.n	800925a <HAL_TIM_PWM_Start+0xd6>
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	2202      	movs	r2, #2
 8009254:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009258:	e013      	b.n	8009282 <HAL_TIM_PWM_Start+0xfe>
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	2b0c      	cmp	r3, #12
 800925e:	d104      	bne.n	800926a <HAL_TIM_PWM_Start+0xe6>
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2202      	movs	r2, #2
 8009264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009268:	e00b      	b.n	8009282 <HAL_TIM_PWM_Start+0xfe>
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	2b10      	cmp	r3, #16
 800926e:	d104      	bne.n	800927a <HAL_TIM_PWM_Start+0xf6>
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2202      	movs	r2, #2
 8009274:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009278:	e003      	b.n	8009282 <HAL_TIM_PWM_Start+0xfe>
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	2202      	movs	r2, #2
 800927e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	2201      	movs	r2, #1
 8009288:	6839      	ldr	r1, [r7, #0]
 800928a:	4618      	mov	r0, r3
 800928c:	f001 f8bd 	bl	800a40a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	4a53      	ldr	r2, [pc, #332]	@ (80093e4 <HAL_TIM_PWM_Start+0x260>)
 8009296:	4293      	cmp	r3, r2
 8009298:	d02c      	beq.n	80092f4 <HAL_TIM_PWM_Start+0x170>
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	4a52      	ldr	r2, [pc, #328]	@ (80093e8 <HAL_TIM_PWM_Start+0x264>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d027      	beq.n	80092f4 <HAL_TIM_PWM_Start+0x170>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4a50      	ldr	r2, [pc, #320]	@ (80093ec <HAL_TIM_PWM_Start+0x268>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d022      	beq.n	80092f4 <HAL_TIM_PWM_Start+0x170>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	4a4f      	ldr	r2, [pc, #316]	@ (80093f0 <HAL_TIM_PWM_Start+0x26c>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d01d      	beq.n	80092f4 <HAL_TIM_PWM_Start+0x170>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4a4d      	ldr	r2, [pc, #308]	@ (80093f4 <HAL_TIM_PWM_Start+0x270>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d018      	beq.n	80092f4 <HAL_TIM_PWM_Start+0x170>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4a4c      	ldr	r2, [pc, #304]	@ (80093f8 <HAL_TIM_PWM_Start+0x274>)
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d013      	beq.n	80092f4 <HAL_TIM_PWM_Start+0x170>
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	4a4a      	ldr	r2, [pc, #296]	@ (80093fc <HAL_TIM_PWM_Start+0x278>)
 80092d2:	4293      	cmp	r3, r2
 80092d4:	d00e      	beq.n	80092f4 <HAL_TIM_PWM_Start+0x170>
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4a49      	ldr	r2, [pc, #292]	@ (8009400 <HAL_TIM_PWM_Start+0x27c>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d009      	beq.n	80092f4 <HAL_TIM_PWM_Start+0x170>
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	4a47      	ldr	r2, [pc, #284]	@ (8009404 <HAL_TIM_PWM_Start+0x280>)
 80092e6:	4293      	cmp	r3, r2
 80092e8:	d004      	beq.n	80092f4 <HAL_TIM_PWM_Start+0x170>
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	4a46      	ldr	r2, [pc, #280]	@ (8009408 <HAL_TIM_PWM_Start+0x284>)
 80092f0:	4293      	cmp	r3, r2
 80092f2:	d101      	bne.n	80092f8 <HAL_TIM_PWM_Start+0x174>
 80092f4:	2301      	movs	r3, #1
 80092f6:	e000      	b.n	80092fa <HAL_TIM_PWM_Start+0x176>
 80092f8:	2300      	movs	r3, #0
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d007      	beq.n	800930e <HAL_TIM_PWM_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800930c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	4a34      	ldr	r2, [pc, #208]	@ (80093e4 <HAL_TIM_PWM_Start+0x260>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d040      	beq.n	800939a <HAL_TIM_PWM_Start+0x216>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	4a32      	ldr	r2, [pc, #200]	@ (80093e8 <HAL_TIM_PWM_Start+0x264>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d03b      	beq.n	800939a <HAL_TIM_PWM_Start+0x216>
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800932a:	d036      	beq.n	800939a <HAL_TIM_PWM_Start+0x216>
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009334:	d031      	beq.n	800939a <HAL_TIM_PWM_Start+0x216>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a34      	ldr	r2, [pc, #208]	@ (800940c <HAL_TIM_PWM_Start+0x288>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d02c      	beq.n	800939a <HAL_TIM_PWM_Start+0x216>
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	4a32      	ldr	r2, [pc, #200]	@ (8009410 <HAL_TIM_PWM_Start+0x28c>)
 8009346:	4293      	cmp	r3, r2
 8009348:	d027      	beq.n	800939a <HAL_TIM_PWM_Start+0x216>
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	4a31      	ldr	r2, [pc, #196]	@ (8009414 <HAL_TIM_PWM_Start+0x290>)
 8009350:	4293      	cmp	r3, r2
 8009352:	d022      	beq.n	800939a <HAL_TIM_PWM_Start+0x216>
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	4a2f      	ldr	r2, [pc, #188]	@ (8009418 <HAL_TIM_PWM_Start+0x294>)
 800935a:	4293      	cmp	r3, r2
 800935c:	d01d      	beq.n	800939a <HAL_TIM_PWM_Start+0x216>
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	4a2e      	ldr	r2, [pc, #184]	@ (800941c <HAL_TIM_PWM_Start+0x298>)
 8009364:	4293      	cmp	r3, r2
 8009366:	d018      	beq.n	800939a <HAL_TIM_PWM_Start+0x216>
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	4a2c      	ldr	r2, [pc, #176]	@ (8009420 <HAL_TIM_PWM_Start+0x29c>)
 800936e:	4293      	cmp	r3, r2
 8009370:	d013      	beq.n	800939a <HAL_TIM_PWM_Start+0x216>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4a1d      	ldr	r2, [pc, #116]	@ (80093ec <HAL_TIM_PWM_Start+0x268>)
 8009378:	4293      	cmp	r3, r2
 800937a:	d00e      	beq.n	800939a <HAL_TIM_PWM_Start+0x216>
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	4a1b      	ldr	r2, [pc, #108]	@ (80093f0 <HAL_TIM_PWM_Start+0x26c>)
 8009382:	4293      	cmp	r3, r2
 8009384:	d009      	beq.n	800939a <HAL_TIM_PWM_Start+0x216>
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	4a1a      	ldr	r2, [pc, #104]	@ (80093f4 <HAL_TIM_PWM_Start+0x270>)
 800938c:	4293      	cmp	r3, r2
 800938e:	d004      	beq.n	800939a <HAL_TIM_PWM_Start+0x216>
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	4a18      	ldr	r2, [pc, #96]	@ (80093f8 <HAL_TIM_PWM_Start+0x274>)
 8009396:	4293      	cmp	r3, r2
 8009398:	d115      	bne.n	80093c6 <HAL_TIM_PWM_Start+0x242>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	689a      	ldr	r2, [r3, #8]
 80093a0:	4b20      	ldr	r3, [pc, #128]	@ (8009424 <HAL_TIM_PWM_Start+0x2a0>)
 80093a2:	4013      	ands	r3, r2
 80093a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	2b06      	cmp	r3, #6
 80093aa:	d015      	beq.n	80093d8 <HAL_TIM_PWM_Start+0x254>
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80093b2:	d011      	beq.n	80093d8 <HAL_TIM_PWM_Start+0x254>
    {
      __HAL_TIM_ENABLE(htim);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	681a      	ldr	r2, [r3, #0]
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	f042 0201 	orr.w	r2, r2, #1
 80093c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093c4:	e008      	b.n	80093d8 <HAL_TIM_PWM_Start+0x254>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	681a      	ldr	r2, [r3, #0]
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f042 0201 	orr.w	r2, r2, #1
 80093d4:	601a      	str	r2, [r3, #0]
 80093d6:	e000      	b.n	80093da <HAL_TIM_PWM_Start+0x256>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093d8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80093da:	2300      	movs	r3, #0
}
 80093dc:	4618      	mov	r0, r3
 80093de:	3710      	adds	r7, #16
 80093e0:	46bd      	mov	sp, r7
 80093e2:	bd80      	pop	{r7, pc}
 80093e4:	40012c00 	.word	0x40012c00
 80093e8:	50012c00 	.word	0x50012c00
 80093ec:	40013400 	.word	0x40013400
 80093f0:	50013400 	.word	0x50013400
 80093f4:	40014000 	.word	0x40014000
 80093f8:	50014000 	.word	0x50014000
 80093fc:	40014400 	.word	0x40014400
 8009400:	50014400 	.word	0x50014400
 8009404:	40014800 	.word	0x40014800
 8009408:	50014800 	.word	0x50014800
 800940c:	40000400 	.word	0x40000400
 8009410:	50000400 	.word	0x50000400
 8009414:	40000800 	.word	0x40000800
 8009418:	50000800 	.word	0x50000800
 800941c:	40000c00 	.word	0x40000c00
 8009420:	50000c00 	.word	0x50000c00
 8009424:	00010007 	.word	0x00010007

08009428 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b086      	sub	sp, #24
 800942c:	af00      	add	r7, sp, #0
 800942e:	60f8      	str	r0, [r7, #12]
 8009430:	60b9      	str	r1, [r7, #8]
 8009432:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009434:	2300      	movs	r3, #0
 8009436:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800943e:	2b01      	cmp	r3, #1
 8009440:	d101      	bne.n	8009446 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009442:	2302      	movs	r3, #2
 8009444:	e0ff      	b.n	8009646 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	2201      	movs	r2, #1
 800944a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2b14      	cmp	r3, #20
 8009452:	f200 80f0 	bhi.w	8009636 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009456:	a201      	add	r2, pc, #4	@ (adr r2, 800945c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800945c:	080094b1 	.word	0x080094b1
 8009460:	08009637 	.word	0x08009637
 8009464:	08009637 	.word	0x08009637
 8009468:	08009637 	.word	0x08009637
 800946c:	080094f1 	.word	0x080094f1
 8009470:	08009637 	.word	0x08009637
 8009474:	08009637 	.word	0x08009637
 8009478:	08009637 	.word	0x08009637
 800947c:	08009533 	.word	0x08009533
 8009480:	08009637 	.word	0x08009637
 8009484:	08009637 	.word	0x08009637
 8009488:	08009637 	.word	0x08009637
 800948c:	08009573 	.word	0x08009573
 8009490:	08009637 	.word	0x08009637
 8009494:	08009637 	.word	0x08009637
 8009498:	08009637 	.word	0x08009637
 800949c:	080095b5 	.word	0x080095b5
 80094a0:	08009637 	.word	0x08009637
 80094a4:	08009637 	.word	0x08009637
 80094a8:	08009637 	.word	0x08009637
 80094ac:	080095f5 	.word	0x080095f5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	68b9      	ldr	r1, [r7, #8]
 80094b6:	4618      	mov	r0, r3
 80094b8:	f000 facc 	bl	8009a54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	699a      	ldr	r2, [r3, #24]
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f042 0208 	orr.w	r2, r2, #8
 80094ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	699a      	ldr	r2, [r3, #24]
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f022 0204 	bic.w	r2, r2, #4
 80094da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	6999      	ldr	r1, [r3, #24]
 80094e2:	68bb      	ldr	r3, [r7, #8]
 80094e4:	691a      	ldr	r2, [r3, #16]
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	430a      	orrs	r2, r1
 80094ec:	619a      	str	r2, [r3, #24]
      break;
 80094ee:	e0a5      	b.n	800963c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	68b9      	ldr	r1, [r7, #8]
 80094f6:	4618      	mov	r0, r3
 80094f8:	f000 fb70 	bl	8009bdc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	699a      	ldr	r2, [r3, #24]
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800950a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	699a      	ldr	r2, [r3, #24]
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800951a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	6999      	ldr	r1, [r3, #24]
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	691b      	ldr	r3, [r3, #16]
 8009526:	021a      	lsls	r2, r3, #8
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	430a      	orrs	r2, r1
 800952e:	619a      	str	r2, [r3, #24]
      break;
 8009530:	e084      	b.n	800963c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	68b9      	ldr	r1, [r7, #8]
 8009538:	4618      	mov	r0, r3
 800953a:	f000 fc01 	bl	8009d40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	69da      	ldr	r2, [r3, #28]
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f042 0208 	orr.w	r2, r2, #8
 800954c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	69da      	ldr	r2, [r3, #28]
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f022 0204 	bic.w	r2, r2, #4
 800955c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	69d9      	ldr	r1, [r3, #28]
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	691a      	ldr	r2, [r3, #16]
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	430a      	orrs	r2, r1
 800956e:	61da      	str	r2, [r3, #28]
      break;
 8009570:	e064      	b.n	800963c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	68b9      	ldr	r1, [r7, #8]
 8009578:	4618      	mov	r0, r3
 800957a:	f000 fc91 	bl	8009ea0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	69da      	ldr	r2, [r3, #28]
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800958c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	69da      	ldr	r2, [r3, #28]
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800959c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	69d9      	ldr	r1, [r3, #28]
 80095a4:	68bb      	ldr	r3, [r7, #8]
 80095a6:	691b      	ldr	r3, [r3, #16]
 80095a8:	021a      	lsls	r2, r3, #8
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	430a      	orrs	r2, r1
 80095b0:	61da      	str	r2, [r3, #28]
      break;
 80095b2:	e043      	b.n	800963c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	68b9      	ldr	r1, [r7, #8]
 80095ba:	4618      	mov	r0, r3
 80095bc:	f000 fd22 	bl	800a004 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	f042 0208 	orr.w	r2, r2, #8
 80095ce:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f022 0204 	bic.w	r2, r2, #4
 80095de:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80095e6:	68bb      	ldr	r3, [r7, #8]
 80095e8:	691a      	ldr	r2, [r3, #16]
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	430a      	orrs	r2, r1
 80095f0:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80095f2:	e023      	b.n	800963c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	68b9      	ldr	r1, [r7, #8]
 80095fa:	4618      	mov	r0, r3
 80095fc:	f000 fd84 	bl	800a108 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800960e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800961e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009626:	68bb      	ldr	r3, [r7, #8]
 8009628:	691b      	ldr	r3, [r3, #16]
 800962a:	021a      	lsls	r2, r3, #8
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	430a      	orrs	r2, r1
 8009632:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009634:	e002      	b.n	800963c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009636:	2301      	movs	r3, #1
 8009638:	75fb      	strb	r3, [r7, #23]
      break;
 800963a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	2200      	movs	r2, #0
 8009640:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009644:	7dfb      	ldrb	r3, [r7, #23]
}
 8009646:	4618      	mov	r0, r3
 8009648:	3718      	adds	r7, #24
 800964a:	46bd      	mov	sp, r7
 800964c:	bd80      	pop	{r7, pc}
 800964e:	bf00      	nop

08009650 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b084      	sub	sp, #16
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
 8009658:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800965a:	2300      	movs	r3, #0
 800965c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009664:	2b01      	cmp	r3, #1
 8009666:	d101      	bne.n	800966c <HAL_TIM_ConfigClockSource+0x1c>
 8009668:	2302      	movs	r3, #2
 800966a:	e0e6      	b.n	800983a <HAL_TIM_ConfigClockSource+0x1ea>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2201      	movs	r2, #1
 8009670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2202      	movs	r2, #2
 8009678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	689b      	ldr	r3, [r3, #8]
 8009682:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009684:	68bb      	ldr	r3, [r7, #8]
 8009686:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800968a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800968e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009696:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	68ba      	ldr	r2, [r7, #8]
 800969e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	4a67      	ldr	r2, [pc, #412]	@ (8009844 <HAL_TIM_ConfigClockSource+0x1f4>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	f000 80b1 	beq.w	800980e <HAL_TIM_ConfigClockSource+0x1be>
 80096ac:	4a65      	ldr	r2, [pc, #404]	@ (8009844 <HAL_TIM_ConfigClockSource+0x1f4>)
 80096ae:	4293      	cmp	r3, r2
 80096b0:	f200 80b6 	bhi.w	8009820 <HAL_TIM_ConfigClockSource+0x1d0>
 80096b4:	4a64      	ldr	r2, [pc, #400]	@ (8009848 <HAL_TIM_ConfigClockSource+0x1f8>)
 80096b6:	4293      	cmp	r3, r2
 80096b8:	f000 80a9 	beq.w	800980e <HAL_TIM_ConfigClockSource+0x1be>
 80096bc:	4a62      	ldr	r2, [pc, #392]	@ (8009848 <HAL_TIM_ConfigClockSource+0x1f8>)
 80096be:	4293      	cmp	r3, r2
 80096c0:	f200 80ae 	bhi.w	8009820 <HAL_TIM_ConfigClockSource+0x1d0>
 80096c4:	4a61      	ldr	r2, [pc, #388]	@ (800984c <HAL_TIM_ConfigClockSource+0x1fc>)
 80096c6:	4293      	cmp	r3, r2
 80096c8:	f000 80a1 	beq.w	800980e <HAL_TIM_ConfigClockSource+0x1be>
 80096cc:	4a5f      	ldr	r2, [pc, #380]	@ (800984c <HAL_TIM_ConfigClockSource+0x1fc>)
 80096ce:	4293      	cmp	r3, r2
 80096d0:	f200 80a6 	bhi.w	8009820 <HAL_TIM_ConfigClockSource+0x1d0>
 80096d4:	4a5e      	ldr	r2, [pc, #376]	@ (8009850 <HAL_TIM_ConfigClockSource+0x200>)
 80096d6:	4293      	cmp	r3, r2
 80096d8:	f000 8099 	beq.w	800980e <HAL_TIM_ConfigClockSource+0x1be>
 80096dc:	4a5c      	ldr	r2, [pc, #368]	@ (8009850 <HAL_TIM_ConfigClockSource+0x200>)
 80096de:	4293      	cmp	r3, r2
 80096e0:	f200 809e 	bhi.w	8009820 <HAL_TIM_ConfigClockSource+0x1d0>
 80096e4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80096e8:	f000 8091 	beq.w	800980e <HAL_TIM_ConfigClockSource+0x1be>
 80096ec:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80096f0:	f200 8096 	bhi.w	8009820 <HAL_TIM_ConfigClockSource+0x1d0>
 80096f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80096f8:	f000 8089 	beq.w	800980e <HAL_TIM_ConfigClockSource+0x1be>
 80096fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009700:	f200 808e 	bhi.w	8009820 <HAL_TIM_ConfigClockSource+0x1d0>
 8009704:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009708:	d03e      	beq.n	8009788 <HAL_TIM_ConfigClockSource+0x138>
 800970a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800970e:	f200 8087 	bhi.w	8009820 <HAL_TIM_ConfigClockSource+0x1d0>
 8009712:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009716:	f000 8086 	beq.w	8009826 <HAL_TIM_ConfigClockSource+0x1d6>
 800971a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800971e:	d87f      	bhi.n	8009820 <HAL_TIM_ConfigClockSource+0x1d0>
 8009720:	2b70      	cmp	r3, #112	@ 0x70
 8009722:	d01a      	beq.n	800975a <HAL_TIM_ConfigClockSource+0x10a>
 8009724:	2b70      	cmp	r3, #112	@ 0x70
 8009726:	d87b      	bhi.n	8009820 <HAL_TIM_ConfigClockSource+0x1d0>
 8009728:	2b60      	cmp	r3, #96	@ 0x60
 800972a:	d050      	beq.n	80097ce <HAL_TIM_ConfigClockSource+0x17e>
 800972c:	2b60      	cmp	r3, #96	@ 0x60
 800972e:	d877      	bhi.n	8009820 <HAL_TIM_ConfigClockSource+0x1d0>
 8009730:	2b50      	cmp	r3, #80	@ 0x50
 8009732:	d03c      	beq.n	80097ae <HAL_TIM_ConfigClockSource+0x15e>
 8009734:	2b50      	cmp	r3, #80	@ 0x50
 8009736:	d873      	bhi.n	8009820 <HAL_TIM_ConfigClockSource+0x1d0>
 8009738:	2b40      	cmp	r3, #64	@ 0x40
 800973a:	d058      	beq.n	80097ee <HAL_TIM_ConfigClockSource+0x19e>
 800973c:	2b40      	cmp	r3, #64	@ 0x40
 800973e:	d86f      	bhi.n	8009820 <HAL_TIM_ConfigClockSource+0x1d0>
 8009740:	2b30      	cmp	r3, #48	@ 0x30
 8009742:	d064      	beq.n	800980e <HAL_TIM_ConfigClockSource+0x1be>
 8009744:	2b30      	cmp	r3, #48	@ 0x30
 8009746:	d86b      	bhi.n	8009820 <HAL_TIM_ConfigClockSource+0x1d0>
 8009748:	2b20      	cmp	r3, #32
 800974a:	d060      	beq.n	800980e <HAL_TIM_ConfigClockSource+0x1be>
 800974c:	2b20      	cmp	r3, #32
 800974e:	d867      	bhi.n	8009820 <HAL_TIM_ConfigClockSource+0x1d0>
 8009750:	2b00      	cmp	r3, #0
 8009752:	d05c      	beq.n	800980e <HAL_TIM_ConfigClockSource+0x1be>
 8009754:	2b10      	cmp	r3, #16
 8009756:	d05a      	beq.n	800980e <HAL_TIM_ConfigClockSource+0x1be>
 8009758:	e062      	b.n	8009820 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800976a:	f000 fe2e 	bl	800a3ca <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	689b      	ldr	r3, [r3, #8]
 8009774:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800977c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	68ba      	ldr	r2, [r7, #8]
 8009784:	609a      	str	r2, [r3, #8]
      break;
 8009786:	e04f      	b.n	8009828 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009798:	f000 fe17 	bl	800a3ca <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	689a      	ldr	r2, [r3, #8]
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80097aa:	609a      	str	r2, [r3, #8]
      break;
 80097ac:	e03c      	b.n	8009828 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80097ba:	461a      	mov	r2, r3
 80097bc:	f000 fd28 	bl	800a210 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	2150      	movs	r1, #80	@ 0x50
 80097c6:	4618      	mov	r0, r3
 80097c8:	f000 fde2 	bl	800a390 <TIM_ITRx_SetConfig>
      break;
 80097cc:	e02c      	b.n	8009828 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80097da:	461a      	mov	r2, r3
 80097dc:	f000 fd8a 	bl	800a2f4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	2160      	movs	r1, #96	@ 0x60
 80097e6:	4618      	mov	r0, r3
 80097e8:	f000 fdd2 	bl	800a390 <TIM_ITRx_SetConfig>
      break;
 80097ec:	e01c      	b.n	8009828 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80097fa:	461a      	mov	r2, r3
 80097fc:	f000 fd08 	bl	800a210 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	2140      	movs	r1, #64	@ 0x40
 8009806:	4618      	mov	r0, r3
 8009808:	f000 fdc2 	bl	800a390 <TIM_ITRx_SetConfig>
      break;
 800980c:	e00c      	b.n	8009828 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681a      	ldr	r2, [r3, #0]
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	4619      	mov	r1, r3
 8009818:	4610      	mov	r0, r2
 800981a:	f000 fdb9 	bl	800a390 <TIM_ITRx_SetConfig>
      break;
 800981e:	e003      	b.n	8009828 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 8009820:	2301      	movs	r3, #1
 8009822:	73fb      	strb	r3, [r7, #15]
      break;
 8009824:	e000      	b.n	8009828 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 8009826:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2201      	movs	r2, #1
 800982c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2200      	movs	r2, #0
 8009834:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009838:	7bfb      	ldrb	r3, [r7, #15]
}
 800983a:	4618      	mov	r0, r3
 800983c:	3710      	adds	r7, #16
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}
 8009842:	bf00      	nop
 8009844:	00100070 	.word	0x00100070
 8009848:	00100040 	.word	0x00100040
 800984c:	00100030 	.word	0x00100030
 8009850:	00100020 	.word	0x00100020

08009854 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009854:	b480      	push	{r7}
 8009856:	b085      	sub	sp, #20
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
 800985c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	4a6b      	ldr	r2, [pc, #428]	@ (8009a14 <TIM_Base_SetConfig+0x1c0>)
 8009868:	4293      	cmp	r3, r2
 800986a:	d02b      	beq.n	80098c4 <TIM_Base_SetConfig+0x70>
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	4a6a      	ldr	r2, [pc, #424]	@ (8009a18 <TIM_Base_SetConfig+0x1c4>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d027      	beq.n	80098c4 <TIM_Base_SetConfig+0x70>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800987a:	d023      	beq.n	80098c4 <TIM_Base_SetConfig+0x70>
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009882:	d01f      	beq.n	80098c4 <TIM_Base_SetConfig+0x70>
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	4a65      	ldr	r2, [pc, #404]	@ (8009a1c <TIM_Base_SetConfig+0x1c8>)
 8009888:	4293      	cmp	r3, r2
 800988a:	d01b      	beq.n	80098c4 <TIM_Base_SetConfig+0x70>
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	4a64      	ldr	r2, [pc, #400]	@ (8009a20 <TIM_Base_SetConfig+0x1cc>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d017      	beq.n	80098c4 <TIM_Base_SetConfig+0x70>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	4a63      	ldr	r2, [pc, #396]	@ (8009a24 <TIM_Base_SetConfig+0x1d0>)
 8009898:	4293      	cmp	r3, r2
 800989a:	d013      	beq.n	80098c4 <TIM_Base_SetConfig+0x70>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	4a62      	ldr	r2, [pc, #392]	@ (8009a28 <TIM_Base_SetConfig+0x1d4>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d00f      	beq.n	80098c4 <TIM_Base_SetConfig+0x70>
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	4a61      	ldr	r2, [pc, #388]	@ (8009a2c <TIM_Base_SetConfig+0x1d8>)
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d00b      	beq.n	80098c4 <TIM_Base_SetConfig+0x70>
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	4a60      	ldr	r2, [pc, #384]	@ (8009a30 <TIM_Base_SetConfig+0x1dc>)
 80098b0:	4293      	cmp	r3, r2
 80098b2:	d007      	beq.n	80098c4 <TIM_Base_SetConfig+0x70>
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	4a5f      	ldr	r2, [pc, #380]	@ (8009a34 <TIM_Base_SetConfig+0x1e0>)
 80098b8:	4293      	cmp	r3, r2
 80098ba:	d003      	beq.n	80098c4 <TIM_Base_SetConfig+0x70>
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	4a5e      	ldr	r2, [pc, #376]	@ (8009a38 <TIM_Base_SetConfig+0x1e4>)
 80098c0:	4293      	cmp	r3, r2
 80098c2:	d108      	bne.n	80098d6 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80098ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	685b      	ldr	r3, [r3, #4]
 80098d0:	68fa      	ldr	r2, [r7, #12]
 80098d2:	4313      	orrs	r3, r2
 80098d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	4a4e      	ldr	r2, [pc, #312]	@ (8009a14 <TIM_Base_SetConfig+0x1c0>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d043      	beq.n	8009966 <TIM_Base_SetConfig+0x112>
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	4a4d      	ldr	r2, [pc, #308]	@ (8009a18 <TIM_Base_SetConfig+0x1c4>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d03f      	beq.n	8009966 <TIM_Base_SetConfig+0x112>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098ec:	d03b      	beq.n	8009966 <TIM_Base_SetConfig+0x112>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80098f4:	d037      	beq.n	8009966 <TIM_Base_SetConfig+0x112>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	4a48      	ldr	r2, [pc, #288]	@ (8009a1c <TIM_Base_SetConfig+0x1c8>)
 80098fa:	4293      	cmp	r3, r2
 80098fc:	d033      	beq.n	8009966 <TIM_Base_SetConfig+0x112>
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	4a47      	ldr	r2, [pc, #284]	@ (8009a20 <TIM_Base_SetConfig+0x1cc>)
 8009902:	4293      	cmp	r3, r2
 8009904:	d02f      	beq.n	8009966 <TIM_Base_SetConfig+0x112>
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	4a46      	ldr	r2, [pc, #280]	@ (8009a24 <TIM_Base_SetConfig+0x1d0>)
 800990a:	4293      	cmp	r3, r2
 800990c:	d02b      	beq.n	8009966 <TIM_Base_SetConfig+0x112>
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	4a45      	ldr	r2, [pc, #276]	@ (8009a28 <TIM_Base_SetConfig+0x1d4>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d027      	beq.n	8009966 <TIM_Base_SetConfig+0x112>
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	4a44      	ldr	r2, [pc, #272]	@ (8009a2c <TIM_Base_SetConfig+0x1d8>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d023      	beq.n	8009966 <TIM_Base_SetConfig+0x112>
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	4a43      	ldr	r2, [pc, #268]	@ (8009a30 <TIM_Base_SetConfig+0x1dc>)
 8009922:	4293      	cmp	r3, r2
 8009924:	d01f      	beq.n	8009966 <TIM_Base_SetConfig+0x112>
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	4a42      	ldr	r2, [pc, #264]	@ (8009a34 <TIM_Base_SetConfig+0x1e0>)
 800992a:	4293      	cmp	r3, r2
 800992c:	d01b      	beq.n	8009966 <TIM_Base_SetConfig+0x112>
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	4a41      	ldr	r2, [pc, #260]	@ (8009a38 <TIM_Base_SetConfig+0x1e4>)
 8009932:	4293      	cmp	r3, r2
 8009934:	d017      	beq.n	8009966 <TIM_Base_SetConfig+0x112>
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	4a40      	ldr	r2, [pc, #256]	@ (8009a3c <TIM_Base_SetConfig+0x1e8>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d013      	beq.n	8009966 <TIM_Base_SetConfig+0x112>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	4a3f      	ldr	r2, [pc, #252]	@ (8009a40 <TIM_Base_SetConfig+0x1ec>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d00f      	beq.n	8009966 <TIM_Base_SetConfig+0x112>
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	4a3e      	ldr	r2, [pc, #248]	@ (8009a44 <TIM_Base_SetConfig+0x1f0>)
 800994a:	4293      	cmp	r3, r2
 800994c:	d00b      	beq.n	8009966 <TIM_Base_SetConfig+0x112>
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	4a3d      	ldr	r2, [pc, #244]	@ (8009a48 <TIM_Base_SetConfig+0x1f4>)
 8009952:	4293      	cmp	r3, r2
 8009954:	d007      	beq.n	8009966 <TIM_Base_SetConfig+0x112>
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	4a3c      	ldr	r2, [pc, #240]	@ (8009a4c <TIM_Base_SetConfig+0x1f8>)
 800995a:	4293      	cmp	r3, r2
 800995c:	d003      	beq.n	8009966 <TIM_Base_SetConfig+0x112>
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	4a3b      	ldr	r2, [pc, #236]	@ (8009a50 <TIM_Base_SetConfig+0x1fc>)
 8009962:	4293      	cmp	r3, r2
 8009964:	d108      	bne.n	8009978 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800996c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	68db      	ldr	r3, [r3, #12]
 8009972:	68fa      	ldr	r2, [r7, #12]
 8009974:	4313      	orrs	r3, r2
 8009976:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	695b      	ldr	r3, [r3, #20]
 8009982:	4313      	orrs	r3, r2
 8009984:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	689a      	ldr	r2, [r3, #8]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	681a      	ldr	r2, [r3, #0]
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	4a1e      	ldr	r2, [pc, #120]	@ (8009a14 <TIM_Base_SetConfig+0x1c0>)
 800999a:	4293      	cmp	r3, r2
 800999c:	d023      	beq.n	80099e6 <TIM_Base_SetConfig+0x192>
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	4a1d      	ldr	r2, [pc, #116]	@ (8009a18 <TIM_Base_SetConfig+0x1c4>)
 80099a2:	4293      	cmp	r3, r2
 80099a4:	d01f      	beq.n	80099e6 <TIM_Base_SetConfig+0x192>
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	4a22      	ldr	r2, [pc, #136]	@ (8009a34 <TIM_Base_SetConfig+0x1e0>)
 80099aa:	4293      	cmp	r3, r2
 80099ac:	d01b      	beq.n	80099e6 <TIM_Base_SetConfig+0x192>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	4a21      	ldr	r2, [pc, #132]	@ (8009a38 <TIM_Base_SetConfig+0x1e4>)
 80099b2:	4293      	cmp	r3, r2
 80099b4:	d017      	beq.n	80099e6 <TIM_Base_SetConfig+0x192>
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	4a20      	ldr	r2, [pc, #128]	@ (8009a3c <TIM_Base_SetConfig+0x1e8>)
 80099ba:	4293      	cmp	r3, r2
 80099bc:	d013      	beq.n	80099e6 <TIM_Base_SetConfig+0x192>
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	4a1f      	ldr	r2, [pc, #124]	@ (8009a40 <TIM_Base_SetConfig+0x1ec>)
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d00f      	beq.n	80099e6 <TIM_Base_SetConfig+0x192>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	4a1e      	ldr	r2, [pc, #120]	@ (8009a44 <TIM_Base_SetConfig+0x1f0>)
 80099ca:	4293      	cmp	r3, r2
 80099cc:	d00b      	beq.n	80099e6 <TIM_Base_SetConfig+0x192>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	4a1d      	ldr	r2, [pc, #116]	@ (8009a48 <TIM_Base_SetConfig+0x1f4>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d007      	beq.n	80099e6 <TIM_Base_SetConfig+0x192>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	4a1c      	ldr	r2, [pc, #112]	@ (8009a4c <TIM_Base_SetConfig+0x1f8>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d003      	beq.n	80099e6 <TIM_Base_SetConfig+0x192>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	4a1b      	ldr	r2, [pc, #108]	@ (8009a50 <TIM_Base_SetConfig+0x1fc>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d103      	bne.n	80099ee <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	691a      	ldr	r2, [r3, #16]
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f043 0204 	orr.w	r2, r3, #4
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2201      	movs	r2, #1
 80099fe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	68fa      	ldr	r2, [r7, #12]
 8009a04:	601a      	str	r2, [r3, #0]
}
 8009a06:	bf00      	nop
 8009a08:	3714      	adds	r7, #20
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a10:	4770      	bx	lr
 8009a12:	bf00      	nop
 8009a14:	40012c00 	.word	0x40012c00
 8009a18:	50012c00 	.word	0x50012c00
 8009a1c:	40000400 	.word	0x40000400
 8009a20:	50000400 	.word	0x50000400
 8009a24:	40000800 	.word	0x40000800
 8009a28:	50000800 	.word	0x50000800
 8009a2c:	40000c00 	.word	0x40000c00
 8009a30:	50000c00 	.word	0x50000c00
 8009a34:	40013400 	.word	0x40013400
 8009a38:	50013400 	.word	0x50013400
 8009a3c:	40014000 	.word	0x40014000
 8009a40:	50014000 	.word	0x50014000
 8009a44:	40014400 	.word	0x40014400
 8009a48:	50014400 	.word	0x50014400
 8009a4c:	40014800 	.word	0x40014800
 8009a50:	50014800 	.word	0x50014800

08009a54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009a54:	b480      	push	{r7}
 8009a56:	b087      	sub	sp, #28
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
 8009a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6a1b      	ldr	r3, [r3, #32]
 8009a62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	6a1b      	ldr	r3, [r3, #32]
 8009a68:	f023 0201 	bic.w	r2, r3, #1
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	685b      	ldr	r3, [r3, #4]
 8009a74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	699b      	ldr	r3, [r3, #24]
 8009a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	f023 0303 	bic.w	r3, r3, #3
 8009a8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a90:	683b      	ldr	r3, [r7, #0]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	68fa      	ldr	r2, [r7, #12]
 8009a96:	4313      	orrs	r3, r2
 8009a98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009a9a:	697b      	ldr	r3, [r7, #20]
 8009a9c:	f023 0302 	bic.w	r3, r3, #2
 8009aa0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	689b      	ldr	r3, [r3, #8]
 8009aa6:	697a      	ldr	r2, [r7, #20]
 8009aa8:	4313      	orrs	r3, r2
 8009aaa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	4a41      	ldr	r2, [pc, #260]	@ (8009bb4 <TIM_OC1_SetConfig+0x160>)
 8009ab0:	4293      	cmp	r3, r2
 8009ab2:	d023      	beq.n	8009afc <TIM_OC1_SetConfig+0xa8>
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	4a40      	ldr	r2, [pc, #256]	@ (8009bb8 <TIM_OC1_SetConfig+0x164>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d01f      	beq.n	8009afc <TIM_OC1_SetConfig+0xa8>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	4a3f      	ldr	r2, [pc, #252]	@ (8009bbc <TIM_OC1_SetConfig+0x168>)
 8009ac0:	4293      	cmp	r3, r2
 8009ac2:	d01b      	beq.n	8009afc <TIM_OC1_SetConfig+0xa8>
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	4a3e      	ldr	r2, [pc, #248]	@ (8009bc0 <TIM_OC1_SetConfig+0x16c>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d017      	beq.n	8009afc <TIM_OC1_SetConfig+0xa8>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	4a3d      	ldr	r2, [pc, #244]	@ (8009bc4 <TIM_OC1_SetConfig+0x170>)
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d013      	beq.n	8009afc <TIM_OC1_SetConfig+0xa8>
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	4a3c      	ldr	r2, [pc, #240]	@ (8009bc8 <TIM_OC1_SetConfig+0x174>)
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d00f      	beq.n	8009afc <TIM_OC1_SetConfig+0xa8>
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	4a3b      	ldr	r2, [pc, #236]	@ (8009bcc <TIM_OC1_SetConfig+0x178>)
 8009ae0:	4293      	cmp	r3, r2
 8009ae2:	d00b      	beq.n	8009afc <TIM_OC1_SetConfig+0xa8>
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	4a3a      	ldr	r2, [pc, #232]	@ (8009bd0 <TIM_OC1_SetConfig+0x17c>)
 8009ae8:	4293      	cmp	r3, r2
 8009aea:	d007      	beq.n	8009afc <TIM_OC1_SetConfig+0xa8>
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	4a39      	ldr	r2, [pc, #228]	@ (8009bd4 <TIM_OC1_SetConfig+0x180>)
 8009af0:	4293      	cmp	r3, r2
 8009af2:	d003      	beq.n	8009afc <TIM_OC1_SetConfig+0xa8>
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	4a38      	ldr	r2, [pc, #224]	@ (8009bd8 <TIM_OC1_SetConfig+0x184>)
 8009af8:	4293      	cmp	r3, r2
 8009afa:	d10e      	bne.n	8009b1a <TIM_OC1_SetConfig+0xc6>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	6a1b      	ldr	r3, [r3, #32]
 8009b00:	f023 0204 	bic.w	r2, r3, #4
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009b08:	697b      	ldr	r3, [r7, #20]
 8009b0a:	f023 0308 	bic.w	r3, r3, #8
 8009b0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	68db      	ldr	r3, [r3, #12]
 8009b14:	697a      	ldr	r2, [r7, #20]
 8009b16:	4313      	orrs	r3, r2
 8009b18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	4a25      	ldr	r2, [pc, #148]	@ (8009bb4 <TIM_OC1_SetConfig+0x160>)
 8009b1e:	4293      	cmp	r3, r2
 8009b20:	d023      	beq.n	8009b6a <TIM_OC1_SetConfig+0x116>
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	4a24      	ldr	r2, [pc, #144]	@ (8009bb8 <TIM_OC1_SetConfig+0x164>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d01f      	beq.n	8009b6a <TIM_OC1_SetConfig+0x116>
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	4a23      	ldr	r2, [pc, #140]	@ (8009bbc <TIM_OC1_SetConfig+0x168>)
 8009b2e:	4293      	cmp	r3, r2
 8009b30:	d01b      	beq.n	8009b6a <TIM_OC1_SetConfig+0x116>
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	4a22      	ldr	r2, [pc, #136]	@ (8009bc0 <TIM_OC1_SetConfig+0x16c>)
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d017      	beq.n	8009b6a <TIM_OC1_SetConfig+0x116>
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	4a21      	ldr	r2, [pc, #132]	@ (8009bc4 <TIM_OC1_SetConfig+0x170>)
 8009b3e:	4293      	cmp	r3, r2
 8009b40:	d013      	beq.n	8009b6a <TIM_OC1_SetConfig+0x116>
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	4a20      	ldr	r2, [pc, #128]	@ (8009bc8 <TIM_OC1_SetConfig+0x174>)
 8009b46:	4293      	cmp	r3, r2
 8009b48:	d00f      	beq.n	8009b6a <TIM_OC1_SetConfig+0x116>
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	4a1f      	ldr	r2, [pc, #124]	@ (8009bcc <TIM_OC1_SetConfig+0x178>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d00b      	beq.n	8009b6a <TIM_OC1_SetConfig+0x116>
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	4a1e      	ldr	r2, [pc, #120]	@ (8009bd0 <TIM_OC1_SetConfig+0x17c>)
 8009b56:	4293      	cmp	r3, r2
 8009b58:	d007      	beq.n	8009b6a <TIM_OC1_SetConfig+0x116>
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	4a1d      	ldr	r2, [pc, #116]	@ (8009bd4 <TIM_OC1_SetConfig+0x180>)
 8009b5e:	4293      	cmp	r3, r2
 8009b60:	d003      	beq.n	8009b6a <TIM_OC1_SetConfig+0x116>
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	4a1c      	ldr	r2, [pc, #112]	@ (8009bd8 <TIM_OC1_SetConfig+0x184>)
 8009b66:	4293      	cmp	r3, r2
 8009b68:	d111      	bne.n	8009b8e <TIM_OC1_SetConfig+0x13a>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009b6a:	693b      	ldr	r3, [r7, #16]
 8009b6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009b70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009b72:	693b      	ldr	r3, [r7, #16]
 8009b74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009b78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	695b      	ldr	r3, [r3, #20]
 8009b7e:	693a      	ldr	r2, [r7, #16]
 8009b80:	4313      	orrs	r3, r2
 8009b82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009b84:	683b      	ldr	r3, [r7, #0]
 8009b86:	699b      	ldr	r3, [r3, #24]
 8009b88:	693a      	ldr	r2, [r7, #16]
 8009b8a:	4313      	orrs	r3, r2
 8009b8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	693a      	ldr	r2, [r7, #16]
 8009b92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	68fa      	ldr	r2, [r7, #12]
 8009b98:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	685a      	ldr	r2, [r3, #4]
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	697a      	ldr	r2, [r7, #20]
 8009ba6:	621a      	str	r2, [r3, #32]
}
 8009ba8:	bf00      	nop
 8009baa:	371c      	adds	r7, #28
 8009bac:	46bd      	mov	sp, r7
 8009bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb2:	4770      	bx	lr
 8009bb4:	40012c00 	.word	0x40012c00
 8009bb8:	50012c00 	.word	0x50012c00
 8009bbc:	40013400 	.word	0x40013400
 8009bc0:	50013400 	.word	0x50013400
 8009bc4:	40014000 	.word	0x40014000
 8009bc8:	50014000 	.word	0x50014000
 8009bcc:	40014400 	.word	0x40014400
 8009bd0:	50014400 	.word	0x50014400
 8009bd4:	40014800 	.word	0x40014800
 8009bd8:	50014800 	.word	0x50014800

08009bdc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009bdc:	b480      	push	{r7}
 8009bde:	b087      	sub	sp, #28
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
 8009be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6a1b      	ldr	r3, [r3, #32]
 8009bea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	6a1b      	ldr	r3, [r3, #32]
 8009bf0:	f023 0210 	bic.w	r2, r3, #16
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	685b      	ldr	r3, [r3, #4]
 8009bfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	699b      	ldr	r3, [r3, #24]
 8009c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009c0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009c0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009c16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	021b      	lsls	r3, r3, #8
 8009c1e:	68fa      	ldr	r2, [r7, #12]
 8009c20:	4313      	orrs	r3, r2
 8009c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009c24:	697b      	ldr	r3, [r7, #20]
 8009c26:	f023 0320 	bic.w	r3, r3, #32
 8009c2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	689b      	ldr	r3, [r3, #8]
 8009c30:	011b      	lsls	r3, r3, #4
 8009c32:	697a      	ldr	r2, [r7, #20]
 8009c34:	4313      	orrs	r3, r2
 8009c36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	4a37      	ldr	r2, [pc, #220]	@ (8009d18 <TIM_OC2_SetConfig+0x13c>)
 8009c3c:	4293      	cmp	r3, r2
 8009c3e:	d00b      	beq.n	8009c58 <TIM_OC2_SetConfig+0x7c>
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	4a36      	ldr	r2, [pc, #216]	@ (8009d1c <TIM_OC2_SetConfig+0x140>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d007      	beq.n	8009c58 <TIM_OC2_SetConfig+0x7c>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	4a35      	ldr	r2, [pc, #212]	@ (8009d20 <TIM_OC2_SetConfig+0x144>)
 8009c4c:	4293      	cmp	r3, r2
 8009c4e:	d003      	beq.n	8009c58 <TIM_OC2_SetConfig+0x7c>
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	4a34      	ldr	r2, [pc, #208]	@ (8009d24 <TIM_OC2_SetConfig+0x148>)
 8009c54:	4293      	cmp	r3, r2
 8009c56:	d10f      	bne.n	8009c78 <TIM_OC2_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	6a1b      	ldr	r3, [r3, #32]
 8009c5c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009c64:	697b      	ldr	r3, [r7, #20]
 8009c66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009c6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	68db      	ldr	r3, [r3, #12]
 8009c70:	011b      	lsls	r3, r3, #4
 8009c72:	697a      	ldr	r2, [r7, #20]
 8009c74:	4313      	orrs	r3, r2
 8009c76:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	4a27      	ldr	r2, [pc, #156]	@ (8009d18 <TIM_OC2_SetConfig+0x13c>)
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d023      	beq.n	8009cc8 <TIM_OC2_SetConfig+0xec>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	4a26      	ldr	r2, [pc, #152]	@ (8009d1c <TIM_OC2_SetConfig+0x140>)
 8009c84:	4293      	cmp	r3, r2
 8009c86:	d01f      	beq.n	8009cc8 <TIM_OC2_SetConfig+0xec>
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	4a25      	ldr	r2, [pc, #148]	@ (8009d20 <TIM_OC2_SetConfig+0x144>)
 8009c8c:	4293      	cmp	r3, r2
 8009c8e:	d01b      	beq.n	8009cc8 <TIM_OC2_SetConfig+0xec>
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	4a24      	ldr	r2, [pc, #144]	@ (8009d24 <TIM_OC2_SetConfig+0x148>)
 8009c94:	4293      	cmp	r3, r2
 8009c96:	d017      	beq.n	8009cc8 <TIM_OC2_SetConfig+0xec>
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	4a23      	ldr	r2, [pc, #140]	@ (8009d28 <TIM_OC2_SetConfig+0x14c>)
 8009c9c:	4293      	cmp	r3, r2
 8009c9e:	d013      	beq.n	8009cc8 <TIM_OC2_SetConfig+0xec>
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	4a22      	ldr	r2, [pc, #136]	@ (8009d2c <TIM_OC2_SetConfig+0x150>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d00f      	beq.n	8009cc8 <TIM_OC2_SetConfig+0xec>
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	4a21      	ldr	r2, [pc, #132]	@ (8009d30 <TIM_OC2_SetConfig+0x154>)
 8009cac:	4293      	cmp	r3, r2
 8009cae:	d00b      	beq.n	8009cc8 <TIM_OC2_SetConfig+0xec>
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	4a20      	ldr	r2, [pc, #128]	@ (8009d34 <TIM_OC2_SetConfig+0x158>)
 8009cb4:	4293      	cmp	r3, r2
 8009cb6:	d007      	beq.n	8009cc8 <TIM_OC2_SetConfig+0xec>
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	4a1f      	ldr	r2, [pc, #124]	@ (8009d38 <TIM_OC2_SetConfig+0x15c>)
 8009cbc:	4293      	cmp	r3, r2
 8009cbe:	d003      	beq.n	8009cc8 <TIM_OC2_SetConfig+0xec>
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	4a1e      	ldr	r2, [pc, #120]	@ (8009d3c <TIM_OC2_SetConfig+0x160>)
 8009cc4:	4293      	cmp	r3, r2
 8009cc6:	d113      	bne.n	8009cf0 <TIM_OC2_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009cc8:	693b      	ldr	r3, [r7, #16]
 8009cca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009cce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009cd0:	693b      	ldr	r3, [r7, #16]
 8009cd2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009cd6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	695b      	ldr	r3, [r3, #20]
 8009cdc:	009b      	lsls	r3, r3, #2
 8009cde:	693a      	ldr	r2, [r7, #16]
 8009ce0:	4313      	orrs	r3, r2
 8009ce2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009ce4:	683b      	ldr	r3, [r7, #0]
 8009ce6:	699b      	ldr	r3, [r3, #24]
 8009ce8:	009b      	lsls	r3, r3, #2
 8009cea:	693a      	ldr	r2, [r7, #16]
 8009cec:	4313      	orrs	r3, r2
 8009cee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	693a      	ldr	r2, [r7, #16]
 8009cf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	68fa      	ldr	r2, [r7, #12]
 8009cfa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009cfc:	683b      	ldr	r3, [r7, #0]
 8009cfe:	685a      	ldr	r2, [r3, #4]
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	697a      	ldr	r2, [r7, #20]
 8009d08:	621a      	str	r2, [r3, #32]
}
 8009d0a:	bf00      	nop
 8009d0c:	371c      	adds	r7, #28
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d14:	4770      	bx	lr
 8009d16:	bf00      	nop
 8009d18:	40012c00 	.word	0x40012c00
 8009d1c:	50012c00 	.word	0x50012c00
 8009d20:	40013400 	.word	0x40013400
 8009d24:	50013400 	.word	0x50013400
 8009d28:	40014000 	.word	0x40014000
 8009d2c:	50014000 	.word	0x50014000
 8009d30:	40014400 	.word	0x40014400
 8009d34:	50014400 	.word	0x50014400
 8009d38:	40014800 	.word	0x40014800
 8009d3c:	50014800 	.word	0x50014800

08009d40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d40:	b480      	push	{r7}
 8009d42:	b087      	sub	sp, #28
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
 8009d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6a1b      	ldr	r3, [r3, #32]
 8009d4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6a1b      	ldr	r3, [r3, #32]
 8009d54:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	685b      	ldr	r3, [r3, #4]
 8009d60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	69db      	ldr	r3, [r3, #28]
 8009d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009d6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	f023 0303 	bic.w	r3, r3, #3
 8009d7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009d7c:	683b      	ldr	r3, [r7, #0]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	68fa      	ldr	r2, [r7, #12]
 8009d82:	4313      	orrs	r3, r2
 8009d84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009d8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	689b      	ldr	r3, [r3, #8]
 8009d92:	021b      	lsls	r3, r3, #8
 8009d94:	697a      	ldr	r2, [r7, #20]
 8009d96:	4313      	orrs	r3, r2
 8009d98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	4a36      	ldr	r2, [pc, #216]	@ (8009e78 <TIM_OC3_SetConfig+0x138>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d00b      	beq.n	8009dba <TIM_OC3_SetConfig+0x7a>
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	4a35      	ldr	r2, [pc, #212]	@ (8009e7c <TIM_OC3_SetConfig+0x13c>)
 8009da6:	4293      	cmp	r3, r2
 8009da8:	d007      	beq.n	8009dba <TIM_OC3_SetConfig+0x7a>
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	4a34      	ldr	r2, [pc, #208]	@ (8009e80 <TIM_OC3_SetConfig+0x140>)
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d003      	beq.n	8009dba <TIM_OC3_SetConfig+0x7a>
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	4a33      	ldr	r2, [pc, #204]	@ (8009e84 <TIM_OC3_SetConfig+0x144>)
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d10f      	bne.n	8009dda <TIM_OC3_SetConfig+0x9a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	6a1b      	ldr	r3, [r3, #32]
 8009dbe:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009dc6:	697b      	ldr	r3, [r7, #20]
 8009dc8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009dcc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	68db      	ldr	r3, [r3, #12]
 8009dd2:	021b      	lsls	r3, r3, #8
 8009dd4:	697a      	ldr	r2, [r7, #20]
 8009dd6:	4313      	orrs	r3, r2
 8009dd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	4a26      	ldr	r2, [pc, #152]	@ (8009e78 <TIM_OC3_SetConfig+0x138>)
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d023      	beq.n	8009e2a <TIM_OC3_SetConfig+0xea>
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	4a25      	ldr	r2, [pc, #148]	@ (8009e7c <TIM_OC3_SetConfig+0x13c>)
 8009de6:	4293      	cmp	r3, r2
 8009de8:	d01f      	beq.n	8009e2a <TIM_OC3_SetConfig+0xea>
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	4a24      	ldr	r2, [pc, #144]	@ (8009e80 <TIM_OC3_SetConfig+0x140>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d01b      	beq.n	8009e2a <TIM_OC3_SetConfig+0xea>
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	4a23      	ldr	r2, [pc, #140]	@ (8009e84 <TIM_OC3_SetConfig+0x144>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d017      	beq.n	8009e2a <TIM_OC3_SetConfig+0xea>
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	4a22      	ldr	r2, [pc, #136]	@ (8009e88 <TIM_OC3_SetConfig+0x148>)
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	d013      	beq.n	8009e2a <TIM_OC3_SetConfig+0xea>
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	4a21      	ldr	r2, [pc, #132]	@ (8009e8c <TIM_OC3_SetConfig+0x14c>)
 8009e06:	4293      	cmp	r3, r2
 8009e08:	d00f      	beq.n	8009e2a <TIM_OC3_SetConfig+0xea>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	4a20      	ldr	r2, [pc, #128]	@ (8009e90 <TIM_OC3_SetConfig+0x150>)
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d00b      	beq.n	8009e2a <TIM_OC3_SetConfig+0xea>
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	4a1f      	ldr	r2, [pc, #124]	@ (8009e94 <TIM_OC3_SetConfig+0x154>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d007      	beq.n	8009e2a <TIM_OC3_SetConfig+0xea>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	4a1e      	ldr	r2, [pc, #120]	@ (8009e98 <TIM_OC3_SetConfig+0x158>)
 8009e1e:	4293      	cmp	r3, r2
 8009e20:	d003      	beq.n	8009e2a <TIM_OC3_SetConfig+0xea>
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	4a1d      	ldr	r2, [pc, #116]	@ (8009e9c <TIM_OC3_SetConfig+0x15c>)
 8009e26:	4293      	cmp	r3, r2
 8009e28:	d113      	bne.n	8009e52 <TIM_OC3_SetConfig+0x112>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009e2a:	693b      	ldr	r3, [r7, #16]
 8009e2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009e30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009e32:	693b      	ldr	r3, [r7, #16]
 8009e34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009e38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	695b      	ldr	r3, [r3, #20]
 8009e3e:	011b      	lsls	r3, r3, #4
 8009e40:	693a      	ldr	r2, [r7, #16]
 8009e42:	4313      	orrs	r3, r2
 8009e44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	699b      	ldr	r3, [r3, #24]
 8009e4a:	011b      	lsls	r3, r3, #4
 8009e4c:	693a      	ldr	r2, [r7, #16]
 8009e4e:	4313      	orrs	r3, r2
 8009e50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	693a      	ldr	r2, [r7, #16]
 8009e56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	68fa      	ldr	r2, [r7, #12]
 8009e5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	685a      	ldr	r2, [r3, #4]
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	697a      	ldr	r2, [r7, #20]
 8009e6a:	621a      	str	r2, [r3, #32]
}
 8009e6c:	bf00      	nop
 8009e6e:	371c      	adds	r7, #28
 8009e70:	46bd      	mov	sp, r7
 8009e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e76:	4770      	bx	lr
 8009e78:	40012c00 	.word	0x40012c00
 8009e7c:	50012c00 	.word	0x50012c00
 8009e80:	40013400 	.word	0x40013400
 8009e84:	50013400 	.word	0x50013400
 8009e88:	40014000 	.word	0x40014000
 8009e8c:	50014000 	.word	0x50014000
 8009e90:	40014400 	.word	0x40014400
 8009e94:	50014400 	.word	0x50014400
 8009e98:	40014800 	.word	0x40014800
 8009e9c:	50014800 	.word	0x50014800

08009ea0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b087      	sub	sp, #28
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
 8009ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	6a1b      	ldr	r3, [r3, #32]
 8009eae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	6a1b      	ldr	r3, [r3, #32]
 8009eb4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	685b      	ldr	r3, [r3, #4]
 8009ec0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	69db      	ldr	r3, [r3, #28]
 8009ec6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009ece:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009ed2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009eda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	021b      	lsls	r3, r3, #8
 8009ee2:	68fa      	ldr	r2, [r7, #12]
 8009ee4:	4313      	orrs	r3, r2
 8009ee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009ee8:	697b      	ldr	r3, [r7, #20]
 8009eea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009eee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009ef0:	683b      	ldr	r3, [r7, #0]
 8009ef2:	689b      	ldr	r3, [r3, #8]
 8009ef4:	031b      	lsls	r3, r3, #12
 8009ef6:	697a      	ldr	r2, [r7, #20]
 8009ef8:	4313      	orrs	r3, r2
 8009efa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	4a37      	ldr	r2, [pc, #220]	@ (8009fdc <TIM_OC4_SetConfig+0x13c>)
 8009f00:	4293      	cmp	r3, r2
 8009f02:	d00b      	beq.n	8009f1c <TIM_OC4_SetConfig+0x7c>
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	4a36      	ldr	r2, [pc, #216]	@ (8009fe0 <TIM_OC4_SetConfig+0x140>)
 8009f08:	4293      	cmp	r3, r2
 8009f0a:	d007      	beq.n	8009f1c <TIM_OC4_SetConfig+0x7c>
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	4a35      	ldr	r2, [pc, #212]	@ (8009fe4 <TIM_OC4_SetConfig+0x144>)
 8009f10:	4293      	cmp	r3, r2
 8009f12:	d003      	beq.n	8009f1c <TIM_OC4_SetConfig+0x7c>
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	4a34      	ldr	r2, [pc, #208]	@ (8009fe8 <TIM_OC4_SetConfig+0x148>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d10f      	bne.n	8009f3c <TIM_OC4_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 4N: Reset the CC4NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC4NE;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	6a1b      	ldr	r3, [r3, #32]
 8009f20:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009f28:	697b      	ldr	r3, [r7, #20]
 8009f2a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009f2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009f30:	683b      	ldr	r3, [r7, #0]
 8009f32:	68db      	ldr	r3, [r3, #12]
 8009f34:	031b      	lsls	r3, r3, #12
 8009f36:	697a      	ldr	r2, [r7, #20]
 8009f38:	4313      	orrs	r3, r2
 8009f3a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	4a27      	ldr	r2, [pc, #156]	@ (8009fdc <TIM_OC4_SetConfig+0x13c>)
 8009f40:	4293      	cmp	r3, r2
 8009f42:	d023      	beq.n	8009f8c <TIM_OC4_SetConfig+0xec>
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	4a26      	ldr	r2, [pc, #152]	@ (8009fe0 <TIM_OC4_SetConfig+0x140>)
 8009f48:	4293      	cmp	r3, r2
 8009f4a:	d01f      	beq.n	8009f8c <TIM_OC4_SetConfig+0xec>
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	4a25      	ldr	r2, [pc, #148]	@ (8009fe4 <TIM_OC4_SetConfig+0x144>)
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d01b      	beq.n	8009f8c <TIM_OC4_SetConfig+0xec>
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	4a24      	ldr	r2, [pc, #144]	@ (8009fe8 <TIM_OC4_SetConfig+0x148>)
 8009f58:	4293      	cmp	r3, r2
 8009f5a:	d017      	beq.n	8009f8c <TIM_OC4_SetConfig+0xec>
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	4a23      	ldr	r2, [pc, #140]	@ (8009fec <TIM_OC4_SetConfig+0x14c>)
 8009f60:	4293      	cmp	r3, r2
 8009f62:	d013      	beq.n	8009f8c <TIM_OC4_SetConfig+0xec>
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	4a22      	ldr	r2, [pc, #136]	@ (8009ff0 <TIM_OC4_SetConfig+0x150>)
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	d00f      	beq.n	8009f8c <TIM_OC4_SetConfig+0xec>
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	4a21      	ldr	r2, [pc, #132]	@ (8009ff4 <TIM_OC4_SetConfig+0x154>)
 8009f70:	4293      	cmp	r3, r2
 8009f72:	d00b      	beq.n	8009f8c <TIM_OC4_SetConfig+0xec>
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	4a20      	ldr	r2, [pc, #128]	@ (8009ff8 <TIM_OC4_SetConfig+0x158>)
 8009f78:	4293      	cmp	r3, r2
 8009f7a:	d007      	beq.n	8009f8c <TIM_OC4_SetConfig+0xec>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	4a1f      	ldr	r2, [pc, #124]	@ (8009ffc <TIM_OC4_SetConfig+0x15c>)
 8009f80:	4293      	cmp	r3, r2
 8009f82:	d003      	beq.n	8009f8c <TIM_OC4_SetConfig+0xec>
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	4a1e      	ldr	r2, [pc, #120]	@ (800a000 <TIM_OC4_SetConfig+0x160>)
 8009f88:	4293      	cmp	r3, r2
 8009f8a:	d113      	bne.n	8009fb4 <TIM_OC4_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009f8c:	693b      	ldr	r3, [r7, #16]
 8009f8e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009f92:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009f94:	693b      	ldr	r3, [r7, #16]
 8009f96:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009f9a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	695b      	ldr	r3, [r3, #20]
 8009fa0:	019b      	lsls	r3, r3, #6
 8009fa2:	693a      	ldr	r2, [r7, #16]
 8009fa4:	4313      	orrs	r3, r2
 8009fa6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	699b      	ldr	r3, [r3, #24]
 8009fac:	019b      	lsls	r3, r3, #6
 8009fae:	693a      	ldr	r2, [r7, #16]
 8009fb0:	4313      	orrs	r3, r2
 8009fb2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	693a      	ldr	r2, [r7, #16]
 8009fb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	68fa      	ldr	r2, [r7, #12]
 8009fbe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	685a      	ldr	r2, [r3, #4]
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	697a      	ldr	r2, [r7, #20]
 8009fcc:	621a      	str	r2, [r3, #32]
}
 8009fce:	bf00      	nop
 8009fd0:	371c      	adds	r7, #28
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd8:	4770      	bx	lr
 8009fda:	bf00      	nop
 8009fdc:	40012c00 	.word	0x40012c00
 8009fe0:	50012c00 	.word	0x50012c00
 8009fe4:	40013400 	.word	0x40013400
 8009fe8:	50013400 	.word	0x50013400
 8009fec:	40014000 	.word	0x40014000
 8009ff0:	50014000 	.word	0x50014000
 8009ff4:	40014400 	.word	0x40014400
 8009ff8:	50014400 	.word	0x50014400
 8009ffc:	40014800 	.word	0x40014800
 800a000:	50014800 	.word	0x50014800

0800a004 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a004:	b480      	push	{r7}
 800a006:	b087      	sub	sp, #28
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
 800a00c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6a1b      	ldr	r3, [r3, #32]
 800a012:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	6a1b      	ldr	r3, [r3, #32]
 800a018:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	685b      	ldr	r3, [r3, #4]
 800a024:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a02a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a032:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a036:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	68fa      	ldr	r2, [r7, #12]
 800a03e:	4313      	orrs	r3, r2
 800a040:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a042:	693b      	ldr	r3, [r7, #16]
 800a044:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a048:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	689b      	ldr	r3, [r3, #8]
 800a04e:	041b      	lsls	r3, r3, #16
 800a050:	693a      	ldr	r2, [r7, #16]
 800a052:	4313      	orrs	r3, r2
 800a054:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	4a21      	ldr	r2, [pc, #132]	@ (800a0e0 <TIM_OC5_SetConfig+0xdc>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d023      	beq.n	800a0a6 <TIM_OC5_SetConfig+0xa2>
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	4a20      	ldr	r2, [pc, #128]	@ (800a0e4 <TIM_OC5_SetConfig+0xe0>)
 800a062:	4293      	cmp	r3, r2
 800a064:	d01f      	beq.n	800a0a6 <TIM_OC5_SetConfig+0xa2>
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	4a1f      	ldr	r2, [pc, #124]	@ (800a0e8 <TIM_OC5_SetConfig+0xe4>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d01b      	beq.n	800a0a6 <TIM_OC5_SetConfig+0xa2>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	4a1e      	ldr	r2, [pc, #120]	@ (800a0ec <TIM_OC5_SetConfig+0xe8>)
 800a072:	4293      	cmp	r3, r2
 800a074:	d017      	beq.n	800a0a6 <TIM_OC5_SetConfig+0xa2>
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	4a1d      	ldr	r2, [pc, #116]	@ (800a0f0 <TIM_OC5_SetConfig+0xec>)
 800a07a:	4293      	cmp	r3, r2
 800a07c:	d013      	beq.n	800a0a6 <TIM_OC5_SetConfig+0xa2>
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	4a1c      	ldr	r2, [pc, #112]	@ (800a0f4 <TIM_OC5_SetConfig+0xf0>)
 800a082:	4293      	cmp	r3, r2
 800a084:	d00f      	beq.n	800a0a6 <TIM_OC5_SetConfig+0xa2>
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	4a1b      	ldr	r2, [pc, #108]	@ (800a0f8 <TIM_OC5_SetConfig+0xf4>)
 800a08a:	4293      	cmp	r3, r2
 800a08c:	d00b      	beq.n	800a0a6 <TIM_OC5_SetConfig+0xa2>
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	4a1a      	ldr	r2, [pc, #104]	@ (800a0fc <TIM_OC5_SetConfig+0xf8>)
 800a092:	4293      	cmp	r3, r2
 800a094:	d007      	beq.n	800a0a6 <TIM_OC5_SetConfig+0xa2>
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	4a19      	ldr	r2, [pc, #100]	@ (800a100 <TIM_OC5_SetConfig+0xfc>)
 800a09a:	4293      	cmp	r3, r2
 800a09c:	d003      	beq.n	800a0a6 <TIM_OC5_SetConfig+0xa2>
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	4a18      	ldr	r2, [pc, #96]	@ (800a104 <TIM_OC5_SetConfig+0x100>)
 800a0a2:	4293      	cmp	r3, r2
 800a0a4:	d109      	bne.n	800a0ba <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a0a6:	697b      	ldr	r3, [r7, #20]
 800a0a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a0ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	695b      	ldr	r3, [r3, #20]
 800a0b2:	021b      	lsls	r3, r3, #8
 800a0b4:	697a      	ldr	r2, [r7, #20]
 800a0b6:	4313      	orrs	r3, r2
 800a0b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	697a      	ldr	r2, [r7, #20]
 800a0be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	68fa      	ldr	r2, [r7, #12]
 800a0c4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a0c6:	683b      	ldr	r3, [r7, #0]
 800a0c8:	685a      	ldr	r2, [r3, #4]
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	693a      	ldr	r2, [r7, #16]
 800a0d2:	621a      	str	r2, [r3, #32]
}
 800a0d4:	bf00      	nop
 800a0d6:	371c      	adds	r7, #28
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0de:	4770      	bx	lr
 800a0e0:	40012c00 	.word	0x40012c00
 800a0e4:	50012c00 	.word	0x50012c00
 800a0e8:	40013400 	.word	0x40013400
 800a0ec:	50013400 	.word	0x50013400
 800a0f0:	40014000 	.word	0x40014000
 800a0f4:	50014000 	.word	0x50014000
 800a0f8:	40014400 	.word	0x40014400
 800a0fc:	50014400 	.word	0x50014400
 800a100:	40014800 	.word	0x40014800
 800a104:	50014800 	.word	0x50014800

0800a108 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a108:	b480      	push	{r7}
 800a10a:	b087      	sub	sp, #28
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
 800a110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	6a1b      	ldr	r3, [r3, #32]
 800a116:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	6a1b      	ldr	r3, [r3, #32]
 800a11c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	685b      	ldr	r3, [r3, #4]
 800a128:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a12e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a136:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a13a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	021b      	lsls	r3, r3, #8
 800a142:	68fa      	ldr	r2, [r7, #12]
 800a144:	4313      	orrs	r3, r2
 800a146:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a14e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	689b      	ldr	r3, [r3, #8]
 800a154:	051b      	lsls	r3, r3, #20
 800a156:	693a      	ldr	r2, [r7, #16]
 800a158:	4313      	orrs	r3, r2
 800a15a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	4a22      	ldr	r2, [pc, #136]	@ (800a1e8 <TIM_OC6_SetConfig+0xe0>)
 800a160:	4293      	cmp	r3, r2
 800a162:	d023      	beq.n	800a1ac <TIM_OC6_SetConfig+0xa4>
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	4a21      	ldr	r2, [pc, #132]	@ (800a1ec <TIM_OC6_SetConfig+0xe4>)
 800a168:	4293      	cmp	r3, r2
 800a16a:	d01f      	beq.n	800a1ac <TIM_OC6_SetConfig+0xa4>
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	4a20      	ldr	r2, [pc, #128]	@ (800a1f0 <TIM_OC6_SetConfig+0xe8>)
 800a170:	4293      	cmp	r3, r2
 800a172:	d01b      	beq.n	800a1ac <TIM_OC6_SetConfig+0xa4>
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	4a1f      	ldr	r2, [pc, #124]	@ (800a1f4 <TIM_OC6_SetConfig+0xec>)
 800a178:	4293      	cmp	r3, r2
 800a17a:	d017      	beq.n	800a1ac <TIM_OC6_SetConfig+0xa4>
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	4a1e      	ldr	r2, [pc, #120]	@ (800a1f8 <TIM_OC6_SetConfig+0xf0>)
 800a180:	4293      	cmp	r3, r2
 800a182:	d013      	beq.n	800a1ac <TIM_OC6_SetConfig+0xa4>
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	4a1d      	ldr	r2, [pc, #116]	@ (800a1fc <TIM_OC6_SetConfig+0xf4>)
 800a188:	4293      	cmp	r3, r2
 800a18a:	d00f      	beq.n	800a1ac <TIM_OC6_SetConfig+0xa4>
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	4a1c      	ldr	r2, [pc, #112]	@ (800a200 <TIM_OC6_SetConfig+0xf8>)
 800a190:	4293      	cmp	r3, r2
 800a192:	d00b      	beq.n	800a1ac <TIM_OC6_SetConfig+0xa4>
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	4a1b      	ldr	r2, [pc, #108]	@ (800a204 <TIM_OC6_SetConfig+0xfc>)
 800a198:	4293      	cmp	r3, r2
 800a19a:	d007      	beq.n	800a1ac <TIM_OC6_SetConfig+0xa4>
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	4a1a      	ldr	r2, [pc, #104]	@ (800a208 <TIM_OC6_SetConfig+0x100>)
 800a1a0:	4293      	cmp	r3, r2
 800a1a2:	d003      	beq.n	800a1ac <TIM_OC6_SetConfig+0xa4>
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	4a19      	ldr	r2, [pc, #100]	@ (800a20c <TIM_OC6_SetConfig+0x104>)
 800a1a8:	4293      	cmp	r3, r2
 800a1aa:	d109      	bne.n	800a1c0 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a1ac:	697b      	ldr	r3, [r7, #20]
 800a1ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a1b2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	695b      	ldr	r3, [r3, #20]
 800a1b8:	029b      	lsls	r3, r3, #10
 800a1ba:	697a      	ldr	r2, [r7, #20]
 800a1bc:	4313      	orrs	r3, r2
 800a1be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	697a      	ldr	r2, [r7, #20]
 800a1c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	68fa      	ldr	r2, [r7, #12]
 800a1ca:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	685a      	ldr	r2, [r3, #4]
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	693a      	ldr	r2, [r7, #16]
 800a1d8:	621a      	str	r2, [r3, #32]
}
 800a1da:	bf00      	nop
 800a1dc:	371c      	adds	r7, #28
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e4:	4770      	bx	lr
 800a1e6:	bf00      	nop
 800a1e8:	40012c00 	.word	0x40012c00
 800a1ec:	50012c00 	.word	0x50012c00
 800a1f0:	40013400 	.word	0x40013400
 800a1f4:	50013400 	.word	0x50013400
 800a1f8:	40014000 	.word	0x40014000
 800a1fc:	50014000 	.word	0x50014000
 800a200:	40014400 	.word	0x40014400
 800a204:	50014400 	.word	0x50014400
 800a208:	40014800 	.word	0x40014800
 800a20c:	50014800 	.word	0x50014800

0800a210 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a210:	b480      	push	{r7}
 800a212:	b087      	sub	sp, #28
 800a214:	af00      	add	r7, sp, #0
 800a216:	60f8      	str	r0, [r7, #12]
 800a218:	60b9      	str	r1, [r7, #8]
 800a21a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	6a1b      	ldr	r3, [r3, #32]
 800a220:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	6a1b      	ldr	r3, [r3, #32]
 800a226:	f023 0201 	bic.w	r2, r3, #1
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	4a26      	ldr	r2, [pc, #152]	@ (800a2cc <TIM_TI1_ConfigInputStage+0xbc>)
 800a232:	4293      	cmp	r3, r2
 800a234:	d023      	beq.n	800a27e <TIM_TI1_ConfigInputStage+0x6e>
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	4a25      	ldr	r2, [pc, #148]	@ (800a2d0 <TIM_TI1_ConfigInputStage+0xc0>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d01f      	beq.n	800a27e <TIM_TI1_ConfigInputStage+0x6e>
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	4a24      	ldr	r2, [pc, #144]	@ (800a2d4 <TIM_TI1_ConfigInputStage+0xc4>)
 800a242:	4293      	cmp	r3, r2
 800a244:	d01b      	beq.n	800a27e <TIM_TI1_ConfigInputStage+0x6e>
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	4a23      	ldr	r2, [pc, #140]	@ (800a2d8 <TIM_TI1_ConfigInputStage+0xc8>)
 800a24a:	4293      	cmp	r3, r2
 800a24c:	d017      	beq.n	800a27e <TIM_TI1_ConfigInputStage+0x6e>
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	4a22      	ldr	r2, [pc, #136]	@ (800a2dc <TIM_TI1_ConfigInputStage+0xcc>)
 800a252:	4293      	cmp	r3, r2
 800a254:	d013      	beq.n	800a27e <TIM_TI1_ConfigInputStage+0x6e>
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	4a21      	ldr	r2, [pc, #132]	@ (800a2e0 <TIM_TI1_ConfigInputStage+0xd0>)
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d00f      	beq.n	800a27e <TIM_TI1_ConfigInputStage+0x6e>
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	4a20      	ldr	r2, [pc, #128]	@ (800a2e4 <TIM_TI1_ConfigInputStage+0xd4>)
 800a262:	4293      	cmp	r3, r2
 800a264:	d00b      	beq.n	800a27e <TIM_TI1_ConfigInputStage+0x6e>
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	4a1f      	ldr	r2, [pc, #124]	@ (800a2e8 <TIM_TI1_ConfigInputStage+0xd8>)
 800a26a:	4293      	cmp	r3, r2
 800a26c:	d007      	beq.n	800a27e <TIM_TI1_ConfigInputStage+0x6e>
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	4a1e      	ldr	r2, [pc, #120]	@ (800a2ec <TIM_TI1_ConfigInputStage+0xdc>)
 800a272:	4293      	cmp	r3, r2
 800a274:	d003      	beq.n	800a27e <TIM_TI1_ConfigInputStage+0x6e>
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	4a1d      	ldr	r2, [pc, #116]	@ (800a2f0 <TIM_TI1_ConfigInputStage+0xe0>)
 800a27a:	4293      	cmp	r3, r2
 800a27c:	d105      	bne.n	800a28a <TIM_TI1_ConfigInputStage+0x7a>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	6a1b      	ldr	r3, [r3, #32]
 800a282:	f023 0204 	bic.w	r2, r3, #4
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	699b      	ldr	r3, [r3, #24]
 800a28e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a290:	693b      	ldr	r3, [r7, #16]
 800a292:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a296:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	011b      	lsls	r3, r3, #4
 800a29c:	693a      	ldr	r2, [r7, #16]
 800a29e:	4313      	orrs	r3, r2
 800a2a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a2a2:	697b      	ldr	r3, [r7, #20]
 800a2a4:	f023 030a 	bic.w	r3, r3, #10
 800a2a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a2aa:	697a      	ldr	r2, [r7, #20]
 800a2ac:	68bb      	ldr	r3, [r7, #8]
 800a2ae:	4313      	orrs	r3, r2
 800a2b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	693a      	ldr	r2, [r7, #16]
 800a2b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	697a      	ldr	r2, [r7, #20]
 800a2bc:	621a      	str	r2, [r3, #32]
}
 800a2be:	bf00      	nop
 800a2c0:	371c      	adds	r7, #28
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c8:	4770      	bx	lr
 800a2ca:	bf00      	nop
 800a2cc:	40012c00 	.word	0x40012c00
 800a2d0:	50012c00 	.word	0x50012c00
 800a2d4:	40013400 	.word	0x40013400
 800a2d8:	50013400 	.word	0x50013400
 800a2dc:	40014000 	.word	0x40014000
 800a2e0:	50014000 	.word	0x50014000
 800a2e4:	40014400 	.word	0x40014400
 800a2e8:	50014400 	.word	0x50014400
 800a2ec:	40014800 	.word	0x40014800
 800a2f0:	50014800 	.word	0x50014800

0800a2f4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b087      	sub	sp, #28
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	60f8      	str	r0, [r7, #12]
 800a2fc:	60b9      	str	r1, [r7, #8]
 800a2fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	6a1b      	ldr	r3, [r3, #32]
 800a304:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	6a1b      	ldr	r3, [r3, #32]
 800a30a:	f023 0210 	bic.w	r2, r3, #16
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	4a1a      	ldr	r2, [pc, #104]	@ (800a380 <TIM_TI2_ConfigInputStage+0x8c>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d00b      	beq.n	800a332 <TIM_TI2_ConfigInputStage+0x3e>
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	4a19      	ldr	r2, [pc, #100]	@ (800a384 <TIM_TI2_ConfigInputStage+0x90>)
 800a31e:	4293      	cmp	r3, r2
 800a320:	d007      	beq.n	800a332 <TIM_TI2_ConfigInputStage+0x3e>
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	4a18      	ldr	r2, [pc, #96]	@ (800a388 <TIM_TI2_ConfigInputStage+0x94>)
 800a326:	4293      	cmp	r3, r2
 800a328:	d003      	beq.n	800a332 <TIM_TI2_ConfigInputStage+0x3e>
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	4a17      	ldr	r2, [pc, #92]	@ (800a38c <TIM_TI2_ConfigInputStage+0x98>)
 800a32e:	4293      	cmp	r3, r2
 800a330:	d105      	bne.n	800a33e <TIM_TI2_ConfigInputStage+0x4a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	6a1b      	ldr	r3, [r3, #32]
 800a336:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	699b      	ldr	r3, [r3, #24]
 800a342:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a344:	693b      	ldr	r3, [r7, #16]
 800a346:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a34a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	031b      	lsls	r3, r3, #12
 800a350:	693a      	ldr	r2, [r7, #16]
 800a352:	4313      	orrs	r3, r2
 800a354:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a356:	697b      	ldr	r3, [r7, #20]
 800a358:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a35c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a35e:	68bb      	ldr	r3, [r7, #8]
 800a360:	011b      	lsls	r3, r3, #4
 800a362:	697a      	ldr	r2, [r7, #20]
 800a364:	4313      	orrs	r3, r2
 800a366:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	693a      	ldr	r2, [r7, #16]
 800a36c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	697a      	ldr	r2, [r7, #20]
 800a372:	621a      	str	r2, [r3, #32]
}
 800a374:	bf00      	nop
 800a376:	371c      	adds	r7, #28
 800a378:	46bd      	mov	sp, r7
 800a37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37e:	4770      	bx	lr
 800a380:	40012c00 	.word	0x40012c00
 800a384:	50012c00 	.word	0x50012c00
 800a388:	40013400 	.word	0x40013400
 800a38c:	50013400 	.word	0x50013400

0800a390 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a390:	b480      	push	{r7}
 800a392:	b085      	sub	sp, #20
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
 800a398:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	689b      	ldr	r3, [r3, #8]
 800a39e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800a3a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a3aa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a3ac:	683a      	ldr	r2, [r7, #0]
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	4313      	orrs	r3, r2
 800a3b2:	f043 0307 	orr.w	r3, r3, #7
 800a3b6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	68fa      	ldr	r2, [r7, #12]
 800a3bc:	609a      	str	r2, [r3, #8]
}
 800a3be:	bf00      	nop
 800a3c0:	3714      	adds	r7, #20
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c8:	4770      	bx	lr

0800a3ca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a3ca:	b480      	push	{r7}
 800a3cc:	b087      	sub	sp, #28
 800a3ce:	af00      	add	r7, sp, #0
 800a3d0:	60f8      	str	r0, [r7, #12]
 800a3d2:	60b9      	str	r1, [r7, #8]
 800a3d4:	607a      	str	r2, [r7, #4]
 800a3d6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	689b      	ldr	r3, [r3, #8]
 800a3dc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a3de:	697b      	ldr	r3, [r7, #20]
 800a3e0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a3e4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	021a      	lsls	r2, r3, #8
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	431a      	orrs	r2, r3
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	4313      	orrs	r3, r2
 800a3f2:	697a      	ldr	r2, [r7, #20]
 800a3f4:	4313      	orrs	r3, r2
 800a3f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	697a      	ldr	r2, [r7, #20]
 800a3fc:	609a      	str	r2, [r3, #8]
}
 800a3fe:	bf00      	nop
 800a400:	371c      	adds	r7, #28
 800a402:	46bd      	mov	sp, r7
 800a404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a408:	4770      	bx	lr

0800a40a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a40a:	b480      	push	{r7}
 800a40c:	b087      	sub	sp, #28
 800a40e:	af00      	add	r7, sp, #0
 800a410:	60f8      	str	r0, [r7, #12]
 800a412:	60b9      	str	r1, [r7, #8]
 800a414:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a416:	68bb      	ldr	r3, [r7, #8]
 800a418:	f003 031f 	and.w	r3, r3, #31
 800a41c:	2201      	movs	r2, #1
 800a41e:	fa02 f303 	lsl.w	r3, r2, r3
 800a422:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	6a1a      	ldr	r2, [r3, #32]
 800a428:	697b      	ldr	r3, [r7, #20]
 800a42a:	43db      	mvns	r3, r3
 800a42c:	401a      	ands	r2, r3
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	6a1a      	ldr	r2, [r3, #32]
 800a436:	68bb      	ldr	r3, [r7, #8]
 800a438:	f003 031f 	and.w	r3, r3, #31
 800a43c:	6879      	ldr	r1, [r7, #4]
 800a43e:	fa01 f303 	lsl.w	r3, r1, r3
 800a442:	431a      	orrs	r2, r3
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	621a      	str	r2, [r3, #32]
}
 800a448:	bf00      	nop
 800a44a:	371c      	adds	r7, #28
 800a44c:	46bd      	mov	sp, r7
 800a44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a452:	4770      	bx	lr

0800a454 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a454:	b480      	push	{r7}
 800a456:	b085      	sub	sp, #20
 800a458:	af00      	add	r7, sp, #0
 800a45a:	6078      	str	r0, [r7, #4]
 800a45c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a464:	2b01      	cmp	r3, #1
 800a466:	d101      	bne.n	800a46c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a468:	2302      	movs	r3, #2
 800a46a:	e097      	b.n	800a59c <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	2201      	movs	r2, #1
 800a470:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2202      	movs	r2, #2
 800a478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	685b      	ldr	r3, [r3, #4]
 800a482:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	689b      	ldr	r3, [r3, #8]
 800a48a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	4a45      	ldr	r2, [pc, #276]	@ (800a5a8 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800a492:	4293      	cmp	r3, r2
 800a494:	d00e      	beq.n	800a4b4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	4a44      	ldr	r2, [pc, #272]	@ (800a5ac <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d009      	beq.n	800a4b4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	4a42      	ldr	r2, [pc, #264]	@ (800a5b0 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800a4a6:	4293      	cmp	r3, r2
 800a4a8:	d004      	beq.n	800a4b4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	4a41      	ldr	r2, [pc, #260]	@ (800a5b4 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d108      	bne.n	800a4c6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a4ba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a4bc:	683b      	ldr	r3, [r7, #0]
 800a4be:	685b      	ldr	r3, [r3, #4]
 800a4c0:	68fa      	ldr	r2, [r7, #12]
 800a4c2:	4313      	orrs	r3, r2
 800a4c4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a4cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a4d0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	68fa      	ldr	r2, [r7, #12]
 800a4d8:	4313      	orrs	r3, r2
 800a4da:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	68fa      	ldr	r2, [r7, #12]
 800a4e2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	4a2f      	ldr	r2, [pc, #188]	@ (800a5a8 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800a4ea:	4293      	cmp	r3, r2
 800a4ec:	d040      	beq.n	800a570 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	4a2e      	ldr	r2, [pc, #184]	@ (800a5ac <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800a4f4:	4293      	cmp	r3, r2
 800a4f6:	d03b      	beq.n	800a570 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a500:	d036      	beq.n	800a570 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a50a:	d031      	beq.n	800a570 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	4a29      	ldr	r2, [pc, #164]	@ (800a5b8 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800a512:	4293      	cmp	r3, r2
 800a514:	d02c      	beq.n	800a570 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	4a28      	ldr	r2, [pc, #160]	@ (800a5bc <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800a51c:	4293      	cmp	r3, r2
 800a51e:	d027      	beq.n	800a570 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	4a26      	ldr	r2, [pc, #152]	@ (800a5c0 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800a526:	4293      	cmp	r3, r2
 800a528:	d022      	beq.n	800a570 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	4a25      	ldr	r2, [pc, #148]	@ (800a5c4 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800a530:	4293      	cmp	r3, r2
 800a532:	d01d      	beq.n	800a570 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	4a23      	ldr	r2, [pc, #140]	@ (800a5c8 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800a53a:	4293      	cmp	r3, r2
 800a53c:	d018      	beq.n	800a570 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	4a22      	ldr	r2, [pc, #136]	@ (800a5cc <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800a544:	4293      	cmp	r3, r2
 800a546:	d013      	beq.n	800a570 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	4a18      	ldr	r2, [pc, #96]	@ (800a5b0 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800a54e:	4293      	cmp	r3, r2
 800a550:	d00e      	beq.n	800a570 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	4a17      	ldr	r2, [pc, #92]	@ (800a5b4 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800a558:	4293      	cmp	r3, r2
 800a55a:	d009      	beq.n	800a570 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	4a1b      	ldr	r2, [pc, #108]	@ (800a5d0 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800a562:	4293      	cmp	r3, r2
 800a564:	d004      	beq.n	800a570 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	4a1a      	ldr	r2, [pc, #104]	@ (800a5d4 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800a56c:	4293      	cmp	r3, r2
 800a56e:	d10c      	bne.n	800a58a <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a570:	68bb      	ldr	r3, [r7, #8]
 800a572:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a576:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	689b      	ldr	r3, [r3, #8]
 800a57c:	68ba      	ldr	r2, [r7, #8]
 800a57e:	4313      	orrs	r3, r2
 800a580:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	68ba      	ldr	r2, [r7, #8]
 800a588:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	2201      	movs	r2, #1
 800a58e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	2200      	movs	r2, #0
 800a596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a59a:	2300      	movs	r3, #0
}
 800a59c:	4618      	mov	r0, r3
 800a59e:	3714      	adds	r7, #20
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a6:	4770      	bx	lr
 800a5a8:	40012c00 	.word	0x40012c00
 800a5ac:	50012c00 	.word	0x50012c00
 800a5b0:	40013400 	.word	0x40013400
 800a5b4:	50013400 	.word	0x50013400
 800a5b8:	40000400 	.word	0x40000400
 800a5bc:	50000400 	.word	0x50000400
 800a5c0:	40000800 	.word	0x40000800
 800a5c4:	50000800 	.word	0x50000800
 800a5c8:	40000c00 	.word	0x40000c00
 800a5cc:	50000c00 	.word	0x50000c00
 800a5d0:	40014000 	.word	0x40014000
 800a5d4:	50014000 	.word	0x50014000

0800a5d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b082      	sub	sp, #8
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d101      	bne.n	800a5ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	e042      	b.n	800a670 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d106      	bne.n	800a602 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a5fc:	6878      	ldr	r0, [r7, #4]
 800a5fe:	f7f8 f951 	bl	80028a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	2224      	movs	r2, #36	@ 0x24
 800a606:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	681a      	ldr	r2, [r3, #0]
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	f022 0201 	bic.w	r2, r2, #1
 800a618:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d002      	beq.n	800a628 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f000 fa4e 	bl	800aac4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a628:	6878      	ldr	r0, [r7, #4]
 800a62a:	f000 f8b3 	bl	800a794 <UART_SetConfig>
 800a62e:	4603      	mov	r3, r0
 800a630:	2b01      	cmp	r3, #1
 800a632:	d101      	bne.n	800a638 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a634:	2301      	movs	r3, #1
 800a636:	e01b      	b.n	800a670 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	685a      	ldr	r2, [r3, #4]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a646:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	689a      	ldr	r2, [r3, #8]
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a656:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	681a      	ldr	r2, [r3, #0]
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	f042 0201 	orr.w	r2, r2, #1
 800a666:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	f000 facd 	bl	800ac08 <UART_CheckIdleState>
 800a66e:	4603      	mov	r3, r0
}
 800a670:	4618      	mov	r0, r3
 800a672:	3708      	adds	r7, #8
 800a674:	46bd      	mov	sp, r7
 800a676:	bd80      	pop	{r7, pc}

0800a678 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b08a      	sub	sp, #40	@ 0x28
 800a67c:	af02      	add	r7, sp, #8
 800a67e:	60f8      	str	r0, [r7, #12]
 800a680:	60b9      	str	r1, [r7, #8]
 800a682:	603b      	str	r3, [r7, #0]
 800a684:	4613      	mov	r3, r2
 800a686:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a68e:	2b20      	cmp	r3, #32
 800a690:	d17b      	bne.n	800a78a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a692:	68bb      	ldr	r3, [r7, #8]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d002      	beq.n	800a69e <HAL_UART_Transmit+0x26>
 800a698:	88fb      	ldrh	r3, [r7, #6]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d101      	bne.n	800a6a2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a69e:	2301      	movs	r3, #1
 800a6a0:	e074      	b.n	800a78c <HAL_UART_Transmit+0x114>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	2221      	movs	r2, #33	@ 0x21
 800a6ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a6b2:	f7f9 faf3 	bl	8003c9c <HAL_GetTick>
 800a6b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	88fa      	ldrh	r2, [r7, #6]
 800a6bc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	88fa      	ldrh	r2, [r7, #6]
 800a6c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	689b      	ldr	r3, [r3, #8]
 800a6cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a6d0:	d108      	bne.n	800a6e4 <HAL_UART_Transmit+0x6c>
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	691b      	ldr	r3, [r3, #16]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d104      	bne.n	800a6e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a6da:	2300      	movs	r3, #0
 800a6dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a6de:	68bb      	ldr	r3, [r7, #8]
 800a6e0:	61bb      	str	r3, [r7, #24]
 800a6e2:	e003      	b.n	800a6ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a6e4:	68bb      	ldr	r3, [r7, #8]
 800a6e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a6ec:	e030      	b.n	800a750 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	9300      	str	r3, [sp, #0]
 800a6f2:	697b      	ldr	r3, [r7, #20]
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	2180      	movs	r1, #128	@ 0x80
 800a6f8:	68f8      	ldr	r0, [r7, #12]
 800a6fa:	f000 fb2f 	bl	800ad5c <UART_WaitOnFlagUntilTimeout>
 800a6fe:	4603      	mov	r3, r0
 800a700:	2b00      	cmp	r3, #0
 800a702:	d005      	beq.n	800a710 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	2220      	movs	r2, #32
 800a708:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a70c:	2303      	movs	r3, #3
 800a70e:	e03d      	b.n	800a78c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a710:	69fb      	ldr	r3, [r7, #28]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d10b      	bne.n	800a72e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a716:	69bb      	ldr	r3, [r7, #24]
 800a718:	881b      	ldrh	r3, [r3, #0]
 800a71a:	461a      	mov	r2, r3
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a724:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a726:	69bb      	ldr	r3, [r7, #24]
 800a728:	3302      	adds	r3, #2
 800a72a:	61bb      	str	r3, [r7, #24]
 800a72c:	e007      	b.n	800a73e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a72e:	69fb      	ldr	r3, [r7, #28]
 800a730:	781a      	ldrb	r2, [r3, #0]
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a738:	69fb      	ldr	r3, [r7, #28]
 800a73a:	3301      	adds	r3, #1
 800a73c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a744:	b29b      	uxth	r3, r3
 800a746:	3b01      	subs	r3, #1
 800a748:	b29a      	uxth	r2, r3
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a756:	b29b      	uxth	r3, r3
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d1c8      	bne.n	800a6ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a75c:	683b      	ldr	r3, [r7, #0]
 800a75e:	9300      	str	r3, [sp, #0]
 800a760:	697b      	ldr	r3, [r7, #20]
 800a762:	2200      	movs	r2, #0
 800a764:	2140      	movs	r1, #64	@ 0x40
 800a766:	68f8      	ldr	r0, [r7, #12]
 800a768:	f000 faf8 	bl	800ad5c <UART_WaitOnFlagUntilTimeout>
 800a76c:	4603      	mov	r3, r0
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d005      	beq.n	800a77e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	2220      	movs	r2, #32
 800a776:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a77a:	2303      	movs	r3, #3
 800a77c:	e006      	b.n	800a78c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	2220      	movs	r2, #32
 800a782:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a786:	2300      	movs	r3, #0
 800a788:	e000      	b.n	800a78c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a78a:	2302      	movs	r3, #2
  }
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	3720      	adds	r7, #32
 800a790:	46bd      	mov	sp, r7
 800a792:	bd80      	pop	{r7, pc}

0800a794 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a794:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a798:	b094      	sub	sp, #80	@ 0x50
 800a79a:	af00      	add	r7, sp, #0
 800a79c:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a79e:	2300      	movs	r3, #0
 800a7a0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800a7a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7a6:	681a      	ldr	r2, [r3, #0]
 800a7a8:	4b9b      	ldr	r3, [pc, #620]	@ (800aa18 <UART_SetConfig+0x284>)
 800a7aa:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a7ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7ae:	689a      	ldr	r2, [r3, #8]
 800a7b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7b2:	691b      	ldr	r3, [r3, #16]
 800a7b4:	431a      	orrs	r2, r3
 800a7b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7b8:	695b      	ldr	r3, [r3, #20]
 800a7ba:	431a      	orrs	r2, r3
 800a7bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7be:	69db      	ldr	r3, [r3, #28]
 800a7c0:	4313      	orrs	r3, r2
 800a7c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a7c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	4994      	ldr	r1, [pc, #592]	@ (800aa1c <UART_SetConfig+0x288>)
 800a7cc:	4019      	ands	r1, r3
 800a7ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7d0:	681a      	ldr	r2, [r3, #0]
 800a7d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7d4:	430b      	orrs	r3, r1
 800a7d6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a7d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	685b      	ldr	r3, [r3, #4]
 800a7de:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a7e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7e4:	68d9      	ldr	r1, [r3, #12]
 800a7e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7e8:	681a      	ldr	r2, [r3, #0]
 800a7ea:	ea40 0301 	orr.w	r3, r0, r1
 800a7ee:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a7f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7f2:	699b      	ldr	r3, [r3, #24]
 800a7f4:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a7f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7f8:	681a      	ldr	r2, [r3, #0]
 800a7fa:	4b87      	ldr	r3, [pc, #540]	@ (800aa18 <UART_SetConfig+0x284>)
 800a7fc:	429a      	cmp	r2, r3
 800a7fe:	d009      	beq.n	800a814 <UART_SetConfig+0x80>
 800a800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a802:	681a      	ldr	r2, [r3, #0]
 800a804:	4b86      	ldr	r3, [pc, #536]	@ (800aa20 <UART_SetConfig+0x28c>)
 800a806:	429a      	cmp	r2, r3
 800a808:	d004      	beq.n	800a814 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a80a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a80c:	6a1a      	ldr	r2, [r3, #32]
 800a80e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a810:	4313      	orrs	r3, r2
 800a812:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	689b      	ldr	r3, [r3, #8]
 800a81a:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800a81e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800a822:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a824:	681a      	ldr	r2, [r3, #0]
 800a826:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a828:	430b      	orrs	r3, r1
 800a82a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a82c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a832:	f023 000f 	bic.w	r0, r3, #15
 800a836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a838:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800a83a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a83c:	681a      	ldr	r2, [r3, #0]
 800a83e:	ea40 0301 	orr.w	r3, r0, r1
 800a842:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a846:	681a      	ldr	r2, [r3, #0]
 800a848:	4b76      	ldr	r3, [pc, #472]	@ (800aa24 <UART_SetConfig+0x290>)
 800a84a:	429a      	cmp	r2, r3
 800a84c:	d102      	bne.n	800a854 <UART_SetConfig+0xc0>
 800a84e:	2301      	movs	r3, #1
 800a850:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a852:	e021      	b.n	800a898 <UART_SetConfig+0x104>
 800a854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a856:	681a      	ldr	r2, [r3, #0]
 800a858:	4b73      	ldr	r3, [pc, #460]	@ (800aa28 <UART_SetConfig+0x294>)
 800a85a:	429a      	cmp	r2, r3
 800a85c:	d102      	bne.n	800a864 <UART_SetConfig+0xd0>
 800a85e:	2304      	movs	r3, #4
 800a860:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a862:	e019      	b.n	800a898 <UART_SetConfig+0x104>
 800a864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a866:	681a      	ldr	r2, [r3, #0]
 800a868:	4b70      	ldr	r3, [pc, #448]	@ (800aa2c <UART_SetConfig+0x298>)
 800a86a:	429a      	cmp	r2, r3
 800a86c:	d102      	bne.n	800a874 <UART_SetConfig+0xe0>
 800a86e:	2308      	movs	r3, #8
 800a870:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a872:	e011      	b.n	800a898 <UART_SetConfig+0x104>
 800a874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a876:	681a      	ldr	r2, [r3, #0]
 800a878:	4b6d      	ldr	r3, [pc, #436]	@ (800aa30 <UART_SetConfig+0x29c>)
 800a87a:	429a      	cmp	r2, r3
 800a87c:	d102      	bne.n	800a884 <UART_SetConfig+0xf0>
 800a87e:	2310      	movs	r3, #16
 800a880:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a882:	e009      	b.n	800a898 <UART_SetConfig+0x104>
 800a884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a886:	681a      	ldr	r2, [r3, #0]
 800a888:	4b63      	ldr	r3, [pc, #396]	@ (800aa18 <UART_SetConfig+0x284>)
 800a88a:	429a      	cmp	r2, r3
 800a88c:	d102      	bne.n	800a894 <UART_SetConfig+0x100>
 800a88e:	2320      	movs	r3, #32
 800a890:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a892:	e001      	b.n	800a898 <UART_SetConfig+0x104>
 800a894:	2300      	movs	r3, #0
 800a896:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a89a:	681a      	ldr	r2, [r3, #0]
 800a89c:	4b5e      	ldr	r3, [pc, #376]	@ (800aa18 <UART_SetConfig+0x284>)
 800a89e:	429a      	cmp	r2, r3
 800a8a0:	d004      	beq.n	800a8ac <UART_SetConfig+0x118>
 800a8a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8a4:	681a      	ldr	r2, [r3, #0]
 800a8a6:	4b5e      	ldr	r3, [pc, #376]	@ (800aa20 <UART_SetConfig+0x28c>)
 800a8a8:	429a      	cmp	r2, r3
 800a8aa:	d172      	bne.n	800a992 <UART_SetConfig+0x1fe>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800a8ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	623b      	str	r3, [r7, #32]
 800a8b2:	627a      	str	r2, [r7, #36]	@ 0x24
 800a8b4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800a8b8:	f7fc fa04 	bl	8006cc4 <HAL_RCCEx_GetPeriphCLKFreq>
 800a8bc:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800a8be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	f000 80e7 	beq.w	800aa94 <UART_SetConfig+0x300>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a8c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8ca:	4a5a      	ldr	r2, [pc, #360]	@ (800aa34 <UART_SetConfig+0x2a0>)
 800a8cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a8d0:	461a      	mov	r2, r3
 800a8d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8d4:	fbb3 f3f2 	udiv	r3, r3, r2
 800a8d8:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a8da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8dc:	685a      	ldr	r2, [r3, #4]
 800a8de:	4613      	mov	r3, r2
 800a8e0:	005b      	lsls	r3, r3, #1
 800a8e2:	4413      	add	r3, r2
 800a8e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a8e6:	429a      	cmp	r2, r3
 800a8e8:	d305      	bcc.n	800a8f6 <UART_SetConfig+0x162>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a8ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8ec:	685b      	ldr	r3, [r3, #4]
 800a8ee:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a8f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a8f2:	429a      	cmp	r2, r3
 800a8f4:	d903      	bls.n	800a8fe <UART_SetConfig+0x16a>
      {
        ret = HAL_ERROR;
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a8fc:	e048      	b.n	800a990 <UART_SetConfig+0x1fc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a8fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a900:	2200      	movs	r2, #0
 800a902:	61bb      	str	r3, [r7, #24]
 800a904:	61fa      	str	r2, [r7, #28]
 800a906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a90a:	4a4a      	ldr	r2, [pc, #296]	@ (800aa34 <UART_SetConfig+0x2a0>)
 800a90c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a910:	b29b      	uxth	r3, r3
 800a912:	2200      	movs	r2, #0
 800a914:	613b      	str	r3, [r7, #16]
 800a916:	617a      	str	r2, [r7, #20]
 800a918:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a91c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a920:	f7f6 f9b6 	bl	8000c90 <__aeabi_uldivmod>
 800a924:	4602      	mov	r2, r0
 800a926:	460b      	mov	r3, r1
 800a928:	4610      	mov	r0, r2
 800a92a:	4619      	mov	r1, r3
 800a92c:	f04f 0200 	mov.w	r2, #0
 800a930:	f04f 0300 	mov.w	r3, #0
 800a934:	020b      	lsls	r3, r1, #8
 800a936:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a93a:	0202      	lsls	r2, r0, #8
 800a93c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a93e:	6849      	ldr	r1, [r1, #4]
 800a940:	0849      	lsrs	r1, r1, #1
 800a942:	2000      	movs	r0, #0
 800a944:	460c      	mov	r4, r1
 800a946:	4605      	mov	r5, r0
 800a948:	eb12 0804 	adds.w	r8, r2, r4
 800a94c:	eb43 0905 	adc.w	r9, r3, r5
 800a950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a952:	685b      	ldr	r3, [r3, #4]
 800a954:	2200      	movs	r2, #0
 800a956:	60bb      	str	r3, [r7, #8]
 800a958:	60fa      	str	r2, [r7, #12]
 800a95a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a95e:	4640      	mov	r0, r8
 800a960:	4649      	mov	r1, r9
 800a962:	f7f6 f995 	bl	8000c90 <__aeabi_uldivmod>
 800a966:	4602      	mov	r2, r0
 800a968:	460b      	mov	r3, r1
 800a96a:	4613      	mov	r3, r2
 800a96c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a96e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a970:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a974:	d308      	bcc.n	800a988 <UART_SetConfig+0x1f4>
 800a976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a978:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a97c:	d204      	bcs.n	800a988 <UART_SetConfig+0x1f4>
        {
          huart->Instance->BRR = usartdiv;
 800a97e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a984:	60da      	str	r2, [r3, #12]
 800a986:	e003      	b.n	800a990 <UART_SetConfig+0x1fc>
        }
        else
        {
          ret = HAL_ERROR;
 800a988:	2301      	movs	r3, #1
 800a98a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800a98e:	e081      	b.n	800aa94 <UART_SetConfig+0x300>
 800a990:	e080      	b.n	800aa94 <UART_SetConfig+0x300>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a994:	69db      	ldr	r3, [r3, #28]
 800a996:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a99a:	d14d      	bne.n	800aa38 <UART_SetConfig+0x2a4>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800a99c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a99e:	2200      	movs	r2, #0
 800a9a0:	603b      	str	r3, [r7, #0]
 800a9a2:	607a      	str	r2, [r7, #4]
 800a9a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a9a8:	f7fc f98c 	bl	8006cc4 <HAL_RCCEx_GetPeriphCLKFreq>
 800a9ac:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a9ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d06f      	beq.n	800aa94 <UART_SetConfig+0x300>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a9b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9b8:	4a1e      	ldr	r2, [pc, #120]	@ (800aa34 <UART_SetConfig+0x2a0>)
 800a9ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a9be:	461a      	mov	r2, r3
 800a9c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9c2:	fbb3 f3f2 	udiv	r3, r3, r2
 800a9c6:	005a      	lsls	r2, r3, #1
 800a9c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9ca:	685b      	ldr	r3, [r3, #4]
 800a9cc:	085b      	lsrs	r3, r3, #1
 800a9ce:	441a      	add	r2, r3
 800a9d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9d2:	685b      	ldr	r3, [r3, #4]
 800a9d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a9da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9dc:	2b0f      	cmp	r3, #15
 800a9de:	d916      	bls.n	800aa0e <UART_SetConfig+0x27a>
 800a9e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a9e6:	d212      	bcs.n	800aa0e <UART_SetConfig+0x27a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a9e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9ea:	b29b      	uxth	r3, r3
 800a9ec:	f023 030f 	bic.w	r3, r3, #15
 800a9f0:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a9f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9f4:	085b      	lsrs	r3, r3, #1
 800a9f6:	b29b      	uxth	r3, r3
 800a9f8:	f003 0307 	and.w	r3, r3, #7
 800a9fc:	b29a      	uxth	r2, r3
 800a9fe:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800aa00:	4313      	orrs	r3, r2
 800aa02:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800aa04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800aa0a:	60da      	str	r2, [r3, #12]
 800aa0c:	e042      	b.n	800aa94 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 800aa0e:	2301      	movs	r3, #1
 800aa10:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800aa14:	e03e      	b.n	800aa94 <UART_SetConfig+0x300>
 800aa16:	bf00      	nop
 800aa18:	46002400 	.word	0x46002400
 800aa1c:	cfff69f3 	.word	0xcfff69f3
 800aa20:	56002400 	.word	0x56002400
 800aa24:	40013800 	.word	0x40013800
 800aa28:	40004800 	.word	0x40004800
 800aa2c:	40004c00 	.word	0x40004c00
 800aa30:	40005000 	.word	0x40005000
 800aa34:	08010718 	.word	0x08010718
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800aa38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	469a      	mov	sl, r3
 800aa3e:	4693      	mov	fp, r2
 800aa40:	4650      	mov	r0, sl
 800aa42:	4659      	mov	r1, fp
 800aa44:	f7fc f93e 	bl	8006cc4 <HAL_RCCEx_GetPeriphCLKFreq>
 800aa48:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800aa4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d021      	beq.n	800aa94 <UART_SetConfig+0x300>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aa50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa54:	4a1a      	ldr	r2, [pc, #104]	@ (800aac0 <UART_SetConfig+0x32c>)
 800aa56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aa5a:	461a      	mov	r2, r3
 800aa5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa5e:	fbb3 f2f2 	udiv	r2, r3, r2
 800aa62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa64:	685b      	ldr	r3, [r3, #4]
 800aa66:	085b      	lsrs	r3, r3, #1
 800aa68:	441a      	add	r2, r3
 800aa6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa6c:	685b      	ldr	r3, [r3, #4]
 800aa6e:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa72:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aa74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa76:	2b0f      	cmp	r3, #15
 800aa78:	d909      	bls.n	800aa8e <UART_SetConfig+0x2fa>
 800aa7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa80:	d205      	bcs.n	800aa8e <UART_SetConfig+0x2fa>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800aa82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa84:	b29a      	uxth	r2, r3
 800aa86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	60da      	str	r2, [r3, #12]
 800aa8c:	e002      	b.n	800aa94 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 800aa8e:	2301      	movs	r3, #1
 800aa90:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800aa94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa96:	2201      	movs	r2, #1
 800aa98:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800aa9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa9e:	2201      	movs	r2, #1
 800aaa0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800aaa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800aaaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaac:	2200      	movs	r2, #0
 800aaae:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800aab0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800aab4:	4618      	mov	r0, r3
 800aab6:	3750      	adds	r7, #80	@ 0x50
 800aab8:	46bd      	mov	sp, r7
 800aaba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800aabe:	bf00      	nop
 800aac0:	08010718 	.word	0x08010718

0800aac4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800aac4:	b480      	push	{r7}
 800aac6:	b083      	sub	sp, #12
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aad0:	f003 0308 	and.w	r3, r3, #8
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d00a      	beq.n	800aaee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	685b      	ldr	r3, [r3, #4]
 800aade:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	430a      	orrs	r2, r1
 800aaec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aaf2:	f003 0301 	and.w	r3, r3, #1
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d00a      	beq.n	800ab10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	685b      	ldr	r3, [r3, #4]
 800ab00:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	430a      	orrs	r2, r1
 800ab0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab14:	f003 0302 	and.w	r3, r3, #2
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d00a      	beq.n	800ab32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	685b      	ldr	r3, [r3, #4]
 800ab22:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	430a      	orrs	r2, r1
 800ab30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab36:	f003 0304 	and.w	r3, r3, #4
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d00a      	beq.n	800ab54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	685b      	ldr	r3, [r3, #4]
 800ab44:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	430a      	orrs	r2, r1
 800ab52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab58:	f003 0310 	and.w	r3, r3, #16
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d00a      	beq.n	800ab76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	689b      	ldr	r3, [r3, #8]
 800ab66:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	430a      	orrs	r2, r1
 800ab74:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab7a:	f003 0320 	and.w	r3, r3, #32
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d00a      	beq.n	800ab98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	689b      	ldr	r3, [r3, #8]
 800ab88:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	430a      	orrs	r2, r1
 800ab96:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d01a      	beq.n	800abda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	685b      	ldr	r3, [r3, #4]
 800abaa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	430a      	orrs	r2, r1
 800abb8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800abc2:	d10a      	bne.n	800abda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	685b      	ldr	r3, [r3, #4]
 800abca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	430a      	orrs	r2, r1
 800abd8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d00a      	beq.n	800abfc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	685b      	ldr	r3, [r3, #4]
 800abec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	430a      	orrs	r2, r1
 800abfa:	605a      	str	r2, [r3, #4]
  }
}
 800abfc:	bf00      	nop
 800abfe:	370c      	adds	r7, #12
 800ac00:	46bd      	mov	sp, r7
 800ac02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac06:	4770      	bx	lr

0800ac08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	b098      	sub	sp, #96	@ 0x60
 800ac0c:	af02      	add	r7, sp, #8
 800ac0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2200      	movs	r2, #0
 800ac14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ac18:	f7f9 f840 	bl	8003c9c <HAL_GetTick>
 800ac1c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f003 0308 	and.w	r3, r3, #8
 800ac28:	2b08      	cmp	r3, #8
 800ac2a:	d12f      	bne.n	800ac8c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ac2c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ac30:	9300      	str	r3, [sp, #0]
 800ac32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ac34:	2200      	movs	r2, #0
 800ac36:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ac3a:	6878      	ldr	r0, [r7, #4]
 800ac3c:	f000 f88e 	bl	800ad5c <UART_WaitOnFlagUntilTimeout>
 800ac40:	4603      	mov	r3, r0
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d022      	beq.n	800ac8c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac4e:	e853 3f00 	ldrex	r3, [r3]
 800ac52:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ac54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ac5a:	653b      	str	r3, [r7, #80]	@ 0x50
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	461a      	mov	r2, r3
 800ac62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac64:	647b      	str	r3, [r7, #68]	@ 0x44
 800ac66:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac68:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ac6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ac6c:	e841 2300 	strex	r3, r2, [r1]
 800ac70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ac72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d1e6      	bne.n	800ac46 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	2220      	movs	r2, #32
 800ac7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	2200      	movs	r2, #0
 800ac84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ac88:	2303      	movs	r3, #3
 800ac8a:	e063      	b.n	800ad54 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	f003 0304 	and.w	r3, r3, #4
 800ac96:	2b04      	cmp	r3, #4
 800ac98:	d149      	bne.n	800ad2e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ac9a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ac9e:	9300      	str	r3, [sp, #0]
 800aca0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aca2:	2200      	movs	r2, #0
 800aca4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800aca8:	6878      	ldr	r0, [r7, #4]
 800acaa:	f000 f857 	bl	800ad5c <UART_WaitOnFlagUntilTimeout>
 800acae:	4603      	mov	r3, r0
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d03c      	beq.n	800ad2e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acbc:	e853 3f00 	ldrex	r3, [r3]
 800acc0:	623b      	str	r3, [r7, #32]
   return(result);
 800acc2:	6a3b      	ldr	r3, [r7, #32]
 800acc4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800acc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	461a      	mov	r2, r3
 800acd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800acd2:	633b      	str	r3, [r7, #48]	@ 0x30
 800acd4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acd6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800acd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800acda:	e841 2300 	strex	r3, r2, [r1]
 800acde:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ace0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d1e6      	bne.n	800acb4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	3308      	adds	r3, #8
 800acec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acee:	693b      	ldr	r3, [r7, #16]
 800acf0:	e853 3f00 	ldrex	r3, [r3]
 800acf4:	60fb      	str	r3, [r7, #12]
   return(result);
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	f023 0301 	bic.w	r3, r3, #1
 800acfc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	3308      	adds	r3, #8
 800ad04:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ad06:	61fa      	str	r2, [r7, #28]
 800ad08:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad0a:	69b9      	ldr	r1, [r7, #24]
 800ad0c:	69fa      	ldr	r2, [r7, #28]
 800ad0e:	e841 2300 	strex	r3, r2, [r1]
 800ad12:	617b      	str	r3, [r7, #20]
   return(result);
 800ad14:	697b      	ldr	r3, [r7, #20]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d1e5      	bne.n	800ace6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	2220      	movs	r2, #32
 800ad1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	2200      	movs	r2, #0
 800ad26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ad2a:	2303      	movs	r3, #3
 800ad2c:	e012      	b.n	800ad54 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	2220      	movs	r2, #32
 800ad32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	2220      	movs	r2, #32
 800ad3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2200      	movs	r2, #0
 800ad42:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2200      	movs	r2, #0
 800ad48:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ad52:	2300      	movs	r3, #0
}
 800ad54:	4618      	mov	r0, r3
 800ad56:	3758      	adds	r7, #88	@ 0x58
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	bd80      	pop	{r7, pc}

0800ad5c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b084      	sub	sp, #16
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	60f8      	str	r0, [r7, #12]
 800ad64:	60b9      	str	r1, [r7, #8]
 800ad66:	603b      	str	r3, [r7, #0]
 800ad68:	4613      	mov	r3, r2
 800ad6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ad6c:	e04f      	b.n	800ae0e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ad6e:	69bb      	ldr	r3, [r7, #24]
 800ad70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad74:	d04b      	beq.n	800ae0e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ad76:	f7f8 ff91 	bl	8003c9c <HAL_GetTick>
 800ad7a:	4602      	mov	r2, r0
 800ad7c:	683b      	ldr	r3, [r7, #0]
 800ad7e:	1ad3      	subs	r3, r2, r3
 800ad80:	69ba      	ldr	r2, [r7, #24]
 800ad82:	429a      	cmp	r2, r3
 800ad84:	d302      	bcc.n	800ad8c <UART_WaitOnFlagUntilTimeout+0x30>
 800ad86:	69bb      	ldr	r3, [r7, #24]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d101      	bne.n	800ad90 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ad8c:	2303      	movs	r3, #3
 800ad8e:	e04e      	b.n	800ae2e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	f003 0304 	and.w	r3, r3, #4
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d037      	beq.n	800ae0e <UART_WaitOnFlagUntilTimeout+0xb2>
 800ad9e:	68bb      	ldr	r3, [r7, #8]
 800ada0:	2b80      	cmp	r3, #128	@ 0x80
 800ada2:	d034      	beq.n	800ae0e <UART_WaitOnFlagUntilTimeout+0xb2>
 800ada4:	68bb      	ldr	r3, [r7, #8]
 800ada6:	2b40      	cmp	r3, #64	@ 0x40
 800ada8:	d031      	beq.n	800ae0e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	69db      	ldr	r3, [r3, #28]
 800adb0:	f003 0308 	and.w	r3, r3, #8
 800adb4:	2b08      	cmp	r3, #8
 800adb6:	d110      	bne.n	800adda <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	2208      	movs	r2, #8
 800adbe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800adc0:	68f8      	ldr	r0, [r7, #12]
 800adc2:	f000 f838 	bl	800ae36 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	2208      	movs	r2, #8
 800adca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	2200      	movs	r2, #0
 800add2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800add6:	2301      	movs	r3, #1
 800add8:	e029      	b.n	800ae2e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	69db      	ldr	r3, [r3, #28]
 800ade0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ade4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ade8:	d111      	bne.n	800ae0e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800adf2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800adf4:	68f8      	ldr	r0, [r7, #12]
 800adf6:	f000 f81e 	bl	800ae36 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	2220      	movs	r2, #32
 800adfe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	2200      	movs	r2, #0
 800ae06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ae0a:	2303      	movs	r3, #3
 800ae0c:	e00f      	b.n	800ae2e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	69da      	ldr	r2, [r3, #28]
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	4013      	ands	r3, r2
 800ae18:	68ba      	ldr	r2, [r7, #8]
 800ae1a:	429a      	cmp	r2, r3
 800ae1c:	bf0c      	ite	eq
 800ae1e:	2301      	moveq	r3, #1
 800ae20:	2300      	movne	r3, #0
 800ae22:	b2db      	uxtb	r3, r3
 800ae24:	461a      	mov	r2, r3
 800ae26:	79fb      	ldrb	r3, [r7, #7]
 800ae28:	429a      	cmp	r2, r3
 800ae2a:	d0a0      	beq.n	800ad6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ae2c:	2300      	movs	r3, #0
}
 800ae2e:	4618      	mov	r0, r3
 800ae30:	3710      	adds	r7, #16
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd80      	pop	{r7, pc}

0800ae36 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ae36:	b480      	push	{r7}
 800ae38:	b095      	sub	sp, #84	@ 0x54
 800ae3a:	af00      	add	r7, sp, #0
 800ae3c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae46:	e853 3f00 	ldrex	r3, [r3]
 800ae4a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ae4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ae52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	461a      	mov	r2, r3
 800ae5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae5c:	643b      	str	r3, [r7, #64]	@ 0x40
 800ae5e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae60:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ae62:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ae64:	e841 2300 	strex	r3, r2, [r1]
 800ae68:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ae6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d1e6      	bne.n	800ae3e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	3308      	adds	r3, #8
 800ae76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae78:	6a3b      	ldr	r3, [r7, #32]
 800ae7a:	e853 3f00 	ldrex	r3, [r3]
 800ae7e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ae80:	69fb      	ldr	r3, [r7, #28]
 800ae82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ae86:	f023 0301 	bic.w	r3, r3, #1
 800ae8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	3308      	adds	r3, #8
 800ae92:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ae94:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ae96:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ae9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae9c:	e841 2300 	strex	r3, r2, [r1]
 800aea0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d1e3      	bne.n	800ae70 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aeac:	2b01      	cmp	r3, #1
 800aeae:	d118      	bne.n	800aee2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	e853 3f00 	ldrex	r3, [r3]
 800aebc:	60bb      	str	r3, [r7, #8]
   return(result);
 800aebe:	68bb      	ldr	r3, [r7, #8]
 800aec0:	f023 0310 	bic.w	r3, r3, #16
 800aec4:	647b      	str	r3, [r7, #68]	@ 0x44
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	461a      	mov	r2, r3
 800aecc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aece:	61bb      	str	r3, [r7, #24]
 800aed0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aed2:	6979      	ldr	r1, [r7, #20]
 800aed4:	69ba      	ldr	r2, [r7, #24]
 800aed6:	e841 2300 	strex	r3, r2, [r1]
 800aeda:	613b      	str	r3, [r7, #16]
   return(result);
 800aedc:	693b      	ldr	r3, [r7, #16]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d1e6      	bne.n	800aeb0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	2220      	movs	r2, #32
 800aee6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	2200      	movs	r2, #0
 800aeee:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	2200      	movs	r2, #0
 800aef4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800aef6:	bf00      	nop
 800aef8:	3754      	adds	r7, #84	@ 0x54
 800aefa:	46bd      	mov	sp, r7
 800aefc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af00:	4770      	bx	lr

0800af02 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800af02:	b480      	push	{r7}
 800af04:	b085      	sub	sp, #20
 800af06:	af00      	add	r7, sp, #0
 800af08:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800af10:	2b01      	cmp	r3, #1
 800af12:	d101      	bne.n	800af18 <HAL_UARTEx_DisableFifoMode+0x16>
 800af14:	2302      	movs	r3, #2
 800af16:	e027      	b.n	800af68 <HAL_UARTEx_DisableFifoMode+0x66>
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	2201      	movs	r2, #1
 800af1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2224      	movs	r2, #36	@ 0x24
 800af24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	681a      	ldr	r2, [r3, #0]
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	f022 0201 	bic.w	r2, r2, #1
 800af3e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800af46:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	2200      	movs	r2, #0
 800af4c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	68fa      	ldr	r2, [r7, #12]
 800af54:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	2220      	movs	r2, #32
 800af5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	2200      	movs	r2, #0
 800af62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800af66:	2300      	movs	r3, #0
}
 800af68:	4618      	mov	r0, r3
 800af6a:	3714      	adds	r7, #20
 800af6c:	46bd      	mov	sp, r7
 800af6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af72:	4770      	bx	lr

0800af74 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b084      	sub	sp, #16
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
 800af7c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800af84:	2b01      	cmp	r3, #1
 800af86:	d101      	bne.n	800af8c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800af88:	2302      	movs	r3, #2
 800af8a:	e02d      	b.n	800afe8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	2201      	movs	r2, #1
 800af90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	2224      	movs	r2, #36	@ 0x24
 800af98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	681a      	ldr	r2, [r3, #0]
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	f022 0201 	bic.w	r2, r2, #1
 800afb2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	689b      	ldr	r3, [r3, #8]
 800afba:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	683a      	ldr	r2, [r7, #0]
 800afc4:	430a      	orrs	r2, r1
 800afc6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800afc8:	6878      	ldr	r0, [r7, #4]
 800afca:	f000 f84f 	bl	800b06c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	68fa      	ldr	r2, [r7, #12]
 800afd4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2220      	movs	r2, #32
 800afda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	2200      	movs	r2, #0
 800afe2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800afe6:	2300      	movs	r3, #0
}
 800afe8:	4618      	mov	r0, r3
 800afea:	3710      	adds	r7, #16
 800afec:	46bd      	mov	sp, r7
 800afee:	bd80      	pop	{r7, pc}

0800aff0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b084      	sub	sp, #16
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	6078      	str	r0, [r7, #4]
 800aff8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b000:	2b01      	cmp	r3, #1
 800b002:	d101      	bne.n	800b008 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b004:	2302      	movs	r3, #2
 800b006:	e02d      	b.n	800b064 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	2201      	movs	r2, #1
 800b00c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	2224      	movs	r2, #36	@ 0x24
 800b014:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	681a      	ldr	r2, [r3, #0]
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	f022 0201 	bic.w	r2, r2, #1
 800b02e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	689b      	ldr	r3, [r3, #8]
 800b036:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	683a      	ldr	r2, [r7, #0]
 800b040:	430a      	orrs	r2, r1
 800b042:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b044:	6878      	ldr	r0, [r7, #4]
 800b046:	f000 f811 	bl	800b06c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	68fa      	ldr	r2, [r7, #12]
 800b050:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	2220      	movs	r2, #32
 800b056:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	2200      	movs	r2, #0
 800b05e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b062:	2300      	movs	r3, #0
}
 800b064:	4618      	mov	r0, r3
 800b066:	3710      	adds	r7, #16
 800b068:	46bd      	mov	sp, r7
 800b06a:	bd80      	pop	{r7, pc}

0800b06c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b06c:	b480      	push	{r7}
 800b06e:	b085      	sub	sp, #20
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d108      	bne.n	800b08e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2201      	movs	r2, #1
 800b080:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2201      	movs	r2, #1
 800b088:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b08c:	e031      	b.n	800b0f2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b08e:	2308      	movs	r3, #8
 800b090:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b092:	2308      	movs	r3, #8
 800b094:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	689b      	ldr	r3, [r3, #8]
 800b09c:	0e5b      	lsrs	r3, r3, #25
 800b09e:	b2db      	uxtb	r3, r3
 800b0a0:	f003 0307 	and.w	r3, r3, #7
 800b0a4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	689b      	ldr	r3, [r3, #8]
 800b0ac:	0f5b      	lsrs	r3, r3, #29
 800b0ae:	b2db      	uxtb	r3, r3
 800b0b0:	f003 0307 	and.w	r3, r3, #7
 800b0b4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b0b6:	7bbb      	ldrb	r3, [r7, #14]
 800b0b8:	7b3a      	ldrb	r2, [r7, #12]
 800b0ba:	4911      	ldr	r1, [pc, #68]	@ (800b100 <UARTEx_SetNbDataToProcess+0x94>)
 800b0bc:	5c8a      	ldrb	r2, [r1, r2]
 800b0be:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b0c2:	7b3a      	ldrb	r2, [r7, #12]
 800b0c4:	490f      	ldr	r1, [pc, #60]	@ (800b104 <UARTEx_SetNbDataToProcess+0x98>)
 800b0c6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b0c8:	fb93 f3f2 	sdiv	r3, r3, r2
 800b0cc:	b29a      	uxth	r2, r3
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b0d4:	7bfb      	ldrb	r3, [r7, #15]
 800b0d6:	7b7a      	ldrb	r2, [r7, #13]
 800b0d8:	4909      	ldr	r1, [pc, #36]	@ (800b100 <UARTEx_SetNbDataToProcess+0x94>)
 800b0da:	5c8a      	ldrb	r2, [r1, r2]
 800b0dc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b0e0:	7b7a      	ldrb	r2, [r7, #13]
 800b0e2:	4908      	ldr	r1, [pc, #32]	@ (800b104 <UARTEx_SetNbDataToProcess+0x98>)
 800b0e4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b0e6:	fb93 f3f2 	sdiv	r3, r3, r2
 800b0ea:	b29a      	uxth	r2, r3
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b0f2:	bf00      	nop
 800b0f4:	3714      	adds	r7, #20
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fc:	4770      	bx	lr
 800b0fe:	bf00      	nop
 800b100:	08010730 	.word	0x08010730
 800b104:	08010738 	.word	0x08010738

0800b108 <malloc>:
 800b108:	4b02      	ldr	r3, [pc, #8]	@ (800b114 <malloc+0xc>)
 800b10a:	4601      	mov	r1, r0
 800b10c:	6818      	ldr	r0, [r3, #0]
 800b10e:	f000 b825 	b.w	800b15c <_malloc_r>
 800b112:	bf00      	nop
 800b114:	20000020 	.word	0x20000020

0800b118 <sbrk_aligned>:
 800b118:	b570      	push	{r4, r5, r6, lr}
 800b11a:	4e0f      	ldr	r6, [pc, #60]	@ (800b158 <sbrk_aligned+0x40>)
 800b11c:	460c      	mov	r4, r1
 800b11e:	4605      	mov	r5, r0
 800b120:	6831      	ldr	r1, [r6, #0]
 800b122:	b911      	cbnz	r1, 800b12a <sbrk_aligned+0x12>
 800b124:	f001 f8d8 	bl	800c2d8 <_sbrk_r>
 800b128:	6030      	str	r0, [r6, #0]
 800b12a:	4621      	mov	r1, r4
 800b12c:	4628      	mov	r0, r5
 800b12e:	f001 f8d3 	bl	800c2d8 <_sbrk_r>
 800b132:	1c43      	adds	r3, r0, #1
 800b134:	d103      	bne.n	800b13e <sbrk_aligned+0x26>
 800b136:	f04f 34ff 	mov.w	r4, #4294967295
 800b13a:	4620      	mov	r0, r4
 800b13c:	bd70      	pop	{r4, r5, r6, pc}
 800b13e:	1cc4      	adds	r4, r0, #3
 800b140:	f024 0403 	bic.w	r4, r4, #3
 800b144:	42a0      	cmp	r0, r4
 800b146:	d0f8      	beq.n	800b13a <sbrk_aligned+0x22>
 800b148:	1a21      	subs	r1, r4, r0
 800b14a:	4628      	mov	r0, r5
 800b14c:	f001 f8c4 	bl	800c2d8 <_sbrk_r>
 800b150:	3001      	adds	r0, #1
 800b152:	d1f2      	bne.n	800b13a <sbrk_aligned+0x22>
 800b154:	e7ef      	b.n	800b136 <sbrk_aligned+0x1e>
 800b156:	bf00      	nop
 800b158:	20000390 	.word	0x20000390

0800b15c <_malloc_r>:
 800b15c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b160:	1ccd      	adds	r5, r1, #3
 800b162:	4606      	mov	r6, r0
 800b164:	f025 0503 	bic.w	r5, r5, #3
 800b168:	3508      	adds	r5, #8
 800b16a:	2d0c      	cmp	r5, #12
 800b16c:	bf38      	it	cc
 800b16e:	250c      	movcc	r5, #12
 800b170:	2d00      	cmp	r5, #0
 800b172:	db01      	blt.n	800b178 <_malloc_r+0x1c>
 800b174:	42a9      	cmp	r1, r5
 800b176:	d904      	bls.n	800b182 <_malloc_r+0x26>
 800b178:	230c      	movs	r3, #12
 800b17a:	6033      	str	r3, [r6, #0]
 800b17c:	2000      	movs	r0, #0
 800b17e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b182:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b258 <_malloc_r+0xfc>
 800b186:	f000 f869 	bl	800b25c <__malloc_lock>
 800b18a:	f8d8 3000 	ldr.w	r3, [r8]
 800b18e:	461c      	mov	r4, r3
 800b190:	bb44      	cbnz	r4, 800b1e4 <_malloc_r+0x88>
 800b192:	4629      	mov	r1, r5
 800b194:	4630      	mov	r0, r6
 800b196:	f7ff ffbf 	bl	800b118 <sbrk_aligned>
 800b19a:	1c43      	adds	r3, r0, #1
 800b19c:	4604      	mov	r4, r0
 800b19e:	d158      	bne.n	800b252 <_malloc_r+0xf6>
 800b1a0:	f8d8 4000 	ldr.w	r4, [r8]
 800b1a4:	4627      	mov	r7, r4
 800b1a6:	2f00      	cmp	r7, #0
 800b1a8:	d143      	bne.n	800b232 <_malloc_r+0xd6>
 800b1aa:	2c00      	cmp	r4, #0
 800b1ac:	d04b      	beq.n	800b246 <_malloc_r+0xea>
 800b1ae:	6823      	ldr	r3, [r4, #0]
 800b1b0:	4639      	mov	r1, r7
 800b1b2:	4630      	mov	r0, r6
 800b1b4:	eb04 0903 	add.w	r9, r4, r3
 800b1b8:	f001 f88e 	bl	800c2d8 <_sbrk_r>
 800b1bc:	4581      	cmp	r9, r0
 800b1be:	d142      	bne.n	800b246 <_malloc_r+0xea>
 800b1c0:	6821      	ldr	r1, [r4, #0]
 800b1c2:	4630      	mov	r0, r6
 800b1c4:	1a6d      	subs	r5, r5, r1
 800b1c6:	4629      	mov	r1, r5
 800b1c8:	f7ff ffa6 	bl	800b118 <sbrk_aligned>
 800b1cc:	3001      	adds	r0, #1
 800b1ce:	d03a      	beq.n	800b246 <_malloc_r+0xea>
 800b1d0:	6823      	ldr	r3, [r4, #0]
 800b1d2:	442b      	add	r3, r5
 800b1d4:	6023      	str	r3, [r4, #0]
 800b1d6:	f8d8 3000 	ldr.w	r3, [r8]
 800b1da:	685a      	ldr	r2, [r3, #4]
 800b1dc:	bb62      	cbnz	r2, 800b238 <_malloc_r+0xdc>
 800b1de:	f8c8 7000 	str.w	r7, [r8]
 800b1e2:	e00f      	b.n	800b204 <_malloc_r+0xa8>
 800b1e4:	6822      	ldr	r2, [r4, #0]
 800b1e6:	1b52      	subs	r2, r2, r5
 800b1e8:	d420      	bmi.n	800b22c <_malloc_r+0xd0>
 800b1ea:	2a0b      	cmp	r2, #11
 800b1ec:	d917      	bls.n	800b21e <_malloc_r+0xc2>
 800b1ee:	1961      	adds	r1, r4, r5
 800b1f0:	42a3      	cmp	r3, r4
 800b1f2:	6025      	str	r5, [r4, #0]
 800b1f4:	bf18      	it	ne
 800b1f6:	6059      	strne	r1, [r3, #4]
 800b1f8:	6863      	ldr	r3, [r4, #4]
 800b1fa:	bf08      	it	eq
 800b1fc:	f8c8 1000 	streq.w	r1, [r8]
 800b200:	5162      	str	r2, [r4, r5]
 800b202:	604b      	str	r3, [r1, #4]
 800b204:	4630      	mov	r0, r6
 800b206:	f000 f82f 	bl	800b268 <__malloc_unlock>
 800b20a:	f104 000b 	add.w	r0, r4, #11
 800b20e:	1d23      	adds	r3, r4, #4
 800b210:	f020 0007 	bic.w	r0, r0, #7
 800b214:	1ac2      	subs	r2, r0, r3
 800b216:	bf1c      	itt	ne
 800b218:	1a1b      	subne	r3, r3, r0
 800b21a:	50a3      	strne	r3, [r4, r2]
 800b21c:	e7af      	b.n	800b17e <_malloc_r+0x22>
 800b21e:	6862      	ldr	r2, [r4, #4]
 800b220:	42a3      	cmp	r3, r4
 800b222:	bf0c      	ite	eq
 800b224:	f8c8 2000 	streq.w	r2, [r8]
 800b228:	605a      	strne	r2, [r3, #4]
 800b22a:	e7eb      	b.n	800b204 <_malloc_r+0xa8>
 800b22c:	4623      	mov	r3, r4
 800b22e:	6864      	ldr	r4, [r4, #4]
 800b230:	e7ae      	b.n	800b190 <_malloc_r+0x34>
 800b232:	463c      	mov	r4, r7
 800b234:	687f      	ldr	r7, [r7, #4]
 800b236:	e7b6      	b.n	800b1a6 <_malloc_r+0x4a>
 800b238:	461a      	mov	r2, r3
 800b23a:	685b      	ldr	r3, [r3, #4]
 800b23c:	42a3      	cmp	r3, r4
 800b23e:	d1fb      	bne.n	800b238 <_malloc_r+0xdc>
 800b240:	2300      	movs	r3, #0
 800b242:	6053      	str	r3, [r2, #4]
 800b244:	e7de      	b.n	800b204 <_malloc_r+0xa8>
 800b246:	230c      	movs	r3, #12
 800b248:	4630      	mov	r0, r6
 800b24a:	6033      	str	r3, [r6, #0]
 800b24c:	f000 f80c 	bl	800b268 <__malloc_unlock>
 800b250:	e794      	b.n	800b17c <_malloc_r+0x20>
 800b252:	6005      	str	r5, [r0, #0]
 800b254:	e7d6      	b.n	800b204 <_malloc_r+0xa8>
 800b256:	bf00      	nop
 800b258:	20000394 	.word	0x20000394

0800b25c <__malloc_lock>:
 800b25c:	4801      	ldr	r0, [pc, #4]	@ (800b264 <__malloc_lock+0x8>)
 800b25e:	f001 b888 	b.w	800c372 <__retarget_lock_acquire_recursive>
 800b262:	bf00      	nop
 800b264:	200004d8 	.word	0x200004d8

0800b268 <__malloc_unlock>:
 800b268:	4801      	ldr	r0, [pc, #4]	@ (800b270 <__malloc_unlock+0x8>)
 800b26a:	f001 b883 	b.w	800c374 <__retarget_lock_release_recursive>
 800b26e:	bf00      	nop
 800b270:	200004d8 	.word	0x200004d8

0800b274 <_realloc_r>:
 800b274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b278:	4607      	mov	r7, r0
 800b27a:	4614      	mov	r4, r2
 800b27c:	460d      	mov	r5, r1
 800b27e:	b921      	cbnz	r1, 800b28a <_realloc_r+0x16>
 800b280:	4611      	mov	r1, r2
 800b282:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b286:	f7ff bf69 	b.w	800b15c <_malloc_r>
 800b28a:	b92a      	cbnz	r2, 800b298 <_realloc_r+0x24>
 800b28c:	4625      	mov	r5, r4
 800b28e:	f001 fefd 	bl	800d08c <_free_r>
 800b292:	4628      	mov	r0, r5
 800b294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b298:	f002 fbf8 	bl	800da8c <_malloc_usable_size_r>
 800b29c:	4284      	cmp	r4, r0
 800b29e:	4606      	mov	r6, r0
 800b2a0:	d802      	bhi.n	800b2a8 <_realloc_r+0x34>
 800b2a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b2a6:	d8f4      	bhi.n	800b292 <_realloc_r+0x1e>
 800b2a8:	4621      	mov	r1, r4
 800b2aa:	4638      	mov	r0, r7
 800b2ac:	f7ff ff56 	bl	800b15c <_malloc_r>
 800b2b0:	4680      	mov	r8, r0
 800b2b2:	b908      	cbnz	r0, 800b2b8 <_realloc_r+0x44>
 800b2b4:	4645      	mov	r5, r8
 800b2b6:	e7ec      	b.n	800b292 <_realloc_r+0x1e>
 800b2b8:	42b4      	cmp	r4, r6
 800b2ba:	4622      	mov	r2, r4
 800b2bc:	4629      	mov	r1, r5
 800b2be:	bf28      	it	cs
 800b2c0:	4632      	movcs	r2, r6
 800b2c2:	f001 f866 	bl	800c392 <memcpy>
 800b2c6:	4629      	mov	r1, r5
 800b2c8:	4638      	mov	r0, r7
 800b2ca:	f001 fedf 	bl	800d08c <_free_r>
 800b2ce:	e7f1      	b.n	800b2b4 <_realloc_r+0x40>

0800b2d0 <__cvt>:
 800b2d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b2d4:	ec57 6b10 	vmov	r6, r7, d0
 800b2d8:	2f00      	cmp	r7, #0
 800b2da:	460c      	mov	r4, r1
 800b2dc:	4619      	mov	r1, r3
 800b2de:	463b      	mov	r3, r7
 800b2e0:	bfb4      	ite	lt
 800b2e2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b2e6:	2300      	movge	r3, #0
 800b2e8:	4691      	mov	r9, r2
 800b2ea:	bfbf      	itttt	lt
 800b2ec:	4632      	movlt	r2, r6
 800b2ee:	461f      	movlt	r7, r3
 800b2f0:	232d      	movlt	r3, #45	@ 0x2d
 800b2f2:	4616      	movlt	r6, r2
 800b2f4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b2f8:	700b      	strb	r3, [r1, #0]
 800b2fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b2fc:	f023 0820 	bic.w	r8, r3, #32
 800b300:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b304:	d005      	beq.n	800b312 <__cvt+0x42>
 800b306:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b30a:	d100      	bne.n	800b30e <__cvt+0x3e>
 800b30c:	3401      	adds	r4, #1
 800b30e:	2102      	movs	r1, #2
 800b310:	e000      	b.n	800b314 <__cvt+0x44>
 800b312:	2103      	movs	r1, #3
 800b314:	ab03      	add	r3, sp, #12
 800b316:	4622      	mov	r2, r4
 800b318:	9301      	str	r3, [sp, #4]
 800b31a:	ab02      	add	r3, sp, #8
 800b31c:	ec47 6b10 	vmov	d0, r6, r7
 800b320:	9300      	str	r3, [sp, #0]
 800b322:	4653      	mov	r3, sl
 800b324:	f001 f8e0 	bl	800c4e8 <_dtoa_r>
 800b328:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b32c:	4605      	mov	r5, r0
 800b32e:	d119      	bne.n	800b364 <__cvt+0x94>
 800b330:	f019 0f01 	tst.w	r9, #1
 800b334:	d00e      	beq.n	800b354 <__cvt+0x84>
 800b336:	eb00 0904 	add.w	r9, r0, r4
 800b33a:	2200      	movs	r2, #0
 800b33c:	2300      	movs	r3, #0
 800b33e:	4630      	mov	r0, r6
 800b340:	4639      	mov	r1, r7
 800b342:	f7f5 fbc5 	bl	8000ad0 <__aeabi_dcmpeq>
 800b346:	b108      	cbz	r0, 800b34c <__cvt+0x7c>
 800b348:	f8cd 900c 	str.w	r9, [sp, #12]
 800b34c:	2230      	movs	r2, #48	@ 0x30
 800b34e:	9b03      	ldr	r3, [sp, #12]
 800b350:	454b      	cmp	r3, r9
 800b352:	d31e      	bcc.n	800b392 <__cvt+0xc2>
 800b354:	9b03      	ldr	r3, [sp, #12]
 800b356:	4628      	mov	r0, r5
 800b358:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b35a:	1b5b      	subs	r3, r3, r5
 800b35c:	6013      	str	r3, [r2, #0]
 800b35e:	b004      	add	sp, #16
 800b360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b364:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b368:	eb00 0904 	add.w	r9, r0, r4
 800b36c:	d1e5      	bne.n	800b33a <__cvt+0x6a>
 800b36e:	7803      	ldrb	r3, [r0, #0]
 800b370:	2b30      	cmp	r3, #48	@ 0x30
 800b372:	d10a      	bne.n	800b38a <__cvt+0xba>
 800b374:	2200      	movs	r2, #0
 800b376:	2300      	movs	r3, #0
 800b378:	4630      	mov	r0, r6
 800b37a:	4639      	mov	r1, r7
 800b37c:	f7f5 fba8 	bl	8000ad0 <__aeabi_dcmpeq>
 800b380:	b918      	cbnz	r0, 800b38a <__cvt+0xba>
 800b382:	f1c4 0401 	rsb	r4, r4, #1
 800b386:	f8ca 4000 	str.w	r4, [sl]
 800b38a:	f8da 3000 	ldr.w	r3, [sl]
 800b38e:	4499      	add	r9, r3
 800b390:	e7d3      	b.n	800b33a <__cvt+0x6a>
 800b392:	1c59      	adds	r1, r3, #1
 800b394:	9103      	str	r1, [sp, #12]
 800b396:	701a      	strb	r2, [r3, #0]
 800b398:	e7d9      	b.n	800b34e <__cvt+0x7e>

0800b39a <__exponent>:
 800b39a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b39c:	2900      	cmp	r1, #0
 800b39e:	7002      	strb	r2, [r0, #0]
 800b3a0:	bfba      	itte	lt
 800b3a2:	4249      	neglt	r1, r1
 800b3a4:	232d      	movlt	r3, #45	@ 0x2d
 800b3a6:	232b      	movge	r3, #43	@ 0x2b
 800b3a8:	2909      	cmp	r1, #9
 800b3aa:	7043      	strb	r3, [r0, #1]
 800b3ac:	dd28      	ble.n	800b400 <__exponent+0x66>
 800b3ae:	f10d 0307 	add.w	r3, sp, #7
 800b3b2:	270a      	movs	r7, #10
 800b3b4:	461d      	mov	r5, r3
 800b3b6:	461a      	mov	r2, r3
 800b3b8:	3b01      	subs	r3, #1
 800b3ba:	fbb1 f6f7 	udiv	r6, r1, r7
 800b3be:	fb07 1416 	mls	r4, r7, r6, r1
 800b3c2:	3430      	adds	r4, #48	@ 0x30
 800b3c4:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b3c8:	460c      	mov	r4, r1
 800b3ca:	4631      	mov	r1, r6
 800b3cc:	2c63      	cmp	r4, #99	@ 0x63
 800b3ce:	dcf2      	bgt.n	800b3b6 <__exponent+0x1c>
 800b3d0:	3130      	adds	r1, #48	@ 0x30
 800b3d2:	1e94      	subs	r4, r2, #2
 800b3d4:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b3d8:	1c41      	adds	r1, r0, #1
 800b3da:	4623      	mov	r3, r4
 800b3dc:	42ab      	cmp	r3, r5
 800b3de:	d30a      	bcc.n	800b3f6 <__exponent+0x5c>
 800b3e0:	f10d 0309 	add.w	r3, sp, #9
 800b3e4:	1a9b      	subs	r3, r3, r2
 800b3e6:	42ac      	cmp	r4, r5
 800b3e8:	bf88      	it	hi
 800b3ea:	2300      	movhi	r3, #0
 800b3ec:	3302      	adds	r3, #2
 800b3ee:	4403      	add	r3, r0
 800b3f0:	1a18      	subs	r0, r3, r0
 800b3f2:	b003      	add	sp, #12
 800b3f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3f6:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b3fa:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b3fe:	e7ed      	b.n	800b3dc <__exponent+0x42>
 800b400:	2330      	movs	r3, #48	@ 0x30
 800b402:	3130      	adds	r1, #48	@ 0x30
 800b404:	7083      	strb	r3, [r0, #2]
 800b406:	1d03      	adds	r3, r0, #4
 800b408:	70c1      	strb	r1, [r0, #3]
 800b40a:	e7f1      	b.n	800b3f0 <__exponent+0x56>

0800b40c <_printf_float>:
 800b40c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b410:	b08d      	sub	sp, #52	@ 0x34
 800b412:	460c      	mov	r4, r1
 800b414:	4616      	mov	r6, r2
 800b416:	461f      	mov	r7, r3
 800b418:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b41c:	4605      	mov	r5, r0
 800b41e:	f000 ff23 	bl	800c268 <_localeconv_r>
 800b422:	6803      	ldr	r3, [r0, #0]
 800b424:	4618      	mov	r0, r3
 800b426:	9304      	str	r3, [sp, #16]
 800b428:	f7f4 ff26 	bl	8000278 <strlen>
 800b42c:	2300      	movs	r3, #0
 800b42e:	9005      	str	r0, [sp, #20]
 800b430:	930a      	str	r3, [sp, #40]	@ 0x28
 800b432:	f8d8 3000 	ldr.w	r3, [r8]
 800b436:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b43a:	3307      	adds	r3, #7
 800b43c:	f8d4 b000 	ldr.w	fp, [r4]
 800b440:	f023 0307 	bic.w	r3, r3, #7
 800b444:	f103 0208 	add.w	r2, r3, #8
 800b448:	f8c8 2000 	str.w	r2, [r8]
 800b44c:	f04f 32ff 	mov.w	r2, #4294967295
 800b450:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b454:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b458:	f8cd 8018 	str.w	r8, [sp, #24]
 800b45c:	9307      	str	r3, [sp, #28]
 800b45e:	4b9d      	ldr	r3, [pc, #628]	@ (800b6d4 <_printf_float+0x2c8>)
 800b460:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b464:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b468:	f7f5 fb64 	bl	8000b34 <__aeabi_dcmpun>
 800b46c:	bb70      	cbnz	r0, 800b4cc <_printf_float+0xc0>
 800b46e:	f04f 32ff 	mov.w	r2, #4294967295
 800b472:	4b98      	ldr	r3, [pc, #608]	@ (800b6d4 <_printf_float+0x2c8>)
 800b474:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b478:	f7f5 fb3e 	bl	8000af8 <__aeabi_dcmple>
 800b47c:	bb30      	cbnz	r0, 800b4cc <_printf_float+0xc0>
 800b47e:	2200      	movs	r2, #0
 800b480:	2300      	movs	r3, #0
 800b482:	4640      	mov	r0, r8
 800b484:	4649      	mov	r1, r9
 800b486:	f7f5 fb2d 	bl	8000ae4 <__aeabi_dcmplt>
 800b48a:	b110      	cbz	r0, 800b492 <_printf_float+0x86>
 800b48c:	232d      	movs	r3, #45	@ 0x2d
 800b48e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b492:	4a91      	ldr	r2, [pc, #580]	@ (800b6d8 <_printf_float+0x2cc>)
 800b494:	4b91      	ldr	r3, [pc, #580]	@ (800b6dc <_printf_float+0x2d0>)
 800b496:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b49a:	bf8c      	ite	hi
 800b49c:	4690      	movhi	r8, r2
 800b49e:	4698      	movls	r8, r3
 800b4a0:	2303      	movs	r3, #3
 800b4a2:	f04f 0900 	mov.w	r9, #0
 800b4a6:	6123      	str	r3, [r4, #16]
 800b4a8:	f02b 0304 	bic.w	r3, fp, #4
 800b4ac:	6023      	str	r3, [r4, #0]
 800b4ae:	4633      	mov	r3, r6
 800b4b0:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b4b2:	4621      	mov	r1, r4
 800b4b4:	4628      	mov	r0, r5
 800b4b6:	9700      	str	r7, [sp, #0]
 800b4b8:	f000 f9d2 	bl	800b860 <_printf_common>
 800b4bc:	3001      	adds	r0, #1
 800b4be:	f040 808d 	bne.w	800b5dc <_printf_float+0x1d0>
 800b4c2:	f04f 30ff 	mov.w	r0, #4294967295
 800b4c6:	b00d      	add	sp, #52	@ 0x34
 800b4c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4cc:	4642      	mov	r2, r8
 800b4ce:	464b      	mov	r3, r9
 800b4d0:	4640      	mov	r0, r8
 800b4d2:	4649      	mov	r1, r9
 800b4d4:	f7f5 fb2e 	bl	8000b34 <__aeabi_dcmpun>
 800b4d8:	b140      	cbz	r0, 800b4ec <_printf_float+0xe0>
 800b4da:	464b      	mov	r3, r9
 800b4dc:	4a80      	ldr	r2, [pc, #512]	@ (800b6e0 <_printf_float+0x2d4>)
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	bfbc      	itt	lt
 800b4e2:	232d      	movlt	r3, #45	@ 0x2d
 800b4e4:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b4e8:	4b7e      	ldr	r3, [pc, #504]	@ (800b6e4 <_printf_float+0x2d8>)
 800b4ea:	e7d4      	b.n	800b496 <_printf_float+0x8a>
 800b4ec:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b4f0:	6863      	ldr	r3, [r4, #4]
 800b4f2:	9206      	str	r2, [sp, #24]
 800b4f4:	1c5a      	adds	r2, r3, #1
 800b4f6:	d13b      	bne.n	800b570 <_printf_float+0x164>
 800b4f8:	2306      	movs	r3, #6
 800b4fa:	6063      	str	r3, [r4, #4]
 800b4fc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b500:	2300      	movs	r3, #0
 800b502:	4628      	mov	r0, r5
 800b504:	6022      	str	r2, [r4, #0]
 800b506:	9303      	str	r3, [sp, #12]
 800b508:	ab0a      	add	r3, sp, #40	@ 0x28
 800b50a:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b50e:	ab09      	add	r3, sp, #36	@ 0x24
 800b510:	ec49 8b10 	vmov	d0, r8, r9
 800b514:	9300      	str	r3, [sp, #0]
 800b516:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b51a:	6861      	ldr	r1, [r4, #4]
 800b51c:	f7ff fed8 	bl	800b2d0 <__cvt>
 800b520:	9b06      	ldr	r3, [sp, #24]
 800b522:	4680      	mov	r8, r0
 800b524:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b526:	2b47      	cmp	r3, #71	@ 0x47
 800b528:	d129      	bne.n	800b57e <_printf_float+0x172>
 800b52a:	1cc8      	adds	r0, r1, #3
 800b52c:	db02      	blt.n	800b534 <_printf_float+0x128>
 800b52e:	6863      	ldr	r3, [r4, #4]
 800b530:	4299      	cmp	r1, r3
 800b532:	dd41      	ble.n	800b5b8 <_printf_float+0x1ac>
 800b534:	f1aa 0a02 	sub.w	sl, sl, #2
 800b538:	fa5f fa8a 	uxtb.w	sl, sl
 800b53c:	3901      	subs	r1, #1
 800b53e:	4652      	mov	r2, sl
 800b540:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b544:	9109      	str	r1, [sp, #36]	@ 0x24
 800b546:	f7ff ff28 	bl	800b39a <__exponent>
 800b54a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b54c:	4681      	mov	r9, r0
 800b54e:	1813      	adds	r3, r2, r0
 800b550:	2a01      	cmp	r2, #1
 800b552:	6123      	str	r3, [r4, #16]
 800b554:	dc02      	bgt.n	800b55c <_printf_float+0x150>
 800b556:	6822      	ldr	r2, [r4, #0]
 800b558:	07d2      	lsls	r2, r2, #31
 800b55a:	d501      	bpl.n	800b560 <_printf_float+0x154>
 800b55c:	3301      	adds	r3, #1
 800b55e:	6123      	str	r3, [r4, #16]
 800b560:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b564:	2b00      	cmp	r3, #0
 800b566:	d0a2      	beq.n	800b4ae <_printf_float+0xa2>
 800b568:	232d      	movs	r3, #45	@ 0x2d
 800b56a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b56e:	e79e      	b.n	800b4ae <_printf_float+0xa2>
 800b570:	9a06      	ldr	r2, [sp, #24]
 800b572:	2a47      	cmp	r2, #71	@ 0x47
 800b574:	d1c2      	bne.n	800b4fc <_printf_float+0xf0>
 800b576:	2b00      	cmp	r3, #0
 800b578:	d1c0      	bne.n	800b4fc <_printf_float+0xf0>
 800b57a:	2301      	movs	r3, #1
 800b57c:	e7bd      	b.n	800b4fa <_printf_float+0xee>
 800b57e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b582:	d9db      	bls.n	800b53c <_printf_float+0x130>
 800b584:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b588:	d118      	bne.n	800b5bc <_printf_float+0x1b0>
 800b58a:	2900      	cmp	r1, #0
 800b58c:	6863      	ldr	r3, [r4, #4]
 800b58e:	dd0b      	ble.n	800b5a8 <_printf_float+0x19c>
 800b590:	6121      	str	r1, [r4, #16]
 800b592:	b913      	cbnz	r3, 800b59a <_printf_float+0x18e>
 800b594:	6822      	ldr	r2, [r4, #0]
 800b596:	07d0      	lsls	r0, r2, #31
 800b598:	d502      	bpl.n	800b5a0 <_printf_float+0x194>
 800b59a:	3301      	adds	r3, #1
 800b59c:	440b      	add	r3, r1
 800b59e:	6123      	str	r3, [r4, #16]
 800b5a0:	f04f 0900 	mov.w	r9, #0
 800b5a4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b5a6:	e7db      	b.n	800b560 <_printf_float+0x154>
 800b5a8:	b913      	cbnz	r3, 800b5b0 <_printf_float+0x1a4>
 800b5aa:	6822      	ldr	r2, [r4, #0]
 800b5ac:	07d2      	lsls	r2, r2, #31
 800b5ae:	d501      	bpl.n	800b5b4 <_printf_float+0x1a8>
 800b5b0:	3302      	adds	r3, #2
 800b5b2:	e7f4      	b.n	800b59e <_printf_float+0x192>
 800b5b4:	2301      	movs	r3, #1
 800b5b6:	e7f2      	b.n	800b59e <_printf_float+0x192>
 800b5b8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b5bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5be:	4299      	cmp	r1, r3
 800b5c0:	db05      	blt.n	800b5ce <_printf_float+0x1c2>
 800b5c2:	6823      	ldr	r3, [r4, #0]
 800b5c4:	6121      	str	r1, [r4, #16]
 800b5c6:	07d8      	lsls	r0, r3, #31
 800b5c8:	d5ea      	bpl.n	800b5a0 <_printf_float+0x194>
 800b5ca:	1c4b      	adds	r3, r1, #1
 800b5cc:	e7e7      	b.n	800b59e <_printf_float+0x192>
 800b5ce:	2900      	cmp	r1, #0
 800b5d0:	bfd4      	ite	le
 800b5d2:	f1c1 0202 	rsble	r2, r1, #2
 800b5d6:	2201      	movgt	r2, #1
 800b5d8:	4413      	add	r3, r2
 800b5da:	e7e0      	b.n	800b59e <_printf_float+0x192>
 800b5dc:	6823      	ldr	r3, [r4, #0]
 800b5de:	055a      	lsls	r2, r3, #21
 800b5e0:	d407      	bmi.n	800b5f2 <_printf_float+0x1e6>
 800b5e2:	6923      	ldr	r3, [r4, #16]
 800b5e4:	4642      	mov	r2, r8
 800b5e6:	4631      	mov	r1, r6
 800b5e8:	4628      	mov	r0, r5
 800b5ea:	47b8      	blx	r7
 800b5ec:	3001      	adds	r0, #1
 800b5ee:	d12b      	bne.n	800b648 <_printf_float+0x23c>
 800b5f0:	e767      	b.n	800b4c2 <_printf_float+0xb6>
 800b5f2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b5f6:	f240 80dd 	bls.w	800b7b4 <_printf_float+0x3a8>
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b602:	f7f5 fa65 	bl	8000ad0 <__aeabi_dcmpeq>
 800b606:	2800      	cmp	r0, #0
 800b608:	d033      	beq.n	800b672 <_printf_float+0x266>
 800b60a:	2301      	movs	r3, #1
 800b60c:	4a36      	ldr	r2, [pc, #216]	@ (800b6e8 <_printf_float+0x2dc>)
 800b60e:	4631      	mov	r1, r6
 800b610:	4628      	mov	r0, r5
 800b612:	47b8      	blx	r7
 800b614:	3001      	adds	r0, #1
 800b616:	f43f af54 	beq.w	800b4c2 <_printf_float+0xb6>
 800b61a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b61e:	4543      	cmp	r3, r8
 800b620:	db02      	blt.n	800b628 <_printf_float+0x21c>
 800b622:	6823      	ldr	r3, [r4, #0]
 800b624:	07d8      	lsls	r0, r3, #31
 800b626:	d50f      	bpl.n	800b648 <_printf_float+0x23c>
 800b628:	4631      	mov	r1, r6
 800b62a:	4628      	mov	r0, r5
 800b62c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b630:	47b8      	blx	r7
 800b632:	3001      	adds	r0, #1
 800b634:	f43f af45 	beq.w	800b4c2 <_printf_float+0xb6>
 800b638:	f04f 0900 	mov.w	r9, #0
 800b63c:	f108 38ff 	add.w	r8, r8, #4294967295
 800b640:	f104 0a1a 	add.w	sl, r4, #26
 800b644:	45c8      	cmp	r8, r9
 800b646:	dc09      	bgt.n	800b65c <_printf_float+0x250>
 800b648:	6823      	ldr	r3, [r4, #0]
 800b64a:	079b      	lsls	r3, r3, #30
 800b64c:	f100 8103 	bmi.w	800b856 <_printf_float+0x44a>
 800b650:	68e0      	ldr	r0, [r4, #12]
 800b652:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b654:	4298      	cmp	r0, r3
 800b656:	bfb8      	it	lt
 800b658:	4618      	movlt	r0, r3
 800b65a:	e734      	b.n	800b4c6 <_printf_float+0xba>
 800b65c:	2301      	movs	r3, #1
 800b65e:	4652      	mov	r2, sl
 800b660:	4631      	mov	r1, r6
 800b662:	4628      	mov	r0, r5
 800b664:	47b8      	blx	r7
 800b666:	3001      	adds	r0, #1
 800b668:	f43f af2b 	beq.w	800b4c2 <_printf_float+0xb6>
 800b66c:	f109 0901 	add.w	r9, r9, #1
 800b670:	e7e8      	b.n	800b644 <_printf_float+0x238>
 800b672:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b674:	2b00      	cmp	r3, #0
 800b676:	dc39      	bgt.n	800b6ec <_printf_float+0x2e0>
 800b678:	2301      	movs	r3, #1
 800b67a:	4a1b      	ldr	r2, [pc, #108]	@ (800b6e8 <_printf_float+0x2dc>)
 800b67c:	4631      	mov	r1, r6
 800b67e:	4628      	mov	r0, r5
 800b680:	47b8      	blx	r7
 800b682:	3001      	adds	r0, #1
 800b684:	f43f af1d 	beq.w	800b4c2 <_printf_float+0xb6>
 800b688:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b68c:	ea59 0303 	orrs.w	r3, r9, r3
 800b690:	d102      	bne.n	800b698 <_printf_float+0x28c>
 800b692:	6823      	ldr	r3, [r4, #0]
 800b694:	07d9      	lsls	r1, r3, #31
 800b696:	d5d7      	bpl.n	800b648 <_printf_float+0x23c>
 800b698:	4631      	mov	r1, r6
 800b69a:	4628      	mov	r0, r5
 800b69c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6a0:	47b8      	blx	r7
 800b6a2:	3001      	adds	r0, #1
 800b6a4:	f43f af0d 	beq.w	800b4c2 <_printf_float+0xb6>
 800b6a8:	f04f 0a00 	mov.w	sl, #0
 800b6ac:	f104 0b1a 	add.w	fp, r4, #26
 800b6b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6b2:	425b      	negs	r3, r3
 800b6b4:	4553      	cmp	r3, sl
 800b6b6:	dc01      	bgt.n	800b6bc <_printf_float+0x2b0>
 800b6b8:	464b      	mov	r3, r9
 800b6ba:	e793      	b.n	800b5e4 <_printf_float+0x1d8>
 800b6bc:	2301      	movs	r3, #1
 800b6be:	465a      	mov	r2, fp
 800b6c0:	4631      	mov	r1, r6
 800b6c2:	4628      	mov	r0, r5
 800b6c4:	47b8      	blx	r7
 800b6c6:	3001      	adds	r0, #1
 800b6c8:	f43f aefb 	beq.w	800b4c2 <_printf_float+0xb6>
 800b6cc:	f10a 0a01 	add.w	sl, sl, #1
 800b6d0:	e7ee      	b.n	800b6b0 <_printf_float+0x2a4>
 800b6d2:	bf00      	nop
 800b6d4:	7fefffff 	.word	0x7fefffff
 800b6d8:	08010744 	.word	0x08010744
 800b6dc:	08010740 	.word	0x08010740
 800b6e0:	0801074c 	.word	0x0801074c
 800b6e4:	08010748 	.word	0x08010748
 800b6e8:	08010750 	.word	0x08010750
 800b6ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b6ee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b6f2:	4553      	cmp	r3, sl
 800b6f4:	bfa8      	it	ge
 800b6f6:	4653      	movge	r3, sl
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	4699      	mov	r9, r3
 800b6fc:	dc36      	bgt.n	800b76c <_printf_float+0x360>
 800b6fe:	f04f 0b00 	mov.w	fp, #0
 800b702:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b706:	f104 021a 	add.w	r2, r4, #26
 800b70a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b70c:	9306      	str	r3, [sp, #24]
 800b70e:	eba3 0309 	sub.w	r3, r3, r9
 800b712:	455b      	cmp	r3, fp
 800b714:	dc31      	bgt.n	800b77a <_printf_float+0x36e>
 800b716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b718:	459a      	cmp	sl, r3
 800b71a:	dc3a      	bgt.n	800b792 <_printf_float+0x386>
 800b71c:	6823      	ldr	r3, [r4, #0]
 800b71e:	07da      	lsls	r2, r3, #31
 800b720:	d437      	bmi.n	800b792 <_printf_float+0x386>
 800b722:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b724:	ebaa 0903 	sub.w	r9, sl, r3
 800b728:	9b06      	ldr	r3, [sp, #24]
 800b72a:	ebaa 0303 	sub.w	r3, sl, r3
 800b72e:	4599      	cmp	r9, r3
 800b730:	bfa8      	it	ge
 800b732:	4699      	movge	r9, r3
 800b734:	f1b9 0f00 	cmp.w	r9, #0
 800b738:	dc33      	bgt.n	800b7a2 <_printf_float+0x396>
 800b73a:	f04f 0800 	mov.w	r8, #0
 800b73e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b742:	f104 0b1a 	add.w	fp, r4, #26
 800b746:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b748:	ebaa 0303 	sub.w	r3, sl, r3
 800b74c:	eba3 0309 	sub.w	r3, r3, r9
 800b750:	4543      	cmp	r3, r8
 800b752:	f77f af79 	ble.w	800b648 <_printf_float+0x23c>
 800b756:	2301      	movs	r3, #1
 800b758:	465a      	mov	r2, fp
 800b75a:	4631      	mov	r1, r6
 800b75c:	4628      	mov	r0, r5
 800b75e:	47b8      	blx	r7
 800b760:	3001      	adds	r0, #1
 800b762:	f43f aeae 	beq.w	800b4c2 <_printf_float+0xb6>
 800b766:	f108 0801 	add.w	r8, r8, #1
 800b76a:	e7ec      	b.n	800b746 <_printf_float+0x33a>
 800b76c:	4642      	mov	r2, r8
 800b76e:	4631      	mov	r1, r6
 800b770:	4628      	mov	r0, r5
 800b772:	47b8      	blx	r7
 800b774:	3001      	adds	r0, #1
 800b776:	d1c2      	bne.n	800b6fe <_printf_float+0x2f2>
 800b778:	e6a3      	b.n	800b4c2 <_printf_float+0xb6>
 800b77a:	2301      	movs	r3, #1
 800b77c:	4631      	mov	r1, r6
 800b77e:	4628      	mov	r0, r5
 800b780:	9206      	str	r2, [sp, #24]
 800b782:	47b8      	blx	r7
 800b784:	3001      	adds	r0, #1
 800b786:	f43f ae9c 	beq.w	800b4c2 <_printf_float+0xb6>
 800b78a:	f10b 0b01 	add.w	fp, fp, #1
 800b78e:	9a06      	ldr	r2, [sp, #24]
 800b790:	e7bb      	b.n	800b70a <_printf_float+0x2fe>
 800b792:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b796:	4631      	mov	r1, r6
 800b798:	4628      	mov	r0, r5
 800b79a:	47b8      	blx	r7
 800b79c:	3001      	adds	r0, #1
 800b79e:	d1c0      	bne.n	800b722 <_printf_float+0x316>
 800b7a0:	e68f      	b.n	800b4c2 <_printf_float+0xb6>
 800b7a2:	9a06      	ldr	r2, [sp, #24]
 800b7a4:	464b      	mov	r3, r9
 800b7a6:	4631      	mov	r1, r6
 800b7a8:	4628      	mov	r0, r5
 800b7aa:	4442      	add	r2, r8
 800b7ac:	47b8      	blx	r7
 800b7ae:	3001      	adds	r0, #1
 800b7b0:	d1c3      	bne.n	800b73a <_printf_float+0x32e>
 800b7b2:	e686      	b.n	800b4c2 <_printf_float+0xb6>
 800b7b4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b7b8:	f1ba 0f01 	cmp.w	sl, #1
 800b7bc:	dc01      	bgt.n	800b7c2 <_printf_float+0x3b6>
 800b7be:	07db      	lsls	r3, r3, #31
 800b7c0:	d536      	bpl.n	800b830 <_printf_float+0x424>
 800b7c2:	2301      	movs	r3, #1
 800b7c4:	4642      	mov	r2, r8
 800b7c6:	4631      	mov	r1, r6
 800b7c8:	4628      	mov	r0, r5
 800b7ca:	47b8      	blx	r7
 800b7cc:	3001      	adds	r0, #1
 800b7ce:	f43f ae78 	beq.w	800b4c2 <_printf_float+0xb6>
 800b7d2:	4631      	mov	r1, r6
 800b7d4:	4628      	mov	r0, r5
 800b7d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7da:	47b8      	blx	r7
 800b7dc:	3001      	adds	r0, #1
 800b7de:	f43f ae70 	beq.w	800b4c2 <_printf_float+0xb6>
 800b7e2:	2200      	movs	r2, #0
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b7ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b7ee:	f7f5 f96f 	bl	8000ad0 <__aeabi_dcmpeq>
 800b7f2:	b9c0      	cbnz	r0, 800b826 <_printf_float+0x41a>
 800b7f4:	4653      	mov	r3, sl
 800b7f6:	f108 0201 	add.w	r2, r8, #1
 800b7fa:	4631      	mov	r1, r6
 800b7fc:	4628      	mov	r0, r5
 800b7fe:	47b8      	blx	r7
 800b800:	3001      	adds	r0, #1
 800b802:	d10c      	bne.n	800b81e <_printf_float+0x412>
 800b804:	e65d      	b.n	800b4c2 <_printf_float+0xb6>
 800b806:	2301      	movs	r3, #1
 800b808:	465a      	mov	r2, fp
 800b80a:	4631      	mov	r1, r6
 800b80c:	4628      	mov	r0, r5
 800b80e:	47b8      	blx	r7
 800b810:	3001      	adds	r0, #1
 800b812:	f43f ae56 	beq.w	800b4c2 <_printf_float+0xb6>
 800b816:	f108 0801 	add.w	r8, r8, #1
 800b81a:	45d0      	cmp	r8, sl
 800b81c:	dbf3      	blt.n	800b806 <_printf_float+0x3fa>
 800b81e:	464b      	mov	r3, r9
 800b820:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b824:	e6df      	b.n	800b5e6 <_printf_float+0x1da>
 800b826:	f04f 0800 	mov.w	r8, #0
 800b82a:	f104 0b1a 	add.w	fp, r4, #26
 800b82e:	e7f4      	b.n	800b81a <_printf_float+0x40e>
 800b830:	2301      	movs	r3, #1
 800b832:	4642      	mov	r2, r8
 800b834:	e7e1      	b.n	800b7fa <_printf_float+0x3ee>
 800b836:	2301      	movs	r3, #1
 800b838:	464a      	mov	r2, r9
 800b83a:	4631      	mov	r1, r6
 800b83c:	4628      	mov	r0, r5
 800b83e:	47b8      	blx	r7
 800b840:	3001      	adds	r0, #1
 800b842:	f43f ae3e 	beq.w	800b4c2 <_printf_float+0xb6>
 800b846:	f108 0801 	add.w	r8, r8, #1
 800b84a:	68e3      	ldr	r3, [r4, #12]
 800b84c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b84e:	1a5b      	subs	r3, r3, r1
 800b850:	4543      	cmp	r3, r8
 800b852:	dcf0      	bgt.n	800b836 <_printf_float+0x42a>
 800b854:	e6fc      	b.n	800b650 <_printf_float+0x244>
 800b856:	f04f 0800 	mov.w	r8, #0
 800b85a:	f104 0919 	add.w	r9, r4, #25
 800b85e:	e7f4      	b.n	800b84a <_printf_float+0x43e>

0800b860 <_printf_common>:
 800b860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b864:	4616      	mov	r6, r2
 800b866:	4698      	mov	r8, r3
 800b868:	688a      	ldr	r2, [r1, #8]
 800b86a:	4607      	mov	r7, r0
 800b86c:	690b      	ldr	r3, [r1, #16]
 800b86e:	460c      	mov	r4, r1
 800b870:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b874:	4293      	cmp	r3, r2
 800b876:	bfb8      	it	lt
 800b878:	4613      	movlt	r3, r2
 800b87a:	6033      	str	r3, [r6, #0]
 800b87c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b880:	b10a      	cbz	r2, 800b886 <_printf_common+0x26>
 800b882:	3301      	adds	r3, #1
 800b884:	6033      	str	r3, [r6, #0]
 800b886:	6823      	ldr	r3, [r4, #0]
 800b888:	0699      	lsls	r1, r3, #26
 800b88a:	bf42      	ittt	mi
 800b88c:	6833      	ldrmi	r3, [r6, #0]
 800b88e:	3302      	addmi	r3, #2
 800b890:	6033      	strmi	r3, [r6, #0]
 800b892:	6825      	ldr	r5, [r4, #0]
 800b894:	f015 0506 	ands.w	r5, r5, #6
 800b898:	d106      	bne.n	800b8a8 <_printf_common+0x48>
 800b89a:	f104 0a19 	add.w	sl, r4, #25
 800b89e:	68e3      	ldr	r3, [r4, #12]
 800b8a0:	6832      	ldr	r2, [r6, #0]
 800b8a2:	1a9b      	subs	r3, r3, r2
 800b8a4:	42ab      	cmp	r3, r5
 800b8a6:	dc2b      	bgt.n	800b900 <_printf_common+0xa0>
 800b8a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b8ac:	6822      	ldr	r2, [r4, #0]
 800b8ae:	3b00      	subs	r3, #0
 800b8b0:	bf18      	it	ne
 800b8b2:	2301      	movne	r3, #1
 800b8b4:	0692      	lsls	r2, r2, #26
 800b8b6:	d430      	bmi.n	800b91a <_printf_common+0xba>
 800b8b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b8bc:	4641      	mov	r1, r8
 800b8be:	4638      	mov	r0, r7
 800b8c0:	47c8      	blx	r9
 800b8c2:	3001      	adds	r0, #1
 800b8c4:	d023      	beq.n	800b90e <_printf_common+0xae>
 800b8c6:	6823      	ldr	r3, [r4, #0]
 800b8c8:	341a      	adds	r4, #26
 800b8ca:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800b8ce:	f003 0306 	and.w	r3, r3, #6
 800b8d2:	2b04      	cmp	r3, #4
 800b8d4:	bf0a      	itet	eq
 800b8d6:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800b8da:	2500      	movne	r5, #0
 800b8dc:	6833      	ldreq	r3, [r6, #0]
 800b8de:	f04f 0600 	mov.w	r6, #0
 800b8e2:	bf08      	it	eq
 800b8e4:	1aed      	subeq	r5, r5, r3
 800b8e6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b8ea:	bf08      	it	eq
 800b8ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b8f0:	4293      	cmp	r3, r2
 800b8f2:	bfc4      	itt	gt
 800b8f4:	1a9b      	subgt	r3, r3, r2
 800b8f6:	18ed      	addgt	r5, r5, r3
 800b8f8:	42b5      	cmp	r5, r6
 800b8fa:	d11a      	bne.n	800b932 <_printf_common+0xd2>
 800b8fc:	2000      	movs	r0, #0
 800b8fe:	e008      	b.n	800b912 <_printf_common+0xb2>
 800b900:	2301      	movs	r3, #1
 800b902:	4652      	mov	r2, sl
 800b904:	4641      	mov	r1, r8
 800b906:	4638      	mov	r0, r7
 800b908:	47c8      	blx	r9
 800b90a:	3001      	adds	r0, #1
 800b90c:	d103      	bne.n	800b916 <_printf_common+0xb6>
 800b90e:	f04f 30ff 	mov.w	r0, #4294967295
 800b912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b916:	3501      	adds	r5, #1
 800b918:	e7c1      	b.n	800b89e <_printf_common+0x3e>
 800b91a:	18e1      	adds	r1, r4, r3
 800b91c:	1c5a      	adds	r2, r3, #1
 800b91e:	2030      	movs	r0, #48	@ 0x30
 800b920:	3302      	adds	r3, #2
 800b922:	4422      	add	r2, r4
 800b924:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b928:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b92c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b930:	e7c2      	b.n	800b8b8 <_printf_common+0x58>
 800b932:	2301      	movs	r3, #1
 800b934:	4622      	mov	r2, r4
 800b936:	4641      	mov	r1, r8
 800b938:	4638      	mov	r0, r7
 800b93a:	47c8      	blx	r9
 800b93c:	3001      	adds	r0, #1
 800b93e:	d0e6      	beq.n	800b90e <_printf_common+0xae>
 800b940:	3601      	adds	r6, #1
 800b942:	e7d9      	b.n	800b8f8 <_printf_common+0x98>

0800b944 <_printf_i>:
 800b944:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b948:	7e0f      	ldrb	r7, [r1, #24]
 800b94a:	4691      	mov	r9, r2
 800b94c:	4680      	mov	r8, r0
 800b94e:	460c      	mov	r4, r1
 800b950:	2f78      	cmp	r7, #120	@ 0x78
 800b952:	469a      	mov	sl, r3
 800b954:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b956:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b95a:	d807      	bhi.n	800b96c <_printf_i+0x28>
 800b95c:	2f62      	cmp	r7, #98	@ 0x62
 800b95e:	d80a      	bhi.n	800b976 <_printf_i+0x32>
 800b960:	2f00      	cmp	r7, #0
 800b962:	f000 80d1 	beq.w	800bb08 <_printf_i+0x1c4>
 800b966:	2f58      	cmp	r7, #88	@ 0x58
 800b968:	f000 80b8 	beq.w	800badc <_printf_i+0x198>
 800b96c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b970:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b974:	e03a      	b.n	800b9ec <_printf_i+0xa8>
 800b976:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b97a:	2b15      	cmp	r3, #21
 800b97c:	d8f6      	bhi.n	800b96c <_printf_i+0x28>
 800b97e:	a101      	add	r1, pc, #4	@ (adr r1, 800b984 <_printf_i+0x40>)
 800b980:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b984:	0800b9dd 	.word	0x0800b9dd
 800b988:	0800b9f1 	.word	0x0800b9f1
 800b98c:	0800b96d 	.word	0x0800b96d
 800b990:	0800b96d 	.word	0x0800b96d
 800b994:	0800b96d 	.word	0x0800b96d
 800b998:	0800b96d 	.word	0x0800b96d
 800b99c:	0800b9f1 	.word	0x0800b9f1
 800b9a0:	0800b96d 	.word	0x0800b96d
 800b9a4:	0800b96d 	.word	0x0800b96d
 800b9a8:	0800b96d 	.word	0x0800b96d
 800b9ac:	0800b96d 	.word	0x0800b96d
 800b9b0:	0800baef 	.word	0x0800baef
 800b9b4:	0800ba1b 	.word	0x0800ba1b
 800b9b8:	0800baa9 	.word	0x0800baa9
 800b9bc:	0800b96d 	.word	0x0800b96d
 800b9c0:	0800b96d 	.word	0x0800b96d
 800b9c4:	0800bb11 	.word	0x0800bb11
 800b9c8:	0800b96d 	.word	0x0800b96d
 800b9cc:	0800ba1b 	.word	0x0800ba1b
 800b9d0:	0800b96d 	.word	0x0800b96d
 800b9d4:	0800b96d 	.word	0x0800b96d
 800b9d8:	0800bab1 	.word	0x0800bab1
 800b9dc:	6833      	ldr	r3, [r6, #0]
 800b9de:	1d1a      	adds	r2, r3, #4
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	6032      	str	r2, [r6, #0]
 800b9e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b9e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b9ec:	2301      	movs	r3, #1
 800b9ee:	e09c      	b.n	800bb2a <_printf_i+0x1e6>
 800b9f0:	6833      	ldr	r3, [r6, #0]
 800b9f2:	6820      	ldr	r0, [r4, #0]
 800b9f4:	1d19      	adds	r1, r3, #4
 800b9f6:	6031      	str	r1, [r6, #0]
 800b9f8:	0606      	lsls	r6, r0, #24
 800b9fa:	d501      	bpl.n	800ba00 <_printf_i+0xbc>
 800b9fc:	681d      	ldr	r5, [r3, #0]
 800b9fe:	e003      	b.n	800ba08 <_printf_i+0xc4>
 800ba00:	0645      	lsls	r5, r0, #25
 800ba02:	d5fb      	bpl.n	800b9fc <_printf_i+0xb8>
 800ba04:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ba08:	2d00      	cmp	r5, #0
 800ba0a:	da03      	bge.n	800ba14 <_printf_i+0xd0>
 800ba0c:	232d      	movs	r3, #45	@ 0x2d
 800ba0e:	426d      	negs	r5, r5
 800ba10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba14:	4858      	ldr	r0, [pc, #352]	@ (800bb78 <_printf_i+0x234>)
 800ba16:	230a      	movs	r3, #10
 800ba18:	e011      	b.n	800ba3e <_printf_i+0xfa>
 800ba1a:	6821      	ldr	r1, [r4, #0]
 800ba1c:	6833      	ldr	r3, [r6, #0]
 800ba1e:	0608      	lsls	r0, r1, #24
 800ba20:	f853 5b04 	ldr.w	r5, [r3], #4
 800ba24:	d402      	bmi.n	800ba2c <_printf_i+0xe8>
 800ba26:	0649      	lsls	r1, r1, #25
 800ba28:	bf48      	it	mi
 800ba2a:	b2ad      	uxthmi	r5, r5
 800ba2c:	2f6f      	cmp	r7, #111	@ 0x6f
 800ba2e:	6033      	str	r3, [r6, #0]
 800ba30:	4851      	ldr	r0, [pc, #324]	@ (800bb78 <_printf_i+0x234>)
 800ba32:	bf14      	ite	ne
 800ba34:	230a      	movne	r3, #10
 800ba36:	2308      	moveq	r3, #8
 800ba38:	2100      	movs	r1, #0
 800ba3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ba3e:	6866      	ldr	r6, [r4, #4]
 800ba40:	2e00      	cmp	r6, #0
 800ba42:	60a6      	str	r6, [r4, #8]
 800ba44:	db05      	blt.n	800ba52 <_printf_i+0x10e>
 800ba46:	6821      	ldr	r1, [r4, #0]
 800ba48:	432e      	orrs	r6, r5
 800ba4a:	f021 0104 	bic.w	r1, r1, #4
 800ba4e:	6021      	str	r1, [r4, #0]
 800ba50:	d04b      	beq.n	800baea <_printf_i+0x1a6>
 800ba52:	4616      	mov	r6, r2
 800ba54:	fbb5 f1f3 	udiv	r1, r5, r3
 800ba58:	fb03 5711 	mls	r7, r3, r1, r5
 800ba5c:	5dc7      	ldrb	r7, [r0, r7]
 800ba5e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ba62:	462f      	mov	r7, r5
 800ba64:	460d      	mov	r5, r1
 800ba66:	42bb      	cmp	r3, r7
 800ba68:	d9f4      	bls.n	800ba54 <_printf_i+0x110>
 800ba6a:	2b08      	cmp	r3, #8
 800ba6c:	d10b      	bne.n	800ba86 <_printf_i+0x142>
 800ba6e:	6823      	ldr	r3, [r4, #0]
 800ba70:	07df      	lsls	r7, r3, #31
 800ba72:	d508      	bpl.n	800ba86 <_printf_i+0x142>
 800ba74:	6923      	ldr	r3, [r4, #16]
 800ba76:	6861      	ldr	r1, [r4, #4]
 800ba78:	4299      	cmp	r1, r3
 800ba7a:	bfde      	ittt	le
 800ba7c:	2330      	movle	r3, #48	@ 0x30
 800ba7e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ba82:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ba86:	1b92      	subs	r2, r2, r6
 800ba88:	6122      	str	r2, [r4, #16]
 800ba8a:	464b      	mov	r3, r9
 800ba8c:	aa03      	add	r2, sp, #12
 800ba8e:	4621      	mov	r1, r4
 800ba90:	4640      	mov	r0, r8
 800ba92:	f8cd a000 	str.w	sl, [sp]
 800ba96:	f7ff fee3 	bl	800b860 <_printf_common>
 800ba9a:	3001      	adds	r0, #1
 800ba9c:	d14a      	bne.n	800bb34 <_printf_i+0x1f0>
 800ba9e:	f04f 30ff 	mov.w	r0, #4294967295
 800baa2:	b004      	add	sp, #16
 800baa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800baa8:	6823      	ldr	r3, [r4, #0]
 800baaa:	f043 0320 	orr.w	r3, r3, #32
 800baae:	6023      	str	r3, [r4, #0]
 800bab0:	2778      	movs	r7, #120	@ 0x78
 800bab2:	4832      	ldr	r0, [pc, #200]	@ (800bb7c <_printf_i+0x238>)
 800bab4:	6823      	ldr	r3, [r4, #0]
 800bab6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800baba:	061f      	lsls	r7, r3, #24
 800babc:	6831      	ldr	r1, [r6, #0]
 800babe:	f851 5b04 	ldr.w	r5, [r1], #4
 800bac2:	d402      	bmi.n	800baca <_printf_i+0x186>
 800bac4:	065f      	lsls	r7, r3, #25
 800bac6:	bf48      	it	mi
 800bac8:	b2ad      	uxthmi	r5, r5
 800baca:	6031      	str	r1, [r6, #0]
 800bacc:	07d9      	lsls	r1, r3, #31
 800bace:	bf44      	itt	mi
 800bad0:	f043 0320 	orrmi.w	r3, r3, #32
 800bad4:	6023      	strmi	r3, [r4, #0]
 800bad6:	b11d      	cbz	r5, 800bae0 <_printf_i+0x19c>
 800bad8:	2310      	movs	r3, #16
 800bada:	e7ad      	b.n	800ba38 <_printf_i+0xf4>
 800badc:	4826      	ldr	r0, [pc, #152]	@ (800bb78 <_printf_i+0x234>)
 800bade:	e7e9      	b.n	800bab4 <_printf_i+0x170>
 800bae0:	6823      	ldr	r3, [r4, #0]
 800bae2:	f023 0320 	bic.w	r3, r3, #32
 800bae6:	6023      	str	r3, [r4, #0]
 800bae8:	e7f6      	b.n	800bad8 <_printf_i+0x194>
 800baea:	4616      	mov	r6, r2
 800baec:	e7bd      	b.n	800ba6a <_printf_i+0x126>
 800baee:	6833      	ldr	r3, [r6, #0]
 800baf0:	6825      	ldr	r5, [r4, #0]
 800baf2:	1d18      	adds	r0, r3, #4
 800baf4:	6961      	ldr	r1, [r4, #20]
 800baf6:	6030      	str	r0, [r6, #0]
 800baf8:	062e      	lsls	r6, r5, #24
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	d501      	bpl.n	800bb02 <_printf_i+0x1be>
 800bafe:	6019      	str	r1, [r3, #0]
 800bb00:	e002      	b.n	800bb08 <_printf_i+0x1c4>
 800bb02:	0668      	lsls	r0, r5, #25
 800bb04:	d5fb      	bpl.n	800bafe <_printf_i+0x1ba>
 800bb06:	8019      	strh	r1, [r3, #0]
 800bb08:	2300      	movs	r3, #0
 800bb0a:	4616      	mov	r6, r2
 800bb0c:	6123      	str	r3, [r4, #16]
 800bb0e:	e7bc      	b.n	800ba8a <_printf_i+0x146>
 800bb10:	6833      	ldr	r3, [r6, #0]
 800bb12:	2100      	movs	r1, #0
 800bb14:	1d1a      	adds	r2, r3, #4
 800bb16:	6032      	str	r2, [r6, #0]
 800bb18:	681e      	ldr	r6, [r3, #0]
 800bb1a:	6862      	ldr	r2, [r4, #4]
 800bb1c:	4630      	mov	r0, r6
 800bb1e:	f000 fc2a 	bl	800c376 <memchr>
 800bb22:	b108      	cbz	r0, 800bb28 <_printf_i+0x1e4>
 800bb24:	1b80      	subs	r0, r0, r6
 800bb26:	6060      	str	r0, [r4, #4]
 800bb28:	6863      	ldr	r3, [r4, #4]
 800bb2a:	6123      	str	r3, [r4, #16]
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb32:	e7aa      	b.n	800ba8a <_printf_i+0x146>
 800bb34:	6923      	ldr	r3, [r4, #16]
 800bb36:	4632      	mov	r2, r6
 800bb38:	4649      	mov	r1, r9
 800bb3a:	4640      	mov	r0, r8
 800bb3c:	47d0      	blx	sl
 800bb3e:	3001      	adds	r0, #1
 800bb40:	d0ad      	beq.n	800ba9e <_printf_i+0x15a>
 800bb42:	6823      	ldr	r3, [r4, #0]
 800bb44:	079b      	lsls	r3, r3, #30
 800bb46:	d413      	bmi.n	800bb70 <_printf_i+0x22c>
 800bb48:	68e0      	ldr	r0, [r4, #12]
 800bb4a:	9b03      	ldr	r3, [sp, #12]
 800bb4c:	4298      	cmp	r0, r3
 800bb4e:	bfb8      	it	lt
 800bb50:	4618      	movlt	r0, r3
 800bb52:	e7a6      	b.n	800baa2 <_printf_i+0x15e>
 800bb54:	2301      	movs	r3, #1
 800bb56:	4632      	mov	r2, r6
 800bb58:	4649      	mov	r1, r9
 800bb5a:	4640      	mov	r0, r8
 800bb5c:	47d0      	blx	sl
 800bb5e:	3001      	adds	r0, #1
 800bb60:	d09d      	beq.n	800ba9e <_printf_i+0x15a>
 800bb62:	3501      	adds	r5, #1
 800bb64:	68e3      	ldr	r3, [r4, #12]
 800bb66:	9903      	ldr	r1, [sp, #12]
 800bb68:	1a5b      	subs	r3, r3, r1
 800bb6a:	42ab      	cmp	r3, r5
 800bb6c:	dcf2      	bgt.n	800bb54 <_printf_i+0x210>
 800bb6e:	e7eb      	b.n	800bb48 <_printf_i+0x204>
 800bb70:	2500      	movs	r5, #0
 800bb72:	f104 0619 	add.w	r6, r4, #25
 800bb76:	e7f5      	b.n	800bb64 <_printf_i+0x220>
 800bb78:	08010752 	.word	0x08010752
 800bb7c:	08010763 	.word	0x08010763

0800bb80 <_scanf_float>:
 800bb80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb84:	b087      	sub	sp, #28
 800bb86:	4691      	mov	r9, r2
 800bb88:	4680      	mov	r8, r0
 800bb8a:	460c      	mov	r4, r1
 800bb8c:	9303      	str	r3, [sp, #12]
 800bb8e:	688b      	ldr	r3, [r1, #8]
 800bb90:	1e5a      	subs	r2, r3, #1
 800bb92:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800bb96:	460a      	mov	r2, r1
 800bb98:	bf89      	itett	hi
 800bb9a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800bb9e:	f04f 0b00 	movls.w	fp, #0
 800bba2:	eb03 0b05 	addhi.w	fp, r3, r5
 800bba6:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800bbaa:	f04f 0500 	mov.w	r5, #0
 800bbae:	bf88      	it	hi
 800bbb0:	608b      	strhi	r3, [r1, #8]
 800bbb2:	680b      	ldr	r3, [r1, #0]
 800bbb4:	46aa      	mov	sl, r5
 800bbb6:	462f      	mov	r7, r5
 800bbb8:	9502      	str	r5, [sp, #8]
 800bbba:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800bbbe:	f842 3b1c 	str.w	r3, [r2], #28
 800bbc2:	4616      	mov	r6, r2
 800bbc4:	9201      	str	r2, [sp, #4]
 800bbc6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800bbca:	68a2      	ldr	r2, [r4, #8]
 800bbcc:	b15a      	cbz	r2, 800bbe6 <_scanf_float+0x66>
 800bbce:	f8d9 3000 	ldr.w	r3, [r9]
 800bbd2:	781b      	ldrb	r3, [r3, #0]
 800bbd4:	2b4e      	cmp	r3, #78	@ 0x4e
 800bbd6:	d863      	bhi.n	800bca0 <_scanf_float+0x120>
 800bbd8:	2b40      	cmp	r3, #64	@ 0x40
 800bbda:	d83b      	bhi.n	800bc54 <_scanf_float+0xd4>
 800bbdc:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800bbe0:	b2c8      	uxtb	r0, r1
 800bbe2:	280e      	cmp	r0, #14
 800bbe4:	d939      	bls.n	800bc5a <_scanf_float+0xda>
 800bbe6:	b11f      	cbz	r7, 800bbf0 <_scanf_float+0x70>
 800bbe8:	6823      	ldr	r3, [r4, #0]
 800bbea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bbee:	6023      	str	r3, [r4, #0]
 800bbf0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bbf4:	f1ba 0f01 	cmp.w	sl, #1
 800bbf8:	f200 8115 	bhi.w	800be26 <_scanf_float+0x2a6>
 800bbfc:	9b01      	ldr	r3, [sp, #4]
 800bbfe:	429e      	cmp	r6, r3
 800bc00:	f200 8106 	bhi.w	800be10 <_scanf_float+0x290>
 800bc04:	2001      	movs	r0, #1
 800bc06:	b007      	add	sp, #28
 800bc08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc0c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800bc10:	2a0d      	cmp	r2, #13
 800bc12:	d8e8      	bhi.n	800bbe6 <_scanf_float+0x66>
 800bc14:	a101      	add	r1, pc, #4	@ (adr r1, 800bc1c <_scanf_float+0x9c>)
 800bc16:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bc1a:	bf00      	nop
 800bc1c:	0800bd65 	.word	0x0800bd65
 800bc20:	0800bbe7 	.word	0x0800bbe7
 800bc24:	0800bbe7 	.word	0x0800bbe7
 800bc28:	0800bbe7 	.word	0x0800bbe7
 800bc2c:	0800bdc1 	.word	0x0800bdc1
 800bc30:	0800bd9b 	.word	0x0800bd9b
 800bc34:	0800bbe7 	.word	0x0800bbe7
 800bc38:	0800bbe7 	.word	0x0800bbe7
 800bc3c:	0800bd73 	.word	0x0800bd73
 800bc40:	0800bbe7 	.word	0x0800bbe7
 800bc44:	0800bbe7 	.word	0x0800bbe7
 800bc48:	0800bbe7 	.word	0x0800bbe7
 800bc4c:	0800bbe7 	.word	0x0800bbe7
 800bc50:	0800bd2f 	.word	0x0800bd2f
 800bc54:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800bc58:	e7da      	b.n	800bc10 <_scanf_float+0x90>
 800bc5a:	290e      	cmp	r1, #14
 800bc5c:	d8c3      	bhi.n	800bbe6 <_scanf_float+0x66>
 800bc5e:	a001      	add	r0, pc, #4	@ (adr r0, 800bc64 <_scanf_float+0xe4>)
 800bc60:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800bc64:	0800bd1f 	.word	0x0800bd1f
 800bc68:	0800bbe7 	.word	0x0800bbe7
 800bc6c:	0800bd1f 	.word	0x0800bd1f
 800bc70:	0800bdaf 	.word	0x0800bdaf
 800bc74:	0800bbe7 	.word	0x0800bbe7
 800bc78:	0800bcc1 	.word	0x0800bcc1
 800bc7c:	0800bd05 	.word	0x0800bd05
 800bc80:	0800bd05 	.word	0x0800bd05
 800bc84:	0800bd05 	.word	0x0800bd05
 800bc88:	0800bd05 	.word	0x0800bd05
 800bc8c:	0800bd05 	.word	0x0800bd05
 800bc90:	0800bd05 	.word	0x0800bd05
 800bc94:	0800bd05 	.word	0x0800bd05
 800bc98:	0800bd05 	.word	0x0800bd05
 800bc9c:	0800bd05 	.word	0x0800bd05
 800bca0:	2b6e      	cmp	r3, #110	@ 0x6e
 800bca2:	d809      	bhi.n	800bcb8 <_scanf_float+0x138>
 800bca4:	2b60      	cmp	r3, #96	@ 0x60
 800bca6:	d8b1      	bhi.n	800bc0c <_scanf_float+0x8c>
 800bca8:	2b54      	cmp	r3, #84	@ 0x54
 800bcaa:	d07b      	beq.n	800bda4 <_scanf_float+0x224>
 800bcac:	2b59      	cmp	r3, #89	@ 0x59
 800bcae:	d19a      	bne.n	800bbe6 <_scanf_float+0x66>
 800bcb0:	2d07      	cmp	r5, #7
 800bcb2:	d198      	bne.n	800bbe6 <_scanf_float+0x66>
 800bcb4:	2508      	movs	r5, #8
 800bcb6:	e02f      	b.n	800bd18 <_scanf_float+0x198>
 800bcb8:	2b74      	cmp	r3, #116	@ 0x74
 800bcba:	d073      	beq.n	800bda4 <_scanf_float+0x224>
 800bcbc:	2b79      	cmp	r3, #121	@ 0x79
 800bcbe:	e7f6      	b.n	800bcae <_scanf_float+0x12e>
 800bcc0:	6821      	ldr	r1, [r4, #0]
 800bcc2:	05c8      	lsls	r0, r1, #23
 800bcc4:	d51e      	bpl.n	800bd04 <_scanf_float+0x184>
 800bcc6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800bcca:	3701      	adds	r7, #1
 800bccc:	6021      	str	r1, [r4, #0]
 800bcce:	f1bb 0f00 	cmp.w	fp, #0
 800bcd2:	d003      	beq.n	800bcdc <_scanf_float+0x15c>
 800bcd4:	3201      	adds	r2, #1
 800bcd6:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bcda:	60a2      	str	r2, [r4, #8]
 800bcdc:	68a3      	ldr	r3, [r4, #8]
 800bcde:	3b01      	subs	r3, #1
 800bce0:	60a3      	str	r3, [r4, #8]
 800bce2:	6923      	ldr	r3, [r4, #16]
 800bce4:	3301      	adds	r3, #1
 800bce6:	6123      	str	r3, [r4, #16]
 800bce8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800bcec:	3b01      	subs	r3, #1
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	f8c9 3004 	str.w	r3, [r9, #4]
 800bcf4:	f340 8083 	ble.w	800bdfe <_scanf_float+0x27e>
 800bcf8:	f8d9 3000 	ldr.w	r3, [r9]
 800bcfc:	3301      	adds	r3, #1
 800bcfe:	f8c9 3000 	str.w	r3, [r9]
 800bd02:	e762      	b.n	800bbca <_scanf_float+0x4a>
 800bd04:	eb1a 0105 	adds.w	r1, sl, r5
 800bd08:	f47f af6d 	bne.w	800bbe6 <_scanf_float+0x66>
 800bd0c:	6822      	ldr	r2, [r4, #0]
 800bd0e:	460d      	mov	r5, r1
 800bd10:	468a      	mov	sl, r1
 800bd12:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800bd16:	6022      	str	r2, [r4, #0]
 800bd18:	f806 3b01 	strb.w	r3, [r6], #1
 800bd1c:	e7de      	b.n	800bcdc <_scanf_float+0x15c>
 800bd1e:	6822      	ldr	r2, [r4, #0]
 800bd20:	0610      	lsls	r0, r2, #24
 800bd22:	f57f af60 	bpl.w	800bbe6 <_scanf_float+0x66>
 800bd26:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bd2a:	6022      	str	r2, [r4, #0]
 800bd2c:	e7f4      	b.n	800bd18 <_scanf_float+0x198>
 800bd2e:	f1ba 0f00 	cmp.w	sl, #0
 800bd32:	d10c      	bne.n	800bd4e <_scanf_float+0x1ce>
 800bd34:	b977      	cbnz	r7, 800bd54 <_scanf_float+0x1d4>
 800bd36:	6822      	ldr	r2, [r4, #0]
 800bd38:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800bd3c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800bd40:	d108      	bne.n	800bd54 <_scanf_float+0x1d4>
 800bd42:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800bd46:	f04f 0a01 	mov.w	sl, #1
 800bd4a:	6022      	str	r2, [r4, #0]
 800bd4c:	e7e4      	b.n	800bd18 <_scanf_float+0x198>
 800bd4e:	f1ba 0f02 	cmp.w	sl, #2
 800bd52:	d051      	beq.n	800bdf8 <_scanf_float+0x278>
 800bd54:	2d01      	cmp	r5, #1
 800bd56:	d002      	beq.n	800bd5e <_scanf_float+0x1de>
 800bd58:	2d04      	cmp	r5, #4
 800bd5a:	f47f af44 	bne.w	800bbe6 <_scanf_float+0x66>
 800bd5e:	3501      	adds	r5, #1
 800bd60:	b2ed      	uxtb	r5, r5
 800bd62:	e7d9      	b.n	800bd18 <_scanf_float+0x198>
 800bd64:	f1ba 0f01 	cmp.w	sl, #1
 800bd68:	f47f af3d 	bne.w	800bbe6 <_scanf_float+0x66>
 800bd6c:	f04f 0a02 	mov.w	sl, #2
 800bd70:	e7d2      	b.n	800bd18 <_scanf_float+0x198>
 800bd72:	b975      	cbnz	r5, 800bd92 <_scanf_float+0x212>
 800bd74:	2f00      	cmp	r7, #0
 800bd76:	f47f af37 	bne.w	800bbe8 <_scanf_float+0x68>
 800bd7a:	6822      	ldr	r2, [r4, #0]
 800bd7c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800bd80:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800bd84:	f040 8103 	bne.w	800bf8e <_scanf_float+0x40e>
 800bd88:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800bd8c:	2501      	movs	r5, #1
 800bd8e:	6022      	str	r2, [r4, #0]
 800bd90:	e7c2      	b.n	800bd18 <_scanf_float+0x198>
 800bd92:	2d03      	cmp	r5, #3
 800bd94:	d0e3      	beq.n	800bd5e <_scanf_float+0x1de>
 800bd96:	2d05      	cmp	r5, #5
 800bd98:	e7df      	b.n	800bd5a <_scanf_float+0x1da>
 800bd9a:	2d02      	cmp	r5, #2
 800bd9c:	f47f af23 	bne.w	800bbe6 <_scanf_float+0x66>
 800bda0:	2503      	movs	r5, #3
 800bda2:	e7b9      	b.n	800bd18 <_scanf_float+0x198>
 800bda4:	2d06      	cmp	r5, #6
 800bda6:	f47f af1e 	bne.w	800bbe6 <_scanf_float+0x66>
 800bdaa:	2507      	movs	r5, #7
 800bdac:	e7b4      	b.n	800bd18 <_scanf_float+0x198>
 800bdae:	6822      	ldr	r2, [r4, #0]
 800bdb0:	0591      	lsls	r1, r2, #22
 800bdb2:	f57f af18 	bpl.w	800bbe6 <_scanf_float+0x66>
 800bdb6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800bdba:	9702      	str	r7, [sp, #8]
 800bdbc:	6022      	str	r2, [r4, #0]
 800bdbe:	e7ab      	b.n	800bd18 <_scanf_float+0x198>
 800bdc0:	6822      	ldr	r2, [r4, #0]
 800bdc2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800bdc6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800bdca:	d005      	beq.n	800bdd8 <_scanf_float+0x258>
 800bdcc:	0550      	lsls	r0, r2, #21
 800bdce:	f57f af0a 	bpl.w	800bbe6 <_scanf_float+0x66>
 800bdd2:	2f00      	cmp	r7, #0
 800bdd4:	f000 80db 	beq.w	800bf8e <_scanf_float+0x40e>
 800bdd8:	0591      	lsls	r1, r2, #22
 800bdda:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800bdde:	bf58      	it	pl
 800bde0:	9902      	ldrpl	r1, [sp, #8]
 800bde2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800bde6:	bf58      	it	pl
 800bde8:	1a79      	subpl	r1, r7, r1
 800bdea:	6022      	str	r2, [r4, #0]
 800bdec:	f04f 0700 	mov.w	r7, #0
 800bdf0:	bf58      	it	pl
 800bdf2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800bdf6:	e78f      	b.n	800bd18 <_scanf_float+0x198>
 800bdf8:	f04f 0a03 	mov.w	sl, #3
 800bdfc:	e78c      	b.n	800bd18 <_scanf_float+0x198>
 800bdfe:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800be02:	4649      	mov	r1, r9
 800be04:	4640      	mov	r0, r8
 800be06:	4798      	blx	r3
 800be08:	2800      	cmp	r0, #0
 800be0a:	f43f aede 	beq.w	800bbca <_scanf_float+0x4a>
 800be0e:	e6ea      	b.n	800bbe6 <_scanf_float+0x66>
 800be10:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800be14:	464a      	mov	r2, r9
 800be16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800be1a:	4640      	mov	r0, r8
 800be1c:	4798      	blx	r3
 800be1e:	6923      	ldr	r3, [r4, #16]
 800be20:	3b01      	subs	r3, #1
 800be22:	6123      	str	r3, [r4, #16]
 800be24:	e6ea      	b.n	800bbfc <_scanf_float+0x7c>
 800be26:	1e6b      	subs	r3, r5, #1
 800be28:	2b06      	cmp	r3, #6
 800be2a:	d824      	bhi.n	800be76 <_scanf_float+0x2f6>
 800be2c:	2d02      	cmp	r5, #2
 800be2e:	d836      	bhi.n	800be9e <_scanf_float+0x31e>
 800be30:	9b01      	ldr	r3, [sp, #4]
 800be32:	429e      	cmp	r6, r3
 800be34:	f67f aee6 	bls.w	800bc04 <_scanf_float+0x84>
 800be38:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800be3c:	464a      	mov	r2, r9
 800be3e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800be42:	4640      	mov	r0, r8
 800be44:	4798      	blx	r3
 800be46:	6923      	ldr	r3, [r4, #16]
 800be48:	3b01      	subs	r3, #1
 800be4a:	6123      	str	r3, [r4, #16]
 800be4c:	e7f0      	b.n	800be30 <_scanf_float+0x2b0>
 800be4e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800be52:	464a      	mov	r2, r9
 800be54:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800be58:	4640      	mov	r0, r8
 800be5a:	4798      	blx	r3
 800be5c:	6923      	ldr	r3, [r4, #16]
 800be5e:	3b01      	subs	r3, #1
 800be60:	6123      	str	r3, [r4, #16]
 800be62:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be66:	fa5f fa8a 	uxtb.w	sl, sl
 800be6a:	f1ba 0f02 	cmp.w	sl, #2
 800be6e:	d1ee      	bne.n	800be4e <_scanf_float+0x2ce>
 800be70:	3d03      	subs	r5, #3
 800be72:	b2ed      	uxtb	r5, r5
 800be74:	1b76      	subs	r6, r6, r5
 800be76:	6823      	ldr	r3, [r4, #0]
 800be78:	05da      	lsls	r2, r3, #23
 800be7a:	d52f      	bpl.n	800bedc <_scanf_float+0x35c>
 800be7c:	055b      	lsls	r3, r3, #21
 800be7e:	d511      	bpl.n	800bea4 <_scanf_float+0x324>
 800be80:	9b01      	ldr	r3, [sp, #4]
 800be82:	429e      	cmp	r6, r3
 800be84:	f67f aebe 	bls.w	800bc04 <_scanf_float+0x84>
 800be88:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800be8c:	464a      	mov	r2, r9
 800be8e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800be92:	4640      	mov	r0, r8
 800be94:	4798      	blx	r3
 800be96:	6923      	ldr	r3, [r4, #16]
 800be98:	3b01      	subs	r3, #1
 800be9a:	6123      	str	r3, [r4, #16]
 800be9c:	e7f0      	b.n	800be80 <_scanf_float+0x300>
 800be9e:	46aa      	mov	sl, r5
 800bea0:	46b3      	mov	fp, r6
 800bea2:	e7de      	b.n	800be62 <_scanf_float+0x2e2>
 800bea4:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bea8:	1e75      	subs	r5, r6, #1
 800beaa:	6923      	ldr	r3, [r4, #16]
 800beac:	2965      	cmp	r1, #101	@ 0x65
 800beae:	f103 33ff 	add.w	r3, r3, #4294967295
 800beb2:	6123      	str	r3, [r4, #16]
 800beb4:	d00c      	beq.n	800bed0 <_scanf_float+0x350>
 800beb6:	2945      	cmp	r1, #69	@ 0x45
 800beb8:	d00a      	beq.n	800bed0 <_scanf_float+0x350>
 800beba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bebe:	464a      	mov	r2, r9
 800bec0:	4640      	mov	r0, r8
 800bec2:	1eb5      	subs	r5, r6, #2
 800bec4:	4798      	blx	r3
 800bec6:	6923      	ldr	r3, [r4, #16]
 800bec8:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800becc:	3b01      	subs	r3, #1
 800bece:	6123      	str	r3, [r4, #16]
 800bed0:	462e      	mov	r6, r5
 800bed2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bed6:	464a      	mov	r2, r9
 800bed8:	4640      	mov	r0, r8
 800beda:	4798      	blx	r3
 800bedc:	6822      	ldr	r2, [r4, #0]
 800bede:	f012 0210 	ands.w	r2, r2, #16
 800bee2:	d001      	beq.n	800bee8 <_scanf_float+0x368>
 800bee4:	2000      	movs	r0, #0
 800bee6:	e68e      	b.n	800bc06 <_scanf_float+0x86>
 800bee8:	7032      	strb	r2, [r6, #0]
 800beea:	6823      	ldr	r3, [r4, #0]
 800beec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800bef0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bef4:	d125      	bne.n	800bf42 <_scanf_float+0x3c2>
 800bef6:	9b02      	ldr	r3, [sp, #8]
 800bef8:	429f      	cmp	r7, r3
 800befa:	d00a      	beq.n	800bf12 <_scanf_float+0x392>
 800befc:	1bda      	subs	r2, r3, r7
 800befe:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800bf02:	4924      	ldr	r1, [pc, #144]	@ (800bf94 <_scanf_float+0x414>)
 800bf04:	429e      	cmp	r6, r3
 800bf06:	bf28      	it	cs
 800bf08:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800bf0c:	4630      	mov	r0, r6
 800bf0e:	f000 f93d 	bl	800c18c <siprintf>
 800bf12:	2200      	movs	r2, #0
 800bf14:	9901      	ldr	r1, [sp, #4]
 800bf16:	4640      	mov	r0, r8
 800bf18:	f002 fbc2 	bl	800e6a0 <_strtod_r>
 800bf1c:	6821      	ldr	r1, [r4, #0]
 800bf1e:	9b03      	ldr	r3, [sp, #12]
 800bf20:	f011 0f02 	tst.w	r1, #2
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	ec57 6b10 	vmov	r6, r7, d0
 800bf2a:	f103 0204 	add.w	r2, r3, #4
 800bf2e:	d015      	beq.n	800bf5c <_scanf_float+0x3dc>
 800bf30:	9903      	ldr	r1, [sp, #12]
 800bf32:	600a      	str	r2, [r1, #0]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	e9c3 6700 	strd	r6, r7, [r3]
 800bf3a:	68e3      	ldr	r3, [r4, #12]
 800bf3c:	3301      	adds	r3, #1
 800bf3e:	60e3      	str	r3, [r4, #12]
 800bf40:	e7d0      	b.n	800bee4 <_scanf_float+0x364>
 800bf42:	9b04      	ldr	r3, [sp, #16]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d0e4      	beq.n	800bf12 <_scanf_float+0x392>
 800bf48:	9905      	ldr	r1, [sp, #20]
 800bf4a:	230a      	movs	r3, #10
 800bf4c:	4640      	mov	r0, r8
 800bf4e:	3101      	adds	r1, #1
 800bf50:	f002 fc26 	bl	800e7a0 <_strtol_r>
 800bf54:	9b04      	ldr	r3, [sp, #16]
 800bf56:	9e05      	ldr	r6, [sp, #20]
 800bf58:	1ac2      	subs	r2, r0, r3
 800bf5a:	e7d0      	b.n	800befe <_scanf_float+0x37e>
 800bf5c:	f011 0f04 	tst.w	r1, #4
 800bf60:	9903      	ldr	r1, [sp, #12]
 800bf62:	600a      	str	r2, [r1, #0]
 800bf64:	d1e6      	bne.n	800bf34 <_scanf_float+0x3b4>
 800bf66:	681d      	ldr	r5, [r3, #0]
 800bf68:	4632      	mov	r2, r6
 800bf6a:	463b      	mov	r3, r7
 800bf6c:	4630      	mov	r0, r6
 800bf6e:	4639      	mov	r1, r7
 800bf70:	f7f4 fde0 	bl	8000b34 <__aeabi_dcmpun>
 800bf74:	b128      	cbz	r0, 800bf82 <_scanf_float+0x402>
 800bf76:	4808      	ldr	r0, [pc, #32]	@ (800bf98 <_scanf_float+0x418>)
 800bf78:	f000 fa18 	bl	800c3ac <nanf>
 800bf7c:	ed85 0a00 	vstr	s0, [r5]
 800bf80:	e7db      	b.n	800bf3a <_scanf_float+0x3ba>
 800bf82:	4630      	mov	r0, r6
 800bf84:	4639      	mov	r1, r7
 800bf86:	f7f4 fe33 	bl	8000bf0 <__aeabi_d2f>
 800bf8a:	6028      	str	r0, [r5, #0]
 800bf8c:	e7d5      	b.n	800bf3a <_scanf_float+0x3ba>
 800bf8e:	2700      	movs	r7, #0
 800bf90:	e62e      	b.n	800bbf0 <_scanf_float+0x70>
 800bf92:	bf00      	nop
 800bf94:	08010774 	.word	0x08010774
 800bf98:	080108b5 	.word	0x080108b5

0800bf9c <std>:
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	b510      	push	{r4, lr}
 800bfa0:	4604      	mov	r4, r0
 800bfa2:	6083      	str	r3, [r0, #8]
 800bfa4:	8181      	strh	r1, [r0, #12]
 800bfa6:	4619      	mov	r1, r3
 800bfa8:	6643      	str	r3, [r0, #100]	@ 0x64
 800bfaa:	81c2      	strh	r2, [r0, #14]
 800bfac:	2208      	movs	r2, #8
 800bfae:	6183      	str	r3, [r0, #24]
 800bfb0:	e9c0 3300 	strd	r3, r3, [r0]
 800bfb4:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bfb8:	305c      	adds	r0, #92	@ 0x5c
 800bfba:	f000 f94c 	bl	800c256 <memset>
 800bfbe:	4b0d      	ldr	r3, [pc, #52]	@ (800bff4 <std+0x58>)
 800bfc0:	6224      	str	r4, [r4, #32]
 800bfc2:	6263      	str	r3, [r4, #36]	@ 0x24
 800bfc4:	4b0c      	ldr	r3, [pc, #48]	@ (800bff8 <std+0x5c>)
 800bfc6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bfc8:	4b0c      	ldr	r3, [pc, #48]	@ (800bffc <std+0x60>)
 800bfca:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bfcc:	4b0c      	ldr	r3, [pc, #48]	@ (800c000 <std+0x64>)
 800bfce:	6323      	str	r3, [r4, #48]	@ 0x30
 800bfd0:	4b0c      	ldr	r3, [pc, #48]	@ (800c004 <std+0x68>)
 800bfd2:	429c      	cmp	r4, r3
 800bfd4:	d006      	beq.n	800bfe4 <std+0x48>
 800bfd6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bfda:	4294      	cmp	r4, r2
 800bfdc:	d002      	beq.n	800bfe4 <std+0x48>
 800bfde:	33d0      	adds	r3, #208	@ 0xd0
 800bfe0:	429c      	cmp	r4, r3
 800bfe2:	d105      	bne.n	800bff0 <std+0x54>
 800bfe4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bfe8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bfec:	f000 b9c0 	b.w	800c370 <__retarget_lock_init_recursive>
 800bff0:	bd10      	pop	{r4, pc}
 800bff2:	bf00      	nop
 800bff4:	0800c1d1 	.word	0x0800c1d1
 800bff8:	0800c1f3 	.word	0x0800c1f3
 800bffc:	0800c22b 	.word	0x0800c22b
 800c000:	0800c24f 	.word	0x0800c24f
 800c004:	20000398 	.word	0x20000398

0800c008 <stdio_exit_handler>:
 800c008:	4a02      	ldr	r2, [pc, #8]	@ (800c014 <stdio_exit_handler+0xc>)
 800c00a:	4903      	ldr	r1, [pc, #12]	@ (800c018 <stdio_exit_handler+0x10>)
 800c00c:	4803      	ldr	r0, [pc, #12]	@ (800c01c <stdio_exit_handler+0x14>)
 800c00e:	f000 b869 	b.w	800c0e4 <_fwalk_sglue>
 800c012:	bf00      	nop
 800c014:	20000014 	.word	0x20000014
 800c018:	0800eb5d 	.word	0x0800eb5d
 800c01c:	20000024 	.word	0x20000024

0800c020 <cleanup_stdio>:
 800c020:	6841      	ldr	r1, [r0, #4]
 800c022:	4b0c      	ldr	r3, [pc, #48]	@ (800c054 <cleanup_stdio+0x34>)
 800c024:	4299      	cmp	r1, r3
 800c026:	b510      	push	{r4, lr}
 800c028:	4604      	mov	r4, r0
 800c02a:	d001      	beq.n	800c030 <cleanup_stdio+0x10>
 800c02c:	f002 fd96 	bl	800eb5c <_fflush_r>
 800c030:	68a1      	ldr	r1, [r4, #8]
 800c032:	4b09      	ldr	r3, [pc, #36]	@ (800c058 <cleanup_stdio+0x38>)
 800c034:	4299      	cmp	r1, r3
 800c036:	d002      	beq.n	800c03e <cleanup_stdio+0x1e>
 800c038:	4620      	mov	r0, r4
 800c03a:	f002 fd8f 	bl	800eb5c <_fflush_r>
 800c03e:	68e1      	ldr	r1, [r4, #12]
 800c040:	4b06      	ldr	r3, [pc, #24]	@ (800c05c <cleanup_stdio+0x3c>)
 800c042:	4299      	cmp	r1, r3
 800c044:	d004      	beq.n	800c050 <cleanup_stdio+0x30>
 800c046:	4620      	mov	r0, r4
 800c048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c04c:	f002 bd86 	b.w	800eb5c <_fflush_r>
 800c050:	bd10      	pop	{r4, pc}
 800c052:	bf00      	nop
 800c054:	20000398 	.word	0x20000398
 800c058:	20000400 	.word	0x20000400
 800c05c:	20000468 	.word	0x20000468

0800c060 <global_stdio_init.part.0>:
 800c060:	b510      	push	{r4, lr}
 800c062:	4b0b      	ldr	r3, [pc, #44]	@ (800c090 <global_stdio_init.part.0+0x30>)
 800c064:	2104      	movs	r1, #4
 800c066:	4c0b      	ldr	r4, [pc, #44]	@ (800c094 <global_stdio_init.part.0+0x34>)
 800c068:	4a0b      	ldr	r2, [pc, #44]	@ (800c098 <global_stdio_init.part.0+0x38>)
 800c06a:	4620      	mov	r0, r4
 800c06c:	601a      	str	r2, [r3, #0]
 800c06e:	2200      	movs	r2, #0
 800c070:	f7ff ff94 	bl	800bf9c <std>
 800c074:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c078:	2201      	movs	r2, #1
 800c07a:	2109      	movs	r1, #9
 800c07c:	f7ff ff8e 	bl	800bf9c <std>
 800c080:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c084:	2202      	movs	r2, #2
 800c086:	2112      	movs	r1, #18
 800c088:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c08c:	f7ff bf86 	b.w	800bf9c <std>
 800c090:	200004d0 	.word	0x200004d0
 800c094:	20000398 	.word	0x20000398
 800c098:	0800c009 	.word	0x0800c009

0800c09c <__sfp_lock_acquire>:
 800c09c:	4801      	ldr	r0, [pc, #4]	@ (800c0a4 <__sfp_lock_acquire+0x8>)
 800c09e:	f000 b968 	b.w	800c372 <__retarget_lock_acquire_recursive>
 800c0a2:	bf00      	nop
 800c0a4:	200004d9 	.word	0x200004d9

0800c0a8 <__sfp_lock_release>:
 800c0a8:	4801      	ldr	r0, [pc, #4]	@ (800c0b0 <__sfp_lock_release+0x8>)
 800c0aa:	f000 b963 	b.w	800c374 <__retarget_lock_release_recursive>
 800c0ae:	bf00      	nop
 800c0b0:	200004d9 	.word	0x200004d9

0800c0b4 <__sinit>:
 800c0b4:	b510      	push	{r4, lr}
 800c0b6:	4604      	mov	r4, r0
 800c0b8:	f7ff fff0 	bl	800c09c <__sfp_lock_acquire>
 800c0bc:	6a23      	ldr	r3, [r4, #32]
 800c0be:	b11b      	cbz	r3, 800c0c8 <__sinit+0x14>
 800c0c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0c4:	f7ff bff0 	b.w	800c0a8 <__sfp_lock_release>
 800c0c8:	4b04      	ldr	r3, [pc, #16]	@ (800c0dc <__sinit+0x28>)
 800c0ca:	6223      	str	r3, [r4, #32]
 800c0cc:	4b04      	ldr	r3, [pc, #16]	@ (800c0e0 <__sinit+0x2c>)
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d1f5      	bne.n	800c0c0 <__sinit+0xc>
 800c0d4:	f7ff ffc4 	bl	800c060 <global_stdio_init.part.0>
 800c0d8:	e7f2      	b.n	800c0c0 <__sinit+0xc>
 800c0da:	bf00      	nop
 800c0dc:	0800c021 	.word	0x0800c021
 800c0e0:	200004d0 	.word	0x200004d0

0800c0e4 <_fwalk_sglue>:
 800c0e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c0e8:	4607      	mov	r7, r0
 800c0ea:	4688      	mov	r8, r1
 800c0ec:	4614      	mov	r4, r2
 800c0ee:	2600      	movs	r6, #0
 800c0f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c0f4:	f1b9 0901 	subs.w	r9, r9, #1
 800c0f8:	d505      	bpl.n	800c106 <_fwalk_sglue+0x22>
 800c0fa:	6824      	ldr	r4, [r4, #0]
 800c0fc:	2c00      	cmp	r4, #0
 800c0fe:	d1f7      	bne.n	800c0f0 <_fwalk_sglue+0xc>
 800c100:	4630      	mov	r0, r6
 800c102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c106:	89ab      	ldrh	r3, [r5, #12]
 800c108:	2b01      	cmp	r3, #1
 800c10a:	d907      	bls.n	800c11c <_fwalk_sglue+0x38>
 800c10c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c110:	3301      	adds	r3, #1
 800c112:	d003      	beq.n	800c11c <_fwalk_sglue+0x38>
 800c114:	4629      	mov	r1, r5
 800c116:	4638      	mov	r0, r7
 800c118:	47c0      	blx	r8
 800c11a:	4306      	orrs	r6, r0
 800c11c:	3568      	adds	r5, #104	@ 0x68
 800c11e:	e7e9      	b.n	800c0f4 <_fwalk_sglue+0x10>

0800c120 <sniprintf>:
 800c120:	b40c      	push	{r2, r3}
 800c122:	4b19      	ldr	r3, [pc, #100]	@ (800c188 <sniprintf+0x68>)
 800c124:	b530      	push	{r4, r5, lr}
 800c126:	1e0c      	subs	r4, r1, #0
 800c128:	b09d      	sub	sp, #116	@ 0x74
 800c12a:	681d      	ldr	r5, [r3, #0]
 800c12c:	da08      	bge.n	800c140 <sniprintf+0x20>
 800c12e:	238b      	movs	r3, #139	@ 0x8b
 800c130:	f04f 30ff 	mov.w	r0, #4294967295
 800c134:	602b      	str	r3, [r5, #0]
 800c136:	b01d      	add	sp, #116	@ 0x74
 800c138:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c13c:	b002      	add	sp, #8
 800c13e:	4770      	bx	lr
 800c140:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c144:	9002      	str	r0, [sp, #8]
 800c146:	9006      	str	r0, [sp, #24]
 800c148:	a902      	add	r1, sp, #8
 800c14a:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c14e:	f04f 0300 	mov.w	r3, #0
 800c152:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c154:	4628      	mov	r0, r5
 800c156:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c158:	bf14      	ite	ne
 800c15a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c15e:	4623      	moveq	r3, r4
 800c160:	9304      	str	r3, [sp, #16]
 800c162:	9307      	str	r3, [sp, #28]
 800c164:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c168:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c16c:	ab21      	add	r3, sp, #132	@ 0x84
 800c16e:	9301      	str	r3, [sp, #4]
 800c170:	f002 fb74 	bl	800e85c <_svfiprintf_r>
 800c174:	1c43      	adds	r3, r0, #1
 800c176:	bfbc      	itt	lt
 800c178:	238b      	movlt	r3, #139	@ 0x8b
 800c17a:	602b      	strlt	r3, [r5, #0]
 800c17c:	2c00      	cmp	r4, #0
 800c17e:	d0da      	beq.n	800c136 <sniprintf+0x16>
 800c180:	9b02      	ldr	r3, [sp, #8]
 800c182:	2200      	movs	r2, #0
 800c184:	701a      	strb	r2, [r3, #0]
 800c186:	e7d6      	b.n	800c136 <sniprintf+0x16>
 800c188:	20000020 	.word	0x20000020

0800c18c <siprintf>:
 800c18c:	b40e      	push	{r1, r2, r3}
 800c18e:	b510      	push	{r4, lr}
 800c190:	b09d      	sub	sp, #116	@ 0x74
 800c192:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c196:	2400      	movs	r4, #0
 800c198:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c19a:	9002      	str	r0, [sp, #8]
 800c19c:	9006      	str	r0, [sp, #24]
 800c19e:	9107      	str	r1, [sp, #28]
 800c1a0:	9104      	str	r1, [sp, #16]
 800c1a2:	4809      	ldr	r0, [pc, #36]	@ (800c1c8 <siprintf+0x3c>)
 800c1a4:	4909      	ldr	r1, [pc, #36]	@ (800c1cc <siprintf+0x40>)
 800c1a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1aa:	9105      	str	r1, [sp, #20]
 800c1ac:	a902      	add	r1, sp, #8
 800c1ae:	6800      	ldr	r0, [r0, #0]
 800c1b0:	9301      	str	r3, [sp, #4]
 800c1b2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c1b4:	f002 fb52 	bl	800e85c <_svfiprintf_r>
 800c1b8:	9b02      	ldr	r3, [sp, #8]
 800c1ba:	701c      	strb	r4, [r3, #0]
 800c1bc:	b01d      	add	sp, #116	@ 0x74
 800c1be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c1c2:	b003      	add	sp, #12
 800c1c4:	4770      	bx	lr
 800c1c6:	bf00      	nop
 800c1c8:	20000020 	.word	0x20000020
 800c1cc:	ffff0208 	.word	0xffff0208

0800c1d0 <__sread>:
 800c1d0:	b510      	push	{r4, lr}
 800c1d2:	460c      	mov	r4, r1
 800c1d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1d8:	f000 f86c 	bl	800c2b4 <_read_r>
 800c1dc:	2800      	cmp	r0, #0
 800c1de:	bfab      	itete	ge
 800c1e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c1e2:	89a3      	ldrhlt	r3, [r4, #12]
 800c1e4:	181b      	addge	r3, r3, r0
 800c1e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c1ea:	bfac      	ite	ge
 800c1ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c1ee:	81a3      	strhlt	r3, [r4, #12]
 800c1f0:	bd10      	pop	{r4, pc}

0800c1f2 <__swrite>:
 800c1f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1f6:	461f      	mov	r7, r3
 800c1f8:	898b      	ldrh	r3, [r1, #12]
 800c1fa:	4605      	mov	r5, r0
 800c1fc:	460c      	mov	r4, r1
 800c1fe:	05db      	lsls	r3, r3, #23
 800c200:	4616      	mov	r6, r2
 800c202:	d505      	bpl.n	800c210 <__swrite+0x1e>
 800c204:	2302      	movs	r3, #2
 800c206:	2200      	movs	r2, #0
 800c208:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c20c:	f000 f840 	bl	800c290 <_lseek_r>
 800c210:	89a3      	ldrh	r3, [r4, #12]
 800c212:	4632      	mov	r2, r6
 800c214:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c218:	4628      	mov	r0, r5
 800c21a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c21e:	81a3      	strh	r3, [r4, #12]
 800c220:	463b      	mov	r3, r7
 800c222:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c226:	f000 b867 	b.w	800c2f8 <_write_r>

0800c22a <__sseek>:
 800c22a:	b510      	push	{r4, lr}
 800c22c:	460c      	mov	r4, r1
 800c22e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c232:	f000 f82d 	bl	800c290 <_lseek_r>
 800c236:	1c43      	adds	r3, r0, #1
 800c238:	89a3      	ldrh	r3, [r4, #12]
 800c23a:	bf15      	itete	ne
 800c23c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c23e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c242:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c246:	81a3      	strheq	r3, [r4, #12]
 800c248:	bf18      	it	ne
 800c24a:	81a3      	strhne	r3, [r4, #12]
 800c24c:	bd10      	pop	{r4, pc}

0800c24e <__sclose>:
 800c24e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c252:	f000 b80d 	b.w	800c270 <_close_r>

0800c256 <memset>:
 800c256:	4402      	add	r2, r0
 800c258:	4603      	mov	r3, r0
 800c25a:	4293      	cmp	r3, r2
 800c25c:	d100      	bne.n	800c260 <memset+0xa>
 800c25e:	4770      	bx	lr
 800c260:	f803 1b01 	strb.w	r1, [r3], #1
 800c264:	e7f9      	b.n	800c25a <memset+0x4>
	...

0800c268 <_localeconv_r>:
 800c268:	4800      	ldr	r0, [pc, #0]	@ (800c26c <_localeconv_r+0x4>)
 800c26a:	4770      	bx	lr
 800c26c:	20000160 	.word	0x20000160

0800c270 <_close_r>:
 800c270:	b538      	push	{r3, r4, r5, lr}
 800c272:	2300      	movs	r3, #0
 800c274:	4d05      	ldr	r5, [pc, #20]	@ (800c28c <_close_r+0x1c>)
 800c276:	4604      	mov	r4, r0
 800c278:	4608      	mov	r0, r1
 800c27a:	602b      	str	r3, [r5, #0]
 800c27c:	f7f6 fccb 	bl	8002c16 <_close>
 800c280:	1c43      	adds	r3, r0, #1
 800c282:	d102      	bne.n	800c28a <_close_r+0x1a>
 800c284:	682b      	ldr	r3, [r5, #0]
 800c286:	b103      	cbz	r3, 800c28a <_close_r+0x1a>
 800c288:	6023      	str	r3, [r4, #0]
 800c28a:	bd38      	pop	{r3, r4, r5, pc}
 800c28c:	200004d4 	.word	0x200004d4

0800c290 <_lseek_r>:
 800c290:	b538      	push	{r3, r4, r5, lr}
 800c292:	4604      	mov	r4, r0
 800c294:	4d06      	ldr	r5, [pc, #24]	@ (800c2b0 <_lseek_r+0x20>)
 800c296:	4608      	mov	r0, r1
 800c298:	4611      	mov	r1, r2
 800c29a:	2200      	movs	r2, #0
 800c29c:	602a      	str	r2, [r5, #0]
 800c29e:	461a      	mov	r2, r3
 800c2a0:	f7f6 fce0 	bl	8002c64 <_lseek>
 800c2a4:	1c43      	adds	r3, r0, #1
 800c2a6:	d102      	bne.n	800c2ae <_lseek_r+0x1e>
 800c2a8:	682b      	ldr	r3, [r5, #0]
 800c2aa:	b103      	cbz	r3, 800c2ae <_lseek_r+0x1e>
 800c2ac:	6023      	str	r3, [r4, #0]
 800c2ae:	bd38      	pop	{r3, r4, r5, pc}
 800c2b0:	200004d4 	.word	0x200004d4

0800c2b4 <_read_r>:
 800c2b4:	b538      	push	{r3, r4, r5, lr}
 800c2b6:	4604      	mov	r4, r0
 800c2b8:	4d06      	ldr	r5, [pc, #24]	@ (800c2d4 <_read_r+0x20>)
 800c2ba:	4608      	mov	r0, r1
 800c2bc:	4611      	mov	r1, r2
 800c2be:	2200      	movs	r2, #0
 800c2c0:	602a      	str	r2, [r5, #0]
 800c2c2:	461a      	mov	r2, r3
 800c2c4:	f7f6 fc6e 	bl	8002ba4 <_read>
 800c2c8:	1c43      	adds	r3, r0, #1
 800c2ca:	d102      	bne.n	800c2d2 <_read_r+0x1e>
 800c2cc:	682b      	ldr	r3, [r5, #0]
 800c2ce:	b103      	cbz	r3, 800c2d2 <_read_r+0x1e>
 800c2d0:	6023      	str	r3, [r4, #0]
 800c2d2:	bd38      	pop	{r3, r4, r5, pc}
 800c2d4:	200004d4 	.word	0x200004d4

0800c2d8 <_sbrk_r>:
 800c2d8:	b538      	push	{r3, r4, r5, lr}
 800c2da:	2300      	movs	r3, #0
 800c2dc:	4d05      	ldr	r5, [pc, #20]	@ (800c2f4 <_sbrk_r+0x1c>)
 800c2de:	4604      	mov	r4, r0
 800c2e0:	4608      	mov	r0, r1
 800c2e2:	602b      	str	r3, [r5, #0]
 800c2e4:	f7f6 fccc 	bl	8002c80 <_sbrk>
 800c2e8:	1c43      	adds	r3, r0, #1
 800c2ea:	d102      	bne.n	800c2f2 <_sbrk_r+0x1a>
 800c2ec:	682b      	ldr	r3, [r5, #0]
 800c2ee:	b103      	cbz	r3, 800c2f2 <_sbrk_r+0x1a>
 800c2f0:	6023      	str	r3, [r4, #0]
 800c2f2:	bd38      	pop	{r3, r4, r5, pc}
 800c2f4:	200004d4 	.word	0x200004d4

0800c2f8 <_write_r>:
 800c2f8:	b538      	push	{r3, r4, r5, lr}
 800c2fa:	4604      	mov	r4, r0
 800c2fc:	4d06      	ldr	r5, [pc, #24]	@ (800c318 <_write_r+0x20>)
 800c2fe:	4608      	mov	r0, r1
 800c300:	4611      	mov	r1, r2
 800c302:	2200      	movs	r2, #0
 800c304:	602a      	str	r2, [r5, #0]
 800c306:	461a      	mov	r2, r3
 800c308:	f7f6 fc69 	bl	8002bde <_write>
 800c30c:	1c43      	adds	r3, r0, #1
 800c30e:	d102      	bne.n	800c316 <_write_r+0x1e>
 800c310:	682b      	ldr	r3, [r5, #0]
 800c312:	b103      	cbz	r3, 800c316 <_write_r+0x1e>
 800c314:	6023      	str	r3, [r4, #0]
 800c316:	bd38      	pop	{r3, r4, r5, pc}
 800c318:	200004d4 	.word	0x200004d4

0800c31c <__errno>:
 800c31c:	4b01      	ldr	r3, [pc, #4]	@ (800c324 <__errno+0x8>)
 800c31e:	6818      	ldr	r0, [r3, #0]
 800c320:	4770      	bx	lr
 800c322:	bf00      	nop
 800c324:	20000020 	.word	0x20000020

0800c328 <__libc_init_array>:
 800c328:	b570      	push	{r4, r5, r6, lr}
 800c32a:	4d0d      	ldr	r5, [pc, #52]	@ (800c360 <__libc_init_array+0x38>)
 800c32c:	2600      	movs	r6, #0
 800c32e:	4c0d      	ldr	r4, [pc, #52]	@ (800c364 <__libc_init_array+0x3c>)
 800c330:	1b64      	subs	r4, r4, r5
 800c332:	10a4      	asrs	r4, r4, #2
 800c334:	42a6      	cmp	r6, r4
 800c336:	d109      	bne.n	800c34c <__libc_init_array+0x24>
 800c338:	4d0b      	ldr	r5, [pc, #44]	@ (800c368 <__libc_init_array+0x40>)
 800c33a:	2600      	movs	r6, #0
 800c33c:	4c0b      	ldr	r4, [pc, #44]	@ (800c36c <__libc_init_array+0x44>)
 800c33e:	f004 f96f 	bl	8010620 <_init>
 800c342:	1b64      	subs	r4, r4, r5
 800c344:	10a4      	asrs	r4, r4, #2
 800c346:	42a6      	cmp	r6, r4
 800c348:	d105      	bne.n	800c356 <__libc_init_array+0x2e>
 800c34a:	bd70      	pop	{r4, r5, r6, pc}
 800c34c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c350:	3601      	adds	r6, #1
 800c352:	4798      	blx	r3
 800c354:	e7ee      	b.n	800c334 <__libc_init_array+0xc>
 800c356:	f855 3b04 	ldr.w	r3, [r5], #4
 800c35a:	3601      	adds	r6, #1
 800c35c:	4798      	blx	r3
 800c35e:	e7f2      	b.n	800c346 <__libc_init_array+0x1e>
 800c360:	08010f7c 	.word	0x08010f7c
 800c364:	08010f7c 	.word	0x08010f7c
 800c368:	08010f7c 	.word	0x08010f7c
 800c36c:	08010f80 	.word	0x08010f80

0800c370 <__retarget_lock_init_recursive>:
 800c370:	4770      	bx	lr

0800c372 <__retarget_lock_acquire_recursive>:
 800c372:	4770      	bx	lr

0800c374 <__retarget_lock_release_recursive>:
 800c374:	4770      	bx	lr

0800c376 <memchr>:
 800c376:	b2c9      	uxtb	r1, r1
 800c378:	4603      	mov	r3, r0
 800c37a:	4402      	add	r2, r0
 800c37c:	b510      	push	{r4, lr}
 800c37e:	4293      	cmp	r3, r2
 800c380:	4618      	mov	r0, r3
 800c382:	d101      	bne.n	800c388 <memchr+0x12>
 800c384:	2000      	movs	r0, #0
 800c386:	e003      	b.n	800c390 <memchr+0x1a>
 800c388:	7804      	ldrb	r4, [r0, #0]
 800c38a:	3301      	adds	r3, #1
 800c38c:	428c      	cmp	r4, r1
 800c38e:	d1f6      	bne.n	800c37e <memchr+0x8>
 800c390:	bd10      	pop	{r4, pc}

0800c392 <memcpy>:
 800c392:	440a      	add	r2, r1
 800c394:	1e43      	subs	r3, r0, #1
 800c396:	4291      	cmp	r1, r2
 800c398:	d100      	bne.n	800c39c <memcpy+0xa>
 800c39a:	4770      	bx	lr
 800c39c:	b510      	push	{r4, lr}
 800c39e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3a2:	4291      	cmp	r1, r2
 800c3a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c3a8:	d1f9      	bne.n	800c39e <memcpy+0xc>
 800c3aa:	bd10      	pop	{r4, pc}

0800c3ac <nanf>:
 800c3ac:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c3b4 <nanf+0x8>
 800c3b0:	4770      	bx	lr
 800c3b2:	bf00      	nop
 800c3b4:	7fc00000 	.word	0x7fc00000

0800c3b8 <copysignf>:
 800c3b8:	ee10 2a10 	vmov	r2, s0
 800c3bc:	ee10 3a90 	vmov	r3, s1
 800c3c0:	f362 031e 	bfi	r3, r2, #0, #31
 800c3c4:	ee00 3a90 	vmov	s1, r3
 800c3c8:	eeb0 0a60 	vmov.f32	s0, s1
 800c3cc:	4770      	bx	lr

0800c3ce <quorem>:
 800c3ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3d2:	6903      	ldr	r3, [r0, #16]
 800c3d4:	4607      	mov	r7, r0
 800c3d6:	690c      	ldr	r4, [r1, #16]
 800c3d8:	42a3      	cmp	r3, r4
 800c3da:	f2c0 8083 	blt.w	800c4e4 <quorem+0x116>
 800c3de:	3c01      	subs	r4, #1
 800c3e0:	f100 0514 	add.w	r5, r0, #20
 800c3e4:	f101 0814 	add.w	r8, r1, #20
 800c3e8:	00a3      	lsls	r3, r4, #2
 800c3ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c3ee:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c3f2:	9300      	str	r3, [sp, #0]
 800c3f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c3f8:	9301      	str	r3, [sp, #4]
 800c3fa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c3fe:	3301      	adds	r3, #1
 800c400:	429a      	cmp	r2, r3
 800c402:	fbb2 f6f3 	udiv	r6, r2, r3
 800c406:	d331      	bcc.n	800c46c <quorem+0x9e>
 800c408:	f04f 0a00 	mov.w	sl, #0
 800c40c:	46c4      	mov	ip, r8
 800c40e:	46ae      	mov	lr, r5
 800c410:	46d3      	mov	fp, sl
 800c412:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c416:	b298      	uxth	r0, r3
 800c418:	45e1      	cmp	r9, ip
 800c41a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800c41e:	fb06 a000 	mla	r0, r6, r0, sl
 800c422:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800c426:	b280      	uxth	r0, r0
 800c428:	fb06 2303 	mla	r3, r6, r3, r2
 800c42c:	f8de 2000 	ldr.w	r2, [lr]
 800c430:	b292      	uxth	r2, r2
 800c432:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c436:	eba2 0200 	sub.w	r2, r2, r0
 800c43a:	b29b      	uxth	r3, r3
 800c43c:	f8de 0000 	ldr.w	r0, [lr]
 800c440:	445a      	add	r2, fp
 800c442:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c446:	b292      	uxth	r2, r2
 800c448:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c44c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c450:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c454:	f84e 2b04 	str.w	r2, [lr], #4
 800c458:	d2db      	bcs.n	800c412 <quorem+0x44>
 800c45a:	9b00      	ldr	r3, [sp, #0]
 800c45c:	58eb      	ldr	r3, [r5, r3]
 800c45e:	b92b      	cbnz	r3, 800c46c <quorem+0x9e>
 800c460:	9b01      	ldr	r3, [sp, #4]
 800c462:	3b04      	subs	r3, #4
 800c464:	429d      	cmp	r5, r3
 800c466:	461a      	mov	r2, r3
 800c468:	d330      	bcc.n	800c4cc <quorem+0xfe>
 800c46a:	613c      	str	r4, [r7, #16]
 800c46c:	4638      	mov	r0, r7
 800c46e:	f001 f917 	bl	800d6a0 <__mcmp>
 800c472:	2800      	cmp	r0, #0
 800c474:	db26      	blt.n	800c4c4 <quorem+0xf6>
 800c476:	4629      	mov	r1, r5
 800c478:	2000      	movs	r0, #0
 800c47a:	f858 2b04 	ldr.w	r2, [r8], #4
 800c47e:	f8d1 c000 	ldr.w	ip, [r1]
 800c482:	fa1f fe82 	uxth.w	lr, r2
 800c486:	45c1      	cmp	r9, r8
 800c488:	fa1f f38c 	uxth.w	r3, ip
 800c48c:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800c490:	eba3 030e 	sub.w	r3, r3, lr
 800c494:	4403      	add	r3, r0
 800c496:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c49a:	b29b      	uxth	r3, r3
 800c49c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c4a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c4a4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c4a8:	f841 3b04 	str.w	r3, [r1], #4
 800c4ac:	d2e5      	bcs.n	800c47a <quorem+0xac>
 800c4ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c4b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c4b6:	b922      	cbnz	r2, 800c4c2 <quorem+0xf4>
 800c4b8:	3b04      	subs	r3, #4
 800c4ba:	429d      	cmp	r5, r3
 800c4bc:	461a      	mov	r2, r3
 800c4be:	d30b      	bcc.n	800c4d8 <quorem+0x10a>
 800c4c0:	613c      	str	r4, [r7, #16]
 800c4c2:	3601      	adds	r6, #1
 800c4c4:	4630      	mov	r0, r6
 800c4c6:	b003      	add	sp, #12
 800c4c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4cc:	6812      	ldr	r2, [r2, #0]
 800c4ce:	3b04      	subs	r3, #4
 800c4d0:	2a00      	cmp	r2, #0
 800c4d2:	d1ca      	bne.n	800c46a <quorem+0x9c>
 800c4d4:	3c01      	subs	r4, #1
 800c4d6:	e7c5      	b.n	800c464 <quorem+0x96>
 800c4d8:	6812      	ldr	r2, [r2, #0]
 800c4da:	3b04      	subs	r3, #4
 800c4dc:	2a00      	cmp	r2, #0
 800c4de:	d1ef      	bne.n	800c4c0 <quorem+0xf2>
 800c4e0:	3c01      	subs	r4, #1
 800c4e2:	e7ea      	b.n	800c4ba <quorem+0xec>
 800c4e4:	2000      	movs	r0, #0
 800c4e6:	e7ee      	b.n	800c4c6 <quorem+0xf8>

0800c4e8 <_dtoa_r>:
 800c4e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4ec:	69c7      	ldr	r7, [r0, #28]
 800c4ee:	b097      	sub	sp, #92	@ 0x5c
 800c4f0:	4681      	mov	r9, r0
 800c4f2:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c4f4:	9107      	str	r1, [sp, #28]
 800c4f6:	920c      	str	r2, [sp, #48]	@ 0x30
 800c4f8:	9311      	str	r3, [sp, #68]	@ 0x44
 800c4fa:	ec55 4b10 	vmov	r4, r5, d0
 800c4fe:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c502:	b97f      	cbnz	r7, 800c524 <_dtoa_r+0x3c>
 800c504:	2010      	movs	r0, #16
 800c506:	f7fe fdff 	bl	800b108 <malloc>
 800c50a:	4602      	mov	r2, r0
 800c50c:	f8c9 001c 	str.w	r0, [r9, #28]
 800c510:	b920      	cbnz	r0, 800c51c <_dtoa_r+0x34>
 800c512:	4ba9      	ldr	r3, [pc, #676]	@ (800c7b8 <_dtoa_r+0x2d0>)
 800c514:	21ef      	movs	r1, #239	@ 0xef
 800c516:	48a9      	ldr	r0, [pc, #676]	@ (800c7bc <_dtoa_r+0x2d4>)
 800c518:	f002 fb7e 	bl	800ec18 <__assert_func>
 800c51c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c520:	6007      	str	r7, [r0, #0]
 800c522:	60c7      	str	r7, [r0, #12]
 800c524:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c528:	6819      	ldr	r1, [r3, #0]
 800c52a:	b159      	cbz	r1, 800c544 <_dtoa_r+0x5c>
 800c52c:	685a      	ldr	r2, [r3, #4]
 800c52e:	2301      	movs	r3, #1
 800c530:	4648      	mov	r0, r9
 800c532:	4093      	lsls	r3, r2
 800c534:	604a      	str	r2, [r1, #4]
 800c536:	608b      	str	r3, [r1, #8]
 800c538:	f000 fe32 	bl	800d1a0 <_Bfree>
 800c53c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c540:	2200      	movs	r2, #0
 800c542:	601a      	str	r2, [r3, #0]
 800c544:	1e2b      	subs	r3, r5, #0
 800c546:	bfb7      	itett	lt
 800c548:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c54c:	2300      	movge	r3, #0
 800c54e:	2201      	movlt	r2, #1
 800c550:	9305      	strlt	r3, [sp, #20]
 800c552:	bfa8      	it	ge
 800c554:	6033      	strge	r3, [r6, #0]
 800c556:	9f05      	ldr	r7, [sp, #20]
 800c558:	4b99      	ldr	r3, [pc, #612]	@ (800c7c0 <_dtoa_r+0x2d8>)
 800c55a:	bfb8      	it	lt
 800c55c:	6032      	strlt	r2, [r6, #0]
 800c55e:	43bb      	bics	r3, r7
 800c560:	d112      	bne.n	800c588 <_dtoa_r+0xa0>
 800c562:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c566:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c568:	6013      	str	r3, [r2, #0]
 800c56a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c56e:	4323      	orrs	r3, r4
 800c570:	f000 855a 	beq.w	800d028 <_dtoa_r+0xb40>
 800c574:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c576:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c7d4 <_dtoa_r+0x2ec>
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	f000 855c 	beq.w	800d038 <_dtoa_r+0xb50>
 800c580:	f10a 0303 	add.w	r3, sl, #3
 800c584:	f000 bd56 	b.w	800d034 <_dtoa_r+0xb4c>
 800c588:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c58c:	2200      	movs	r2, #0
 800c58e:	2300      	movs	r3, #0
 800c590:	ec51 0b17 	vmov	r0, r1, d7
 800c594:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c598:	f7f4 fa9a 	bl	8000ad0 <__aeabi_dcmpeq>
 800c59c:	4680      	mov	r8, r0
 800c59e:	b158      	cbz	r0, 800c5b8 <_dtoa_r+0xd0>
 800c5a0:	2301      	movs	r3, #1
 800c5a2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c5a4:	6013      	str	r3, [r2, #0]
 800c5a6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c5a8:	b113      	cbz	r3, 800c5b0 <_dtoa_r+0xc8>
 800c5aa:	4b86      	ldr	r3, [pc, #536]	@ (800c7c4 <_dtoa_r+0x2dc>)
 800c5ac:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c5ae:	6013      	str	r3, [r2, #0]
 800c5b0:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800c7d8 <_dtoa_r+0x2f0>
 800c5b4:	f000 bd40 	b.w	800d038 <_dtoa_r+0xb50>
 800c5b8:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c5bc:	aa14      	add	r2, sp, #80	@ 0x50
 800c5be:	a915      	add	r1, sp, #84	@ 0x54
 800c5c0:	4648      	mov	r0, r9
 800c5c2:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c5c6:	f001 f993 	bl	800d8f0 <__d2b>
 800c5ca:	9002      	str	r0, [sp, #8]
 800c5cc:	2e00      	cmp	r6, #0
 800c5ce:	d076      	beq.n	800c6be <_dtoa_r+0x1d6>
 800c5d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c5d2:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c5d6:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c5da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c5de:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c5e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c5e6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c5ea:	4619      	mov	r1, r3
 800c5ec:	2200      	movs	r2, #0
 800c5ee:	4b76      	ldr	r3, [pc, #472]	@ (800c7c8 <_dtoa_r+0x2e0>)
 800c5f0:	f7f3 fe4e 	bl	8000290 <__aeabi_dsub>
 800c5f4:	a36a      	add	r3, pc, #424	@ (adr r3, 800c7a0 <_dtoa_r+0x2b8>)
 800c5f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5fa:	f7f4 f801 	bl	8000600 <__aeabi_dmul>
 800c5fe:	a36a      	add	r3, pc, #424	@ (adr r3, 800c7a8 <_dtoa_r+0x2c0>)
 800c600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c604:	f7f3 fe46 	bl	8000294 <__adddf3>
 800c608:	4604      	mov	r4, r0
 800c60a:	460d      	mov	r5, r1
 800c60c:	4630      	mov	r0, r6
 800c60e:	f7f3 ff8d 	bl	800052c <__aeabi_i2d>
 800c612:	a367      	add	r3, pc, #412	@ (adr r3, 800c7b0 <_dtoa_r+0x2c8>)
 800c614:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c618:	f7f3 fff2 	bl	8000600 <__aeabi_dmul>
 800c61c:	4602      	mov	r2, r0
 800c61e:	460b      	mov	r3, r1
 800c620:	4620      	mov	r0, r4
 800c622:	4629      	mov	r1, r5
 800c624:	f7f3 fe36 	bl	8000294 <__adddf3>
 800c628:	4604      	mov	r4, r0
 800c62a:	460d      	mov	r5, r1
 800c62c:	f7f4 fa98 	bl	8000b60 <__aeabi_d2iz>
 800c630:	2200      	movs	r2, #0
 800c632:	4607      	mov	r7, r0
 800c634:	2300      	movs	r3, #0
 800c636:	4620      	mov	r0, r4
 800c638:	4629      	mov	r1, r5
 800c63a:	f7f4 fa53 	bl	8000ae4 <__aeabi_dcmplt>
 800c63e:	b140      	cbz	r0, 800c652 <_dtoa_r+0x16a>
 800c640:	4638      	mov	r0, r7
 800c642:	f7f3 ff73 	bl	800052c <__aeabi_i2d>
 800c646:	4622      	mov	r2, r4
 800c648:	462b      	mov	r3, r5
 800c64a:	f7f4 fa41 	bl	8000ad0 <__aeabi_dcmpeq>
 800c64e:	b900      	cbnz	r0, 800c652 <_dtoa_r+0x16a>
 800c650:	3f01      	subs	r7, #1
 800c652:	2f16      	cmp	r7, #22
 800c654:	d852      	bhi.n	800c6fc <_dtoa_r+0x214>
 800c656:	4b5d      	ldr	r3, [pc, #372]	@ (800c7cc <_dtoa_r+0x2e4>)
 800c658:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c65c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c664:	f7f4 fa3e 	bl	8000ae4 <__aeabi_dcmplt>
 800c668:	2800      	cmp	r0, #0
 800c66a:	d049      	beq.n	800c700 <_dtoa_r+0x218>
 800c66c:	3f01      	subs	r7, #1
 800c66e:	2300      	movs	r3, #0
 800c670:	9310      	str	r3, [sp, #64]	@ 0x40
 800c672:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c674:	1b9b      	subs	r3, r3, r6
 800c676:	1e5a      	subs	r2, r3, #1
 800c678:	bf4c      	ite	mi
 800c67a:	f1c3 0301 	rsbmi	r3, r3, #1
 800c67e:	2300      	movpl	r3, #0
 800c680:	9206      	str	r2, [sp, #24]
 800c682:	bf45      	ittet	mi
 800c684:	9300      	strmi	r3, [sp, #0]
 800c686:	2300      	movmi	r3, #0
 800c688:	9300      	strpl	r3, [sp, #0]
 800c68a:	9306      	strmi	r3, [sp, #24]
 800c68c:	2f00      	cmp	r7, #0
 800c68e:	db39      	blt.n	800c704 <_dtoa_r+0x21c>
 800c690:	9b06      	ldr	r3, [sp, #24]
 800c692:	970d      	str	r7, [sp, #52]	@ 0x34
 800c694:	443b      	add	r3, r7
 800c696:	9306      	str	r3, [sp, #24]
 800c698:	2300      	movs	r3, #0
 800c69a:	9308      	str	r3, [sp, #32]
 800c69c:	9b07      	ldr	r3, [sp, #28]
 800c69e:	2b09      	cmp	r3, #9
 800c6a0:	d863      	bhi.n	800c76a <_dtoa_r+0x282>
 800c6a2:	2b05      	cmp	r3, #5
 800c6a4:	bfc5      	ittet	gt
 800c6a6:	3b04      	subgt	r3, #4
 800c6a8:	2400      	movgt	r4, #0
 800c6aa:	2401      	movle	r4, #1
 800c6ac:	9307      	strgt	r3, [sp, #28]
 800c6ae:	9b07      	ldr	r3, [sp, #28]
 800c6b0:	3b02      	subs	r3, #2
 800c6b2:	2b03      	cmp	r3, #3
 800c6b4:	d865      	bhi.n	800c782 <_dtoa_r+0x29a>
 800c6b6:	e8df f003 	tbb	[pc, r3]
 800c6ba:	5654      	.short	0x5654
 800c6bc:	2d39      	.short	0x2d39
 800c6be:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c6c2:	441e      	add	r6, r3
 800c6c4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c6c8:	2b20      	cmp	r3, #32
 800c6ca:	bfc9      	itett	gt
 800c6cc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c6d0:	f1c3 0320 	rsble	r3, r3, #32
 800c6d4:	409f      	lslgt	r7, r3
 800c6d6:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c6da:	bfd8      	it	le
 800c6dc:	fa04 f003 	lslle.w	r0, r4, r3
 800c6e0:	f106 36ff 	add.w	r6, r6, #4294967295
 800c6e4:	bfc4      	itt	gt
 800c6e6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c6ea:	ea47 0003 	orrgt.w	r0, r7, r3
 800c6ee:	f7f3 ff0d 	bl	800050c <__aeabi_ui2d>
 800c6f2:	2201      	movs	r2, #1
 800c6f4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c6f8:	9212      	str	r2, [sp, #72]	@ 0x48
 800c6fa:	e776      	b.n	800c5ea <_dtoa_r+0x102>
 800c6fc:	2301      	movs	r3, #1
 800c6fe:	e7b7      	b.n	800c670 <_dtoa_r+0x188>
 800c700:	9010      	str	r0, [sp, #64]	@ 0x40
 800c702:	e7b6      	b.n	800c672 <_dtoa_r+0x18a>
 800c704:	9b00      	ldr	r3, [sp, #0]
 800c706:	1bdb      	subs	r3, r3, r7
 800c708:	9300      	str	r3, [sp, #0]
 800c70a:	427b      	negs	r3, r7
 800c70c:	9308      	str	r3, [sp, #32]
 800c70e:	2300      	movs	r3, #0
 800c710:	930d      	str	r3, [sp, #52]	@ 0x34
 800c712:	e7c3      	b.n	800c69c <_dtoa_r+0x1b4>
 800c714:	2301      	movs	r3, #1
 800c716:	9309      	str	r3, [sp, #36]	@ 0x24
 800c718:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c71a:	eb07 0b03 	add.w	fp, r7, r3
 800c71e:	f10b 0301 	add.w	r3, fp, #1
 800c722:	2b01      	cmp	r3, #1
 800c724:	9303      	str	r3, [sp, #12]
 800c726:	bfb8      	it	lt
 800c728:	2301      	movlt	r3, #1
 800c72a:	e006      	b.n	800c73a <_dtoa_r+0x252>
 800c72c:	2301      	movs	r3, #1
 800c72e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c730:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c732:	2b00      	cmp	r3, #0
 800c734:	dd28      	ble.n	800c788 <_dtoa_r+0x2a0>
 800c736:	469b      	mov	fp, r3
 800c738:	9303      	str	r3, [sp, #12]
 800c73a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c73e:	2100      	movs	r1, #0
 800c740:	2204      	movs	r2, #4
 800c742:	f102 0514 	add.w	r5, r2, #20
 800c746:	429d      	cmp	r5, r3
 800c748:	d926      	bls.n	800c798 <_dtoa_r+0x2b0>
 800c74a:	6041      	str	r1, [r0, #4]
 800c74c:	4648      	mov	r0, r9
 800c74e:	f000 fce7 	bl	800d120 <_Balloc>
 800c752:	4682      	mov	sl, r0
 800c754:	2800      	cmp	r0, #0
 800c756:	d141      	bne.n	800c7dc <_dtoa_r+0x2f4>
 800c758:	4b1d      	ldr	r3, [pc, #116]	@ (800c7d0 <_dtoa_r+0x2e8>)
 800c75a:	4602      	mov	r2, r0
 800c75c:	f240 11af 	movw	r1, #431	@ 0x1af
 800c760:	e6d9      	b.n	800c516 <_dtoa_r+0x2e>
 800c762:	2300      	movs	r3, #0
 800c764:	e7e3      	b.n	800c72e <_dtoa_r+0x246>
 800c766:	2300      	movs	r3, #0
 800c768:	e7d5      	b.n	800c716 <_dtoa_r+0x22e>
 800c76a:	2401      	movs	r4, #1
 800c76c:	2300      	movs	r3, #0
 800c76e:	9409      	str	r4, [sp, #36]	@ 0x24
 800c770:	9307      	str	r3, [sp, #28]
 800c772:	f04f 3bff 	mov.w	fp, #4294967295
 800c776:	2200      	movs	r2, #0
 800c778:	2312      	movs	r3, #18
 800c77a:	f8cd b00c 	str.w	fp, [sp, #12]
 800c77e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c780:	e7db      	b.n	800c73a <_dtoa_r+0x252>
 800c782:	2301      	movs	r3, #1
 800c784:	9309      	str	r3, [sp, #36]	@ 0x24
 800c786:	e7f4      	b.n	800c772 <_dtoa_r+0x28a>
 800c788:	f04f 0b01 	mov.w	fp, #1
 800c78c:	465b      	mov	r3, fp
 800c78e:	f8cd b00c 	str.w	fp, [sp, #12]
 800c792:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c796:	e7d0      	b.n	800c73a <_dtoa_r+0x252>
 800c798:	3101      	adds	r1, #1
 800c79a:	0052      	lsls	r2, r2, #1
 800c79c:	e7d1      	b.n	800c742 <_dtoa_r+0x25a>
 800c79e:	bf00      	nop
 800c7a0:	636f4361 	.word	0x636f4361
 800c7a4:	3fd287a7 	.word	0x3fd287a7
 800c7a8:	8b60c8b3 	.word	0x8b60c8b3
 800c7ac:	3fc68a28 	.word	0x3fc68a28
 800c7b0:	509f79fb 	.word	0x509f79fb
 800c7b4:	3fd34413 	.word	0x3fd34413
 800c7b8:	08010786 	.word	0x08010786
 800c7bc:	0801079d 	.word	0x0801079d
 800c7c0:	7ff00000 	.word	0x7ff00000
 800c7c4:	08010751 	.word	0x08010751
 800c7c8:	3ff80000 	.word	0x3ff80000
 800c7cc:	08010950 	.word	0x08010950
 800c7d0:	080107f5 	.word	0x080107f5
 800c7d4:	08010782 	.word	0x08010782
 800c7d8:	08010750 	.word	0x08010750
 800c7dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c7e0:	6018      	str	r0, [r3, #0]
 800c7e2:	9b03      	ldr	r3, [sp, #12]
 800c7e4:	2b0e      	cmp	r3, #14
 800c7e6:	f200 80a1 	bhi.w	800c92c <_dtoa_r+0x444>
 800c7ea:	2c00      	cmp	r4, #0
 800c7ec:	f000 809e 	beq.w	800c92c <_dtoa_r+0x444>
 800c7f0:	2f00      	cmp	r7, #0
 800c7f2:	dd33      	ble.n	800c85c <_dtoa_r+0x374>
 800c7f4:	f007 020f 	and.w	r2, r7, #15
 800c7f8:	4b9b      	ldr	r3, [pc, #620]	@ (800ca68 <_dtoa_r+0x580>)
 800c7fa:	05f8      	lsls	r0, r7, #23
 800c7fc:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c800:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c804:	ed93 7b00 	vldr	d7, [r3]
 800c808:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c80c:	d516      	bpl.n	800c83c <_dtoa_r+0x354>
 800c80e:	4b97      	ldr	r3, [pc, #604]	@ (800ca6c <_dtoa_r+0x584>)
 800c810:	f004 040f 	and.w	r4, r4, #15
 800c814:	2603      	movs	r6, #3
 800c816:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c81a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c81e:	f7f4 f819 	bl	8000854 <__aeabi_ddiv>
 800c822:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c826:	4d91      	ldr	r5, [pc, #580]	@ (800ca6c <_dtoa_r+0x584>)
 800c828:	b954      	cbnz	r4, 800c840 <_dtoa_r+0x358>
 800c82a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c82e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c832:	f7f4 f80f 	bl	8000854 <__aeabi_ddiv>
 800c836:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c83a:	e028      	b.n	800c88e <_dtoa_r+0x3a6>
 800c83c:	2602      	movs	r6, #2
 800c83e:	e7f2      	b.n	800c826 <_dtoa_r+0x33e>
 800c840:	07e1      	lsls	r1, r4, #31
 800c842:	d508      	bpl.n	800c856 <_dtoa_r+0x36e>
 800c844:	3601      	adds	r6, #1
 800c846:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c84a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c84e:	f7f3 fed7 	bl	8000600 <__aeabi_dmul>
 800c852:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c856:	1064      	asrs	r4, r4, #1
 800c858:	3508      	adds	r5, #8
 800c85a:	e7e5      	b.n	800c828 <_dtoa_r+0x340>
 800c85c:	f000 80af 	beq.w	800c9be <_dtoa_r+0x4d6>
 800c860:	427c      	negs	r4, r7
 800c862:	4b81      	ldr	r3, [pc, #516]	@ (800ca68 <_dtoa_r+0x580>)
 800c864:	4d81      	ldr	r5, [pc, #516]	@ (800ca6c <_dtoa_r+0x584>)
 800c866:	2602      	movs	r6, #2
 800c868:	f004 020f 	and.w	r2, r4, #15
 800c86c:	1124      	asrs	r4, r4, #4
 800c86e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c872:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c87a:	f7f3 fec1 	bl	8000600 <__aeabi_dmul>
 800c87e:	2300      	movs	r3, #0
 800c880:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c884:	2c00      	cmp	r4, #0
 800c886:	f040 808f 	bne.w	800c9a8 <_dtoa_r+0x4c0>
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d1d3      	bne.n	800c836 <_dtoa_r+0x34e>
 800c88e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c890:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c894:	2b00      	cmp	r3, #0
 800c896:	f000 8094 	beq.w	800c9c2 <_dtoa_r+0x4da>
 800c89a:	2200      	movs	r2, #0
 800c89c:	4b74      	ldr	r3, [pc, #464]	@ (800ca70 <_dtoa_r+0x588>)
 800c89e:	4620      	mov	r0, r4
 800c8a0:	4629      	mov	r1, r5
 800c8a2:	f7f4 f91f 	bl	8000ae4 <__aeabi_dcmplt>
 800c8a6:	2800      	cmp	r0, #0
 800c8a8:	f000 808b 	beq.w	800c9c2 <_dtoa_r+0x4da>
 800c8ac:	9b03      	ldr	r3, [sp, #12]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	f000 8087 	beq.w	800c9c2 <_dtoa_r+0x4da>
 800c8b4:	f1bb 0f00 	cmp.w	fp, #0
 800c8b8:	dd34      	ble.n	800c924 <_dtoa_r+0x43c>
 800c8ba:	4620      	mov	r0, r4
 800c8bc:	f107 38ff 	add.w	r8, r7, #4294967295
 800c8c0:	3601      	adds	r6, #1
 800c8c2:	465c      	mov	r4, fp
 800c8c4:	2200      	movs	r2, #0
 800c8c6:	4b6b      	ldr	r3, [pc, #428]	@ (800ca74 <_dtoa_r+0x58c>)
 800c8c8:	4629      	mov	r1, r5
 800c8ca:	f7f3 fe99 	bl	8000600 <__aeabi_dmul>
 800c8ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c8d2:	4630      	mov	r0, r6
 800c8d4:	f7f3 fe2a 	bl	800052c <__aeabi_i2d>
 800c8d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c8dc:	f7f3 fe90 	bl	8000600 <__aeabi_dmul>
 800c8e0:	2200      	movs	r2, #0
 800c8e2:	4b65      	ldr	r3, [pc, #404]	@ (800ca78 <_dtoa_r+0x590>)
 800c8e4:	f7f3 fcd6 	bl	8000294 <__adddf3>
 800c8e8:	4605      	mov	r5, r0
 800c8ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c8ee:	2c00      	cmp	r4, #0
 800c8f0:	d16a      	bne.n	800c9c8 <_dtoa_r+0x4e0>
 800c8f2:	2200      	movs	r2, #0
 800c8f4:	4b61      	ldr	r3, [pc, #388]	@ (800ca7c <_dtoa_r+0x594>)
 800c8f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c8fa:	f7f3 fcc9 	bl	8000290 <__aeabi_dsub>
 800c8fe:	4602      	mov	r2, r0
 800c900:	460b      	mov	r3, r1
 800c902:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c906:	462a      	mov	r2, r5
 800c908:	4633      	mov	r3, r6
 800c90a:	f7f4 f909 	bl	8000b20 <__aeabi_dcmpgt>
 800c90e:	2800      	cmp	r0, #0
 800c910:	f040 8298 	bne.w	800ce44 <_dtoa_r+0x95c>
 800c914:	462a      	mov	r2, r5
 800c916:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c91a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c91e:	f7f4 f8e1 	bl	8000ae4 <__aeabi_dcmplt>
 800c922:	bb38      	cbnz	r0, 800c974 <_dtoa_r+0x48c>
 800c924:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c928:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c92c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c92e:	2b00      	cmp	r3, #0
 800c930:	f2c0 8157 	blt.w	800cbe2 <_dtoa_r+0x6fa>
 800c934:	2f0e      	cmp	r7, #14
 800c936:	f300 8154 	bgt.w	800cbe2 <_dtoa_r+0x6fa>
 800c93a:	4b4b      	ldr	r3, [pc, #300]	@ (800ca68 <_dtoa_r+0x580>)
 800c93c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c940:	ed93 7b00 	vldr	d7, [r3]
 800c944:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c946:	2b00      	cmp	r3, #0
 800c948:	ed8d 7b00 	vstr	d7, [sp]
 800c94c:	f280 80e5 	bge.w	800cb1a <_dtoa_r+0x632>
 800c950:	9b03      	ldr	r3, [sp, #12]
 800c952:	2b00      	cmp	r3, #0
 800c954:	f300 80e1 	bgt.w	800cb1a <_dtoa_r+0x632>
 800c958:	d10c      	bne.n	800c974 <_dtoa_r+0x48c>
 800c95a:	2200      	movs	r2, #0
 800c95c:	4b47      	ldr	r3, [pc, #284]	@ (800ca7c <_dtoa_r+0x594>)
 800c95e:	ec51 0b17 	vmov	r0, r1, d7
 800c962:	f7f3 fe4d 	bl	8000600 <__aeabi_dmul>
 800c966:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c96a:	f7f4 f8cf 	bl	8000b0c <__aeabi_dcmpge>
 800c96e:	2800      	cmp	r0, #0
 800c970:	f000 8266 	beq.w	800ce40 <_dtoa_r+0x958>
 800c974:	2400      	movs	r4, #0
 800c976:	4625      	mov	r5, r4
 800c978:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c97a:	4656      	mov	r6, sl
 800c97c:	ea6f 0803 	mvn.w	r8, r3
 800c980:	2700      	movs	r7, #0
 800c982:	4621      	mov	r1, r4
 800c984:	4648      	mov	r0, r9
 800c986:	f000 fc0b 	bl	800d1a0 <_Bfree>
 800c98a:	2d00      	cmp	r5, #0
 800c98c:	f000 80bd 	beq.w	800cb0a <_dtoa_r+0x622>
 800c990:	b12f      	cbz	r7, 800c99e <_dtoa_r+0x4b6>
 800c992:	42af      	cmp	r7, r5
 800c994:	d003      	beq.n	800c99e <_dtoa_r+0x4b6>
 800c996:	4639      	mov	r1, r7
 800c998:	4648      	mov	r0, r9
 800c99a:	f000 fc01 	bl	800d1a0 <_Bfree>
 800c99e:	4629      	mov	r1, r5
 800c9a0:	4648      	mov	r0, r9
 800c9a2:	f000 fbfd 	bl	800d1a0 <_Bfree>
 800c9a6:	e0b0      	b.n	800cb0a <_dtoa_r+0x622>
 800c9a8:	07e2      	lsls	r2, r4, #31
 800c9aa:	d505      	bpl.n	800c9b8 <_dtoa_r+0x4d0>
 800c9ac:	3601      	adds	r6, #1
 800c9ae:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c9b2:	f7f3 fe25 	bl	8000600 <__aeabi_dmul>
 800c9b6:	2301      	movs	r3, #1
 800c9b8:	1064      	asrs	r4, r4, #1
 800c9ba:	3508      	adds	r5, #8
 800c9bc:	e762      	b.n	800c884 <_dtoa_r+0x39c>
 800c9be:	2602      	movs	r6, #2
 800c9c0:	e765      	b.n	800c88e <_dtoa_r+0x3a6>
 800c9c2:	46b8      	mov	r8, r7
 800c9c4:	9c03      	ldr	r4, [sp, #12]
 800c9c6:	e784      	b.n	800c8d2 <_dtoa_r+0x3ea>
 800c9c8:	4b27      	ldr	r3, [pc, #156]	@ (800ca68 <_dtoa_r+0x580>)
 800c9ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c9cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c9d0:	4454      	add	r4, sl
 800c9d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c9d6:	2900      	cmp	r1, #0
 800c9d8:	d054      	beq.n	800ca84 <_dtoa_r+0x59c>
 800c9da:	2000      	movs	r0, #0
 800c9dc:	4928      	ldr	r1, [pc, #160]	@ (800ca80 <_dtoa_r+0x598>)
 800c9de:	f7f3 ff39 	bl	8000854 <__aeabi_ddiv>
 800c9e2:	4633      	mov	r3, r6
 800c9e4:	4656      	mov	r6, sl
 800c9e6:	462a      	mov	r2, r5
 800c9e8:	f7f3 fc52 	bl	8000290 <__aeabi_dsub>
 800c9ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c9f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c9f4:	f7f4 f8b4 	bl	8000b60 <__aeabi_d2iz>
 800c9f8:	4605      	mov	r5, r0
 800c9fa:	f7f3 fd97 	bl	800052c <__aeabi_i2d>
 800c9fe:	4602      	mov	r2, r0
 800ca00:	460b      	mov	r3, r1
 800ca02:	3530      	adds	r5, #48	@ 0x30
 800ca04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca08:	f7f3 fc42 	bl	8000290 <__aeabi_dsub>
 800ca0c:	4602      	mov	r2, r0
 800ca0e:	460b      	mov	r3, r1
 800ca10:	f806 5b01 	strb.w	r5, [r6], #1
 800ca14:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ca18:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ca1c:	f7f4 f862 	bl	8000ae4 <__aeabi_dcmplt>
 800ca20:	2800      	cmp	r0, #0
 800ca22:	d172      	bne.n	800cb0a <_dtoa_r+0x622>
 800ca24:	2000      	movs	r0, #0
 800ca26:	4912      	ldr	r1, [pc, #72]	@ (800ca70 <_dtoa_r+0x588>)
 800ca28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca2c:	f7f3 fc30 	bl	8000290 <__aeabi_dsub>
 800ca30:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ca34:	f7f4 f856 	bl	8000ae4 <__aeabi_dcmplt>
 800ca38:	2800      	cmp	r0, #0
 800ca3a:	f040 80b4 	bne.w	800cba6 <_dtoa_r+0x6be>
 800ca3e:	42a6      	cmp	r6, r4
 800ca40:	f43f af70 	beq.w	800c924 <_dtoa_r+0x43c>
 800ca44:	2200      	movs	r2, #0
 800ca46:	4b0b      	ldr	r3, [pc, #44]	@ (800ca74 <_dtoa_r+0x58c>)
 800ca48:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ca4c:	f7f3 fdd8 	bl	8000600 <__aeabi_dmul>
 800ca50:	2200      	movs	r2, #0
 800ca52:	4b08      	ldr	r3, [pc, #32]	@ (800ca74 <_dtoa_r+0x58c>)
 800ca54:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ca58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca5c:	f7f3 fdd0 	bl	8000600 <__aeabi_dmul>
 800ca60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca64:	e7c4      	b.n	800c9f0 <_dtoa_r+0x508>
 800ca66:	bf00      	nop
 800ca68:	08010950 	.word	0x08010950
 800ca6c:	08010928 	.word	0x08010928
 800ca70:	3ff00000 	.word	0x3ff00000
 800ca74:	40240000 	.word	0x40240000
 800ca78:	401c0000 	.word	0x401c0000
 800ca7c:	40140000 	.word	0x40140000
 800ca80:	3fe00000 	.word	0x3fe00000
 800ca84:	4631      	mov	r1, r6
 800ca86:	4656      	mov	r6, sl
 800ca88:	4628      	mov	r0, r5
 800ca8a:	f7f3 fdb9 	bl	8000600 <__aeabi_dmul>
 800ca8e:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ca90:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ca94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca98:	f7f4 f862 	bl	8000b60 <__aeabi_d2iz>
 800ca9c:	4605      	mov	r5, r0
 800ca9e:	f7f3 fd45 	bl	800052c <__aeabi_i2d>
 800caa2:	4602      	mov	r2, r0
 800caa4:	3530      	adds	r5, #48	@ 0x30
 800caa6:	460b      	mov	r3, r1
 800caa8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800caac:	f7f3 fbf0 	bl	8000290 <__aeabi_dsub>
 800cab0:	f806 5b01 	strb.w	r5, [r6], #1
 800cab4:	4602      	mov	r2, r0
 800cab6:	460b      	mov	r3, r1
 800cab8:	42a6      	cmp	r6, r4
 800caba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cabe:	f04f 0200 	mov.w	r2, #0
 800cac2:	d124      	bne.n	800cb0e <_dtoa_r+0x626>
 800cac4:	4baf      	ldr	r3, [pc, #700]	@ (800cd84 <_dtoa_r+0x89c>)
 800cac6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800caca:	f7f3 fbe3 	bl	8000294 <__adddf3>
 800cace:	4602      	mov	r2, r0
 800cad0:	460b      	mov	r3, r1
 800cad2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cad6:	f7f4 f823 	bl	8000b20 <__aeabi_dcmpgt>
 800cada:	2800      	cmp	r0, #0
 800cadc:	d163      	bne.n	800cba6 <_dtoa_r+0x6be>
 800cade:	2000      	movs	r0, #0
 800cae0:	49a8      	ldr	r1, [pc, #672]	@ (800cd84 <_dtoa_r+0x89c>)
 800cae2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cae6:	f7f3 fbd3 	bl	8000290 <__aeabi_dsub>
 800caea:	4602      	mov	r2, r0
 800caec:	460b      	mov	r3, r1
 800caee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800caf2:	f7f3 fff7 	bl	8000ae4 <__aeabi_dcmplt>
 800caf6:	2800      	cmp	r0, #0
 800caf8:	f43f af14 	beq.w	800c924 <_dtoa_r+0x43c>
 800cafc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800cafe:	1e73      	subs	r3, r6, #1
 800cb00:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cb02:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cb06:	2b30      	cmp	r3, #48	@ 0x30
 800cb08:	d0f8      	beq.n	800cafc <_dtoa_r+0x614>
 800cb0a:	4647      	mov	r7, r8
 800cb0c:	e03b      	b.n	800cb86 <_dtoa_r+0x69e>
 800cb0e:	4b9e      	ldr	r3, [pc, #632]	@ (800cd88 <_dtoa_r+0x8a0>)
 800cb10:	f7f3 fd76 	bl	8000600 <__aeabi_dmul>
 800cb14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb18:	e7bc      	b.n	800ca94 <_dtoa_r+0x5ac>
 800cb1a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cb1e:	4656      	mov	r6, sl
 800cb20:	4620      	mov	r0, r4
 800cb22:	4629      	mov	r1, r5
 800cb24:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb28:	f7f3 fe94 	bl	8000854 <__aeabi_ddiv>
 800cb2c:	f7f4 f818 	bl	8000b60 <__aeabi_d2iz>
 800cb30:	4680      	mov	r8, r0
 800cb32:	f7f3 fcfb 	bl	800052c <__aeabi_i2d>
 800cb36:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb3a:	f7f3 fd61 	bl	8000600 <__aeabi_dmul>
 800cb3e:	4602      	mov	r2, r0
 800cb40:	4620      	mov	r0, r4
 800cb42:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cb46:	460b      	mov	r3, r1
 800cb48:	4629      	mov	r1, r5
 800cb4a:	f7f3 fba1 	bl	8000290 <__aeabi_dsub>
 800cb4e:	9d03      	ldr	r5, [sp, #12]
 800cb50:	f806 4b01 	strb.w	r4, [r6], #1
 800cb54:	eba6 040a 	sub.w	r4, r6, sl
 800cb58:	4602      	mov	r2, r0
 800cb5a:	460b      	mov	r3, r1
 800cb5c:	42a5      	cmp	r5, r4
 800cb5e:	d133      	bne.n	800cbc8 <_dtoa_r+0x6e0>
 800cb60:	f7f3 fb98 	bl	8000294 <__adddf3>
 800cb64:	4604      	mov	r4, r0
 800cb66:	460d      	mov	r5, r1
 800cb68:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb6c:	f7f3 ffd8 	bl	8000b20 <__aeabi_dcmpgt>
 800cb70:	b9c0      	cbnz	r0, 800cba4 <_dtoa_r+0x6bc>
 800cb72:	4620      	mov	r0, r4
 800cb74:	4629      	mov	r1, r5
 800cb76:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb7a:	f7f3 ffa9 	bl	8000ad0 <__aeabi_dcmpeq>
 800cb7e:	b110      	cbz	r0, 800cb86 <_dtoa_r+0x69e>
 800cb80:	f018 0f01 	tst.w	r8, #1
 800cb84:	d10e      	bne.n	800cba4 <_dtoa_r+0x6bc>
 800cb86:	9902      	ldr	r1, [sp, #8]
 800cb88:	4648      	mov	r0, r9
 800cb8a:	f000 fb09 	bl	800d1a0 <_Bfree>
 800cb8e:	2300      	movs	r3, #0
 800cb90:	3701      	adds	r7, #1
 800cb92:	7033      	strb	r3, [r6, #0]
 800cb94:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cb96:	601f      	str	r7, [r3, #0]
 800cb98:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	f000 824c 	beq.w	800d038 <_dtoa_r+0xb50>
 800cba0:	601e      	str	r6, [r3, #0]
 800cba2:	e249      	b.n	800d038 <_dtoa_r+0xb50>
 800cba4:	46b8      	mov	r8, r7
 800cba6:	4633      	mov	r3, r6
 800cba8:	461e      	mov	r6, r3
 800cbaa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cbae:	2a39      	cmp	r2, #57	@ 0x39
 800cbb0:	d106      	bne.n	800cbc0 <_dtoa_r+0x6d8>
 800cbb2:	459a      	cmp	sl, r3
 800cbb4:	d1f8      	bne.n	800cba8 <_dtoa_r+0x6c0>
 800cbb6:	2230      	movs	r2, #48	@ 0x30
 800cbb8:	f108 0801 	add.w	r8, r8, #1
 800cbbc:	f88a 2000 	strb.w	r2, [sl]
 800cbc0:	781a      	ldrb	r2, [r3, #0]
 800cbc2:	3201      	adds	r2, #1
 800cbc4:	701a      	strb	r2, [r3, #0]
 800cbc6:	e7a0      	b.n	800cb0a <_dtoa_r+0x622>
 800cbc8:	2200      	movs	r2, #0
 800cbca:	4b6f      	ldr	r3, [pc, #444]	@ (800cd88 <_dtoa_r+0x8a0>)
 800cbcc:	f7f3 fd18 	bl	8000600 <__aeabi_dmul>
 800cbd0:	2200      	movs	r2, #0
 800cbd2:	2300      	movs	r3, #0
 800cbd4:	4604      	mov	r4, r0
 800cbd6:	460d      	mov	r5, r1
 800cbd8:	f7f3 ff7a 	bl	8000ad0 <__aeabi_dcmpeq>
 800cbdc:	2800      	cmp	r0, #0
 800cbde:	d09f      	beq.n	800cb20 <_dtoa_r+0x638>
 800cbe0:	e7d1      	b.n	800cb86 <_dtoa_r+0x69e>
 800cbe2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cbe4:	2a00      	cmp	r2, #0
 800cbe6:	f000 80ea 	beq.w	800cdbe <_dtoa_r+0x8d6>
 800cbea:	9a07      	ldr	r2, [sp, #28]
 800cbec:	2a01      	cmp	r2, #1
 800cbee:	f300 80cd 	bgt.w	800cd8c <_dtoa_r+0x8a4>
 800cbf2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cbf4:	2a00      	cmp	r2, #0
 800cbf6:	f000 80c1 	beq.w	800cd7c <_dtoa_r+0x894>
 800cbfa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cbfe:	9c08      	ldr	r4, [sp, #32]
 800cc00:	9e00      	ldr	r6, [sp, #0]
 800cc02:	9a00      	ldr	r2, [sp, #0]
 800cc04:	2101      	movs	r1, #1
 800cc06:	4648      	mov	r0, r9
 800cc08:	441a      	add	r2, r3
 800cc0a:	9200      	str	r2, [sp, #0]
 800cc0c:	9a06      	ldr	r2, [sp, #24]
 800cc0e:	441a      	add	r2, r3
 800cc10:	9206      	str	r2, [sp, #24]
 800cc12:	f000 fbc5 	bl	800d3a0 <__i2b>
 800cc16:	4605      	mov	r5, r0
 800cc18:	b166      	cbz	r6, 800cc34 <_dtoa_r+0x74c>
 800cc1a:	9b06      	ldr	r3, [sp, #24]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	dd09      	ble.n	800cc34 <_dtoa_r+0x74c>
 800cc20:	42b3      	cmp	r3, r6
 800cc22:	9a00      	ldr	r2, [sp, #0]
 800cc24:	bfa8      	it	ge
 800cc26:	4633      	movge	r3, r6
 800cc28:	1ad2      	subs	r2, r2, r3
 800cc2a:	1af6      	subs	r6, r6, r3
 800cc2c:	9200      	str	r2, [sp, #0]
 800cc2e:	9a06      	ldr	r2, [sp, #24]
 800cc30:	1ad3      	subs	r3, r2, r3
 800cc32:	9306      	str	r3, [sp, #24]
 800cc34:	9b08      	ldr	r3, [sp, #32]
 800cc36:	b30b      	cbz	r3, 800cc7c <_dtoa_r+0x794>
 800cc38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	f000 80c6 	beq.w	800cdcc <_dtoa_r+0x8e4>
 800cc40:	2c00      	cmp	r4, #0
 800cc42:	f000 80c0 	beq.w	800cdc6 <_dtoa_r+0x8de>
 800cc46:	4629      	mov	r1, r5
 800cc48:	4622      	mov	r2, r4
 800cc4a:	4648      	mov	r0, r9
 800cc4c:	f000 fc62 	bl	800d514 <__pow5mult>
 800cc50:	9a02      	ldr	r2, [sp, #8]
 800cc52:	4601      	mov	r1, r0
 800cc54:	4605      	mov	r5, r0
 800cc56:	4648      	mov	r0, r9
 800cc58:	f000 fbb8 	bl	800d3cc <__multiply>
 800cc5c:	9902      	ldr	r1, [sp, #8]
 800cc5e:	4680      	mov	r8, r0
 800cc60:	4648      	mov	r0, r9
 800cc62:	f000 fa9d 	bl	800d1a0 <_Bfree>
 800cc66:	9b08      	ldr	r3, [sp, #32]
 800cc68:	1b1b      	subs	r3, r3, r4
 800cc6a:	9308      	str	r3, [sp, #32]
 800cc6c:	f000 80b1 	beq.w	800cdd2 <_dtoa_r+0x8ea>
 800cc70:	9a08      	ldr	r2, [sp, #32]
 800cc72:	4641      	mov	r1, r8
 800cc74:	4648      	mov	r0, r9
 800cc76:	f000 fc4d 	bl	800d514 <__pow5mult>
 800cc7a:	9002      	str	r0, [sp, #8]
 800cc7c:	2101      	movs	r1, #1
 800cc7e:	4648      	mov	r0, r9
 800cc80:	f000 fb8e 	bl	800d3a0 <__i2b>
 800cc84:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cc86:	4604      	mov	r4, r0
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	f000 81d9 	beq.w	800d040 <_dtoa_r+0xb58>
 800cc8e:	461a      	mov	r2, r3
 800cc90:	4601      	mov	r1, r0
 800cc92:	4648      	mov	r0, r9
 800cc94:	f000 fc3e 	bl	800d514 <__pow5mult>
 800cc98:	9b07      	ldr	r3, [sp, #28]
 800cc9a:	4604      	mov	r4, r0
 800cc9c:	2b01      	cmp	r3, #1
 800cc9e:	f300 809f 	bgt.w	800cde0 <_dtoa_r+0x8f8>
 800cca2:	9b04      	ldr	r3, [sp, #16]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	f040 8097 	bne.w	800cdd8 <_dtoa_r+0x8f0>
 800ccaa:	9b05      	ldr	r3, [sp, #20]
 800ccac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	f040 8093 	bne.w	800cddc <_dtoa_r+0x8f4>
 800ccb6:	9b05      	ldr	r3, [sp, #20]
 800ccb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ccbc:	0d1b      	lsrs	r3, r3, #20
 800ccbe:	051b      	lsls	r3, r3, #20
 800ccc0:	b133      	cbz	r3, 800ccd0 <_dtoa_r+0x7e8>
 800ccc2:	9b00      	ldr	r3, [sp, #0]
 800ccc4:	3301      	adds	r3, #1
 800ccc6:	9300      	str	r3, [sp, #0]
 800ccc8:	9b06      	ldr	r3, [sp, #24]
 800ccca:	3301      	adds	r3, #1
 800cccc:	9306      	str	r3, [sp, #24]
 800ccce:	2301      	movs	r3, #1
 800ccd0:	9308      	str	r3, [sp, #32]
 800ccd2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	f000 81b9 	beq.w	800d04c <_dtoa_r+0xb64>
 800ccda:	6923      	ldr	r3, [r4, #16]
 800ccdc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cce0:	6918      	ldr	r0, [r3, #16]
 800cce2:	f000 fb11 	bl	800d308 <__hi0bits>
 800cce6:	f1c0 0020 	rsb	r0, r0, #32
 800ccea:	9b06      	ldr	r3, [sp, #24]
 800ccec:	4418      	add	r0, r3
 800ccee:	f010 001f 	ands.w	r0, r0, #31
 800ccf2:	f000 8082 	beq.w	800cdfa <_dtoa_r+0x912>
 800ccf6:	f1c0 0320 	rsb	r3, r0, #32
 800ccfa:	2b04      	cmp	r3, #4
 800ccfc:	dd73      	ble.n	800cde6 <_dtoa_r+0x8fe>
 800ccfe:	f1c0 001c 	rsb	r0, r0, #28
 800cd02:	9b00      	ldr	r3, [sp, #0]
 800cd04:	4403      	add	r3, r0
 800cd06:	4406      	add	r6, r0
 800cd08:	9300      	str	r3, [sp, #0]
 800cd0a:	9b06      	ldr	r3, [sp, #24]
 800cd0c:	4403      	add	r3, r0
 800cd0e:	9306      	str	r3, [sp, #24]
 800cd10:	9b00      	ldr	r3, [sp, #0]
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	dd05      	ble.n	800cd22 <_dtoa_r+0x83a>
 800cd16:	461a      	mov	r2, r3
 800cd18:	9902      	ldr	r1, [sp, #8]
 800cd1a:	4648      	mov	r0, r9
 800cd1c:	f000 fc54 	bl	800d5c8 <__lshift>
 800cd20:	9002      	str	r0, [sp, #8]
 800cd22:	9b06      	ldr	r3, [sp, #24]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	dd05      	ble.n	800cd34 <_dtoa_r+0x84c>
 800cd28:	4621      	mov	r1, r4
 800cd2a:	461a      	mov	r2, r3
 800cd2c:	4648      	mov	r0, r9
 800cd2e:	f000 fc4b 	bl	800d5c8 <__lshift>
 800cd32:	4604      	mov	r4, r0
 800cd34:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d061      	beq.n	800cdfe <_dtoa_r+0x916>
 800cd3a:	4621      	mov	r1, r4
 800cd3c:	9802      	ldr	r0, [sp, #8]
 800cd3e:	f000 fcaf 	bl	800d6a0 <__mcmp>
 800cd42:	2800      	cmp	r0, #0
 800cd44:	da5b      	bge.n	800cdfe <_dtoa_r+0x916>
 800cd46:	2300      	movs	r3, #0
 800cd48:	220a      	movs	r2, #10
 800cd4a:	9902      	ldr	r1, [sp, #8]
 800cd4c:	4648      	mov	r0, r9
 800cd4e:	f000 fa49 	bl	800d1e4 <__multadd>
 800cd52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd54:	f107 38ff 	add.w	r8, r7, #4294967295
 800cd58:	9002      	str	r0, [sp, #8]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	f000 8178 	beq.w	800d050 <_dtoa_r+0xb68>
 800cd60:	4629      	mov	r1, r5
 800cd62:	2300      	movs	r3, #0
 800cd64:	220a      	movs	r2, #10
 800cd66:	4648      	mov	r0, r9
 800cd68:	f000 fa3c 	bl	800d1e4 <__multadd>
 800cd6c:	f1bb 0f00 	cmp.w	fp, #0
 800cd70:	4605      	mov	r5, r0
 800cd72:	dc6f      	bgt.n	800ce54 <_dtoa_r+0x96c>
 800cd74:	9b07      	ldr	r3, [sp, #28]
 800cd76:	2b02      	cmp	r3, #2
 800cd78:	dc49      	bgt.n	800ce0e <_dtoa_r+0x926>
 800cd7a:	e06b      	b.n	800ce54 <_dtoa_r+0x96c>
 800cd7c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cd7e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cd82:	e73c      	b.n	800cbfe <_dtoa_r+0x716>
 800cd84:	3fe00000 	.word	0x3fe00000
 800cd88:	40240000 	.word	0x40240000
 800cd8c:	9b03      	ldr	r3, [sp, #12]
 800cd8e:	1e5c      	subs	r4, r3, #1
 800cd90:	9b08      	ldr	r3, [sp, #32]
 800cd92:	42a3      	cmp	r3, r4
 800cd94:	db09      	blt.n	800cdaa <_dtoa_r+0x8c2>
 800cd96:	1b1c      	subs	r4, r3, r4
 800cd98:	9b03      	ldr	r3, [sp, #12]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	f6bf af30 	bge.w	800cc00 <_dtoa_r+0x718>
 800cda0:	9b00      	ldr	r3, [sp, #0]
 800cda2:	9a03      	ldr	r2, [sp, #12]
 800cda4:	1a9e      	subs	r6, r3, r2
 800cda6:	2300      	movs	r3, #0
 800cda8:	e72b      	b.n	800cc02 <_dtoa_r+0x71a>
 800cdaa:	9b08      	ldr	r3, [sp, #32]
 800cdac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cdae:	1ae3      	subs	r3, r4, r3
 800cdb0:	9408      	str	r4, [sp, #32]
 800cdb2:	9e00      	ldr	r6, [sp, #0]
 800cdb4:	2400      	movs	r4, #0
 800cdb6:	441a      	add	r2, r3
 800cdb8:	9b03      	ldr	r3, [sp, #12]
 800cdba:	920d      	str	r2, [sp, #52]	@ 0x34
 800cdbc:	e721      	b.n	800cc02 <_dtoa_r+0x71a>
 800cdbe:	9c08      	ldr	r4, [sp, #32]
 800cdc0:	9e00      	ldr	r6, [sp, #0]
 800cdc2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800cdc4:	e728      	b.n	800cc18 <_dtoa_r+0x730>
 800cdc6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800cdca:	e751      	b.n	800cc70 <_dtoa_r+0x788>
 800cdcc:	9a08      	ldr	r2, [sp, #32]
 800cdce:	9902      	ldr	r1, [sp, #8]
 800cdd0:	e750      	b.n	800cc74 <_dtoa_r+0x78c>
 800cdd2:	f8cd 8008 	str.w	r8, [sp, #8]
 800cdd6:	e751      	b.n	800cc7c <_dtoa_r+0x794>
 800cdd8:	2300      	movs	r3, #0
 800cdda:	e779      	b.n	800ccd0 <_dtoa_r+0x7e8>
 800cddc:	9b04      	ldr	r3, [sp, #16]
 800cdde:	e777      	b.n	800ccd0 <_dtoa_r+0x7e8>
 800cde0:	2300      	movs	r3, #0
 800cde2:	9308      	str	r3, [sp, #32]
 800cde4:	e779      	b.n	800ccda <_dtoa_r+0x7f2>
 800cde6:	d093      	beq.n	800cd10 <_dtoa_r+0x828>
 800cde8:	331c      	adds	r3, #28
 800cdea:	9a00      	ldr	r2, [sp, #0]
 800cdec:	441a      	add	r2, r3
 800cdee:	441e      	add	r6, r3
 800cdf0:	9200      	str	r2, [sp, #0]
 800cdf2:	9a06      	ldr	r2, [sp, #24]
 800cdf4:	441a      	add	r2, r3
 800cdf6:	9206      	str	r2, [sp, #24]
 800cdf8:	e78a      	b.n	800cd10 <_dtoa_r+0x828>
 800cdfa:	4603      	mov	r3, r0
 800cdfc:	e7f4      	b.n	800cde8 <_dtoa_r+0x900>
 800cdfe:	9b03      	ldr	r3, [sp, #12]
 800ce00:	46b8      	mov	r8, r7
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	dc20      	bgt.n	800ce48 <_dtoa_r+0x960>
 800ce06:	469b      	mov	fp, r3
 800ce08:	9b07      	ldr	r3, [sp, #28]
 800ce0a:	2b02      	cmp	r3, #2
 800ce0c:	dd1e      	ble.n	800ce4c <_dtoa_r+0x964>
 800ce0e:	f1bb 0f00 	cmp.w	fp, #0
 800ce12:	f47f adb1 	bne.w	800c978 <_dtoa_r+0x490>
 800ce16:	4621      	mov	r1, r4
 800ce18:	465b      	mov	r3, fp
 800ce1a:	2205      	movs	r2, #5
 800ce1c:	4648      	mov	r0, r9
 800ce1e:	f000 f9e1 	bl	800d1e4 <__multadd>
 800ce22:	4601      	mov	r1, r0
 800ce24:	4604      	mov	r4, r0
 800ce26:	9802      	ldr	r0, [sp, #8]
 800ce28:	f000 fc3a 	bl	800d6a0 <__mcmp>
 800ce2c:	2800      	cmp	r0, #0
 800ce2e:	f77f ada3 	ble.w	800c978 <_dtoa_r+0x490>
 800ce32:	4656      	mov	r6, sl
 800ce34:	2331      	movs	r3, #49	@ 0x31
 800ce36:	f108 0801 	add.w	r8, r8, #1
 800ce3a:	f806 3b01 	strb.w	r3, [r6], #1
 800ce3e:	e59f      	b.n	800c980 <_dtoa_r+0x498>
 800ce40:	46b8      	mov	r8, r7
 800ce42:	9c03      	ldr	r4, [sp, #12]
 800ce44:	4625      	mov	r5, r4
 800ce46:	e7f4      	b.n	800ce32 <_dtoa_r+0x94a>
 800ce48:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ce4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	f000 8102 	beq.w	800d058 <_dtoa_r+0xb70>
 800ce54:	2e00      	cmp	r6, #0
 800ce56:	dd05      	ble.n	800ce64 <_dtoa_r+0x97c>
 800ce58:	4629      	mov	r1, r5
 800ce5a:	4632      	mov	r2, r6
 800ce5c:	4648      	mov	r0, r9
 800ce5e:	f000 fbb3 	bl	800d5c8 <__lshift>
 800ce62:	4605      	mov	r5, r0
 800ce64:	9b08      	ldr	r3, [sp, #32]
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d05c      	beq.n	800cf24 <_dtoa_r+0xa3c>
 800ce6a:	6869      	ldr	r1, [r5, #4]
 800ce6c:	4648      	mov	r0, r9
 800ce6e:	f000 f957 	bl	800d120 <_Balloc>
 800ce72:	4606      	mov	r6, r0
 800ce74:	b928      	cbnz	r0, 800ce82 <_dtoa_r+0x99a>
 800ce76:	4b83      	ldr	r3, [pc, #524]	@ (800d084 <_dtoa_r+0xb9c>)
 800ce78:	4602      	mov	r2, r0
 800ce7a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ce7e:	f7ff bb4a 	b.w	800c516 <_dtoa_r+0x2e>
 800ce82:	692a      	ldr	r2, [r5, #16]
 800ce84:	f105 010c 	add.w	r1, r5, #12
 800ce88:	300c      	adds	r0, #12
 800ce8a:	3202      	adds	r2, #2
 800ce8c:	0092      	lsls	r2, r2, #2
 800ce8e:	f7ff fa80 	bl	800c392 <memcpy>
 800ce92:	2201      	movs	r2, #1
 800ce94:	4631      	mov	r1, r6
 800ce96:	4648      	mov	r0, r9
 800ce98:	f000 fb96 	bl	800d5c8 <__lshift>
 800ce9c:	f10a 0301 	add.w	r3, sl, #1
 800cea0:	462f      	mov	r7, r5
 800cea2:	4605      	mov	r5, r0
 800cea4:	9300      	str	r3, [sp, #0]
 800cea6:	eb0a 030b 	add.w	r3, sl, fp
 800ceaa:	9308      	str	r3, [sp, #32]
 800ceac:	9b04      	ldr	r3, [sp, #16]
 800ceae:	f003 0301 	and.w	r3, r3, #1
 800ceb2:	9306      	str	r3, [sp, #24]
 800ceb4:	9b00      	ldr	r3, [sp, #0]
 800ceb6:	4621      	mov	r1, r4
 800ceb8:	9802      	ldr	r0, [sp, #8]
 800ceba:	f103 3bff 	add.w	fp, r3, #4294967295
 800cebe:	f7ff fa86 	bl	800c3ce <quorem>
 800cec2:	4603      	mov	r3, r0
 800cec4:	4639      	mov	r1, r7
 800cec6:	9003      	str	r0, [sp, #12]
 800cec8:	3330      	adds	r3, #48	@ 0x30
 800ceca:	9802      	ldr	r0, [sp, #8]
 800cecc:	9309      	str	r3, [sp, #36]	@ 0x24
 800cece:	f000 fbe7 	bl	800d6a0 <__mcmp>
 800ced2:	462a      	mov	r2, r5
 800ced4:	9004      	str	r0, [sp, #16]
 800ced6:	4621      	mov	r1, r4
 800ced8:	4648      	mov	r0, r9
 800ceda:	f000 fbfd 	bl	800d6d8 <__mdiff>
 800cede:	68c2      	ldr	r2, [r0, #12]
 800cee0:	4606      	mov	r6, r0
 800cee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cee4:	bb02      	cbnz	r2, 800cf28 <_dtoa_r+0xa40>
 800cee6:	4601      	mov	r1, r0
 800cee8:	9802      	ldr	r0, [sp, #8]
 800ceea:	f000 fbd9 	bl	800d6a0 <__mcmp>
 800ceee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cef0:	4602      	mov	r2, r0
 800cef2:	4631      	mov	r1, r6
 800cef4:	4648      	mov	r0, r9
 800cef6:	920c      	str	r2, [sp, #48]	@ 0x30
 800cef8:	9309      	str	r3, [sp, #36]	@ 0x24
 800cefa:	f000 f951 	bl	800d1a0 <_Bfree>
 800cefe:	9b07      	ldr	r3, [sp, #28]
 800cf00:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cf02:	9e00      	ldr	r6, [sp, #0]
 800cf04:	ea42 0103 	orr.w	r1, r2, r3
 800cf08:	9b06      	ldr	r3, [sp, #24]
 800cf0a:	4319      	orrs	r1, r3
 800cf0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf0e:	d10d      	bne.n	800cf2c <_dtoa_r+0xa44>
 800cf10:	2b39      	cmp	r3, #57	@ 0x39
 800cf12:	d027      	beq.n	800cf64 <_dtoa_r+0xa7c>
 800cf14:	9a04      	ldr	r2, [sp, #16]
 800cf16:	2a00      	cmp	r2, #0
 800cf18:	dd01      	ble.n	800cf1e <_dtoa_r+0xa36>
 800cf1a:	9b03      	ldr	r3, [sp, #12]
 800cf1c:	3331      	adds	r3, #49	@ 0x31
 800cf1e:	f88b 3000 	strb.w	r3, [fp]
 800cf22:	e52e      	b.n	800c982 <_dtoa_r+0x49a>
 800cf24:	4628      	mov	r0, r5
 800cf26:	e7b9      	b.n	800ce9c <_dtoa_r+0x9b4>
 800cf28:	2201      	movs	r2, #1
 800cf2a:	e7e2      	b.n	800cef2 <_dtoa_r+0xa0a>
 800cf2c:	9904      	ldr	r1, [sp, #16]
 800cf2e:	2900      	cmp	r1, #0
 800cf30:	db04      	blt.n	800cf3c <_dtoa_r+0xa54>
 800cf32:	9807      	ldr	r0, [sp, #28]
 800cf34:	4301      	orrs	r1, r0
 800cf36:	9806      	ldr	r0, [sp, #24]
 800cf38:	4301      	orrs	r1, r0
 800cf3a:	d120      	bne.n	800cf7e <_dtoa_r+0xa96>
 800cf3c:	2a00      	cmp	r2, #0
 800cf3e:	ddee      	ble.n	800cf1e <_dtoa_r+0xa36>
 800cf40:	2201      	movs	r2, #1
 800cf42:	9902      	ldr	r1, [sp, #8]
 800cf44:	4648      	mov	r0, r9
 800cf46:	9300      	str	r3, [sp, #0]
 800cf48:	f000 fb3e 	bl	800d5c8 <__lshift>
 800cf4c:	4621      	mov	r1, r4
 800cf4e:	9002      	str	r0, [sp, #8]
 800cf50:	f000 fba6 	bl	800d6a0 <__mcmp>
 800cf54:	2800      	cmp	r0, #0
 800cf56:	9b00      	ldr	r3, [sp, #0]
 800cf58:	dc02      	bgt.n	800cf60 <_dtoa_r+0xa78>
 800cf5a:	d1e0      	bne.n	800cf1e <_dtoa_r+0xa36>
 800cf5c:	07da      	lsls	r2, r3, #31
 800cf5e:	d5de      	bpl.n	800cf1e <_dtoa_r+0xa36>
 800cf60:	2b39      	cmp	r3, #57	@ 0x39
 800cf62:	d1da      	bne.n	800cf1a <_dtoa_r+0xa32>
 800cf64:	2339      	movs	r3, #57	@ 0x39
 800cf66:	f88b 3000 	strb.w	r3, [fp]
 800cf6a:	4633      	mov	r3, r6
 800cf6c:	461e      	mov	r6, r3
 800cf6e:	3b01      	subs	r3, #1
 800cf70:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cf74:	2a39      	cmp	r2, #57	@ 0x39
 800cf76:	d04f      	beq.n	800d018 <_dtoa_r+0xb30>
 800cf78:	3201      	adds	r2, #1
 800cf7a:	701a      	strb	r2, [r3, #0]
 800cf7c:	e501      	b.n	800c982 <_dtoa_r+0x49a>
 800cf7e:	2a00      	cmp	r2, #0
 800cf80:	dd03      	ble.n	800cf8a <_dtoa_r+0xaa2>
 800cf82:	2b39      	cmp	r3, #57	@ 0x39
 800cf84:	d0ee      	beq.n	800cf64 <_dtoa_r+0xa7c>
 800cf86:	3301      	adds	r3, #1
 800cf88:	e7c9      	b.n	800cf1e <_dtoa_r+0xa36>
 800cf8a:	9a00      	ldr	r2, [sp, #0]
 800cf8c:	9908      	ldr	r1, [sp, #32]
 800cf8e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cf92:	428a      	cmp	r2, r1
 800cf94:	d029      	beq.n	800cfea <_dtoa_r+0xb02>
 800cf96:	2300      	movs	r3, #0
 800cf98:	220a      	movs	r2, #10
 800cf9a:	9902      	ldr	r1, [sp, #8]
 800cf9c:	4648      	mov	r0, r9
 800cf9e:	f000 f921 	bl	800d1e4 <__multadd>
 800cfa2:	42af      	cmp	r7, r5
 800cfa4:	9002      	str	r0, [sp, #8]
 800cfa6:	f04f 0300 	mov.w	r3, #0
 800cfaa:	f04f 020a 	mov.w	r2, #10
 800cfae:	4639      	mov	r1, r7
 800cfb0:	4648      	mov	r0, r9
 800cfb2:	d107      	bne.n	800cfc4 <_dtoa_r+0xadc>
 800cfb4:	f000 f916 	bl	800d1e4 <__multadd>
 800cfb8:	4607      	mov	r7, r0
 800cfba:	4605      	mov	r5, r0
 800cfbc:	9b00      	ldr	r3, [sp, #0]
 800cfbe:	3301      	adds	r3, #1
 800cfc0:	9300      	str	r3, [sp, #0]
 800cfc2:	e777      	b.n	800ceb4 <_dtoa_r+0x9cc>
 800cfc4:	f000 f90e 	bl	800d1e4 <__multadd>
 800cfc8:	4629      	mov	r1, r5
 800cfca:	4607      	mov	r7, r0
 800cfcc:	2300      	movs	r3, #0
 800cfce:	220a      	movs	r2, #10
 800cfd0:	4648      	mov	r0, r9
 800cfd2:	f000 f907 	bl	800d1e4 <__multadd>
 800cfd6:	4605      	mov	r5, r0
 800cfd8:	e7f0      	b.n	800cfbc <_dtoa_r+0xad4>
 800cfda:	f1bb 0f00 	cmp.w	fp, #0
 800cfde:	f04f 0700 	mov.w	r7, #0
 800cfe2:	bfcc      	ite	gt
 800cfe4:	465e      	movgt	r6, fp
 800cfe6:	2601      	movle	r6, #1
 800cfe8:	4456      	add	r6, sl
 800cfea:	2201      	movs	r2, #1
 800cfec:	9902      	ldr	r1, [sp, #8]
 800cfee:	4648      	mov	r0, r9
 800cff0:	9300      	str	r3, [sp, #0]
 800cff2:	f000 fae9 	bl	800d5c8 <__lshift>
 800cff6:	4621      	mov	r1, r4
 800cff8:	9002      	str	r0, [sp, #8]
 800cffa:	f000 fb51 	bl	800d6a0 <__mcmp>
 800cffe:	2800      	cmp	r0, #0
 800d000:	dcb3      	bgt.n	800cf6a <_dtoa_r+0xa82>
 800d002:	d102      	bne.n	800d00a <_dtoa_r+0xb22>
 800d004:	9b00      	ldr	r3, [sp, #0]
 800d006:	07db      	lsls	r3, r3, #31
 800d008:	d4af      	bmi.n	800cf6a <_dtoa_r+0xa82>
 800d00a:	4633      	mov	r3, r6
 800d00c:	461e      	mov	r6, r3
 800d00e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d012:	2a30      	cmp	r2, #48	@ 0x30
 800d014:	d0fa      	beq.n	800d00c <_dtoa_r+0xb24>
 800d016:	e4b4      	b.n	800c982 <_dtoa_r+0x49a>
 800d018:	459a      	cmp	sl, r3
 800d01a:	d1a7      	bne.n	800cf6c <_dtoa_r+0xa84>
 800d01c:	2331      	movs	r3, #49	@ 0x31
 800d01e:	f108 0801 	add.w	r8, r8, #1
 800d022:	f88a 3000 	strb.w	r3, [sl]
 800d026:	e4ac      	b.n	800c982 <_dtoa_r+0x49a>
 800d028:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d02a:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d088 <_dtoa_r+0xba0>
 800d02e:	b11b      	cbz	r3, 800d038 <_dtoa_r+0xb50>
 800d030:	f10a 0308 	add.w	r3, sl, #8
 800d034:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d036:	6013      	str	r3, [r2, #0]
 800d038:	4650      	mov	r0, sl
 800d03a:	b017      	add	sp, #92	@ 0x5c
 800d03c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d040:	9b07      	ldr	r3, [sp, #28]
 800d042:	2b01      	cmp	r3, #1
 800d044:	f77f ae2d 	ble.w	800cca2 <_dtoa_r+0x7ba>
 800d048:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d04a:	9308      	str	r3, [sp, #32]
 800d04c:	2001      	movs	r0, #1
 800d04e:	e64c      	b.n	800ccea <_dtoa_r+0x802>
 800d050:	f1bb 0f00 	cmp.w	fp, #0
 800d054:	f77f aed8 	ble.w	800ce08 <_dtoa_r+0x920>
 800d058:	4656      	mov	r6, sl
 800d05a:	4621      	mov	r1, r4
 800d05c:	9802      	ldr	r0, [sp, #8]
 800d05e:	f7ff f9b6 	bl	800c3ce <quorem>
 800d062:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d066:	f806 3b01 	strb.w	r3, [r6], #1
 800d06a:	eba6 020a 	sub.w	r2, r6, sl
 800d06e:	4593      	cmp	fp, r2
 800d070:	ddb3      	ble.n	800cfda <_dtoa_r+0xaf2>
 800d072:	2300      	movs	r3, #0
 800d074:	220a      	movs	r2, #10
 800d076:	9902      	ldr	r1, [sp, #8]
 800d078:	4648      	mov	r0, r9
 800d07a:	f000 f8b3 	bl	800d1e4 <__multadd>
 800d07e:	9002      	str	r0, [sp, #8]
 800d080:	e7eb      	b.n	800d05a <_dtoa_r+0xb72>
 800d082:	bf00      	nop
 800d084:	080107f5 	.word	0x080107f5
 800d088:	08010779 	.word	0x08010779

0800d08c <_free_r>:
 800d08c:	b538      	push	{r3, r4, r5, lr}
 800d08e:	4605      	mov	r5, r0
 800d090:	2900      	cmp	r1, #0
 800d092:	d041      	beq.n	800d118 <_free_r+0x8c>
 800d094:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d098:	1f0c      	subs	r4, r1, #4
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	bfb8      	it	lt
 800d09e:	18e4      	addlt	r4, r4, r3
 800d0a0:	f7fe f8dc 	bl	800b25c <__malloc_lock>
 800d0a4:	4a1d      	ldr	r2, [pc, #116]	@ (800d11c <_free_r+0x90>)
 800d0a6:	6813      	ldr	r3, [r2, #0]
 800d0a8:	b933      	cbnz	r3, 800d0b8 <_free_r+0x2c>
 800d0aa:	6063      	str	r3, [r4, #4]
 800d0ac:	6014      	str	r4, [r2, #0]
 800d0ae:	4628      	mov	r0, r5
 800d0b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d0b4:	f7fe b8d8 	b.w	800b268 <__malloc_unlock>
 800d0b8:	42a3      	cmp	r3, r4
 800d0ba:	d908      	bls.n	800d0ce <_free_r+0x42>
 800d0bc:	6820      	ldr	r0, [r4, #0]
 800d0be:	1821      	adds	r1, r4, r0
 800d0c0:	428b      	cmp	r3, r1
 800d0c2:	bf01      	itttt	eq
 800d0c4:	6819      	ldreq	r1, [r3, #0]
 800d0c6:	685b      	ldreq	r3, [r3, #4]
 800d0c8:	1809      	addeq	r1, r1, r0
 800d0ca:	6021      	streq	r1, [r4, #0]
 800d0cc:	e7ed      	b.n	800d0aa <_free_r+0x1e>
 800d0ce:	461a      	mov	r2, r3
 800d0d0:	685b      	ldr	r3, [r3, #4]
 800d0d2:	b10b      	cbz	r3, 800d0d8 <_free_r+0x4c>
 800d0d4:	42a3      	cmp	r3, r4
 800d0d6:	d9fa      	bls.n	800d0ce <_free_r+0x42>
 800d0d8:	6811      	ldr	r1, [r2, #0]
 800d0da:	1850      	adds	r0, r2, r1
 800d0dc:	42a0      	cmp	r0, r4
 800d0de:	d10b      	bne.n	800d0f8 <_free_r+0x6c>
 800d0e0:	6820      	ldr	r0, [r4, #0]
 800d0e2:	4401      	add	r1, r0
 800d0e4:	1850      	adds	r0, r2, r1
 800d0e6:	6011      	str	r1, [r2, #0]
 800d0e8:	4283      	cmp	r3, r0
 800d0ea:	d1e0      	bne.n	800d0ae <_free_r+0x22>
 800d0ec:	6818      	ldr	r0, [r3, #0]
 800d0ee:	685b      	ldr	r3, [r3, #4]
 800d0f0:	4408      	add	r0, r1
 800d0f2:	6053      	str	r3, [r2, #4]
 800d0f4:	6010      	str	r0, [r2, #0]
 800d0f6:	e7da      	b.n	800d0ae <_free_r+0x22>
 800d0f8:	d902      	bls.n	800d100 <_free_r+0x74>
 800d0fa:	230c      	movs	r3, #12
 800d0fc:	602b      	str	r3, [r5, #0]
 800d0fe:	e7d6      	b.n	800d0ae <_free_r+0x22>
 800d100:	6820      	ldr	r0, [r4, #0]
 800d102:	1821      	adds	r1, r4, r0
 800d104:	428b      	cmp	r3, r1
 800d106:	bf02      	ittt	eq
 800d108:	6819      	ldreq	r1, [r3, #0]
 800d10a:	685b      	ldreq	r3, [r3, #4]
 800d10c:	1809      	addeq	r1, r1, r0
 800d10e:	6063      	str	r3, [r4, #4]
 800d110:	bf08      	it	eq
 800d112:	6021      	streq	r1, [r4, #0]
 800d114:	6054      	str	r4, [r2, #4]
 800d116:	e7ca      	b.n	800d0ae <_free_r+0x22>
 800d118:	bd38      	pop	{r3, r4, r5, pc}
 800d11a:	bf00      	nop
 800d11c:	20000394 	.word	0x20000394

0800d120 <_Balloc>:
 800d120:	b570      	push	{r4, r5, r6, lr}
 800d122:	69c6      	ldr	r6, [r0, #28]
 800d124:	4604      	mov	r4, r0
 800d126:	460d      	mov	r5, r1
 800d128:	b976      	cbnz	r6, 800d148 <_Balloc+0x28>
 800d12a:	2010      	movs	r0, #16
 800d12c:	f7fd ffec 	bl	800b108 <malloc>
 800d130:	4602      	mov	r2, r0
 800d132:	61e0      	str	r0, [r4, #28]
 800d134:	b920      	cbnz	r0, 800d140 <_Balloc+0x20>
 800d136:	4b18      	ldr	r3, [pc, #96]	@ (800d198 <_Balloc+0x78>)
 800d138:	216b      	movs	r1, #107	@ 0x6b
 800d13a:	4818      	ldr	r0, [pc, #96]	@ (800d19c <_Balloc+0x7c>)
 800d13c:	f001 fd6c 	bl	800ec18 <__assert_func>
 800d140:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d144:	6006      	str	r6, [r0, #0]
 800d146:	60c6      	str	r6, [r0, #12]
 800d148:	69e6      	ldr	r6, [r4, #28]
 800d14a:	68f3      	ldr	r3, [r6, #12]
 800d14c:	b183      	cbz	r3, 800d170 <_Balloc+0x50>
 800d14e:	69e3      	ldr	r3, [r4, #28]
 800d150:	68db      	ldr	r3, [r3, #12]
 800d152:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d156:	b9b8      	cbnz	r0, 800d188 <_Balloc+0x68>
 800d158:	2101      	movs	r1, #1
 800d15a:	4620      	mov	r0, r4
 800d15c:	fa01 f605 	lsl.w	r6, r1, r5
 800d160:	1d72      	adds	r2, r6, #5
 800d162:	0092      	lsls	r2, r2, #2
 800d164:	f001 fd76 	bl	800ec54 <_calloc_r>
 800d168:	b160      	cbz	r0, 800d184 <_Balloc+0x64>
 800d16a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d16e:	e00e      	b.n	800d18e <_Balloc+0x6e>
 800d170:	2221      	movs	r2, #33	@ 0x21
 800d172:	2104      	movs	r1, #4
 800d174:	4620      	mov	r0, r4
 800d176:	f001 fd6d 	bl	800ec54 <_calloc_r>
 800d17a:	69e3      	ldr	r3, [r4, #28]
 800d17c:	60f0      	str	r0, [r6, #12]
 800d17e:	68db      	ldr	r3, [r3, #12]
 800d180:	2b00      	cmp	r3, #0
 800d182:	d1e4      	bne.n	800d14e <_Balloc+0x2e>
 800d184:	2000      	movs	r0, #0
 800d186:	bd70      	pop	{r4, r5, r6, pc}
 800d188:	6802      	ldr	r2, [r0, #0]
 800d18a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d18e:	2300      	movs	r3, #0
 800d190:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d194:	e7f7      	b.n	800d186 <_Balloc+0x66>
 800d196:	bf00      	nop
 800d198:	08010786 	.word	0x08010786
 800d19c:	08010806 	.word	0x08010806

0800d1a0 <_Bfree>:
 800d1a0:	b570      	push	{r4, r5, r6, lr}
 800d1a2:	69c6      	ldr	r6, [r0, #28]
 800d1a4:	4605      	mov	r5, r0
 800d1a6:	460c      	mov	r4, r1
 800d1a8:	b976      	cbnz	r6, 800d1c8 <_Bfree+0x28>
 800d1aa:	2010      	movs	r0, #16
 800d1ac:	f7fd ffac 	bl	800b108 <malloc>
 800d1b0:	4602      	mov	r2, r0
 800d1b2:	61e8      	str	r0, [r5, #28]
 800d1b4:	b920      	cbnz	r0, 800d1c0 <_Bfree+0x20>
 800d1b6:	4b09      	ldr	r3, [pc, #36]	@ (800d1dc <_Bfree+0x3c>)
 800d1b8:	218f      	movs	r1, #143	@ 0x8f
 800d1ba:	4809      	ldr	r0, [pc, #36]	@ (800d1e0 <_Bfree+0x40>)
 800d1bc:	f001 fd2c 	bl	800ec18 <__assert_func>
 800d1c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d1c4:	6006      	str	r6, [r0, #0]
 800d1c6:	60c6      	str	r6, [r0, #12]
 800d1c8:	b13c      	cbz	r4, 800d1da <_Bfree+0x3a>
 800d1ca:	69eb      	ldr	r3, [r5, #28]
 800d1cc:	6862      	ldr	r2, [r4, #4]
 800d1ce:	68db      	ldr	r3, [r3, #12]
 800d1d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d1d4:	6021      	str	r1, [r4, #0]
 800d1d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d1da:	bd70      	pop	{r4, r5, r6, pc}
 800d1dc:	08010786 	.word	0x08010786
 800d1e0:	08010806 	.word	0x08010806

0800d1e4 <__multadd>:
 800d1e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1e8:	f101 0c14 	add.w	ip, r1, #20
 800d1ec:	4607      	mov	r7, r0
 800d1ee:	460c      	mov	r4, r1
 800d1f0:	461e      	mov	r6, r3
 800d1f2:	690d      	ldr	r5, [r1, #16]
 800d1f4:	2000      	movs	r0, #0
 800d1f6:	f8dc 3000 	ldr.w	r3, [ip]
 800d1fa:	3001      	adds	r0, #1
 800d1fc:	b299      	uxth	r1, r3
 800d1fe:	4285      	cmp	r5, r0
 800d200:	fb02 6101 	mla	r1, r2, r1, r6
 800d204:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d208:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800d20c:	b289      	uxth	r1, r1
 800d20e:	fb02 3306 	mla	r3, r2, r6, r3
 800d212:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d216:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d21a:	f84c 1b04 	str.w	r1, [ip], #4
 800d21e:	dcea      	bgt.n	800d1f6 <__multadd+0x12>
 800d220:	b30e      	cbz	r6, 800d266 <__multadd+0x82>
 800d222:	68a3      	ldr	r3, [r4, #8]
 800d224:	42ab      	cmp	r3, r5
 800d226:	dc19      	bgt.n	800d25c <__multadd+0x78>
 800d228:	6861      	ldr	r1, [r4, #4]
 800d22a:	4638      	mov	r0, r7
 800d22c:	3101      	adds	r1, #1
 800d22e:	f7ff ff77 	bl	800d120 <_Balloc>
 800d232:	4680      	mov	r8, r0
 800d234:	b928      	cbnz	r0, 800d242 <__multadd+0x5e>
 800d236:	4602      	mov	r2, r0
 800d238:	4b0c      	ldr	r3, [pc, #48]	@ (800d26c <__multadd+0x88>)
 800d23a:	21ba      	movs	r1, #186	@ 0xba
 800d23c:	480c      	ldr	r0, [pc, #48]	@ (800d270 <__multadd+0x8c>)
 800d23e:	f001 fceb 	bl	800ec18 <__assert_func>
 800d242:	6922      	ldr	r2, [r4, #16]
 800d244:	f104 010c 	add.w	r1, r4, #12
 800d248:	300c      	adds	r0, #12
 800d24a:	3202      	adds	r2, #2
 800d24c:	0092      	lsls	r2, r2, #2
 800d24e:	f7ff f8a0 	bl	800c392 <memcpy>
 800d252:	4621      	mov	r1, r4
 800d254:	4644      	mov	r4, r8
 800d256:	4638      	mov	r0, r7
 800d258:	f7ff ffa2 	bl	800d1a0 <_Bfree>
 800d25c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d260:	3501      	adds	r5, #1
 800d262:	615e      	str	r6, [r3, #20]
 800d264:	6125      	str	r5, [r4, #16]
 800d266:	4620      	mov	r0, r4
 800d268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d26c:	080107f5 	.word	0x080107f5
 800d270:	08010806 	.word	0x08010806

0800d274 <__s2b>:
 800d274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d278:	4615      	mov	r5, r2
 800d27a:	461f      	mov	r7, r3
 800d27c:	2209      	movs	r2, #9
 800d27e:	3308      	adds	r3, #8
 800d280:	460c      	mov	r4, r1
 800d282:	4606      	mov	r6, r0
 800d284:	2100      	movs	r1, #0
 800d286:	fb93 f3f2 	sdiv	r3, r3, r2
 800d28a:	2201      	movs	r2, #1
 800d28c:	429a      	cmp	r2, r3
 800d28e:	db09      	blt.n	800d2a4 <__s2b+0x30>
 800d290:	4630      	mov	r0, r6
 800d292:	f7ff ff45 	bl	800d120 <_Balloc>
 800d296:	b940      	cbnz	r0, 800d2aa <__s2b+0x36>
 800d298:	4602      	mov	r2, r0
 800d29a:	4b19      	ldr	r3, [pc, #100]	@ (800d300 <__s2b+0x8c>)
 800d29c:	21d3      	movs	r1, #211	@ 0xd3
 800d29e:	4819      	ldr	r0, [pc, #100]	@ (800d304 <__s2b+0x90>)
 800d2a0:	f001 fcba 	bl	800ec18 <__assert_func>
 800d2a4:	0052      	lsls	r2, r2, #1
 800d2a6:	3101      	adds	r1, #1
 800d2a8:	e7f0      	b.n	800d28c <__s2b+0x18>
 800d2aa:	9b08      	ldr	r3, [sp, #32]
 800d2ac:	2d09      	cmp	r5, #9
 800d2ae:	6143      	str	r3, [r0, #20]
 800d2b0:	f04f 0301 	mov.w	r3, #1
 800d2b4:	6103      	str	r3, [r0, #16]
 800d2b6:	dd16      	ble.n	800d2e6 <__s2b+0x72>
 800d2b8:	f104 0909 	add.w	r9, r4, #9
 800d2bc:	442c      	add	r4, r5
 800d2be:	46c8      	mov	r8, r9
 800d2c0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d2c4:	4601      	mov	r1, r0
 800d2c6:	220a      	movs	r2, #10
 800d2c8:	4630      	mov	r0, r6
 800d2ca:	3b30      	subs	r3, #48	@ 0x30
 800d2cc:	f7ff ff8a 	bl	800d1e4 <__multadd>
 800d2d0:	45a0      	cmp	r8, r4
 800d2d2:	d1f5      	bne.n	800d2c0 <__s2b+0x4c>
 800d2d4:	f1a5 0408 	sub.w	r4, r5, #8
 800d2d8:	444c      	add	r4, r9
 800d2da:	1b2d      	subs	r5, r5, r4
 800d2dc:	1963      	adds	r3, r4, r5
 800d2de:	42bb      	cmp	r3, r7
 800d2e0:	db04      	blt.n	800d2ec <__s2b+0x78>
 800d2e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d2e6:	340a      	adds	r4, #10
 800d2e8:	2509      	movs	r5, #9
 800d2ea:	e7f6      	b.n	800d2da <__s2b+0x66>
 800d2ec:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d2f0:	4601      	mov	r1, r0
 800d2f2:	220a      	movs	r2, #10
 800d2f4:	4630      	mov	r0, r6
 800d2f6:	3b30      	subs	r3, #48	@ 0x30
 800d2f8:	f7ff ff74 	bl	800d1e4 <__multadd>
 800d2fc:	e7ee      	b.n	800d2dc <__s2b+0x68>
 800d2fe:	bf00      	nop
 800d300:	080107f5 	.word	0x080107f5
 800d304:	08010806 	.word	0x08010806

0800d308 <__hi0bits>:
 800d308:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d30c:	4603      	mov	r3, r0
 800d30e:	bf36      	itet	cc
 800d310:	0403      	lslcc	r3, r0, #16
 800d312:	2000      	movcs	r0, #0
 800d314:	2010      	movcc	r0, #16
 800d316:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d31a:	bf3c      	itt	cc
 800d31c:	021b      	lslcc	r3, r3, #8
 800d31e:	3008      	addcc	r0, #8
 800d320:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d324:	bf3c      	itt	cc
 800d326:	011b      	lslcc	r3, r3, #4
 800d328:	3004      	addcc	r0, #4
 800d32a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d32e:	bf3c      	itt	cc
 800d330:	009b      	lslcc	r3, r3, #2
 800d332:	3002      	addcc	r0, #2
 800d334:	2b00      	cmp	r3, #0
 800d336:	db05      	blt.n	800d344 <__hi0bits+0x3c>
 800d338:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d33c:	f100 0001 	add.w	r0, r0, #1
 800d340:	bf08      	it	eq
 800d342:	2020      	moveq	r0, #32
 800d344:	4770      	bx	lr

0800d346 <__lo0bits>:
 800d346:	6803      	ldr	r3, [r0, #0]
 800d348:	4602      	mov	r2, r0
 800d34a:	f013 0007 	ands.w	r0, r3, #7
 800d34e:	d00b      	beq.n	800d368 <__lo0bits+0x22>
 800d350:	07d9      	lsls	r1, r3, #31
 800d352:	d421      	bmi.n	800d398 <__lo0bits+0x52>
 800d354:	0798      	lsls	r0, r3, #30
 800d356:	bf47      	ittee	mi
 800d358:	085b      	lsrmi	r3, r3, #1
 800d35a:	2001      	movmi	r0, #1
 800d35c:	089b      	lsrpl	r3, r3, #2
 800d35e:	2002      	movpl	r0, #2
 800d360:	bf4c      	ite	mi
 800d362:	6013      	strmi	r3, [r2, #0]
 800d364:	6013      	strpl	r3, [r2, #0]
 800d366:	4770      	bx	lr
 800d368:	b299      	uxth	r1, r3
 800d36a:	b909      	cbnz	r1, 800d370 <__lo0bits+0x2a>
 800d36c:	0c1b      	lsrs	r3, r3, #16
 800d36e:	2010      	movs	r0, #16
 800d370:	b2d9      	uxtb	r1, r3
 800d372:	b909      	cbnz	r1, 800d378 <__lo0bits+0x32>
 800d374:	3008      	adds	r0, #8
 800d376:	0a1b      	lsrs	r3, r3, #8
 800d378:	0719      	lsls	r1, r3, #28
 800d37a:	bf04      	itt	eq
 800d37c:	091b      	lsreq	r3, r3, #4
 800d37e:	3004      	addeq	r0, #4
 800d380:	0799      	lsls	r1, r3, #30
 800d382:	bf04      	itt	eq
 800d384:	089b      	lsreq	r3, r3, #2
 800d386:	3002      	addeq	r0, #2
 800d388:	07d9      	lsls	r1, r3, #31
 800d38a:	d403      	bmi.n	800d394 <__lo0bits+0x4e>
 800d38c:	085b      	lsrs	r3, r3, #1
 800d38e:	f100 0001 	add.w	r0, r0, #1
 800d392:	d003      	beq.n	800d39c <__lo0bits+0x56>
 800d394:	6013      	str	r3, [r2, #0]
 800d396:	4770      	bx	lr
 800d398:	2000      	movs	r0, #0
 800d39a:	4770      	bx	lr
 800d39c:	2020      	movs	r0, #32
 800d39e:	4770      	bx	lr

0800d3a0 <__i2b>:
 800d3a0:	b510      	push	{r4, lr}
 800d3a2:	460c      	mov	r4, r1
 800d3a4:	2101      	movs	r1, #1
 800d3a6:	f7ff febb 	bl	800d120 <_Balloc>
 800d3aa:	4602      	mov	r2, r0
 800d3ac:	b928      	cbnz	r0, 800d3ba <__i2b+0x1a>
 800d3ae:	4b05      	ldr	r3, [pc, #20]	@ (800d3c4 <__i2b+0x24>)
 800d3b0:	f240 1145 	movw	r1, #325	@ 0x145
 800d3b4:	4804      	ldr	r0, [pc, #16]	@ (800d3c8 <__i2b+0x28>)
 800d3b6:	f001 fc2f 	bl	800ec18 <__assert_func>
 800d3ba:	2301      	movs	r3, #1
 800d3bc:	6144      	str	r4, [r0, #20]
 800d3be:	6103      	str	r3, [r0, #16]
 800d3c0:	bd10      	pop	{r4, pc}
 800d3c2:	bf00      	nop
 800d3c4:	080107f5 	.word	0x080107f5
 800d3c8:	08010806 	.word	0x08010806

0800d3cc <__multiply>:
 800d3cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3d0:	4617      	mov	r7, r2
 800d3d2:	690a      	ldr	r2, [r1, #16]
 800d3d4:	4689      	mov	r9, r1
 800d3d6:	b085      	sub	sp, #20
 800d3d8:	693b      	ldr	r3, [r7, #16]
 800d3da:	429a      	cmp	r2, r3
 800d3dc:	bfa2      	ittt	ge
 800d3de:	463b      	movge	r3, r7
 800d3e0:	460f      	movge	r7, r1
 800d3e2:	4699      	movge	r9, r3
 800d3e4:	693d      	ldr	r5, [r7, #16]
 800d3e6:	68bb      	ldr	r3, [r7, #8]
 800d3e8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d3ec:	6879      	ldr	r1, [r7, #4]
 800d3ee:	eb05 060a 	add.w	r6, r5, sl
 800d3f2:	42b3      	cmp	r3, r6
 800d3f4:	bfb8      	it	lt
 800d3f6:	3101      	addlt	r1, #1
 800d3f8:	f7ff fe92 	bl	800d120 <_Balloc>
 800d3fc:	b930      	cbnz	r0, 800d40c <__multiply+0x40>
 800d3fe:	4602      	mov	r2, r0
 800d400:	4b42      	ldr	r3, [pc, #264]	@ (800d50c <__multiply+0x140>)
 800d402:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d406:	4842      	ldr	r0, [pc, #264]	@ (800d510 <__multiply+0x144>)
 800d408:	f001 fc06 	bl	800ec18 <__assert_func>
 800d40c:	f100 0414 	add.w	r4, r0, #20
 800d410:	2200      	movs	r2, #0
 800d412:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d416:	4623      	mov	r3, r4
 800d418:	4573      	cmp	r3, lr
 800d41a:	d320      	bcc.n	800d45e <__multiply+0x92>
 800d41c:	f107 0814 	add.w	r8, r7, #20
 800d420:	f109 0114 	add.w	r1, r9, #20
 800d424:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d428:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d42c:	9302      	str	r3, [sp, #8]
 800d42e:	1beb      	subs	r3, r5, r7
 800d430:	3715      	adds	r7, #21
 800d432:	3b15      	subs	r3, #21
 800d434:	f023 0303 	bic.w	r3, r3, #3
 800d438:	3304      	adds	r3, #4
 800d43a:	42bd      	cmp	r5, r7
 800d43c:	bf38      	it	cc
 800d43e:	2304      	movcc	r3, #4
 800d440:	9301      	str	r3, [sp, #4]
 800d442:	9b02      	ldr	r3, [sp, #8]
 800d444:	9103      	str	r1, [sp, #12]
 800d446:	428b      	cmp	r3, r1
 800d448:	d80c      	bhi.n	800d464 <__multiply+0x98>
 800d44a:	2e00      	cmp	r6, #0
 800d44c:	dd03      	ble.n	800d456 <__multiply+0x8a>
 800d44e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d452:	2b00      	cmp	r3, #0
 800d454:	d057      	beq.n	800d506 <__multiply+0x13a>
 800d456:	6106      	str	r6, [r0, #16]
 800d458:	b005      	add	sp, #20
 800d45a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d45e:	f843 2b04 	str.w	r2, [r3], #4
 800d462:	e7d9      	b.n	800d418 <__multiply+0x4c>
 800d464:	f8b1 a000 	ldrh.w	sl, [r1]
 800d468:	f1ba 0f00 	cmp.w	sl, #0
 800d46c:	d021      	beq.n	800d4b2 <__multiply+0xe6>
 800d46e:	46c4      	mov	ip, r8
 800d470:	46a1      	mov	r9, r4
 800d472:	2700      	movs	r7, #0
 800d474:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d478:	f8d9 3000 	ldr.w	r3, [r9]
 800d47c:	fa1f fb82 	uxth.w	fp, r2
 800d480:	4565      	cmp	r5, ip
 800d482:	b29b      	uxth	r3, r3
 800d484:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800d488:	fb0a 330b 	mla	r3, sl, fp, r3
 800d48c:	443b      	add	r3, r7
 800d48e:	f8d9 7000 	ldr.w	r7, [r9]
 800d492:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800d496:	fb0a 7202 	mla	r2, sl, r2, r7
 800d49a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d49e:	b29b      	uxth	r3, r3
 800d4a0:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d4a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d4a8:	f849 3b04 	str.w	r3, [r9], #4
 800d4ac:	d8e2      	bhi.n	800d474 <__multiply+0xa8>
 800d4ae:	9b01      	ldr	r3, [sp, #4]
 800d4b0:	50e7      	str	r7, [r4, r3]
 800d4b2:	9b03      	ldr	r3, [sp, #12]
 800d4b4:	3104      	adds	r1, #4
 800d4b6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d4ba:	f1b9 0f00 	cmp.w	r9, #0
 800d4be:	d020      	beq.n	800d502 <__multiply+0x136>
 800d4c0:	6823      	ldr	r3, [r4, #0]
 800d4c2:	4647      	mov	r7, r8
 800d4c4:	46a4      	mov	ip, r4
 800d4c6:	f04f 0a00 	mov.w	sl, #0
 800d4ca:	f8b7 b000 	ldrh.w	fp, [r7]
 800d4ce:	b29b      	uxth	r3, r3
 800d4d0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d4d4:	fb09 220b 	mla	r2, r9, fp, r2
 800d4d8:	4452      	add	r2, sl
 800d4da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d4de:	f84c 3b04 	str.w	r3, [ip], #4
 800d4e2:	f857 3b04 	ldr.w	r3, [r7], #4
 800d4e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d4ea:	f8bc 3000 	ldrh.w	r3, [ip]
 800d4ee:	42bd      	cmp	r5, r7
 800d4f0:	fb09 330a 	mla	r3, r9, sl, r3
 800d4f4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d4f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d4fc:	d8e5      	bhi.n	800d4ca <__multiply+0xfe>
 800d4fe:	9a01      	ldr	r2, [sp, #4]
 800d500:	50a3      	str	r3, [r4, r2]
 800d502:	3404      	adds	r4, #4
 800d504:	e79d      	b.n	800d442 <__multiply+0x76>
 800d506:	3e01      	subs	r6, #1
 800d508:	e79f      	b.n	800d44a <__multiply+0x7e>
 800d50a:	bf00      	nop
 800d50c:	080107f5 	.word	0x080107f5
 800d510:	08010806 	.word	0x08010806

0800d514 <__pow5mult>:
 800d514:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d518:	4615      	mov	r5, r2
 800d51a:	f012 0203 	ands.w	r2, r2, #3
 800d51e:	4607      	mov	r7, r0
 800d520:	460e      	mov	r6, r1
 800d522:	d007      	beq.n	800d534 <__pow5mult+0x20>
 800d524:	3a01      	subs	r2, #1
 800d526:	4c25      	ldr	r4, [pc, #148]	@ (800d5bc <__pow5mult+0xa8>)
 800d528:	2300      	movs	r3, #0
 800d52a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d52e:	f7ff fe59 	bl	800d1e4 <__multadd>
 800d532:	4606      	mov	r6, r0
 800d534:	10ad      	asrs	r5, r5, #2
 800d536:	d03d      	beq.n	800d5b4 <__pow5mult+0xa0>
 800d538:	69fc      	ldr	r4, [r7, #28]
 800d53a:	b97c      	cbnz	r4, 800d55c <__pow5mult+0x48>
 800d53c:	2010      	movs	r0, #16
 800d53e:	f7fd fde3 	bl	800b108 <malloc>
 800d542:	4602      	mov	r2, r0
 800d544:	61f8      	str	r0, [r7, #28]
 800d546:	b928      	cbnz	r0, 800d554 <__pow5mult+0x40>
 800d548:	4b1d      	ldr	r3, [pc, #116]	@ (800d5c0 <__pow5mult+0xac>)
 800d54a:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d54e:	481d      	ldr	r0, [pc, #116]	@ (800d5c4 <__pow5mult+0xb0>)
 800d550:	f001 fb62 	bl	800ec18 <__assert_func>
 800d554:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d558:	6004      	str	r4, [r0, #0]
 800d55a:	60c4      	str	r4, [r0, #12]
 800d55c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d560:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d564:	b94c      	cbnz	r4, 800d57a <__pow5mult+0x66>
 800d566:	f240 2171 	movw	r1, #625	@ 0x271
 800d56a:	4638      	mov	r0, r7
 800d56c:	f7ff ff18 	bl	800d3a0 <__i2b>
 800d570:	2300      	movs	r3, #0
 800d572:	4604      	mov	r4, r0
 800d574:	f8c8 0008 	str.w	r0, [r8, #8]
 800d578:	6003      	str	r3, [r0, #0]
 800d57a:	f04f 0900 	mov.w	r9, #0
 800d57e:	07eb      	lsls	r3, r5, #31
 800d580:	d50a      	bpl.n	800d598 <__pow5mult+0x84>
 800d582:	4631      	mov	r1, r6
 800d584:	4622      	mov	r2, r4
 800d586:	4638      	mov	r0, r7
 800d588:	f7ff ff20 	bl	800d3cc <__multiply>
 800d58c:	4680      	mov	r8, r0
 800d58e:	4631      	mov	r1, r6
 800d590:	4638      	mov	r0, r7
 800d592:	4646      	mov	r6, r8
 800d594:	f7ff fe04 	bl	800d1a0 <_Bfree>
 800d598:	106d      	asrs	r5, r5, #1
 800d59a:	d00b      	beq.n	800d5b4 <__pow5mult+0xa0>
 800d59c:	6820      	ldr	r0, [r4, #0]
 800d59e:	b938      	cbnz	r0, 800d5b0 <__pow5mult+0x9c>
 800d5a0:	4622      	mov	r2, r4
 800d5a2:	4621      	mov	r1, r4
 800d5a4:	4638      	mov	r0, r7
 800d5a6:	f7ff ff11 	bl	800d3cc <__multiply>
 800d5aa:	6020      	str	r0, [r4, #0]
 800d5ac:	f8c0 9000 	str.w	r9, [r0]
 800d5b0:	4604      	mov	r4, r0
 800d5b2:	e7e4      	b.n	800d57e <__pow5mult+0x6a>
 800d5b4:	4630      	mov	r0, r6
 800d5b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5ba:	bf00      	nop
 800d5bc:	08010918 	.word	0x08010918
 800d5c0:	08010786 	.word	0x08010786
 800d5c4:	08010806 	.word	0x08010806

0800d5c8 <__lshift>:
 800d5c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5cc:	460c      	mov	r4, r1
 800d5ce:	4607      	mov	r7, r0
 800d5d0:	4691      	mov	r9, r2
 800d5d2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d5d6:	6923      	ldr	r3, [r4, #16]
 800d5d8:	6849      	ldr	r1, [r1, #4]
 800d5da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d5de:	68a3      	ldr	r3, [r4, #8]
 800d5e0:	f108 0601 	add.w	r6, r8, #1
 800d5e4:	42b3      	cmp	r3, r6
 800d5e6:	db0b      	blt.n	800d600 <__lshift+0x38>
 800d5e8:	4638      	mov	r0, r7
 800d5ea:	f7ff fd99 	bl	800d120 <_Balloc>
 800d5ee:	4605      	mov	r5, r0
 800d5f0:	b948      	cbnz	r0, 800d606 <__lshift+0x3e>
 800d5f2:	4602      	mov	r2, r0
 800d5f4:	4b28      	ldr	r3, [pc, #160]	@ (800d698 <__lshift+0xd0>)
 800d5f6:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d5fa:	4828      	ldr	r0, [pc, #160]	@ (800d69c <__lshift+0xd4>)
 800d5fc:	f001 fb0c 	bl	800ec18 <__assert_func>
 800d600:	3101      	adds	r1, #1
 800d602:	005b      	lsls	r3, r3, #1
 800d604:	e7ee      	b.n	800d5e4 <__lshift+0x1c>
 800d606:	2300      	movs	r3, #0
 800d608:	f100 0114 	add.w	r1, r0, #20
 800d60c:	f100 0210 	add.w	r2, r0, #16
 800d610:	4618      	mov	r0, r3
 800d612:	4553      	cmp	r3, sl
 800d614:	db33      	blt.n	800d67e <__lshift+0xb6>
 800d616:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d61a:	f104 0314 	add.w	r3, r4, #20
 800d61e:	6920      	ldr	r0, [r4, #16]
 800d620:	f019 091f 	ands.w	r9, r9, #31
 800d624:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d628:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d62c:	d02b      	beq.n	800d686 <__lshift+0xbe>
 800d62e:	f1c9 0e20 	rsb	lr, r9, #32
 800d632:	468a      	mov	sl, r1
 800d634:	2200      	movs	r2, #0
 800d636:	6818      	ldr	r0, [r3, #0]
 800d638:	fa00 f009 	lsl.w	r0, r0, r9
 800d63c:	4310      	orrs	r0, r2
 800d63e:	f84a 0b04 	str.w	r0, [sl], #4
 800d642:	f853 2b04 	ldr.w	r2, [r3], #4
 800d646:	459c      	cmp	ip, r3
 800d648:	fa22 f20e 	lsr.w	r2, r2, lr
 800d64c:	d8f3      	bhi.n	800d636 <__lshift+0x6e>
 800d64e:	ebac 0304 	sub.w	r3, ip, r4
 800d652:	f104 0015 	add.w	r0, r4, #21
 800d656:	3b15      	subs	r3, #21
 800d658:	f023 0303 	bic.w	r3, r3, #3
 800d65c:	3304      	adds	r3, #4
 800d65e:	4560      	cmp	r0, ip
 800d660:	bf88      	it	hi
 800d662:	2304      	movhi	r3, #4
 800d664:	50ca      	str	r2, [r1, r3]
 800d666:	b10a      	cbz	r2, 800d66c <__lshift+0xa4>
 800d668:	f108 0602 	add.w	r6, r8, #2
 800d66c:	3e01      	subs	r6, #1
 800d66e:	4638      	mov	r0, r7
 800d670:	4621      	mov	r1, r4
 800d672:	612e      	str	r6, [r5, #16]
 800d674:	f7ff fd94 	bl	800d1a0 <_Bfree>
 800d678:	4628      	mov	r0, r5
 800d67a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d67e:	3301      	adds	r3, #1
 800d680:	f842 0f04 	str.w	r0, [r2, #4]!
 800d684:	e7c5      	b.n	800d612 <__lshift+0x4a>
 800d686:	3904      	subs	r1, #4
 800d688:	f853 2b04 	ldr.w	r2, [r3], #4
 800d68c:	459c      	cmp	ip, r3
 800d68e:	f841 2f04 	str.w	r2, [r1, #4]!
 800d692:	d8f9      	bhi.n	800d688 <__lshift+0xc0>
 800d694:	e7ea      	b.n	800d66c <__lshift+0xa4>
 800d696:	bf00      	nop
 800d698:	080107f5 	.word	0x080107f5
 800d69c:	08010806 	.word	0x08010806

0800d6a0 <__mcmp>:
 800d6a0:	4603      	mov	r3, r0
 800d6a2:	690a      	ldr	r2, [r1, #16]
 800d6a4:	6900      	ldr	r0, [r0, #16]
 800d6a6:	1a80      	subs	r0, r0, r2
 800d6a8:	b530      	push	{r4, r5, lr}
 800d6aa:	d10e      	bne.n	800d6ca <__mcmp+0x2a>
 800d6ac:	3314      	adds	r3, #20
 800d6ae:	3114      	adds	r1, #20
 800d6b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d6b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d6b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d6bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d6c0:	4295      	cmp	r5, r2
 800d6c2:	d003      	beq.n	800d6cc <__mcmp+0x2c>
 800d6c4:	d205      	bcs.n	800d6d2 <__mcmp+0x32>
 800d6c6:	f04f 30ff 	mov.w	r0, #4294967295
 800d6ca:	bd30      	pop	{r4, r5, pc}
 800d6cc:	42a3      	cmp	r3, r4
 800d6ce:	d3f3      	bcc.n	800d6b8 <__mcmp+0x18>
 800d6d0:	e7fb      	b.n	800d6ca <__mcmp+0x2a>
 800d6d2:	2001      	movs	r0, #1
 800d6d4:	e7f9      	b.n	800d6ca <__mcmp+0x2a>
	...

0800d6d8 <__mdiff>:
 800d6d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6dc:	4689      	mov	r9, r1
 800d6de:	4606      	mov	r6, r0
 800d6e0:	4611      	mov	r1, r2
 800d6e2:	4614      	mov	r4, r2
 800d6e4:	4648      	mov	r0, r9
 800d6e6:	f7ff ffdb 	bl	800d6a0 <__mcmp>
 800d6ea:	1e05      	subs	r5, r0, #0
 800d6ec:	d112      	bne.n	800d714 <__mdiff+0x3c>
 800d6ee:	4629      	mov	r1, r5
 800d6f0:	4630      	mov	r0, r6
 800d6f2:	f7ff fd15 	bl	800d120 <_Balloc>
 800d6f6:	4602      	mov	r2, r0
 800d6f8:	b928      	cbnz	r0, 800d706 <__mdiff+0x2e>
 800d6fa:	4b41      	ldr	r3, [pc, #260]	@ (800d800 <__mdiff+0x128>)
 800d6fc:	f240 2137 	movw	r1, #567	@ 0x237
 800d700:	4840      	ldr	r0, [pc, #256]	@ (800d804 <__mdiff+0x12c>)
 800d702:	f001 fa89 	bl	800ec18 <__assert_func>
 800d706:	2301      	movs	r3, #1
 800d708:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d70c:	4610      	mov	r0, r2
 800d70e:	b003      	add	sp, #12
 800d710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d714:	bfbc      	itt	lt
 800d716:	464b      	movlt	r3, r9
 800d718:	46a1      	movlt	r9, r4
 800d71a:	4630      	mov	r0, r6
 800d71c:	bfb8      	it	lt
 800d71e:	2501      	movlt	r5, #1
 800d720:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d724:	bfb4      	ite	lt
 800d726:	461c      	movlt	r4, r3
 800d728:	2500      	movge	r5, #0
 800d72a:	f7ff fcf9 	bl	800d120 <_Balloc>
 800d72e:	4602      	mov	r2, r0
 800d730:	b918      	cbnz	r0, 800d73a <__mdiff+0x62>
 800d732:	4b33      	ldr	r3, [pc, #204]	@ (800d800 <__mdiff+0x128>)
 800d734:	f240 2145 	movw	r1, #581	@ 0x245
 800d738:	e7e2      	b.n	800d700 <__mdiff+0x28>
 800d73a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d73e:	f104 0e14 	add.w	lr, r4, #20
 800d742:	6926      	ldr	r6, [r4, #16]
 800d744:	f100 0b14 	add.w	fp, r0, #20
 800d748:	60c5      	str	r5, [r0, #12]
 800d74a:	f109 0514 	add.w	r5, r9, #20
 800d74e:	f109 0310 	add.w	r3, r9, #16
 800d752:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d756:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d75a:	46d9      	mov	r9, fp
 800d75c:	f04f 0c00 	mov.w	ip, #0
 800d760:	9301      	str	r3, [sp, #4]
 800d762:	9b01      	ldr	r3, [sp, #4]
 800d764:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d768:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d76c:	4576      	cmp	r6, lr
 800d76e:	9301      	str	r3, [sp, #4]
 800d770:	fa1f f38a 	uxth.w	r3, sl
 800d774:	4619      	mov	r1, r3
 800d776:	b283      	uxth	r3, r0
 800d778:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800d77c:	eba1 0303 	sub.w	r3, r1, r3
 800d780:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d784:	4463      	add	r3, ip
 800d786:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d78a:	b29b      	uxth	r3, r3
 800d78c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d790:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d794:	f849 3b04 	str.w	r3, [r9], #4
 800d798:	d8e3      	bhi.n	800d762 <__mdiff+0x8a>
 800d79a:	1b33      	subs	r3, r6, r4
 800d79c:	3415      	adds	r4, #21
 800d79e:	3b15      	subs	r3, #21
 800d7a0:	f023 0303 	bic.w	r3, r3, #3
 800d7a4:	3304      	adds	r3, #4
 800d7a6:	42a6      	cmp	r6, r4
 800d7a8:	bf38      	it	cc
 800d7aa:	2304      	movcc	r3, #4
 800d7ac:	441d      	add	r5, r3
 800d7ae:	445b      	add	r3, fp
 800d7b0:	462c      	mov	r4, r5
 800d7b2:	461e      	mov	r6, r3
 800d7b4:	4544      	cmp	r4, r8
 800d7b6:	d30e      	bcc.n	800d7d6 <__mdiff+0xfe>
 800d7b8:	f108 0103 	add.w	r1, r8, #3
 800d7bc:	1b49      	subs	r1, r1, r5
 800d7be:	3d03      	subs	r5, #3
 800d7c0:	f021 0103 	bic.w	r1, r1, #3
 800d7c4:	45a8      	cmp	r8, r5
 800d7c6:	bf38      	it	cc
 800d7c8:	2100      	movcc	r1, #0
 800d7ca:	440b      	add	r3, r1
 800d7cc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d7d0:	b199      	cbz	r1, 800d7fa <__mdiff+0x122>
 800d7d2:	6117      	str	r7, [r2, #16]
 800d7d4:	e79a      	b.n	800d70c <__mdiff+0x34>
 800d7d6:	f854 1b04 	ldr.w	r1, [r4], #4
 800d7da:	46e6      	mov	lr, ip
 800d7dc:	fa1f fc81 	uxth.w	ip, r1
 800d7e0:	0c08      	lsrs	r0, r1, #16
 800d7e2:	4471      	add	r1, lr
 800d7e4:	44f4      	add	ip, lr
 800d7e6:	b289      	uxth	r1, r1
 800d7e8:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d7ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d7f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d7f4:	f846 1b04 	str.w	r1, [r6], #4
 800d7f8:	e7dc      	b.n	800d7b4 <__mdiff+0xdc>
 800d7fa:	3f01      	subs	r7, #1
 800d7fc:	e7e6      	b.n	800d7cc <__mdiff+0xf4>
 800d7fe:	bf00      	nop
 800d800:	080107f5 	.word	0x080107f5
 800d804:	08010806 	.word	0x08010806

0800d808 <__ulp>:
 800d808:	b082      	sub	sp, #8
 800d80a:	4b11      	ldr	r3, [pc, #68]	@ (800d850 <__ulp+0x48>)
 800d80c:	ed8d 0b00 	vstr	d0, [sp]
 800d810:	9a01      	ldr	r2, [sp, #4]
 800d812:	4013      	ands	r3, r2
 800d814:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d818:	2b00      	cmp	r3, #0
 800d81a:	dc08      	bgt.n	800d82e <__ulp+0x26>
 800d81c:	425b      	negs	r3, r3
 800d81e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d822:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d826:	da04      	bge.n	800d832 <__ulp+0x2a>
 800d828:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d82c:	4113      	asrs	r3, r2
 800d82e:	2200      	movs	r2, #0
 800d830:	e008      	b.n	800d844 <__ulp+0x3c>
 800d832:	f1a2 0314 	sub.w	r3, r2, #20
 800d836:	2b1e      	cmp	r3, #30
 800d838:	bfd6      	itet	le
 800d83a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d83e:	2201      	movgt	r2, #1
 800d840:	40da      	lsrle	r2, r3
 800d842:	2300      	movs	r3, #0
 800d844:	4619      	mov	r1, r3
 800d846:	4610      	mov	r0, r2
 800d848:	ec41 0b10 	vmov	d0, r0, r1
 800d84c:	b002      	add	sp, #8
 800d84e:	4770      	bx	lr
 800d850:	7ff00000 	.word	0x7ff00000

0800d854 <__b2d>:
 800d854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d858:	6906      	ldr	r6, [r0, #16]
 800d85a:	f100 0814 	add.w	r8, r0, #20
 800d85e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d862:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d866:	1f37      	subs	r7, r6, #4
 800d868:	4610      	mov	r0, r2
 800d86a:	f7ff fd4d 	bl	800d308 <__hi0bits>
 800d86e:	f1c0 0320 	rsb	r3, r0, #32
 800d872:	280a      	cmp	r0, #10
 800d874:	600b      	str	r3, [r1, #0]
 800d876:	491d      	ldr	r1, [pc, #116]	@ (800d8ec <__b2d+0x98>)
 800d878:	dc16      	bgt.n	800d8a8 <__b2d+0x54>
 800d87a:	f1c0 0c0b 	rsb	ip, r0, #11
 800d87e:	45b8      	cmp	r8, r7
 800d880:	f100 0015 	add.w	r0, r0, #21
 800d884:	fa22 f30c 	lsr.w	r3, r2, ip
 800d888:	fa02 f000 	lsl.w	r0, r2, r0
 800d88c:	ea43 0501 	orr.w	r5, r3, r1
 800d890:	bf34      	ite	cc
 800d892:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d896:	2300      	movcs	r3, #0
 800d898:	fa23 f30c 	lsr.w	r3, r3, ip
 800d89c:	4303      	orrs	r3, r0
 800d89e:	461c      	mov	r4, r3
 800d8a0:	ec45 4b10 	vmov	d0, r4, r5
 800d8a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8a8:	45b8      	cmp	r8, r7
 800d8aa:	bf3a      	itte	cc
 800d8ac:	f1a6 0708 	subcc.w	r7, r6, #8
 800d8b0:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d8b4:	2300      	movcs	r3, #0
 800d8b6:	380b      	subs	r0, #11
 800d8b8:	d014      	beq.n	800d8e4 <__b2d+0x90>
 800d8ba:	f1c0 0120 	rsb	r1, r0, #32
 800d8be:	4082      	lsls	r2, r0
 800d8c0:	4547      	cmp	r7, r8
 800d8c2:	fa23 f401 	lsr.w	r4, r3, r1
 800d8c6:	fa03 f300 	lsl.w	r3, r3, r0
 800d8ca:	ea42 0204 	orr.w	r2, r2, r4
 800d8ce:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d8d2:	bf8c      	ite	hi
 800d8d4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d8d8:	2200      	movls	r2, #0
 800d8da:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d8de:	40ca      	lsrs	r2, r1
 800d8e0:	4313      	orrs	r3, r2
 800d8e2:	e7dc      	b.n	800d89e <__b2d+0x4a>
 800d8e4:	ea42 0501 	orr.w	r5, r2, r1
 800d8e8:	e7d9      	b.n	800d89e <__b2d+0x4a>
 800d8ea:	bf00      	nop
 800d8ec:	3ff00000 	.word	0x3ff00000

0800d8f0 <__d2b>:
 800d8f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d8f4:	460f      	mov	r7, r1
 800d8f6:	2101      	movs	r1, #1
 800d8f8:	4616      	mov	r6, r2
 800d8fa:	ec59 8b10 	vmov	r8, r9, d0
 800d8fe:	f7ff fc0f 	bl	800d120 <_Balloc>
 800d902:	4604      	mov	r4, r0
 800d904:	b930      	cbnz	r0, 800d914 <__d2b+0x24>
 800d906:	4602      	mov	r2, r0
 800d908:	4b23      	ldr	r3, [pc, #140]	@ (800d998 <__d2b+0xa8>)
 800d90a:	f240 310f 	movw	r1, #783	@ 0x30f
 800d90e:	4823      	ldr	r0, [pc, #140]	@ (800d99c <__d2b+0xac>)
 800d910:	f001 f982 	bl	800ec18 <__assert_func>
 800d914:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d918:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d91c:	b10d      	cbz	r5, 800d922 <__d2b+0x32>
 800d91e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d922:	9301      	str	r3, [sp, #4]
 800d924:	f1b8 0300 	subs.w	r3, r8, #0
 800d928:	d023      	beq.n	800d972 <__d2b+0x82>
 800d92a:	4668      	mov	r0, sp
 800d92c:	9300      	str	r3, [sp, #0]
 800d92e:	f7ff fd0a 	bl	800d346 <__lo0bits>
 800d932:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d936:	b1d0      	cbz	r0, 800d96e <__d2b+0x7e>
 800d938:	f1c0 0320 	rsb	r3, r0, #32
 800d93c:	fa02 f303 	lsl.w	r3, r2, r3
 800d940:	40c2      	lsrs	r2, r0
 800d942:	430b      	orrs	r3, r1
 800d944:	9201      	str	r2, [sp, #4]
 800d946:	6163      	str	r3, [r4, #20]
 800d948:	9b01      	ldr	r3, [sp, #4]
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	61a3      	str	r3, [r4, #24]
 800d94e:	bf0c      	ite	eq
 800d950:	2201      	moveq	r2, #1
 800d952:	2202      	movne	r2, #2
 800d954:	6122      	str	r2, [r4, #16]
 800d956:	b1a5      	cbz	r5, 800d982 <__d2b+0x92>
 800d958:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d95c:	4405      	add	r5, r0
 800d95e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d962:	603d      	str	r5, [r7, #0]
 800d964:	6030      	str	r0, [r6, #0]
 800d966:	4620      	mov	r0, r4
 800d968:	b003      	add	sp, #12
 800d96a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d96e:	6161      	str	r1, [r4, #20]
 800d970:	e7ea      	b.n	800d948 <__d2b+0x58>
 800d972:	a801      	add	r0, sp, #4
 800d974:	f7ff fce7 	bl	800d346 <__lo0bits>
 800d978:	9b01      	ldr	r3, [sp, #4]
 800d97a:	3020      	adds	r0, #32
 800d97c:	2201      	movs	r2, #1
 800d97e:	6163      	str	r3, [r4, #20]
 800d980:	e7e8      	b.n	800d954 <__d2b+0x64>
 800d982:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d986:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d98a:	6038      	str	r0, [r7, #0]
 800d98c:	6918      	ldr	r0, [r3, #16]
 800d98e:	f7ff fcbb 	bl	800d308 <__hi0bits>
 800d992:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d996:	e7e5      	b.n	800d964 <__d2b+0x74>
 800d998:	080107f5 	.word	0x080107f5
 800d99c:	08010806 	.word	0x08010806

0800d9a0 <__ratio>:
 800d9a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9a4:	b085      	sub	sp, #20
 800d9a6:	e9cd 1000 	strd	r1, r0, [sp]
 800d9aa:	a902      	add	r1, sp, #8
 800d9ac:	f7ff ff52 	bl	800d854 <__b2d>
 800d9b0:	a903      	add	r1, sp, #12
 800d9b2:	9800      	ldr	r0, [sp, #0]
 800d9b4:	ec55 4b10 	vmov	r4, r5, d0
 800d9b8:	f7ff ff4c 	bl	800d854 <__b2d>
 800d9bc:	9b01      	ldr	r3, [sp, #4]
 800d9be:	462f      	mov	r7, r5
 800d9c0:	4620      	mov	r0, r4
 800d9c2:	6919      	ldr	r1, [r3, #16]
 800d9c4:	9b00      	ldr	r3, [sp, #0]
 800d9c6:	691b      	ldr	r3, [r3, #16]
 800d9c8:	1ac9      	subs	r1, r1, r3
 800d9ca:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d9ce:	ec5b ab10 	vmov	sl, fp, d0
 800d9d2:	1a9b      	subs	r3, r3, r2
 800d9d4:	46d9      	mov	r9, fp
 800d9d6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	bfcd      	iteet	gt
 800d9de:	462a      	movgt	r2, r5
 800d9e0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d9e4:	465a      	movle	r2, fp
 800d9e6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d9ea:	bfd8      	it	le
 800d9ec:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d9f0:	4652      	mov	r2, sl
 800d9f2:	4639      	mov	r1, r7
 800d9f4:	464b      	mov	r3, r9
 800d9f6:	f7f2 ff2d 	bl	8000854 <__aeabi_ddiv>
 800d9fa:	ec41 0b10 	vmov	d0, r0, r1
 800d9fe:	b005      	add	sp, #20
 800da00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800da04 <__copybits>:
 800da04:	3901      	subs	r1, #1
 800da06:	f102 0314 	add.w	r3, r2, #20
 800da0a:	1149      	asrs	r1, r1, #5
 800da0c:	b570      	push	{r4, r5, r6, lr}
 800da0e:	3101      	adds	r1, #1
 800da10:	6914      	ldr	r4, [r2, #16]
 800da12:	1f05      	subs	r5, r0, #4
 800da14:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800da18:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800da1c:	42a3      	cmp	r3, r4
 800da1e:	d30c      	bcc.n	800da3a <__copybits+0x36>
 800da20:	1aa3      	subs	r3, r4, r2
 800da22:	3211      	adds	r2, #17
 800da24:	3b11      	subs	r3, #17
 800da26:	f023 0303 	bic.w	r3, r3, #3
 800da2a:	42a2      	cmp	r2, r4
 800da2c:	bf88      	it	hi
 800da2e:	2300      	movhi	r3, #0
 800da30:	4418      	add	r0, r3
 800da32:	2300      	movs	r3, #0
 800da34:	4288      	cmp	r0, r1
 800da36:	d305      	bcc.n	800da44 <__copybits+0x40>
 800da38:	bd70      	pop	{r4, r5, r6, pc}
 800da3a:	f853 6b04 	ldr.w	r6, [r3], #4
 800da3e:	f845 6f04 	str.w	r6, [r5, #4]!
 800da42:	e7eb      	b.n	800da1c <__copybits+0x18>
 800da44:	f840 3b04 	str.w	r3, [r0], #4
 800da48:	e7f4      	b.n	800da34 <__copybits+0x30>

0800da4a <__any_on>:
 800da4a:	f100 0214 	add.w	r2, r0, #20
 800da4e:	114b      	asrs	r3, r1, #5
 800da50:	6900      	ldr	r0, [r0, #16]
 800da52:	4298      	cmp	r0, r3
 800da54:	b510      	push	{r4, lr}
 800da56:	db11      	blt.n	800da7c <__any_on+0x32>
 800da58:	dd0a      	ble.n	800da70 <__any_on+0x26>
 800da5a:	f011 011f 	ands.w	r1, r1, #31
 800da5e:	d007      	beq.n	800da70 <__any_on+0x26>
 800da60:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800da64:	fa24 f001 	lsr.w	r0, r4, r1
 800da68:	fa00 f101 	lsl.w	r1, r0, r1
 800da6c:	428c      	cmp	r4, r1
 800da6e:	d10b      	bne.n	800da88 <__any_on+0x3e>
 800da70:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800da74:	4293      	cmp	r3, r2
 800da76:	d803      	bhi.n	800da80 <__any_on+0x36>
 800da78:	2000      	movs	r0, #0
 800da7a:	bd10      	pop	{r4, pc}
 800da7c:	4603      	mov	r3, r0
 800da7e:	e7f7      	b.n	800da70 <__any_on+0x26>
 800da80:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800da84:	2900      	cmp	r1, #0
 800da86:	d0f5      	beq.n	800da74 <__any_on+0x2a>
 800da88:	2001      	movs	r0, #1
 800da8a:	e7f6      	b.n	800da7a <__any_on+0x30>

0800da8c <_malloc_usable_size_r>:
 800da8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800da90:	1f18      	subs	r0, r3, #4
 800da92:	2b00      	cmp	r3, #0
 800da94:	bfbc      	itt	lt
 800da96:	580b      	ldrlt	r3, [r1, r0]
 800da98:	18c0      	addlt	r0, r0, r3
 800da9a:	4770      	bx	lr

0800da9c <sulp>:
 800da9c:	b570      	push	{r4, r5, r6, lr}
 800da9e:	4604      	mov	r4, r0
 800daa0:	460d      	mov	r5, r1
 800daa2:	4616      	mov	r6, r2
 800daa4:	ec45 4b10 	vmov	d0, r4, r5
 800daa8:	f7ff feae 	bl	800d808 <__ulp>
 800daac:	ec51 0b10 	vmov	r0, r1, d0
 800dab0:	b17e      	cbz	r6, 800dad2 <sulp+0x36>
 800dab2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800dab6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800daba:	2b00      	cmp	r3, #0
 800dabc:	dd09      	ble.n	800dad2 <sulp+0x36>
 800dabe:	051b      	lsls	r3, r3, #20
 800dac0:	2400      	movs	r4, #0
 800dac2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800dac6:	4622      	mov	r2, r4
 800dac8:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800dacc:	462b      	mov	r3, r5
 800dace:	f7f2 fd97 	bl	8000600 <__aeabi_dmul>
 800dad2:	ec41 0b10 	vmov	d0, r0, r1
 800dad6:	bd70      	pop	{r4, r5, r6, pc}

0800dad8 <_strtod_l>:
 800dad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dadc:	b09f      	sub	sp, #124	@ 0x7c
 800dade:	460c      	mov	r4, r1
 800dae0:	f04f 0a00 	mov.w	sl, #0
 800dae4:	f04f 0b00 	mov.w	fp, #0
 800dae8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800daea:	2200      	movs	r2, #0
 800daec:	9005      	str	r0, [sp, #20]
 800daee:	921a      	str	r2, [sp, #104]	@ 0x68
 800daf0:	460a      	mov	r2, r1
 800daf2:	9219      	str	r2, [sp, #100]	@ 0x64
 800daf4:	7811      	ldrb	r1, [r2, #0]
 800daf6:	292b      	cmp	r1, #43	@ 0x2b
 800daf8:	d04a      	beq.n	800db90 <_strtod_l+0xb8>
 800dafa:	d838      	bhi.n	800db6e <_strtod_l+0x96>
 800dafc:	290d      	cmp	r1, #13
 800dafe:	d832      	bhi.n	800db66 <_strtod_l+0x8e>
 800db00:	2908      	cmp	r1, #8
 800db02:	d832      	bhi.n	800db6a <_strtod_l+0x92>
 800db04:	2900      	cmp	r1, #0
 800db06:	d03b      	beq.n	800db80 <_strtod_l+0xa8>
 800db08:	2200      	movs	r2, #0
 800db0a:	920e      	str	r2, [sp, #56]	@ 0x38
 800db0c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800db0e:	782a      	ldrb	r2, [r5, #0]
 800db10:	2a30      	cmp	r2, #48	@ 0x30
 800db12:	f040 80b2 	bne.w	800dc7a <_strtod_l+0x1a2>
 800db16:	786a      	ldrb	r2, [r5, #1]
 800db18:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800db1c:	2a58      	cmp	r2, #88	@ 0x58
 800db1e:	d16e      	bne.n	800dbfe <_strtod_l+0x126>
 800db20:	9302      	str	r3, [sp, #8]
 800db22:	a919      	add	r1, sp, #100	@ 0x64
 800db24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800db26:	4a90      	ldr	r2, [pc, #576]	@ (800dd68 <_strtod_l+0x290>)
 800db28:	9301      	str	r3, [sp, #4]
 800db2a:	ab1a      	add	r3, sp, #104	@ 0x68
 800db2c:	9805      	ldr	r0, [sp, #20]
 800db2e:	9300      	str	r3, [sp, #0]
 800db30:	ab1b      	add	r3, sp, #108	@ 0x6c
 800db32:	f001 f909 	bl	800ed48 <__gethex>
 800db36:	f010 060f 	ands.w	r6, r0, #15
 800db3a:	4604      	mov	r4, r0
 800db3c:	d005      	beq.n	800db4a <_strtod_l+0x72>
 800db3e:	2e06      	cmp	r6, #6
 800db40:	d128      	bne.n	800db94 <_strtod_l+0xbc>
 800db42:	3501      	adds	r5, #1
 800db44:	2300      	movs	r3, #0
 800db46:	9519      	str	r5, [sp, #100]	@ 0x64
 800db48:	930e      	str	r3, [sp, #56]	@ 0x38
 800db4a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	f040 858e 	bne.w	800e66e <_strtod_l+0xb96>
 800db52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800db54:	b1cb      	cbz	r3, 800db8a <_strtod_l+0xb2>
 800db56:	4652      	mov	r2, sl
 800db58:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800db5c:	ec43 2b10 	vmov	d0, r2, r3
 800db60:	b01f      	add	sp, #124	@ 0x7c
 800db62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db66:	2920      	cmp	r1, #32
 800db68:	d1ce      	bne.n	800db08 <_strtod_l+0x30>
 800db6a:	3201      	adds	r2, #1
 800db6c:	e7c1      	b.n	800daf2 <_strtod_l+0x1a>
 800db6e:	292d      	cmp	r1, #45	@ 0x2d
 800db70:	d1ca      	bne.n	800db08 <_strtod_l+0x30>
 800db72:	2101      	movs	r1, #1
 800db74:	910e      	str	r1, [sp, #56]	@ 0x38
 800db76:	1c51      	adds	r1, r2, #1
 800db78:	9119      	str	r1, [sp, #100]	@ 0x64
 800db7a:	7852      	ldrb	r2, [r2, #1]
 800db7c:	2a00      	cmp	r2, #0
 800db7e:	d1c5      	bne.n	800db0c <_strtod_l+0x34>
 800db80:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800db82:	9419      	str	r4, [sp, #100]	@ 0x64
 800db84:	2b00      	cmp	r3, #0
 800db86:	f040 8570 	bne.w	800e66a <_strtod_l+0xb92>
 800db8a:	4652      	mov	r2, sl
 800db8c:	465b      	mov	r3, fp
 800db8e:	e7e5      	b.n	800db5c <_strtod_l+0x84>
 800db90:	2100      	movs	r1, #0
 800db92:	e7ef      	b.n	800db74 <_strtod_l+0x9c>
 800db94:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800db96:	b13a      	cbz	r2, 800dba8 <_strtod_l+0xd0>
 800db98:	2135      	movs	r1, #53	@ 0x35
 800db9a:	a81c      	add	r0, sp, #112	@ 0x70
 800db9c:	f7ff ff32 	bl	800da04 <__copybits>
 800dba0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dba2:	9805      	ldr	r0, [sp, #20]
 800dba4:	f7ff fafc 	bl	800d1a0 <_Bfree>
 800dba8:	3e01      	subs	r6, #1
 800dbaa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800dbac:	2e04      	cmp	r6, #4
 800dbae:	d806      	bhi.n	800dbbe <_strtod_l+0xe6>
 800dbb0:	e8df f006 	tbb	[pc, r6]
 800dbb4:	201d0314 	.word	0x201d0314
 800dbb8:	14          	.byte	0x14
 800dbb9:	00          	.byte	0x00
 800dbba:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800dbbe:	05e1      	lsls	r1, r4, #23
 800dbc0:	bf48      	it	mi
 800dbc2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800dbc6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dbca:	0d1b      	lsrs	r3, r3, #20
 800dbcc:	051b      	lsls	r3, r3, #20
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d1bb      	bne.n	800db4a <_strtod_l+0x72>
 800dbd2:	f7fe fba3 	bl	800c31c <__errno>
 800dbd6:	2322      	movs	r3, #34	@ 0x22
 800dbd8:	6003      	str	r3, [r0, #0]
 800dbda:	e7b6      	b.n	800db4a <_strtod_l+0x72>
 800dbdc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800dbe0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800dbe4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800dbe8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800dbec:	e7e7      	b.n	800dbbe <_strtod_l+0xe6>
 800dbee:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800dd70 <_strtod_l+0x298>
 800dbf2:	e7e4      	b.n	800dbbe <_strtod_l+0xe6>
 800dbf4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800dbf8:	f04f 3aff 	mov.w	sl, #4294967295
 800dbfc:	e7df      	b.n	800dbbe <_strtod_l+0xe6>
 800dbfe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dc00:	1c5a      	adds	r2, r3, #1
 800dc02:	9219      	str	r2, [sp, #100]	@ 0x64
 800dc04:	785b      	ldrb	r3, [r3, #1]
 800dc06:	2b30      	cmp	r3, #48	@ 0x30
 800dc08:	d0f9      	beq.n	800dbfe <_strtod_l+0x126>
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d09d      	beq.n	800db4a <_strtod_l+0x72>
 800dc0e:	2301      	movs	r3, #1
 800dc10:	2700      	movs	r7, #0
 800dc12:	9308      	str	r3, [sp, #32]
 800dc14:	220a      	movs	r2, #10
 800dc16:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dc18:	46b9      	mov	r9, r7
 800dc1a:	970b      	str	r7, [sp, #44]	@ 0x2c
 800dc1c:	930c      	str	r3, [sp, #48]	@ 0x30
 800dc1e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800dc20:	7805      	ldrb	r5, [r0, #0]
 800dc22:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800dc26:	b2d9      	uxtb	r1, r3
 800dc28:	2909      	cmp	r1, #9
 800dc2a:	d928      	bls.n	800dc7e <_strtod_l+0x1a6>
 800dc2c:	2201      	movs	r2, #1
 800dc2e:	494f      	ldr	r1, [pc, #316]	@ (800dd6c <_strtod_l+0x294>)
 800dc30:	f000 ffd6 	bl	800ebe0 <strncmp>
 800dc34:	2800      	cmp	r0, #0
 800dc36:	d032      	beq.n	800dc9e <_strtod_l+0x1c6>
 800dc38:	2000      	movs	r0, #0
 800dc3a:	462a      	mov	r2, r5
 800dc3c:	464d      	mov	r5, r9
 800dc3e:	4603      	mov	r3, r0
 800dc40:	900a      	str	r0, [sp, #40]	@ 0x28
 800dc42:	2a65      	cmp	r2, #101	@ 0x65
 800dc44:	d001      	beq.n	800dc4a <_strtod_l+0x172>
 800dc46:	2a45      	cmp	r2, #69	@ 0x45
 800dc48:	d114      	bne.n	800dc74 <_strtod_l+0x19c>
 800dc4a:	b91d      	cbnz	r5, 800dc54 <_strtod_l+0x17c>
 800dc4c:	9a08      	ldr	r2, [sp, #32]
 800dc4e:	4302      	orrs	r2, r0
 800dc50:	d096      	beq.n	800db80 <_strtod_l+0xa8>
 800dc52:	2500      	movs	r5, #0
 800dc54:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800dc56:	1c62      	adds	r2, r4, #1
 800dc58:	9219      	str	r2, [sp, #100]	@ 0x64
 800dc5a:	7862      	ldrb	r2, [r4, #1]
 800dc5c:	2a2b      	cmp	r2, #43	@ 0x2b
 800dc5e:	d079      	beq.n	800dd54 <_strtod_l+0x27c>
 800dc60:	2a2d      	cmp	r2, #45	@ 0x2d
 800dc62:	d07d      	beq.n	800dd60 <_strtod_l+0x288>
 800dc64:	f04f 0c00 	mov.w	ip, #0
 800dc68:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800dc6c:	2909      	cmp	r1, #9
 800dc6e:	f240 8085 	bls.w	800dd7c <_strtod_l+0x2a4>
 800dc72:	9419      	str	r4, [sp, #100]	@ 0x64
 800dc74:	f04f 0800 	mov.w	r8, #0
 800dc78:	e0a5      	b.n	800ddc6 <_strtod_l+0x2ee>
 800dc7a:	2300      	movs	r3, #0
 800dc7c:	e7c8      	b.n	800dc10 <_strtod_l+0x138>
 800dc7e:	f1b9 0f08 	cmp.w	r9, #8
 800dc82:	f100 0001 	add.w	r0, r0, #1
 800dc86:	f109 0901 	add.w	r9, r9, #1
 800dc8a:	bfd4      	ite	le
 800dc8c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800dc8e:	fb02 3707 	mlagt	r7, r2, r7, r3
 800dc92:	9019      	str	r0, [sp, #100]	@ 0x64
 800dc94:	bfdc      	itt	le
 800dc96:	fb02 3301 	mlale	r3, r2, r1, r3
 800dc9a:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800dc9c:	e7bf      	b.n	800dc1e <_strtod_l+0x146>
 800dc9e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dca0:	1c5a      	adds	r2, r3, #1
 800dca2:	9219      	str	r2, [sp, #100]	@ 0x64
 800dca4:	785a      	ldrb	r2, [r3, #1]
 800dca6:	f1b9 0f00 	cmp.w	r9, #0
 800dcaa:	d03a      	beq.n	800dd22 <_strtod_l+0x24a>
 800dcac:	464d      	mov	r5, r9
 800dcae:	900a      	str	r0, [sp, #40]	@ 0x28
 800dcb0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800dcb4:	2b09      	cmp	r3, #9
 800dcb6:	d912      	bls.n	800dcde <_strtod_l+0x206>
 800dcb8:	2301      	movs	r3, #1
 800dcba:	e7c2      	b.n	800dc42 <_strtod_l+0x16a>
 800dcbc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dcbe:	3001      	adds	r0, #1
 800dcc0:	1c5a      	adds	r2, r3, #1
 800dcc2:	9219      	str	r2, [sp, #100]	@ 0x64
 800dcc4:	785a      	ldrb	r2, [r3, #1]
 800dcc6:	2a30      	cmp	r2, #48	@ 0x30
 800dcc8:	d0f8      	beq.n	800dcbc <_strtod_l+0x1e4>
 800dcca:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800dcce:	2b08      	cmp	r3, #8
 800dcd0:	f200 84d2 	bhi.w	800e678 <_strtod_l+0xba0>
 800dcd4:	900a      	str	r0, [sp, #40]	@ 0x28
 800dcd6:	2000      	movs	r0, #0
 800dcd8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dcda:	4605      	mov	r5, r0
 800dcdc:	930c      	str	r3, [sp, #48]	@ 0x30
 800dcde:	3a30      	subs	r2, #48	@ 0x30
 800dce0:	f100 0301 	add.w	r3, r0, #1
 800dce4:	d017      	beq.n	800dd16 <_strtod_l+0x23e>
 800dce6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800dce8:	462e      	mov	r6, r5
 800dcea:	f04f 0e0a 	mov.w	lr, #10
 800dcee:	4419      	add	r1, r3
 800dcf0:	910a      	str	r1, [sp, #40]	@ 0x28
 800dcf2:	1c71      	adds	r1, r6, #1
 800dcf4:	eba1 0c05 	sub.w	ip, r1, r5
 800dcf8:	4563      	cmp	r3, ip
 800dcfa:	dc14      	bgt.n	800dd26 <_strtod_l+0x24e>
 800dcfc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800dd00:	182b      	adds	r3, r5, r0
 800dd02:	3501      	adds	r5, #1
 800dd04:	2b08      	cmp	r3, #8
 800dd06:	4405      	add	r5, r0
 800dd08:	dc1a      	bgt.n	800dd40 <_strtod_l+0x268>
 800dd0a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800dd0c:	230a      	movs	r3, #10
 800dd0e:	fb03 2301 	mla	r3, r3, r1, r2
 800dd12:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dd14:	2300      	movs	r3, #0
 800dd16:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800dd18:	4618      	mov	r0, r3
 800dd1a:	1c51      	adds	r1, r2, #1
 800dd1c:	9119      	str	r1, [sp, #100]	@ 0x64
 800dd1e:	7852      	ldrb	r2, [r2, #1]
 800dd20:	e7c6      	b.n	800dcb0 <_strtod_l+0x1d8>
 800dd22:	4648      	mov	r0, r9
 800dd24:	e7cf      	b.n	800dcc6 <_strtod_l+0x1ee>
 800dd26:	2e08      	cmp	r6, #8
 800dd28:	dc05      	bgt.n	800dd36 <_strtod_l+0x25e>
 800dd2a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800dd2c:	fb0e f606 	mul.w	r6, lr, r6
 800dd30:	960b      	str	r6, [sp, #44]	@ 0x2c
 800dd32:	460e      	mov	r6, r1
 800dd34:	e7dd      	b.n	800dcf2 <_strtod_l+0x21a>
 800dd36:	2910      	cmp	r1, #16
 800dd38:	bfd8      	it	le
 800dd3a:	fb0e f707 	mulle.w	r7, lr, r7
 800dd3e:	e7f8      	b.n	800dd32 <_strtod_l+0x25a>
 800dd40:	2b0f      	cmp	r3, #15
 800dd42:	bfdc      	itt	le
 800dd44:	230a      	movle	r3, #10
 800dd46:	fb03 2707 	mlale	r7, r3, r7, r2
 800dd4a:	e7e3      	b.n	800dd14 <_strtod_l+0x23c>
 800dd4c:	2300      	movs	r3, #0
 800dd4e:	930a      	str	r3, [sp, #40]	@ 0x28
 800dd50:	2301      	movs	r3, #1
 800dd52:	e77b      	b.n	800dc4c <_strtod_l+0x174>
 800dd54:	f04f 0c00 	mov.w	ip, #0
 800dd58:	1ca2      	adds	r2, r4, #2
 800dd5a:	9219      	str	r2, [sp, #100]	@ 0x64
 800dd5c:	78a2      	ldrb	r2, [r4, #2]
 800dd5e:	e783      	b.n	800dc68 <_strtod_l+0x190>
 800dd60:	f04f 0c01 	mov.w	ip, #1
 800dd64:	e7f8      	b.n	800dd58 <_strtod_l+0x280>
 800dd66:	bf00      	nop
 800dd68:	08010a2c 	.word	0x08010a2c
 800dd6c:	0801085f 	.word	0x0801085f
 800dd70:	7ff00000 	.word	0x7ff00000
 800dd74:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800dd76:	1c51      	adds	r1, r2, #1
 800dd78:	9119      	str	r1, [sp, #100]	@ 0x64
 800dd7a:	7852      	ldrb	r2, [r2, #1]
 800dd7c:	2a30      	cmp	r2, #48	@ 0x30
 800dd7e:	d0f9      	beq.n	800dd74 <_strtod_l+0x29c>
 800dd80:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800dd84:	2908      	cmp	r1, #8
 800dd86:	f63f af75 	bhi.w	800dc74 <_strtod_l+0x19c>
 800dd8a:	3a30      	subs	r2, #48	@ 0x30
 800dd8c:	f04f 080a 	mov.w	r8, #10
 800dd90:	9209      	str	r2, [sp, #36]	@ 0x24
 800dd92:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800dd94:	920f      	str	r2, [sp, #60]	@ 0x3c
 800dd96:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800dd98:	1c56      	adds	r6, r2, #1
 800dd9a:	9619      	str	r6, [sp, #100]	@ 0x64
 800dd9c:	7852      	ldrb	r2, [r2, #1]
 800dd9e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800dda2:	f1be 0f09 	cmp.w	lr, #9
 800dda6:	d939      	bls.n	800de1c <_strtod_l+0x344>
 800dda8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ddaa:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ddae:	1a76      	subs	r6, r6, r1
 800ddb0:	2e08      	cmp	r6, #8
 800ddb2:	dc03      	bgt.n	800ddbc <_strtod_l+0x2e4>
 800ddb4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ddb6:	4588      	cmp	r8, r1
 800ddb8:	bfa8      	it	ge
 800ddba:	4688      	movge	r8, r1
 800ddbc:	f1bc 0f00 	cmp.w	ip, #0
 800ddc0:	d001      	beq.n	800ddc6 <_strtod_l+0x2ee>
 800ddc2:	f1c8 0800 	rsb	r8, r8, #0
 800ddc6:	2d00      	cmp	r5, #0
 800ddc8:	d14e      	bne.n	800de68 <_strtod_l+0x390>
 800ddca:	9908      	ldr	r1, [sp, #32]
 800ddcc:	4308      	orrs	r0, r1
 800ddce:	f47f aebc 	bne.w	800db4a <_strtod_l+0x72>
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	f47f aed4 	bne.w	800db80 <_strtod_l+0xa8>
 800ddd8:	2a69      	cmp	r2, #105	@ 0x69
 800ddda:	d028      	beq.n	800de2e <_strtod_l+0x356>
 800dddc:	dc25      	bgt.n	800de2a <_strtod_l+0x352>
 800ddde:	2a49      	cmp	r2, #73	@ 0x49
 800dde0:	d025      	beq.n	800de2e <_strtod_l+0x356>
 800dde2:	2a4e      	cmp	r2, #78	@ 0x4e
 800dde4:	f47f aecc 	bne.w	800db80 <_strtod_l+0xa8>
 800dde8:	499a      	ldr	r1, [pc, #616]	@ (800e054 <_strtod_l+0x57c>)
 800ddea:	a819      	add	r0, sp, #100	@ 0x64
 800ddec:	f001 f9cc 	bl	800f188 <__match>
 800ddf0:	2800      	cmp	r0, #0
 800ddf2:	f43f aec5 	beq.w	800db80 <_strtod_l+0xa8>
 800ddf6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ddf8:	781b      	ldrb	r3, [r3, #0]
 800ddfa:	2b28      	cmp	r3, #40	@ 0x28
 800ddfc:	d12e      	bne.n	800de5c <_strtod_l+0x384>
 800ddfe:	aa1c      	add	r2, sp, #112	@ 0x70
 800de00:	4995      	ldr	r1, [pc, #596]	@ (800e058 <_strtod_l+0x580>)
 800de02:	a819      	add	r0, sp, #100	@ 0x64
 800de04:	f001 f9d4 	bl	800f1b0 <__hexnan>
 800de08:	2805      	cmp	r0, #5
 800de0a:	d127      	bne.n	800de5c <_strtod_l+0x384>
 800de0c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800de0e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800de12:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800de16:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800de1a:	e696      	b.n	800db4a <_strtod_l+0x72>
 800de1c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800de1e:	fb08 2101 	mla	r1, r8, r1, r2
 800de22:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800de26:	9209      	str	r2, [sp, #36]	@ 0x24
 800de28:	e7b5      	b.n	800dd96 <_strtod_l+0x2be>
 800de2a:	2a6e      	cmp	r2, #110	@ 0x6e
 800de2c:	e7da      	b.n	800dde4 <_strtod_l+0x30c>
 800de2e:	498b      	ldr	r1, [pc, #556]	@ (800e05c <_strtod_l+0x584>)
 800de30:	a819      	add	r0, sp, #100	@ 0x64
 800de32:	f001 f9a9 	bl	800f188 <__match>
 800de36:	2800      	cmp	r0, #0
 800de38:	f43f aea2 	beq.w	800db80 <_strtod_l+0xa8>
 800de3c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de3e:	a819      	add	r0, sp, #100	@ 0x64
 800de40:	4987      	ldr	r1, [pc, #540]	@ (800e060 <_strtod_l+0x588>)
 800de42:	3b01      	subs	r3, #1
 800de44:	9319      	str	r3, [sp, #100]	@ 0x64
 800de46:	f001 f99f 	bl	800f188 <__match>
 800de4a:	b910      	cbnz	r0, 800de52 <_strtod_l+0x37a>
 800de4c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de4e:	3301      	adds	r3, #1
 800de50:	9319      	str	r3, [sp, #100]	@ 0x64
 800de52:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800e070 <_strtod_l+0x598>
 800de56:	f04f 0a00 	mov.w	sl, #0
 800de5a:	e676      	b.n	800db4a <_strtod_l+0x72>
 800de5c:	4881      	ldr	r0, [pc, #516]	@ (800e064 <_strtod_l+0x58c>)
 800de5e:	f000 fed3 	bl	800ec08 <nan>
 800de62:	ec5b ab10 	vmov	sl, fp, d0
 800de66:	e670      	b.n	800db4a <_strtod_l+0x72>
 800de68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de6a:	f1b9 0f00 	cmp.w	r9, #0
 800de6e:	bf08      	it	eq
 800de70:	46a9      	moveq	r9, r5
 800de72:	2d10      	cmp	r5, #16
 800de74:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800de76:	eba8 0303 	sub.w	r3, r8, r3
 800de7a:	462c      	mov	r4, r5
 800de7c:	bfa8      	it	ge
 800de7e:	2410      	movge	r4, #16
 800de80:	9309      	str	r3, [sp, #36]	@ 0x24
 800de82:	f7f2 fb43 	bl	800050c <__aeabi_ui2d>
 800de86:	2d09      	cmp	r5, #9
 800de88:	4682      	mov	sl, r0
 800de8a:	468b      	mov	fp, r1
 800de8c:	dc13      	bgt.n	800deb6 <_strtod_l+0x3de>
 800de8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de90:	2b00      	cmp	r3, #0
 800de92:	f43f ae5a 	beq.w	800db4a <_strtod_l+0x72>
 800de96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de98:	dd78      	ble.n	800df8c <_strtod_l+0x4b4>
 800de9a:	2b16      	cmp	r3, #22
 800de9c:	dc5f      	bgt.n	800df5e <_strtod_l+0x486>
 800de9e:	4972      	ldr	r1, [pc, #456]	@ (800e068 <_strtod_l+0x590>)
 800dea0:	4652      	mov	r2, sl
 800dea2:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800dea6:	465b      	mov	r3, fp
 800dea8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800deac:	f7f2 fba8 	bl	8000600 <__aeabi_dmul>
 800deb0:	4682      	mov	sl, r0
 800deb2:	468b      	mov	fp, r1
 800deb4:	e649      	b.n	800db4a <_strtod_l+0x72>
 800deb6:	4b6c      	ldr	r3, [pc, #432]	@ (800e068 <_strtod_l+0x590>)
 800deb8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800debc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800dec0:	f7f2 fb9e 	bl	8000600 <__aeabi_dmul>
 800dec4:	4682      	mov	sl, r0
 800dec6:	468b      	mov	fp, r1
 800dec8:	4638      	mov	r0, r7
 800deca:	f7f2 fb1f 	bl	800050c <__aeabi_ui2d>
 800dece:	4602      	mov	r2, r0
 800ded0:	460b      	mov	r3, r1
 800ded2:	4650      	mov	r0, sl
 800ded4:	4659      	mov	r1, fp
 800ded6:	f7f2 f9dd 	bl	8000294 <__adddf3>
 800deda:	2d0f      	cmp	r5, #15
 800dedc:	4682      	mov	sl, r0
 800dede:	468b      	mov	fp, r1
 800dee0:	ddd5      	ble.n	800de8e <_strtod_l+0x3b6>
 800dee2:	1b2c      	subs	r4, r5, r4
 800dee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dee6:	441c      	add	r4, r3
 800dee8:	2c00      	cmp	r4, #0
 800deea:	f340 8093 	ble.w	800e014 <_strtod_l+0x53c>
 800deee:	f014 030f 	ands.w	r3, r4, #15
 800def2:	d00a      	beq.n	800df0a <_strtod_l+0x432>
 800def4:	495c      	ldr	r1, [pc, #368]	@ (800e068 <_strtod_l+0x590>)
 800def6:	4652      	mov	r2, sl
 800def8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800defc:	465b      	mov	r3, fp
 800defe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df02:	f7f2 fb7d 	bl	8000600 <__aeabi_dmul>
 800df06:	4682      	mov	sl, r0
 800df08:	468b      	mov	fp, r1
 800df0a:	f034 040f 	bics.w	r4, r4, #15
 800df0e:	d073      	beq.n	800dff8 <_strtod_l+0x520>
 800df10:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800df14:	dd49      	ble.n	800dfaa <_strtod_l+0x4d2>
 800df16:	2400      	movs	r4, #0
 800df18:	46a0      	mov	r8, r4
 800df1a:	46a1      	mov	r9, r4
 800df1c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800df1e:	2322      	movs	r3, #34	@ 0x22
 800df20:	9a05      	ldr	r2, [sp, #20]
 800df22:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800e070 <_strtod_l+0x598>
 800df26:	f04f 0a00 	mov.w	sl, #0
 800df2a:	6013      	str	r3, [r2, #0]
 800df2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800df2e:	2b00      	cmp	r3, #0
 800df30:	f43f ae0b 	beq.w	800db4a <_strtod_l+0x72>
 800df34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800df36:	9805      	ldr	r0, [sp, #20]
 800df38:	f7ff f932 	bl	800d1a0 <_Bfree>
 800df3c:	4649      	mov	r1, r9
 800df3e:	9805      	ldr	r0, [sp, #20]
 800df40:	f7ff f92e 	bl	800d1a0 <_Bfree>
 800df44:	4641      	mov	r1, r8
 800df46:	9805      	ldr	r0, [sp, #20]
 800df48:	f7ff f92a 	bl	800d1a0 <_Bfree>
 800df4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800df4e:	9805      	ldr	r0, [sp, #20]
 800df50:	f7ff f926 	bl	800d1a0 <_Bfree>
 800df54:	4621      	mov	r1, r4
 800df56:	9805      	ldr	r0, [sp, #20]
 800df58:	f7ff f922 	bl	800d1a0 <_Bfree>
 800df5c:	e5f5      	b.n	800db4a <_strtod_l+0x72>
 800df5e:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800df62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800df64:	4293      	cmp	r3, r2
 800df66:	dbbc      	blt.n	800dee2 <_strtod_l+0x40a>
 800df68:	f1c5 050f 	rsb	r5, r5, #15
 800df6c:	4c3e      	ldr	r4, [pc, #248]	@ (800e068 <_strtod_l+0x590>)
 800df6e:	4652      	mov	r2, sl
 800df70:	465b      	mov	r3, fp
 800df72:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800df76:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df7a:	f7f2 fb41 	bl	8000600 <__aeabi_dmul>
 800df7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df80:	1b5d      	subs	r5, r3, r5
 800df82:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800df86:	e9d4 2300 	ldrd	r2, r3, [r4]
 800df8a:	e78f      	b.n	800deac <_strtod_l+0x3d4>
 800df8c:	3316      	adds	r3, #22
 800df8e:	dba8      	blt.n	800dee2 <_strtod_l+0x40a>
 800df90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800df92:	4650      	mov	r0, sl
 800df94:	4659      	mov	r1, fp
 800df96:	eba3 0808 	sub.w	r8, r3, r8
 800df9a:	4b33      	ldr	r3, [pc, #204]	@ (800e068 <_strtod_l+0x590>)
 800df9c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800dfa0:	e9d8 2300 	ldrd	r2, r3, [r8]
 800dfa4:	f7f2 fc56 	bl	8000854 <__aeabi_ddiv>
 800dfa8:	e782      	b.n	800deb0 <_strtod_l+0x3d8>
 800dfaa:	2300      	movs	r3, #0
 800dfac:	1124      	asrs	r4, r4, #4
 800dfae:	4650      	mov	r0, sl
 800dfb0:	4659      	mov	r1, fp
 800dfb2:	4f2e      	ldr	r7, [pc, #184]	@ (800e06c <_strtod_l+0x594>)
 800dfb4:	461e      	mov	r6, r3
 800dfb6:	2c01      	cmp	r4, #1
 800dfb8:	dc21      	bgt.n	800dffe <_strtod_l+0x526>
 800dfba:	b10b      	cbz	r3, 800dfc0 <_strtod_l+0x4e8>
 800dfbc:	4682      	mov	sl, r0
 800dfbe:	468b      	mov	fp, r1
 800dfc0:	492a      	ldr	r1, [pc, #168]	@ (800e06c <_strtod_l+0x594>)
 800dfc2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800dfc6:	4652      	mov	r2, sl
 800dfc8:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800dfcc:	465b      	mov	r3, fp
 800dfce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dfd2:	f7f2 fb15 	bl	8000600 <__aeabi_dmul>
 800dfd6:	4b26      	ldr	r3, [pc, #152]	@ (800e070 <_strtod_l+0x598>)
 800dfd8:	460a      	mov	r2, r1
 800dfda:	4682      	mov	sl, r0
 800dfdc:	400b      	ands	r3, r1
 800dfde:	4925      	ldr	r1, [pc, #148]	@ (800e074 <_strtod_l+0x59c>)
 800dfe0:	428b      	cmp	r3, r1
 800dfe2:	d898      	bhi.n	800df16 <_strtod_l+0x43e>
 800dfe4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800dfe8:	428b      	cmp	r3, r1
 800dfea:	bf86      	itte	hi
 800dfec:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800e078 <_strtod_l+0x5a0>
 800dff0:	f04f 3aff 	movhi.w	sl, #4294967295
 800dff4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800dff8:	2300      	movs	r3, #0
 800dffa:	9308      	str	r3, [sp, #32]
 800dffc:	e076      	b.n	800e0ec <_strtod_l+0x614>
 800dffe:	07e2      	lsls	r2, r4, #31
 800e000:	d504      	bpl.n	800e00c <_strtod_l+0x534>
 800e002:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e006:	f7f2 fafb 	bl	8000600 <__aeabi_dmul>
 800e00a:	2301      	movs	r3, #1
 800e00c:	3601      	adds	r6, #1
 800e00e:	1064      	asrs	r4, r4, #1
 800e010:	3708      	adds	r7, #8
 800e012:	e7d0      	b.n	800dfb6 <_strtod_l+0x4de>
 800e014:	d0f0      	beq.n	800dff8 <_strtod_l+0x520>
 800e016:	4264      	negs	r4, r4
 800e018:	f014 020f 	ands.w	r2, r4, #15
 800e01c:	d00a      	beq.n	800e034 <_strtod_l+0x55c>
 800e01e:	4b12      	ldr	r3, [pc, #72]	@ (800e068 <_strtod_l+0x590>)
 800e020:	4650      	mov	r0, sl
 800e022:	4659      	mov	r1, fp
 800e024:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e02c:	f7f2 fc12 	bl	8000854 <__aeabi_ddiv>
 800e030:	4682      	mov	sl, r0
 800e032:	468b      	mov	fp, r1
 800e034:	1124      	asrs	r4, r4, #4
 800e036:	d0df      	beq.n	800dff8 <_strtod_l+0x520>
 800e038:	2c1f      	cmp	r4, #31
 800e03a:	dd1f      	ble.n	800e07c <_strtod_l+0x5a4>
 800e03c:	2400      	movs	r4, #0
 800e03e:	46a0      	mov	r8, r4
 800e040:	46a1      	mov	r9, r4
 800e042:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e044:	2322      	movs	r3, #34	@ 0x22
 800e046:	9a05      	ldr	r2, [sp, #20]
 800e048:	f04f 0a00 	mov.w	sl, #0
 800e04c:	f04f 0b00 	mov.w	fp, #0
 800e050:	6013      	str	r3, [r2, #0]
 800e052:	e76b      	b.n	800df2c <_strtod_l+0x454>
 800e054:	0801074d 	.word	0x0801074d
 800e058:	08010a18 	.word	0x08010a18
 800e05c:	08010745 	.word	0x08010745
 800e060:	0801077c 	.word	0x0801077c
 800e064:	080108b5 	.word	0x080108b5
 800e068:	08010950 	.word	0x08010950
 800e06c:	08010928 	.word	0x08010928
 800e070:	7ff00000 	.word	0x7ff00000
 800e074:	7ca00000 	.word	0x7ca00000
 800e078:	7fefffff 	.word	0x7fefffff
 800e07c:	f014 0310 	ands.w	r3, r4, #16
 800e080:	4650      	mov	r0, sl
 800e082:	4659      	mov	r1, fp
 800e084:	4ea9      	ldr	r6, [pc, #676]	@ (800e32c <_strtod_l+0x854>)
 800e086:	bf18      	it	ne
 800e088:	236a      	movne	r3, #106	@ 0x6a
 800e08a:	9308      	str	r3, [sp, #32]
 800e08c:	2300      	movs	r3, #0
 800e08e:	07e7      	lsls	r7, r4, #31
 800e090:	d504      	bpl.n	800e09c <_strtod_l+0x5c4>
 800e092:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e096:	f7f2 fab3 	bl	8000600 <__aeabi_dmul>
 800e09a:	2301      	movs	r3, #1
 800e09c:	1064      	asrs	r4, r4, #1
 800e09e:	f106 0608 	add.w	r6, r6, #8
 800e0a2:	d1f4      	bne.n	800e08e <_strtod_l+0x5b6>
 800e0a4:	b10b      	cbz	r3, 800e0aa <_strtod_l+0x5d2>
 800e0a6:	4682      	mov	sl, r0
 800e0a8:	468b      	mov	fp, r1
 800e0aa:	9b08      	ldr	r3, [sp, #32]
 800e0ac:	b1b3      	cbz	r3, 800e0dc <_strtod_l+0x604>
 800e0ae:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e0b2:	4659      	mov	r1, fp
 800e0b4:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	dd0f      	ble.n	800e0dc <_strtod_l+0x604>
 800e0bc:	2b1f      	cmp	r3, #31
 800e0be:	dd56      	ble.n	800e16e <_strtod_l+0x696>
 800e0c0:	2b34      	cmp	r3, #52	@ 0x34
 800e0c2:	f04f 0a00 	mov.w	sl, #0
 800e0c6:	bfdb      	ittet	le
 800e0c8:	f04f 33ff 	movle.w	r3, #4294967295
 800e0cc:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e0d0:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e0d4:	4093      	lslle	r3, r2
 800e0d6:	bfd8      	it	le
 800e0d8:	ea03 0b01 	andle.w	fp, r3, r1
 800e0dc:	2200      	movs	r2, #0
 800e0de:	2300      	movs	r3, #0
 800e0e0:	4650      	mov	r0, sl
 800e0e2:	4659      	mov	r1, fp
 800e0e4:	f7f2 fcf4 	bl	8000ad0 <__aeabi_dcmpeq>
 800e0e8:	2800      	cmp	r0, #0
 800e0ea:	d1a7      	bne.n	800e03c <_strtod_l+0x564>
 800e0ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e0ee:	464a      	mov	r2, r9
 800e0f0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e0f2:	9300      	str	r3, [sp, #0]
 800e0f4:	462b      	mov	r3, r5
 800e0f6:	9805      	ldr	r0, [sp, #20]
 800e0f8:	f7ff f8bc 	bl	800d274 <__s2b>
 800e0fc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800e0fe:	2800      	cmp	r0, #0
 800e100:	f43f af09 	beq.w	800df16 <_strtod_l+0x43e>
 800e104:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e106:	2400      	movs	r4, #0
 800e108:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e10a:	2a00      	cmp	r2, #0
 800e10c:	eba3 0308 	sub.w	r3, r3, r8
 800e110:	46a0      	mov	r8, r4
 800e112:	bfa8      	it	ge
 800e114:	2300      	movge	r3, #0
 800e116:	9312      	str	r3, [sp, #72]	@ 0x48
 800e118:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e11c:	9316      	str	r3, [sp, #88]	@ 0x58
 800e11e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e120:	9805      	ldr	r0, [sp, #20]
 800e122:	6859      	ldr	r1, [r3, #4]
 800e124:	f7fe fffc 	bl	800d120 <_Balloc>
 800e128:	4681      	mov	r9, r0
 800e12a:	2800      	cmp	r0, #0
 800e12c:	f43f aef7 	beq.w	800df1e <_strtod_l+0x446>
 800e130:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e132:	300c      	adds	r0, #12
 800e134:	691a      	ldr	r2, [r3, #16]
 800e136:	f103 010c 	add.w	r1, r3, #12
 800e13a:	3202      	adds	r2, #2
 800e13c:	0092      	lsls	r2, r2, #2
 800e13e:	f7fe f928 	bl	800c392 <memcpy>
 800e142:	aa1c      	add	r2, sp, #112	@ 0x70
 800e144:	a91b      	add	r1, sp, #108	@ 0x6c
 800e146:	9805      	ldr	r0, [sp, #20]
 800e148:	ec4b ab10 	vmov	d0, sl, fp
 800e14c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e150:	f7ff fbce 	bl	800d8f0 <__d2b>
 800e154:	901a      	str	r0, [sp, #104]	@ 0x68
 800e156:	2800      	cmp	r0, #0
 800e158:	f43f aee1 	beq.w	800df1e <_strtod_l+0x446>
 800e15c:	2101      	movs	r1, #1
 800e15e:	9805      	ldr	r0, [sp, #20]
 800e160:	f7ff f91e 	bl	800d3a0 <__i2b>
 800e164:	4680      	mov	r8, r0
 800e166:	b948      	cbnz	r0, 800e17c <_strtod_l+0x6a4>
 800e168:	f04f 0800 	mov.w	r8, #0
 800e16c:	e6d7      	b.n	800df1e <_strtod_l+0x446>
 800e16e:	f04f 32ff 	mov.w	r2, #4294967295
 800e172:	fa02 f303 	lsl.w	r3, r2, r3
 800e176:	ea03 0a0a 	and.w	sl, r3, sl
 800e17a:	e7af      	b.n	800e0dc <_strtod_l+0x604>
 800e17c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e17e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e180:	2d00      	cmp	r5, #0
 800e182:	bfa9      	itett	ge
 800e184:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e186:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e188:	18ef      	addge	r7, r5, r3
 800e18a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e18c:	bfb8      	it	lt
 800e18e:	1b5e      	sublt	r6, r3, r5
 800e190:	9b08      	ldr	r3, [sp, #32]
 800e192:	bfb8      	it	lt
 800e194:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e196:	1aed      	subs	r5, r5, r3
 800e198:	4b65      	ldr	r3, [pc, #404]	@ (800e330 <_strtod_l+0x858>)
 800e19a:	4415      	add	r5, r2
 800e19c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e1a0:	3d01      	subs	r5, #1
 800e1a2:	429d      	cmp	r5, r3
 800e1a4:	da4f      	bge.n	800e246 <_strtod_l+0x76e>
 800e1a6:	1b5b      	subs	r3, r3, r5
 800e1a8:	2101      	movs	r1, #1
 800e1aa:	2b1f      	cmp	r3, #31
 800e1ac:	eba2 0203 	sub.w	r2, r2, r3
 800e1b0:	dc3d      	bgt.n	800e22e <_strtod_l+0x756>
 800e1b2:	fa01 f303 	lsl.w	r3, r1, r3
 800e1b6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e1b8:	2300      	movs	r3, #0
 800e1ba:	9310      	str	r3, [sp, #64]	@ 0x40
 800e1bc:	18bd      	adds	r5, r7, r2
 800e1be:	9b08      	ldr	r3, [sp, #32]
 800e1c0:	4416      	add	r6, r2
 800e1c2:	42af      	cmp	r7, r5
 800e1c4:	441e      	add	r6, r3
 800e1c6:	463b      	mov	r3, r7
 800e1c8:	bfa8      	it	ge
 800e1ca:	462b      	movge	r3, r5
 800e1cc:	42b3      	cmp	r3, r6
 800e1ce:	bfa8      	it	ge
 800e1d0:	4633      	movge	r3, r6
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	bfc2      	ittt	gt
 800e1d6:	1aed      	subgt	r5, r5, r3
 800e1d8:	1af6      	subgt	r6, r6, r3
 800e1da:	1aff      	subgt	r7, r7, r3
 800e1dc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	dd16      	ble.n	800e210 <_strtod_l+0x738>
 800e1e2:	4641      	mov	r1, r8
 800e1e4:	461a      	mov	r2, r3
 800e1e6:	9805      	ldr	r0, [sp, #20]
 800e1e8:	f7ff f994 	bl	800d514 <__pow5mult>
 800e1ec:	4680      	mov	r8, r0
 800e1ee:	2800      	cmp	r0, #0
 800e1f0:	d0ba      	beq.n	800e168 <_strtod_l+0x690>
 800e1f2:	4601      	mov	r1, r0
 800e1f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e1f6:	9805      	ldr	r0, [sp, #20]
 800e1f8:	f7ff f8e8 	bl	800d3cc <__multiply>
 800e1fc:	900a      	str	r0, [sp, #40]	@ 0x28
 800e1fe:	2800      	cmp	r0, #0
 800e200:	f43f ae8d 	beq.w	800df1e <_strtod_l+0x446>
 800e204:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e206:	9805      	ldr	r0, [sp, #20]
 800e208:	f7fe ffca 	bl	800d1a0 <_Bfree>
 800e20c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e20e:	931a      	str	r3, [sp, #104]	@ 0x68
 800e210:	2d00      	cmp	r5, #0
 800e212:	dc1d      	bgt.n	800e250 <_strtod_l+0x778>
 800e214:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e216:	2b00      	cmp	r3, #0
 800e218:	dd23      	ble.n	800e262 <_strtod_l+0x78a>
 800e21a:	4649      	mov	r1, r9
 800e21c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e21e:	9805      	ldr	r0, [sp, #20]
 800e220:	f7ff f978 	bl	800d514 <__pow5mult>
 800e224:	4681      	mov	r9, r0
 800e226:	b9e0      	cbnz	r0, 800e262 <_strtod_l+0x78a>
 800e228:	f04f 0900 	mov.w	r9, #0
 800e22c:	e677      	b.n	800df1e <_strtod_l+0x446>
 800e22e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e232:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e234:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e238:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e23c:	35e2      	adds	r5, #226	@ 0xe2
 800e23e:	fa01 f305 	lsl.w	r3, r1, r5
 800e242:	9310      	str	r3, [sp, #64]	@ 0x40
 800e244:	e7ba      	b.n	800e1bc <_strtod_l+0x6e4>
 800e246:	2300      	movs	r3, #0
 800e248:	9310      	str	r3, [sp, #64]	@ 0x40
 800e24a:	2301      	movs	r3, #1
 800e24c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e24e:	e7b5      	b.n	800e1bc <_strtod_l+0x6e4>
 800e250:	462a      	mov	r2, r5
 800e252:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e254:	9805      	ldr	r0, [sp, #20]
 800e256:	f7ff f9b7 	bl	800d5c8 <__lshift>
 800e25a:	901a      	str	r0, [sp, #104]	@ 0x68
 800e25c:	2800      	cmp	r0, #0
 800e25e:	d1d9      	bne.n	800e214 <_strtod_l+0x73c>
 800e260:	e65d      	b.n	800df1e <_strtod_l+0x446>
 800e262:	2e00      	cmp	r6, #0
 800e264:	dd07      	ble.n	800e276 <_strtod_l+0x79e>
 800e266:	4649      	mov	r1, r9
 800e268:	4632      	mov	r2, r6
 800e26a:	9805      	ldr	r0, [sp, #20]
 800e26c:	f7ff f9ac 	bl	800d5c8 <__lshift>
 800e270:	4681      	mov	r9, r0
 800e272:	2800      	cmp	r0, #0
 800e274:	d0d8      	beq.n	800e228 <_strtod_l+0x750>
 800e276:	2f00      	cmp	r7, #0
 800e278:	dd08      	ble.n	800e28c <_strtod_l+0x7b4>
 800e27a:	4641      	mov	r1, r8
 800e27c:	463a      	mov	r2, r7
 800e27e:	9805      	ldr	r0, [sp, #20]
 800e280:	f7ff f9a2 	bl	800d5c8 <__lshift>
 800e284:	4680      	mov	r8, r0
 800e286:	2800      	cmp	r0, #0
 800e288:	f43f ae49 	beq.w	800df1e <_strtod_l+0x446>
 800e28c:	464a      	mov	r2, r9
 800e28e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e290:	9805      	ldr	r0, [sp, #20]
 800e292:	f7ff fa21 	bl	800d6d8 <__mdiff>
 800e296:	4604      	mov	r4, r0
 800e298:	2800      	cmp	r0, #0
 800e29a:	f43f ae40 	beq.w	800df1e <_strtod_l+0x446>
 800e29e:	68c3      	ldr	r3, [r0, #12]
 800e2a0:	4641      	mov	r1, r8
 800e2a2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	60c3      	str	r3, [r0, #12]
 800e2a8:	f7ff f9fa 	bl	800d6a0 <__mcmp>
 800e2ac:	2800      	cmp	r0, #0
 800e2ae:	da45      	bge.n	800e33c <_strtod_l+0x864>
 800e2b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e2b2:	ea53 030a 	orrs.w	r3, r3, sl
 800e2b6:	d16b      	bne.n	800e390 <_strtod_l+0x8b8>
 800e2b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d167      	bne.n	800e390 <_strtod_l+0x8b8>
 800e2c0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e2c4:	0d1b      	lsrs	r3, r3, #20
 800e2c6:	051b      	lsls	r3, r3, #20
 800e2c8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e2cc:	d960      	bls.n	800e390 <_strtod_l+0x8b8>
 800e2ce:	6963      	ldr	r3, [r4, #20]
 800e2d0:	b913      	cbnz	r3, 800e2d8 <_strtod_l+0x800>
 800e2d2:	6923      	ldr	r3, [r4, #16]
 800e2d4:	2b01      	cmp	r3, #1
 800e2d6:	dd5b      	ble.n	800e390 <_strtod_l+0x8b8>
 800e2d8:	4621      	mov	r1, r4
 800e2da:	2201      	movs	r2, #1
 800e2dc:	9805      	ldr	r0, [sp, #20]
 800e2de:	f7ff f973 	bl	800d5c8 <__lshift>
 800e2e2:	4641      	mov	r1, r8
 800e2e4:	4604      	mov	r4, r0
 800e2e6:	f7ff f9db 	bl	800d6a0 <__mcmp>
 800e2ea:	2800      	cmp	r0, #0
 800e2ec:	dd50      	ble.n	800e390 <_strtod_l+0x8b8>
 800e2ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e2f2:	9a08      	ldr	r2, [sp, #32]
 800e2f4:	0d1b      	lsrs	r3, r3, #20
 800e2f6:	051b      	lsls	r3, r3, #20
 800e2f8:	2a00      	cmp	r2, #0
 800e2fa:	d06a      	beq.n	800e3d2 <_strtod_l+0x8fa>
 800e2fc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e300:	d867      	bhi.n	800e3d2 <_strtod_l+0x8fa>
 800e302:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e306:	f67f ae9d 	bls.w	800e044 <_strtod_l+0x56c>
 800e30a:	4b0a      	ldr	r3, [pc, #40]	@ (800e334 <_strtod_l+0x85c>)
 800e30c:	4650      	mov	r0, sl
 800e30e:	4659      	mov	r1, fp
 800e310:	2200      	movs	r2, #0
 800e312:	f7f2 f975 	bl	8000600 <__aeabi_dmul>
 800e316:	4b08      	ldr	r3, [pc, #32]	@ (800e338 <_strtod_l+0x860>)
 800e318:	4682      	mov	sl, r0
 800e31a:	468b      	mov	fp, r1
 800e31c:	400b      	ands	r3, r1
 800e31e:	2b00      	cmp	r3, #0
 800e320:	f47f ae08 	bne.w	800df34 <_strtod_l+0x45c>
 800e324:	2322      	movs	r3, #34	@ 0x22
 800e326:	9a05      	ldr	r2, [sp, #20]
 800e328:	6013      	str	r3, [r2, #0]
 800e32a:	e603      	b.n	800df34 <_strtod_l+0x45c>
 800e32c:	08010a40 	.word	0x08010a40
 800e330:	fffffc02 	.word	0xfffffc02
 800e334:	39500000 	.word	0x39500000
 800e338:	7ff00000 	.word	0x7ff00000
 800e33c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e340:	d165      	bne.n	800e40e <_strtod_l+0x936>
 800e342:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e344:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e348:	b35a      	cbz	r2, 800e3a2 <_strtod_l+0x8ca>
 800e34a:	4a9f      	ldr	r2, [pc, #636]	@ (800e5c8 <_strtod_l+0xaf0>)
 800e34c:	4293      	cmp	r3, r2
 800e34e:	d12b      	bne.n	800e3a8 <_strtod_l+0x8d0>
 800e350:	9b08      	ldr	r3, [sp, #32]
 800e352:	4651      	mov	r1, sl
 800e354:	b303      	cbz	r3, 800e398 <_strtod_l+0x8c0>
 800e356:	465a      	mov	r2, fp
 800e358:	4b9c      	ldr	r3, [pc, #624]	@ (800e5cc <_strtod_l+0xaf4>)
 800e35a:	4013      	ands	r3, r2
 800e35c:	f04f 32ff 	mov.w	r2, #4294967295
 800e360:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e364:	d81b      	bhi.n	800e39e <_strtod_l+0x8c6>
 800e366:	0d1b      	lsrs	r3, r3, #20
 800e368:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e36c:	fa02 f303 	lsl.w	r3, r2, r3
 800e370:	4299      	cmp	r1, r3
 800e372:	d119      	bne.n	800e3a8 <_strtod_l+0x8d0>
 800e374:	4b96      	ldr	r3, [pc, #600]	@ (800e5d0 <_strtod_l+0xaf8>)
 800e376:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e378:	429a      	cmp	r2, r3
 800e37a:	d102      	bne.n	800e382 <_strtod_l+0x8aa>
 800e37c:	3101      	adds	r1, #1
 800e37e:	f43f adce 	beq.w	800df1e <_strtod_l+0x446>
 800e382:	4b92      	ldr	r3, [pc, #584]	@ (800e5cc <_strtod_l+0xaf4>)
 800e384:	f04f 0a00 	mov.w	sl, #0
 800e388:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e38a:	401a      	ands	r2, r3
 800e38c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e390:	9b08      	ldr	r3, [sp, #32]
 800e392:	2b00      	cmp	r3, #0
 800e394:	d1b9      	bne.n	800e30a <_strtod_l+0x832>
 800e396:	e5cd      	b.n	800df34 <_strtod_l+0x45c>
 800e398:	f04f 33ff 	mov.w	r3, #4294967295
 800e39c:	e7e8      	b.n	800e370 <_strtod_l+0x898>
 800e39e:	4613      	mov	r3, r2
 800e3a0:	e7e6      	b.n	800e370 <_strtod_l+0x898>
 800e3a2:	ea53 030a 	orrs.w	r3, r3, sl
 800e3a6:	d0a2      	beq.n	800e2ee <_strtod_l+0x816>
 800e3a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e3aa:	b1db      	cbz	r3, 800e3e4 <_strtod_l+0x90c>
 800e3ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e3ae:	4213      	tst	r3, r2
 800e3b0:	d0ee      	beq.n	800e390 <_strtod_l+0x8b8>
 800e3b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e3b4:	4650      	mov	r0, sl
 800e3b6:	9a08      	ldr	r2, [sp, #32]
 800e3b8:	4659      	mov	r1, fp
 800e3ba:	b1bb      	cbz	r3, 800e3ec <_strtod_l+0x914>
 800e3bc:	f7ff fb6e 	bl	800da9c <sulp>
 800e3c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e3c4:	ec53 2b10 	vmov	r2, r3, d0
 800e3c8:	f7f1 ff64 	bl	8000294 <__adddf3>
 800e3cc:	4682      	mov	sl, r0
 800e3ce:	468b      	mov	fp, r1
 800e3d0:	e7de      	b.n	800e390 <_strtod_l+0x8b8>
 800e3d2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e3d6:	f04f 3aff 	mov.w	sl, #4294967295
 800e3da:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e3de:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e3e2:	e7d5      	b.n	800e390 <_strtod_l+0x8b8>
 800e3e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e3e6:	ea13 0f0a 	tst.w	r3, sl
 800e3ea:	e7e1      	b.n	800e3b0 <_strtod_l+0x8d8>
 800e3ec:	f7ff fb56 	bl	800da9c <sulp>
 800e3f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e3f4:	ec53 2b10 	vmov	r2, r3, d0
 800e3f8:	f7f1 ff4a 	bl	8000290 <__aeabi_dsub>
 800e3fc:	2200      	movs	r2, #0
 800e3fe:	2300      	movs	r3, #0
 800e400:	4682      	mov	sl, r0
 800e402:	468b      	mov	fp, r1
 800e404:	f7f2 fb64 	bl	8000ad0 <__aeabi_dcmpeq>
 800e408:	2800      	cmp	r0, #0
 800e40a:	d0c1      	beq.n	800e390 <_strtod_l+0x8b8>
 800e40c:	e61a      	b.n	800e044 <_strtod_l+0x56c>
 800e40e:	4641      	mov	r1, r8
 800e410:	4620      	mov	r0, r4
 800e412:	f7ff fac5 	bl	800d9a0 <__ratio>
 800e416:	2200      	movs	r2, #0
 800e418:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e41c:	ec57 6b10 	vmov	r6, r7, d0
 800e420:	4630      	mov	r0, r6
 800e422:	4639      	mov	r1, r7
 800e424:	f7f2 fb68 	bl	8000af8 <__aeabi_dcmple>
 800e428:	2800      	cmp	r0, #0
 800e42a:	d06f      	beq.n	800e50c <_strtod_l+0xa34>
 800e42c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d17a      	bne.n	800e528 <_strtod_l+0xa50>
 800e432:	f1ba 0f00 	cmp.w	sl, #0
 800e436:	d158      	bne.n	800e4ea <_strtod_l+0xa12>
 800e438:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e43a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d15a      	bne.n	800e4f8 <_strtod_l+0xa20>
 800e442:	2200      	movs	r2, #0
 800e444:	4b63      	ldr	r3, [pc, #396]	@ (800e5d4 <_strtod_l+0xafc>)
 800e446:	4630      	mov	r0, r6
 800e448:	4639      	mov	r1, r7
 800e44a:	f7f2 fb4b 	bl	8000ae4 <__aeabi_dcmplt>
 800e44e:	2800      	cmp	r0, #0
 800e450:	d159      	bne.n	800e506 <_strtod_l+0xa2e>
 800e452:	4630      	mov	r0, r6
 800e454:	4639      	mov	r1, r7
 800e456:	2200      	movs	r2, #0
 800e458:	4b5f      	ldr	r3, [pc, #380]	@ (800e5d8 <_strtod_l+0xb00>)
 800e45a:	f7f2 f8d1 	bl	8000600 <__aeabi_dmul>
 800e45e:	4606      	mov	r6, r0
 800e460:	460f      	mov	r7, r1
 800e462:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e466:	9606      	str	r6, [sp, #24]
 800e468:	9307      	str	r3, [sp, #28]
 800e46a:	4d58      	ldr	r5, [pc, #352]	@ (800e5cc <_strtod_l+0xaf4>)
 800e46c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e470:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e474:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e476:	401d      	ands	r5, r3
 800e478:	4b58      	ldr	r3, [pc, #352]	@ (800e5dc <_strtod_l+0xb04>)
 800e47a:	429d      	cmp	r5, r3
 800e47c:	f040 80b2 	bne.w	800e5e4 <_strtod_l+0xb0c>
 800e480:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e482:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e486:	ec4b ab10 	vmov	d0, sl, fp
 800e48a:	f7ff f9bd 	bl	800d808 <__ulp>
 800e48e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e492:	ec51 0b10 	vmov	r0, r1, d0
 800e496:	f7f2 f8b3 	bl	8000600 <__aeabi_dmul>
 800e49a:	4652      	mov	r2, sl
 800e49c:	465b      	mov	r3, fp
 800e49e:	f7f1 fef9 	bl	8000294 <__adddf3>
 800e4a2:	460b      	mov	r3, r1
 800e4a4:	4949      	ldr	r1, [pc, #292]	@ (800e5cc <_strtod_l+0xaf4>)
 800e4a6:	4682      	mov	sl, r0
 800e4a8:	4a4d      	ldr	r2, [pc, #308]	@ (800e5e0 <_strtod_l+0xb08>)
 800e4aa:	4019      	ands	r1, r3
 800e4ac:	4291      	cmp	r1, r2
 800e4ae:	d942      	bls.n	800e536 <_strtod_l+0xa5e>
 800e4b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e4b2:	4b47      	ldr	r3, [pc, #284]	@ (800e5d0 <_strtod_l+0xaf8>)
 800e4b4:	429a      	cmp	r2, r3
 800e4b6:	d103      	bne.n	800e4c0 <_strtod_l+0x9e8>
 800e4b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e4ba:	3301      	adds	r3, #1
 800e4bc:	f43f ad2f 	beq.w	800df1e <_strtod_l+0x446>
 800e4c0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e5d0 <_strtod_l+0xaf8>
 800e4c4:	f04f 3aff 	mov.w	sl, #4294967295
 800e4c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e4ca:	9805      	ldr	r0, [sp, #20]
 800e4cc:	f7fe fe68 	bl	800d1a0 <_Bfree>
 800e4d0:	4649      	mov	r1, r9
 800e4d2:	9805      	ldr	r0, [sp, #20]
 800e4d4:	f7fe fe64 	bl	800d1a0 <_Bfree>
 800e4d8:	4641      	mov	r1, r8
 800e4da:	9805      	ldr	r0, [sp, #20]
 800e4dc:	f7fe fe60 	bl	800d1a0 <_Bfree>
 800e4e0:	4621      	mov	r1, r4
 800e4e2:	9805      	ldr	r0, [sp, #20]
 800e4e4:	f7fe fe5c 	bl	800d1a0 <_Bfree>
 800e4e8:	e619      	b.n	800e11e <_strtod_l+0x646>
 800e4ea:	f1ba 0f01 	cmp.w	sl, #1
 800e4ee:	d103      	bne.n	800e4f8 <_strtod_l+0xa20>
 800e4f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	f43f ada6 	beq.w	800e044 <_strtod_l+0x56c>
 800e4f8:	2600      	movs	r6, #0
 800e4fa:	4f36      	ldr	r7, [pc, #216]	@ (800e5d4 <_strtod_l+0xafc>)
 800e4fc:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800e5a8 <_strtod_l+0xad0>
 800e500:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e504:	e7b1      	b.n	800e46a <_strtod_l+0x992>
 800e506:	2600      	movs	r6, #0
 800e508:	4f33      	ldr	r7, [pc, #204]	@ (800e5d8 <_strtod_l+0xb00>)
 800e50a:	e7aa      	b.n	800e462 <_strtod_l+0x98a>
 800e50c:	4b32      	ldr	r3, [pc, #200]	@ (800e5d8 <_strtod_l+0xb00>)
 800e50e:	4630      	mov	r0, r6
 800e510:	4639      	mov	r1, r7
 800e512:	2200      	movs	r2, #0
 800e514:	f7f2 f874 	bl	8000600 <__aeabi_dmul>
 800e518:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e51a:	4606      	mov	r6, r0
 800e51c:	460f      	mov	r7, r1
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d09f      	beq.n	800e462 <_strtod_l+0x98a>
 800e522:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e526:	e7a0      	b.n	800e46a <_strtod_l+0x992>
 800e528:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e5b0 <_strtod_l+0xad8>
 800e52c:	ec57 6b17 	vmov	r6, r7, d7
 800e530:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e534:	e799      	b.n	800e46a <_strtod_l+0x992>
 800e536:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e53a:	9b08      	ldr	r3, [sp, #32]
 800e53c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e540:	2b00      	cmp	r3, #0
 800e542:	d1c1      	bne.n	800e4c8 <_strtod_l+0x9f0>
 800e544:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e548:	0d1b      	lsrs	r3, r3, #20
 800e54a:	051b      	lsls	r3, r3, #20
 800e54c:	429d      	cmp	r5, r3
 800e54e:	d1bb      	bne.n	800e4c8 <_strtod_l+0x9f0>
 800e550:	4630      	mov	r0, r6
 800e552:	4639      	mov	r1, r7
 800e554:	f7f2 fbb4 	bl	8000cc0 <__aeabi_d2lz>
 800e558:	f7f2 f824 	bl	80005a4 <__aeabi_l2d>
 800e55c:	4602      	mov	r2, r0
 800e55e:	460b      	mov	r3, r1
 800e560:	4630      	mov	r0, r6
 800e562:	4639      	mov	r1, r7
 800e564:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e568:	f7f1 fe92 	bl	8000290 <__aeabi_dsub>
 800e56c:	460b      	mov	r3, r1
 800e56e:	4602      	mov	r2, r0
 800e570:	ea46 060a 	orr.w	r6, r6, sl
 800e574:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e578:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e57a:	431e      	orrs	r6, r3
 800e57c:	d06f      	beq.n	800e65e <_strtod_l+0xb86>
 800e57e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e5b8 <_strtod_l+0xae0>)
 800e580:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e584:	f7f2 faae 	bl	8000ae4 <__aeabi_dcmplt>
 800e588:	2800      	cmp	r0, #0
 800e58a:	f47f acd3 	bne.w	800df34 <_strtod_l+0x45c>
 800e58e:	a30c      	add	r3, pc, #48	@ (adr r3, 800e5c0 <_strtod_l+0xae8>)
 800e590:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e594:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e598:	f7f2 fac2 	bl	8000b20 <__aeabi_dcmpgt>
 800e59c:	2800      	cmp	r0, #0
 800e59e:	d093      	beq.n	800e4c8 <_strtod_l+0x9f0>
 800e5a0:	e4c8      	b.n	800df34 <_strtod_l+0x45c>
 800e5a2:	bf00      	nop
 800e5a4:	f3af 8000 	nop.w
 800e5a8:	00000000 	.word	0x00000000
 800e5ac:	bff00000 	.word	0xbff00000
 800e5b0:	00000000 	.word	0x00000000
 800e5b4:	3ff00000 	.word	0x3ff00000
 800e5b8:	94a03595 	.word	0x94a03595
 800e5bc:	3fdfffff 	.word	0x3fdfffff
 800e5c0:	35afe535 	.word	0x35afe535
 800e5c4:	3fe00000 	.word	0x3fe00000
 800e5c8:	000fffff 	.word	0x000fffff
 800e5cc:	7ff00000 	.word	0x7ff00000
 800e5d0:	7fefffff 	.word	0x7fefffff
 800e5d4:	3ff00000 	.word	0x3ff00000
 800e5d8:	3fe00000 	.word	0x3fe00000
 800e5dc:	7fe00000 	.word	0x7fe00000
 800e5e0:	7c9fffff 	.word	0x7c9fffff
 800e5e4:	9b08      	ldr	r3, [sp, #32]
 800e5e6:	b323      	cbz	r3, 800e632 <_strtod_l+0xb5a>
 800e5e8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e5ec:	d821      	bhi.n	800e632 <_strtod_l+0xb5a>
 800e5ee:	4630      	mov	r0, r6
 800e5f0:	4639      	mov	r1, r7
 800e5f2:	a327      	add	r3, pc, #156	@ (adr r3, 800e690 <_strtod_l+0xbb8>)
 800e5f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5f8:	f7f2 fa7e 	bl	8000af8 <__aeabi_dcmple>
 800e5fc:	b1a0      	cbz	r0, 800e628 <_strtod_l+0xb50>
 800e5fe:	4639      	mov	r1, r7
 800e600:	4630      	mov	r0, r6
 800e602:	f7f2 fad5 	bl	8000bb0 <__aeabi_d2uiz>
 800e606:	2801      	cmp	r0, #1
 800e608:	bf38      	it	cc
 800e60a:	2001      	movcc	r0, #1
 800e60c:	f7f1 ff7e 	bl	800050c <__aeabi_ui2d>
 800e610:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e612:	4606      	mov	r6, r0
 800e614:	460f      	mov	r7, r1
 800e616:	b9fb      	cbnz	r3, 800e658 <_strtod_l+0xb80>
 800e618:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e61c:	9014      	str	r0, [sp, #80]	@ 0x50
 800e61e:	9315      	str	r3, [sp, #84]	@ 0x54
 800e620:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e624:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e628:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e62a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e62e:	1b5b      	subs	r3, r3, r5
 800e630:	9311      	str	r3, [sp, #68]	@ 0x44
 800e632:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e636:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e63a:	f7ff f8e5 	bl	800d808 <__ulp>
 800e63e:	4650      	mov	r0, sl
 800e640:	4659      	mov	r1, fp
 800e642:	ec53 2b10 	vmov	r2, r3, d0
 800e646:	f7f1 ffdb 	bl	8000600 <__aeabi_dmul>
 800e64a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e64e:	f7f1 fe21 	bl	8000294 <__adddf3>
 800e652:	4682      	mov	sl, r0
 800e654:	468b      	mov	fp, r1
 800e656:	e770      	b.n	800e53a <_strtod_l+0xa62>
 800e658:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e65c:	e7e0      	b.n	800e620 <_strtod_l+0xb48>
 800e65e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e698 <_strtod_l+0xbc0>)
 800e660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e664:	f7f2 fa3e 	bl	8000ae4 <__aeabi_dcmplt>
 800e668:	e798      	b.n	800e59c <_strtod_l+0xac4>
 800e66a:	2300      	movs	r3, #0
 800e66c:	930e      	str	r3, [sp, #56]	@ 0x38
 800e66e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e670:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e672:	6013      	str	r3, [r2, #0]
 800e674:	f7ff ba6d 	b.w	800db52 <_strtod_l+0x7a>
 800e678:	2a65      	cmp	r2, #101	@ 0x65
 800e67a:	f43f ab67 	beq.w	800dd4c <_strtod_l+0x274>
 800e67e:	2a45      	cmp	r2, #69	@ 0x45
 800e680:	f43f ab64 	beq.w	800dd4c <_strtod_l+0x274>
 800e684:	2301      	movs	r3, #1
 800e686:	f7ff bba0 	b.w	800ddca <_strtod_l+0x2f2>
 800e68a:	bf00      	nop
 800e68c:	f3af 8000 	nop.w
 800e690:	ffc00000 	.word	0xffc00000
 800e694:	41dfffff 	.word	0x41dfffff
 800e698:	94a03595 	.word	0x94a03595
 800e69c:	3fcfffff 	.word	0x3fcfffff

0800e6a0 <_strtod_r>:
 800e6a0:	4b01      	ldr	r3, [pc, #4]	@ (800e6a8 <_strtod_r+0x8>)
 800e6a2:	f7ff ba19 	b.w	800dad8 <_strtod_l>
 800e6a6:	bf00      	nop
 800e6a8:	20000070 	.word	0x20000070

0800e6ac <_strtol_l.isra.0>:
 800e6ac:	2b24      	cmp	r3, #36	@ 0x24
 800e6ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e6b2:	4686      	mov	lr, r0
 800e6b4:	4690      	mov	r8, r2
 800e6b6:	d801      	bhi.n	800e6bc <_strtol_l.isra.0+0x10>
 800e6b8:	2b01      	cmp	r3, #1
 800e6ba:	d106      	bne.n	800e6ca <_strtol_l.isra.0+0x1e>
 800e6bc:	f7fd fe2e 	bl	800c31c <__errno>
 800e6c0:	2316      	movs	r3, #22
 800e6c2:	6003      	str	r3, [r0, #0]
 800e6c4:	2000      	movs	r0, #0
 800e6c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e6ca:	460d      	mov	r5, r1
 800e6cc:	4833      	ldr	r0, [pc, #204]	@ (800e79c <_strtol_l.isra.0+0xf0>)
 800e6ce:	462a      	mov	r2, r5
 800e6d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e6d4:	5d06      	ldrb	r6, [r0, r4]
 800e6d6:	f016 0608 	ands.w	r6, r6, #8
 800e6da:	d1f8      	bne.n	800e6ce <_strtol_l.isra.0+0x22>
 800e6dc:	2c2d      	cmp	r4, #45	@ 0x2d
 800e6de:	d110      	bne.n	800e702 <_strtol_l.isra.0+0x56>
 800e6e0:	782c      	ldrb	r4, [r5, #0]
 800e6e2:	2601      	movs	r6, #1
 800e6e4:	1c95      	adds	r5, r2, #2
 800e6e6:	f033 0210 	bics.w	r2, r3, #16
 800e6ea:	d115      	bne.n	800e718 <_strtol_l.isra.0+0x6c>
 800e6ec:	2c30      	cmp	r4, #48	@ 0x30
 800e6ee:	d10d      	bne.n	800e70c <_strtol_l.isra.0+0x60>
 800e6f0:	782a      	ldrb	r2, [r5, #0]
 800e6f2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e6f6:	2a58      	cmp	r2, #88	@ 0x58
 800e6f8:	d108      	bne.n	800e70c <_strtol_l.isra.0+0x60>
 800e6fa:	786c      	ldrb	r4, [r5, #1]
 800e6fc:	3502      	adds	r5, #2
 800e6fe:	2310      	movs	r3, #16
 800e700:	e00a      	b.n	800e718 <_strtol_l.isra.0+0x6c>
 800e702:	2c2b      	cmp	r4, #43	@ 0x2b
 800e704:	bf04      	itt	eq
 800e706:	782c      	ldrbeq	r4, [r5, #0]
 800e708:	1c95      	addeq	r5, r2, #2
 800e70a:	e7ec      	b.n	800e6e6 <_strtol_l.isra.0+0x3a>
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d1f6      	bne.n	800e6fe <_strtol_l.isra.0+0x52>
 800e710:	2c30      	cmp	r4, #48	@ 0x30
 800e712:	bf14      	ite	ne
 800e714:	230a      	movne	r3, #10
 800e716:	2308      	moveq	r3, #8
 800e718:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e71c:	2200      	movs	r2, #0
 800e71e:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e722:	4610      	mov	r0, r2
 800e724:	fbbc f9f3 	udiv	r9, ip, r3
 800e728:	fb03 ca19 	mls	sl, r3, r9, ip
 800e72c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e730:	2f09      	cmp	r7, #9
 800e732:	d80f      	bhi.n	800e754 <_strtol_l.isra.0+0xa8>
 800e734:	463c      	mov	r4, r7
 800e736:	42a3      	cmp	r3, r4
 800e738:	dd1b      	ble.n	800e772 <_strtol_l.isra.0+0xc6>
 800e73a:	1c57      	adds	r7, r2, #1
 800e73c:	d007      	beq.n	800e74e <_strtol_l.isra.0+0xa2>
 800e73e:	4581      	cmp	r9, r0
 800e740:	d314      	bcc.n	800e76c <_strtol_l.isra.0+0xc0>
 800e742:	d101      	bne.n	800e748 <_strtol_l.isra.0+0x9c>
 800e744:	45a2      	cmp	sl, r4
 800e746:	db11      	blt.n	800e76c <_strtol_l.isra.0+0xc0>
 800e748:	fb00 4003 	mla	r0, r0, r3, r4
 800e74c:	2201      	movs	r2, #1
 800e74e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e752:	e7eb      	b.n	800e72c <_strtol_l.isra.0+0x80>
 800e754:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e758:	2f19      	cmp	r7, #25
 800e75a:	d801      	bhi.n	800e760 <_strtol_l.isra.0+0xb4>
 800e75c:	3c37      	subs	r4, #55	@ 0x37
 800e75e:	e7ea      	b.n	800e736 <_strtol_l.isra.0+0x8a>
 800e760:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e764:	2f19      	cmp	r7, #25
 800e766:	d804      	bhi.n	800e772 <_strtol_l.isra.0+0xc6>
 800e768:	3c57      	subs	r4, #87	@ 0x57
 800e76a:	e7e4      	b.n	800e736 <_strtol_l.isra.0+0x8a>
 800e76c:	f04f 32ff 	mov.w	r2, #4294967295
 800e770:	e7ed      	b.n	800e74e <_strtol_l.isra.0+0xa2>
 800e772:	1c53      	adds	r3, r2, #1
 800e774:	d108      	bne.n	800e788 <_strtol_l.isra.0+0xdc>
 800e776:	2322      	movs	r3, #34	@ 0x22
 800e778:	4660      	mov	r0, ip
 800e77a:	f8ce 3000 	str.w	r3, [lr]
 800e77e:	f1b8 0f00 	cmp.w	r8, #0
 800e782:	d0a0      	beq.n	800e6c6 <_strtol_l.isra.0+0x1a>
 800e784:	1e69      	subs	r1, r5, #1
 800e786:	e006      	b.n	800e796 <_strtol_l.isra.0+0xea>
 800e788:	b106      	cbz	r6, 800e78c <_strtol_l.isra.0+0xe0>
 800e78a:	4240      	negs	r0, r0
 800e78c:	f1b8 0f00 	cmp.w	r8, #0
 800e790:	d099      	beq.n	800e6c6 <_strtol_l.isra.0+0x1a>
 800e792:	2a00      	cmp	r2, #0
 800e794:	d1f6      	bne.n	800e784 <_strtol_l.isra.0+0xd8>
 800e796:	f8c8 1000 	str.w	r1, [r8]
 800e79a:	e794      	b.n	800e6c6 <_strtol_l.isra.0+0x1a>
 800e79c:	08010a69 	.word	0x08010a69

0800e7a0 <_strtol_r>:
 800e7a0:	f7ff bf84 	b.w	800e6ac <_strtol_l.isra.0>

0800e7a4 <__ssputs_r>:
 800e7a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7a8:	461f      	mov	r7, r3
 800e7aa:	688e      	ldr	r6, [r1, #8]
 800e7ac:	4682      	mov	sl, r0
 800e7ae:	460c      	mov	r4, r1
 800e7b0:	42be      	cmp	r6, r7
 800e7b2:	4690      	mov	r8, r2
 800e7b4:	680b      	ldr	r3, [r1, #0]
 800e7b6:	d82d      	bhi.n	800e814 <__ssputs_r+0x70>
 800e7b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e7bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e7c0:	d026      	beq.n	800e810 <__ssputs_r+0x6c>
 800e7c2:	6965      	ldr	r5, [r4, #20]
 800e7c4:	6909      	ldr	r1, [r1, #16]
 800e7c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e7ca:	eba3 0901 	sub.w	r9, r3, r1
 800e7ce:	1c7b      	adds	r3, r7, #1
 800e7d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e7d4:	444b      	add	r3, r9
 800e7d6:	106d      	asrs	r5, r5, #1
 800e7d8:	429d      	cmp	r5, r3
 800e7da:	bf38      	it	cc
 800e7dc:	461d      	movcc	r5, r3
 800e7de:	0553      	lsls	r3, r2, #21
 800e7e0:	d527      	bpl.n	800e832 <__ssputs_r+0x8e>
 800e7e2:	4629      	mov	r1, r5
 800e7e4:	f7fc fcba 	bl	800b15c <_malloc_r>
 800e7e8:	4606      	mov	r6, r0
 800e7ea:	b360      	cbz	r0, 800e846 <__ssputs_r+0xa2>
 800e7ec:	464a      	mov	r2, r9
 800e7ee:	6921      	ldr	r1, [r4, #16]
 800e7f0:	f7fd fdcf 	bl	800c392 <memcpy>
 800e7f4:	89a3      	ldrh	r3, [r4, #12]
 800e7f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e7fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7fe:	81a3      	strh	r3, [r4, #12]
 800e800:	6126      	str	r6, [r4, #16]
 800e802:	444e      	add	r6, r9
 800e804:	6165      	str	r5, [r4, #20]
 800e806:	eba5 0509 	sub.w	r5, r5, r9
 800e80a:	6026      	str	r6, [r4, #0]
 800e80c:	463e      	mov	r6, r7
 800e80e:	60a5      	str	r5, [r4, #8]
 800e810:	42be      	cmp	r6, r7
 800e812:	d900      	bls.n	800e816 <__ssputs_r+0x72>
 800e814:	463e      	mov	r6, r7
 800e816:	4632      	mov	r2, r6
 800e818:	4641      	mov	r1, r8
 800e81a:	6820      	ldr	r0, [r4, #0]
 800e81c:	f000 f9c6 	bl	800ebac <memmove>
 800e820:	68a3      	ldr	r3, [r4, #8]
 800e822:	2000      	movs	r0, #0
 800e824:	1b9b      	subs	r3, r3, r6
 800e826:	60a3      	str	r3, [r4, #8]
 800e828:	6823      	ldr	r3, [r4, #0]
 800e82a:	4433      	add	r3, r6
 800e82c:	6023      	str	r3, [r4, #0]
 800e82e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e832:	462a      	mov	r2, r5
 800e834:	f7fc fd1e 	bl	800b274 <_realloc_r>
 800e838:	4606      	mov	r6, r0
 800e83a:	2800      	cmp	r0, #0
 800e83c:	d1e0      	bne.n	800e800 <__ssputs_r+0x5c>
 800e83e:	6921      	ldr	r1, [r4, #16]
 800e840:	4650      	mov	r0, sl
 800e842:	f7fe fc23 	bl	800d08c <_free_r>
 800e846:	230c      	movs	r3, #12
 800e848:	f04f 30ff 	mov.w	r0, #4294967295
 800e84c:	f8ca 3000 	str.w	r3, [sl]
 800e850:	89a3      	ldrh	r3, [r4, #12]
 800e852:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e856:	81a3      	strh	r3, [r4, #12]
 800e858:	e7e9      	b.n	800e82e <__ssputs_r+0x8a>
	...

0800e85c <_svfiprintf_r>:
 800e85c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e860:	4698      	mov	r8, r3
 800e862:	898b      	ldrh	r3, [r1, #12]
 800e864:	b09d      	sub	sp, #116	@ 0x74
 800e866:	4607      	mov	r7, r0
 800e868:	061b      	lsls	r3, r3, #24
 800e86a:	460d      	mov	r5, r1
 800e86c:	4614      	mov	r4, r2
 800e86e:	d510      	bpl.n	800e892 <_svfiprintf_r+0x36>
 800e870:	690b      	ldr	r3, [r1, #16]
 800e872:	b973      	cbnz	r3, 800e892 <_svfiprintf_r+0x36>
 800e874:	2140      	movs	r1, #64	@ 0x40
 800e876:	f7fc fc71 	bl	800b15c <_malloc_r>
 800e87a:	6028      	str	r0, [r5, #0]
 800e87c:	6128      	str	r0, [r5, #16]
 800e87e:	b930      	cbnz	r0, 800e88e <_svfiprintf_r+0x32>
 800e880:	230c      	movs	r3, #12
 800e882:	603b      	str	r3, [r7, #0]
 800e884:	f04f 30ff 	mov.w	r0, #4294967295
 800e888:	b01d      	add	sp, #116	@ 0x74
 800e88a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e88e:	2340      	movs	r3, #64	@ 0x40
 800e890:	616b      	str	r3, [r5, #20]
 800e892:	2300      	movs	r3, #0
 800e894:	f8cd 800c 	str.w	r8, [sp, #12]
 800e898:	f04f 0901 	mov.w	r9, #1
 800e89c:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800ea40 <_svfiprintf_r+0x1e4>
 800e8a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8a2:	2320      	movs	r3, #32
 800e8a4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e8a8:	2330      	movs	r3, #48	@ 0x30
 800e8aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e8ae:	4623      	mov	r3, r4
 800e8b0:	469a      	mov	sl, r3
 800e8b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e8b6:	b10a      	cbz	r2, 800e8bc <_svfiprintf_r+0x60>
 800e8b8:	2a25      	cmp	r2, #37	@ 0x25
 800e8ba:	d1f9      	bne.n	800e8b0 <_svfiprintf_r+0x54>
 800e8bc:	ebba 0b04 	subs.w	fp, sl, r4
 800e8c0:	d00b      	beq.n	800e8da <_svfiprintf_r+0x7e>
 800e8c2:	465b      	mov	r3, fp
 800e8c4:	4622      	mov	r2, r4
 800e8c6:	4629      	mov	r1, r5
 800e8c8:	4638      	mov	r0, r7
 800e8ca:	f7ff ff6b 	bl	800e7a4 <__ssputs_r>
 800e8ce:	3001      	adds	r0, #1
 800e8d0:	f000 80a7 	beq.w	800ea22 <_svfiprintf_r+0x1c6>
 800e8d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e8d6:	445a      	add	r2, fp
 800e8d8:	9209      	str	r2, [sp, #36]	@ 0x24
 800e8da:	f89a 3000 	ldrb.w	r3, [sl]
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	f000 809f 	beq.w	800ea22 <_svfiprintf_r+0x1c6>
 800e8e4:	2300      	movs	r3, #0
 800e8e6:	f04f 32ff 	mov.w	r2, #4294967295
 800e8ea:	f10a 0a01 	add.w	sl, sl, #1
 800e8ee:	9304      	str	r3, [sp, #16]
 800e8f0:	9307      	str	r3, [sp, #28]
 800e8f2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e8f6:	931a      	str	r3, [sp, #104]	@ 0x68
 800e8f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e8fc:	4654      	mov	r4, sl
 800e8fe:	2205      	movs	r2, #5
 800e900:	484f      	ldr	r0, [pc, #316]	@ (800ea40 <_svfiprintf_r+0x1e4>)
 800e902:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e906:	f7fd fd36 	bl	800c376 <memchr>
 800e90a:	9a04      	ldr	r2, [sp, #16]
 800e90c:	b9d8      	cbnz	r0, 800e946 <_svfiprintf_r+0xea>
 800e90e:	06d0      	lsls	r0, r2, #27
 800e910:	bf44      	itt	mi
 800e912:	2320      	movmi	r3, #32
 800e914:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e918:	0711      	lsls	r1, r2, #28
 800e91a:	bf44      	itt	mi
 800e91c:	232b      	movmi	r3, #43	@ 0x2b
 800e91e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e922:	f89a 3000 	ldrb.w	r3, [sl]
 800e926:	2b2a      	cmp	r3, #42	@ 0x2a
 800e928:	d015      	beq.n	800e956 <_svfiprintf_r+0xfa>
 800e92a:	9a07      	ldr	r2, [sp, #28]
 800e92c:	4654      	mov	r4, sl
 800e92e:	2000      	movs	r0, #0
 800e930:	f04f 0c0a 	mov.w	ip, #10
 800e934:	4621      	mov	r1, r4
 800e936:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e93a:	3b30      	subs	r3, #48	@ 0x30
 800e93c:	2b09      	cmp	r3, #9
 800e93e:	d94b      	bls.n	800e9d8 <_svfiprintf_r+0x17c>
 800e940:	b1b0      	cbz	r0, 800e970 <_svfiprintf_r+0x114>
 800e942:	9207      	str	r2, [sp, #28]
 800e944:	e014      	b.n	800e970 <_svfiprintf_r+0x114>
 800e946:	eba0 0308 	sub.w	r3, r0, r8
 800e94a:	46a2      	mov	sl, r4
 800e94c:	fa09 f303 	lsl.w	r3, r9, r3
 800e950:	4313      	orrs	r3, r2
 800e952:	9304      	str	r3, [sp, #16]
 800e954:	e7d2      	b.n	800e8fc <_svfiprintf_r+0xa0>
 800e956:	9b03      	ldr	r3, [sp, #12]
 800e958:	1d19      	adds	r1, r3, #4
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	9103      	str	r1, [sp, #12]
 800e960:	bfbb      	ittet	lt
 800e962:	425b      	neglt	r3, r3
 800e964:	f042 0202 	orrlt.w	r2, r2, #2
 800e968:	9307      	strge	r3, [sp, #28]
 800e96a:	9307      	strlt	r3, [sp, #28]
 800e96c:	bfb8      	it	lt
 800e96e:	9204      	strlt	r2, [sp, #16]
 800e970:	7823      	ldrb	r3, [r4, #0]
 800e972:	2b2e      	cmp	r3, #46	@ 0x2e
 800e974:	d10a      	bne.n	800e98c <_svfiprintf_r+0x130>
 800e976:	7863      	ldrb	r3, [r4, #1]
 800e978:	2b2a      	cmp	r3, #42	@ 0x2a
 800e97a:	d132      	bne.n	800e9e2 <_svfiprintf_r+0x186>
 800e97c:	9b03      	ldr	r3, [sp, #12]
 800e97e:	3402      	adds	r4, #2
 800e980:	1d1a      	adds	r2, r3, #4
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e988:	9203      	str	r2, [sp, #12]
 800e98a:	9305      	str	r3, [sp, #20]
 800e98c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ea50 <_svfiprintf_r+0x1f4>
 800e990:	2203      	movs	r2, #3
 800e992:	7821      	ldrb	r1, [r4, #0]
 800e994:	4650      	mov	r0, sl
 800e996:	f7fd fcee 	bl	800c376 <memchr>
 800e99a:	b138      	cbz	r0, 800e9ac <_svfiprintf_r+0x150>
 800e99c:	eba0 000a 	sub.w	r0, r0, sl
 800e9a0:	2240      	movs	r2, #64	@ 0x40
 800e9a2:	9b04      	ldr	r3, [sp, #16]
 800e9a4:	3401      	adds	r4, #1
 800e9a6:	4082      	lsls	r2, r0
 800e9a8:	4313      	orrs	r3, r2
 800e9aa:	9304      	str	r3, [sp, #16]
 800e9ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9b0:	2206      	movs	r2, #6
 800e9b2:	4824      	ldr	r0, [pc, #144]	@ (800ea44 <_svfiprintf_r+0x1e8>)
 800e9b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e9b8:	f7fd fcdd 	bl	800c376 <memchr>
 800e9bc:	2800      	cmp	r0, #0
 800e9be:	d036      	beq.n	800ea2e <_svfiprintf_r+0x1d2>
 800e9c0:	4b21      	ldr	r3, [pc, #132]	@ (800ea48 <_svfiprintf_r+0x1ec>)
 800e9c2:	bb1b      	cbnz	r3, 800ea0c <_svfiprintf_r+0x1b0>
 800e9c4:	9b03      	ldr	r3, [sp, #12]
 800e9c6:	3307      	adds	r3, #7
 800e9c8:	f023 0307 	bic.w	r3, r3, #7
 800e9cc:	3308      	adds	r3, #8
 800e9ce:	9303      	str	r3, [sp, #12]
 800e9d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e9d2:	4433      	add	r3, r6
 800e9d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e9d6:	e76a      	b.n	800e8ae <_svfiprintf_r+0x52>
 800e9d8:	fb0c 3202 	mla	r2, ip, r2, r3
 800e9dc:	460c      	mov	r4, r1
 800e9de:	2001      	movs	r0, #1
 800e9e0:	e7a8      	b.n	800e934 <_svfiprintf_r+0xd8>
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	3401      	adds	r4, #1
 800e9e6:	f04f 0c0a 	mov.w	ip, #10
 800e9ea:	4619      	mov	r1, r3
 800e9ec:	9305      	str	r3, [sp, #20]
 800e9ee:	4620      	mov	r0, r4
 800e9f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e9f4:	3a30      	subs	r2, #48	@ 0x30
 800e9f6:	2a09      	cmp	r2, #9
 800e9f8:	d903      	bls.n	800ea02 <_svfiprintf_r+0x1a6>
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	d0c6      	beq.n	800e98c <_svfiprintf_r+0x130>
 800e9fe:	9105      	str	r1, [sp, #20]
 800ea00:	e7c4      	b.n	800e98c <_svfiprintf_r+0x130>
 800ea02:	fb0c 2101 	mla	r1, ip, r1, r2
 800ea06:	4604      	mov	r4, r0
 800ea08:	2301      	movs	r3, #1
 800ea0a:	e7f0      	b.n	800e9ee <_svfiprintf_r+0x192>
 800ea0c:	ab03      	add	r3, sp, #12
 800ea0e:	462a      	mov	r2, r5
 800ea10:	a904      	add	r1, sp, #16
 800ea12:	4638      	mov	r0, r7
 800ea14:	9300      	str	r3, [sp, #0]
 800ea16:	4b0d      	ldr	r3, [pc, #52]	@ (800ea4c <_svfiprintf_r+0x1f0>)
 800ea18:	f7fc fcf8 	bl	800b40c <_printf_float>
 800ea1c:	1c42      	adds	r2, r0, #1
 800ea1e:	4606      	mov	r6, r0
 800ea20:	d1d6      	bne.n	800e9d0 <_svfiprintf_r+0x174>
 800ea22:	89ab      	ldrh	r3, [r5, #12]
 800ea24:	065b      	lsls	r3, r3, #25
 800ea26:	f53f af2d 	bmi.w	800e884 <_svfiprintf_r+0x28>
 800ea2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ea2c:	e72c      	b.n	800e888 <_svfiprintf_r+0x2c>
 800ea2e:	ab03      	add	r3, sp, #12
 800ea30:	462a      	mov	r2, r5
 800ea32:	a904      	add	r1, sp, #16
 800ea34:	4638      	mov	r0, r7
 800ea36:	9300      	str	r3, [sp, #0]
 800ea38:	4b04      	ldr	r3, [pc, #16]	@ (800ea4c <_svfiprintf_r+0x1f0>)
 800ea3a:	f7fc ff83 	bl	800b944 <_printf_i>
 800ea3e:	e7ed      	b.n	800ea1c <_svfiprintf_r+0x1c0>
 800ea40:	08010861 	.word	0x08010861
 800ea44:	0801086b 	.word	0x0801086b
 800ea48:	0800b40d 	.word	0x0800b40d
 800ea4c:	0800e7a5 	.word	0x0800e7a5
 800ea50:	08010867 	.word	0x08010867

0800ea54 <__sflush_r>:
 800ea54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ea58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea5c:	0716      	lsls	r6, r2, #28
 800ea5e:	4605      	mov	r5, r0
 800ea60:	460c      	mov	r4, r1
 800ea62:	d454      	bmi.n	800eb0e <__sflush_r+0xba>
 800ea64:	684b      	ldr	r3, [r1, #4]
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	dc02      	bgt.n	800ea70 <__sflush_r+0x1c>
 800ea6a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	dd48      	ble.n	800eb02 <__sflush_r+0xae>
 800ea70:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ea72:	2e00      	cmp	r6, #0
 800ea74:	d045      	beq.n	800eb02 <__sflush_r+0xae>
 800ea76:	2300      	movs	r3, #0
 800ea78:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ea7c:	682f      	ldr	r7, [r5, #0]
 800ea7e:	6a21      	ldr	r1, [r4, #32]
 800ea80:	602b      	str	r3, [r5, #0]
 800ea82:	d030      	beq.n	800eae6 <__sflush_r+0x92>
 800ea84:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ea86:	89a3      	ldrh	r3, [r4, #12]
 800ea88:	0759      	lsls	r1, r3, #29
 800ea8a:	d505      	bpl.n	800ea98 <__sflush_r+0x44>
 800ea8c:	6863      	ldr	r3, [r4, #4]
 800ea8e:	1ad2      	subs	r2, r2, r3
 800ea90:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ea92:	b10b      	cbz	r3, 800ea98 <__sflush_r+0x44>
 800ea94:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ea96:	1ad2      	subs	r2, r2, r3
 800ea98:	2300      	movs	r3, #0
 800ea9a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ea9c:	6a21      	ldr	r1, [r4, #32]
 800ea9e:	4628      	mov	r0, r5
 800eaa0:	47b0      	blx	r6
 800eaa2:	1c43      	adds	r3, r0, #1
 800eaa4:	89a3      	ldrh	r3, [r4, #12]
 800eaa6:	d106      	bne.n	800eab6 <__sflush_r+0x62>
 800eaa8:	6829      	ldr	r1, [r5, #0]
 800eaaa:	291d      	cmp	r1, #29
 800eaac:	d82b      	bhi.n	800eb06 <__sflush_r+0xb2>
 800eaae:	4a2a      	ldr	r2, [pc, #168]	@ (800eb58 <__sflush_r+0x104>)
 800eab0:	40ca      	lsrs	r2, r1
 800eab2:	07d6      	lsls	r6, r2, #31
 800eab4:	d527      	bpl.n	800eb06 <__sflush_r+0xb2>
 800eab6:	2200      	movs	r2, #0
 800eab8:	04d9      	lsls	r1, r3, #19
 800eaba:	6062      	str	r2, [r4, #4]
 800eabc:	6922      	ldr	r2, [r4, #16]
 800eabe:	6022      	str	r2, [r4, #0]
 800eac0:	d504      	bpl.n	800eacc <__sflush_r+0x78>
 800eac2:	1c42      	adds	r2, r0, #1
 800eac4:	d101      	bne.n	800eaca <__sflush_r+0x76>
 800eac6:	682b      	ldr	r3, [r5, #0]
 800eac8:	b903      	cbnz	r3, 800eacc <__sflush_r+0x78>
 800eaca:	6560      	str	r0, [r4, #84]	@ 0x54
 800eacc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eace:	602f      	str	r7, [r5, #0]
 800ead0:	b1b9      	cbz	r1, 800eb02 <__sflush_r+0xae>
 800ead2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ead6:	4299      	cmp	r1, r3
 800ead8:	d002      	beq.n	800eae0 <__sflush_r+0x8c>
 800eada:	4628      	mov	r0, r5
 800eadc:	f7fe fad6 	bl	800d08c <_free_r>
 800eae0:	2300      	movs	r3, #0
 800eae2:	6363      	str	r3, [r4, #52]	@ 0x34
 800eae4:	e00d      	b.n	800eb02 <__sflush_r+0xae>
 800eae6:	2301      	movs	r3, #1
 800eae8:	4628      	mov	r0, r5
 800eaea:	47b0      	blx	r6
 800eaec:	4602      	mov	r2, r0
 800eaee:	1c50      	adds	r0, r2, #1
 800eaf0:	d1c9      	bne.n	800ea86 <__sflush_r+0x32>
 800eaf2:	682b      	ldr	r3, [r5, #0]
 800eaf4:	2b00      	cmp	r3, #0
 800eaf6:	d0c6      	beq.n	800ea86 <__sflush_r+0x32>
 800eaf8:	2b1d      	cmp	r3, #29
 800eafa:	d001      	beq.n	800eb00 <__sflush_r+0xac>
 800eafc:	2b16      	cmp	r3, #22
 800eafe:	d11d      	bne.n	800eb3c <__sflush_r+0xe8>
 800eb00:	602f      	str	r7, [r5, #0]
 800eb02:	2000      	movs	r0, #0
 800eb04:	e021      	b.n	800eb4a <__sflush_r+0xf6>
 800eb06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb0a:	b21b      	sxth	r3, r3
 800eb0c:	e01a      	b.n	800eb44 <__sflush_r+0xf0>
 800eb0e:	690f      	ldr	r7, [r1, #16]
 800eb10:	2f00      	cmp	r7, #0
 800eb12:	d0f6      	beq.n	800eb02 <__sflush_r+0xae>
 800eb14:	0793      	lsls	r3, r2, #30
 800eb16:	680e      	ldr	r6, [r1, #0]
 800eb18:	600f      	str	r7, [r1, #0]
 800eb1a:	bf0c      	ite	eq
 800eb1c:	694b      	ldreq	r3, [r1, #20]
 800eb1e:	2300      	movne	r3, #0
 800eb20:	eba6 0807 	sub.w	r8, r6, r7
 800eb24:	608b      	str	r3, [r1, #8]
 800eb26:	f1b8 0f00 	cmp.w	r8, #0
 800eb2a:	ddea      	ble.n	800eb02 <__sflush_r+0xae>
 800eb2c:	4643      	mov	r3, r8
 800eb2e:	463a      	mov	r2, r7
 800eb30:	6a21      	ldr	r1, [r4, #32]
 800eb32:	4628      	mov	r0, r5
 800eb34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800eb36:	47b0      	blx	r6
 800eb38:	2800      	cmp	r0, #0
 800eb3a:	dc08      	bgt.n	800eb4e <__sflush_r+0xfa>
 800eb3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb44:	f04f 30ff 	mov.w	r0, #4294967295
 800eb48:	81a3      	strh	r3, [r4, #12]
 800eb4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb4e:	4407      	add	r7, r0
 800eb50:	eba8 0800 	sub.w	r8, r8, r0
 800eb54:	e7e7      	b.n	800eb26 <__sflush_r+0xd2>
 800eb56:	bf00      	nop
 800eb58:	20400001 	.word	0x20400001

0800eb5c <_fflush_r>:
 800eb5c:	b538      	push	{r3, r4, r5, lr}
 800eb5e:	690b      	ldr	r3, [r1, #16]
 800eb60:	4605      	mov	r5, r0
 800eb62:	460c      	mov	r4, r1
 800eb64:	b913      	cbnz	r3, 800eb6c <_fflush_r+0x10>
 800eb66:	2500      	movs	r5, #0
 800eb68:	4628      	mov	r0, r5
 800eb6a:	bd38      	pop	{r3, r4, r5, pc}
 800eb6c:	b118      	cbz	r0, 800eb76 <_fflush_r+0x1a>
 800eb6e:	6a03      	ldr	r3, [r0, #32]
 800eb70:	b90b      	cbnz	r3, 800eb76 <_fflush_r+0x1a>
 800eb72:	f7fd fa9f 	bl	800c0b4 <__sinit>
 800eb76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d0f3      	beq.n	800eb66 <_fflush_r+0xa>
 800eb7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800eb80:	07d0      	lsls	r0, r2, #31
 800eb82:	d404      	bmi.n	800eb8e <_fflush_r+0x32>
 800eb84:	0599      	lsls	r1, r3, #22
 800eb86:	d402      	bmi.n	800eb8e <_fflush_r+0x32>
 800eb88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb8a:	f7fd fbf2 	bl	800c372 <__retarget_lock_acquire_recursive>
 800eb8e:	4628      	mov	r0, r5
 800eb90:	4621      	mov	r1, r4
 800eb92:	f7ff ff5f 	bl	800ea54 <__sflush_r>
 800eb96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eb98:	4605      	mov	r5, r0
 800eb9a:	07da      	lsls	r2, r3, #31
 800eb9c:	d4e4      	bmi.n	800eb68 <_fflush_r+0xc>
 800eb9e:	89a3      	ldrh	r3, [r4, #12]
 800eba0:	059b      	lsls	r3, r3, #22
 800eba2:	d4e1      	bmi.n	800eb68 <_fflush_r+0xc>
 800eba4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eba6:	f7fd fbe5 	bl	800c374 <__retarget_lock_release_recursive>
 800ebaa:	e7dd      	b.n	800eb68 <_fflush_r+0xc>

0800ebac <memmove>:
 800ebac:	4288      	cmp	r0, r1
 800ebae:	b510      	push	{r4, lr}
 800ebb0:	eb01 0402 	add.w	r4, r1, r2
 800ebb4:	d902      	bls.n	800ebbc <memmove+0x10>
 800ebb6:	4284      	cmp	r4, r0
 800ebb8:	4623      	mov	r3, r4
 800ebba:	d807      	bhi.n	800ebcc <memmove+0x20>
 800ebbc:	1e43      	subs	r3, r0, #1
 800ebbe:	42a1      	cmp	r1, r4
 800ebc0:	d008      	beq.n	800ebd4 <memmove+0x28>
 800ebc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ebc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ebca:	e7f8      	b.n	800ebbe <memmove+0x12>
 800ebcc:	4402      	add	r2, r0
 800ebce:	4601      	mov	r1, r0
 800ebd0:	428a      	cmp	r2, r1
 800ebd2:	d100      	bne.n	800ebd6 <memmove+0x2a>
 800ebd4:	bd10      	pop	{r4, pc}
 800ebd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ebda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ebde:	e7f7      	b.n	800ebd0 <memmove+0x24>

0800ebe0 <strncmp>:
 800ebe0:	b510      	push	{r4, lr}
 800ebe2:	b16a      	cbz	r2, 800ec00 <strncmp+0x20>
 800ebe4:	3901      	subs	r1, #1
 800ebe6:	1884      	adds	r4, r0, r2
 800ebe8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ebec:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ebf0:	429a      	cmp	r2, r3
 800ebf2:	d103      	bne.n	800ebfc <strncmp+0x1c>
 800ebf4:	42a0      	cmp	r0, r4
 800ebf6:	d001      	beq.n	800ebfc <strncmp+0x1c>
 800ebf8:	2a00      	cmp	r2, #0
 800ebfa:	d1f5      	bne.n	800ebe8 <strncmp+0x8>
 800ebfc:	1ad0      	subs	r0, r2, r3
 800ebfe:	bd10      	pop	{r4, pc}
 800ec00:	4610      	mov	r0, r2
 800ec02:	e7fc      	b.n	800ebfe <strncmp+0x1e>
 800ec04:	0000      	movs	r0, r0
	...

0800ec08 <nan>:
 800ec08:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ec10 <nan+0x8>
 800ec0c:	4770      	bx	lr
 800ec0e:	bf00      	nop
 800ec10:	00000000 	.word	0x00000000
 800ec14:	7ff80000 	.word	0x7ff80000

0800ec18 <__assert_func>:
 800ec18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ec1a:	4614      	mov	r4, r2
 800ec1c:	461a      	mov	r2, r3
 800ec1e:	4b09      	ldr	r3, [pc, #36]	@ (800ec44 <__assert_func+0x2c>)
 800ec20:	4605      	mov	r5, r0
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	68d8      	ldr	r0, [r3, #12]
 800ec26:	b14c      	cbz	r4, 800ec3c <__assert_func+0x24>
 800ec28:	4b07      	ldr	r3, [pc, #28]	@ (800ec48 <__assert_func+0x30>)
 800ec2a:	9100      	str	r1, [sp, #0]
 800ec2c:	4907      	ldr	r1, [pc, #28]	@ (800ec4c <__assert_func+0x34>)
 800ec2e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ec32:	462b      	mov	r3, r5
 800ec34:	f000 fb76 	bl	800f324 <fiprintf>
 800ec38:	f000 fb86 	bl	800f348 <abort>
 800ec3c:	4b04      	ldr	r3, [pc, #16]	@ (800ec50 <__assert_func+0x38>)
 800ec3e:	461c      	mov	r4, r3
 800ec40:	e7f3      	b.n	800ec2a <__assert_func+0x12>
 800ec42:	bf00      	nop
 800ec44:	20000020 	.word	0x20000020
 800ec48:	0801087a 	.word	0x0801087a
 800ec4c:	08010887 	.word	0x08010887
 800ec50:	080108b5 	.word	0x080108b5

0800ec54 <_calloc_r>:
 800ec54:	b570      	push	{r4, r5, r6, lr}
 800ec56:	fba1 5402 	umull	r5, r4, r1, r2
 800ec5a:	b934      	cbnz	r4, 800ec6a <_calloc_r+0x16>
 800ec5c:	4629      	mov	r1, r5
 800ec5e:	f7fc fa7d 	bl	800b15c <_malloc_r>
 800ec62:	4606      	mov	r6, r0
 800ec64:	b928      	cbnz	r0, 800ec72 <_calloc_r+0x1e>
 800ec66:	4630      	mov	r0, r6
 800ec68:	bd70      	pop	{r4, r5, r6, pc}
 800ec6a:	220c      	movs	r2, #12
 800ec6c:	2600      	movs	r6, #0
 800ec6e:	6002      	str	r2, [r0, #0]
 800ec70:	e7f9      	b.n	800ec66 <_calloc_r+0x12>
 800ec72:	462a      	mov	r2, r5
 800ec74:	4621      	mov	r1, r4
 800ec76:	f7fd faee 	bl	800c256 <memset>
 800ec7a:	e7f4      	b.n	800ec66 <_calloc_r+0x12>

0800ec7c <rshift>:
 800ec7c:	6903      	ldr	r3, [r0, #16]
 800ec7e:	114a      	asrs	r2, r1, #5
 800ec80:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ec84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ec88:	f100 0414 	add.w	r4, r0, #20
 800ec8c:	dd45      	ble.n	800ed1a <rshift+0x9e>
 800ec8e:	f011 011f 	ands.w	r1, r1, #31
 800ec92:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ec96:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ec9a:	d10c      	bne.n	800ecb6 <rshift+0x3a>
 800ec9c:	f100 0710 	add.w	r7, r0, #16
 800eca0:	4629      	mov	r1, r5
 800eca2:	42b1      	cmp	r1, r6
 800eca4:	d334      	bcc.n	800ed10 <rshift+0x94>
 800eca6:	1a9b      	subs	r3, r3, r2
 800eca8:	1eea      	subs	r2, r5, #3
 800ecaa:	009b      	lsls	r3, r3, #2
 800ecac:	4296      	cmp	r6, r2
 800ecae:	bf38      	it	cc
 800ecb0:	2300      	movcc	r3, #0
 800ecb2:	4423      	add	r3, r4
 800ecb4:	e015      	b.n	800ece2 <rshift+0x66>
 800ecb6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ecba:	f1c1 0820 	rsb	r8, r1, #32
 800ecbe:	f105 0e04 	add.w	lr, r5, #4
 800ecc2:	46a1      	mov	r9, r4
 800ecc4:	40cf      	lsrs	r7, r1
 800ecc6:	4576      	cmp	r6, lr
 800ecc8:	46f4      	mov	ip, lr
 800ecca:	d815      	bhi.n	800ecf8 <rshift+0x7c>
 800eccc:	1a9a      	subs	r2, r3, r2
 800ecce:	3501      	adds	r5, #1
 800ecd0:	0092      	lsls	r2, r2, #2
 800ecd2:	3a04      	subs	r2, #4
 800ecd4:	42ae      	cmp	r6, r5
 800ecd6:	bf38      	it	cc
 800ecd8:	2200      	movcc	r2, #0
 800ecda:	18a3      	adds	r3, r4, r2
 800ecdc:	50a7      	str	r7, [r4, r2]
 800ecde:	b107      	cbz	r7, 800ece2 <rshift+0x66>
 800ece0:	3304      	adds	r3, #4
 800ece2:	1b1a      	subs	r2, r3, r4
 800ece4:	42a3      	cmp	r3, r4
 800ece6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ecea:	bf08      	it	eq
 800ecec:	2300      	moveq	r3, #0
 800ecee:	6102      	str	r2, [r0, #16]
 800ecf0:	bf08      	it	eq
 800ecf2:	6143      	streq	r3, [r0, #20]
 800ecf4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ecf8:	f8dc c000 	ldr.w	ip, [ip]
 800ecfc:	fa0c fc08 	lsl.w	ip, ip, r8
 800ed00:	ea4c 0707 	orr.w	r7, ip, r7
 800ed04:	f849 7b04 	str.w	r7, [r9], #4
 800ed08:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ed0c:	40cf      	lsrs	r7, r1
 800ed0e:	e7da      	b.n	800ecc6 <rshift+0x4a>
 800ed10:	f851 cb04 	ldr.w	ip, [r1], #4
 800ed14:	f847 cf04 	str.w	ip, [r7, #4]!
 800ed18:	e7c3      	b.n	800eca2 <rshift+0x26>
 800ed1a:	4623      	mov	r3, r4
 800ed1c:	e7e1      	b.n	800ece2 <rshift+0x66>

0800ed1e <__hexdig_fun>:
 800ed1e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ed22:	2b09      	cmp	r3, #9
 800ed24:	d802      	bhi.n	800ed2c <__hexdig_fun+0xe>
 800ed26:	3820      	subs	r0, #32
 800ed28:	b2c0      	uxtb	r0, r0
 800ed2a:	4770      	bx	lr
 800ed2c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ed30:	2b05      	cmp	r3, #5
 800ed32:	d801      	bhi.n	800ed38 <__hexdig_fun+0x1a>
 800ed34:	3847      	subs	r0, #71	@ 0x47
 800ed36:	e7f7      	b.n	800ed28 <__hexdig_fun+0xa>
 800ed38:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ed3c:	2b05      	cmp	r3, #5
 800ed3e:	d801      	bhi.n	800ed44 <__hexdig_fun+0x26>
 800ed40:	3827      	subs	r0, #39	@ 0x27
 800ed42:	e7f1      	b.n	800ed28 <__hexdig_fun+0xa>
 800ed44:	2000      	movs	r0, #0
 800ed46:	4770      	bx	lr

0800ed48 <__gethex>:
 800ed48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed4c:	b085      	sub	sp, #20
 800ed4e:	468a      	mov	sl, r1
 800ed50:	4690      	mov	r8, r2
 800ed52:	9302      	str	r3, [sp, #8]
 800ed54:	680b      	ldr	r3, [r1, #0]
 800ed56:	9001      	str	r0, [sp, #4]
 800ed58:	1c9c      	adds	r4, r3, #2
 800ed5a:	46a1      	mov	r9, r4
 800ed5c:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ed60:	2830      	cmp	r0, #48	@ 0x30
 800ed62:	d0fa      	beq.n	800ed5a <__gethex+0x12>
 800ed64:	eba9 0303 	sub.w	r3, r9, r3
 800ed68:	f1a3 0b02 	sub.w	fp, r3, #2
 800ed6c:	f7ff ffd7 	bl	800ed1e <__hexdig_fun>
 800ed70:	4605      	mov	r5, r0
 800ed72:	2800      	cmp	r0, #0
 800ed74:	d166      	bne.n	800ee44 <__gethex+0xfc>
 800ed76:	2201      	movs	r2, #1
 800ed78:	499e      	ldr	r1, [pc, #632]	@ (800eff4 <__gethex+0x2ac>)
 800ed7a:	4648      	mov	r0, r9
 800ed7c:	f7ff ff30 	bl	800ebe0 <strncmp>
 800ed80:	4607      	mov	r7, r0
 800ed82:	2800      	cmp	r0, #0
 800ed84:	d165      	bne.n	800ee52 <__gethex+0x10a>
 800ed86:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ed8a:	4626      	mov	r6, r4
 800ed8c:	f7ff ffc7 	bl	800ed1e <__hexdig_fun>
 800ed90:	2800      	cmp	r0, #0
 800ed92:	d060      	beq.n	800ee56 <__gethex+0x10e>
 800ed94:	4623      	mov	r3, r4
 800ed96:	7818      	ldrb	r0, [r3, #0]
 800ed98:	4699      	mov	r9, r3
 800ed9a:	3301      	adds	r3, #1
 800ed9c:	2830      	cmp	r0, #48	@ 0x30
 800ed9e:	d0fa      	beq.n	800ed96 <__gethex+0x4e>
 800eda0:	f7ff ffbd 	bl	800ed1e <__hexdig_fun>
 800eda4:	fab0 f580 	clz	r5, r0
 800eda8:	f04f 0b01 	mov.w	fp, #1
 800edac:	096d      	lsrs	r5, r5, #5
 800edae:	464a      	mov	r2, r9
 800edb0:	4616      	mov	r6, r2
 800edb2:	3201      	adds	r2, #1
 800edb4:	7830      	ldrb	r0, [r6, #0]
 800edb6:	f7ff ffb2 	bl	800ed1e <__hexdig_fun>
 800edba:	2800      	cmp	r0, #0
 800edbc:	d1f8      	bne.n	800edb0 <__gethex+0x68>
 800edbe:	2201      	movs	r2, #1
 800edc0:	498c      	ldr	r1, [pc, #560]	@ (800eff4 <__gethex+0x2ac>)
 800edc2:	4630      	mov	r0, r6
 800edc4:	f7ff ff0c 	bl	800ebe0 <strncmp>
 800edc8:	2800      	cmp	r0, #0
 800edca:	d13e      	bne.n	800ee4a <__gethex+0x102>
 800edcc:	b944      	cbnz	r4, 800ede0 <__gethex+0x98>
 800edce:	1c74      	adds	r4, r6, #1
 800edd0:	4622      	mov	r2, r4
 800edd2:	4616      	mov	r6, r2
 800edd4:	3201      	adds	r2, #1
 800edd6:	7830      	ldrb	r0, [r6, #0]
 800edd8:	f7ff ffa1 	bl	800ed1e <__hexdig_fun>
 800eddc:	2800      	cmp	r0, #0
 800edde:	d1f8      	bne.n	800edd2 <__gethex+0x8a>
 800ede0:	1ba4      	subs	r4, r4, r6
 800ede2:	00a7      	lsls	r7, r4, #2
 800ede4:	7833      	ldrb	r3, [r6, #0]
 800ede6:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800edea:	2b50      	cmp	r3, #80	@ 0x50
 800edec:	d13d      	bne.n	800ee6a <__gethex+0x122>
 800edee:	7873      	ldrb	r3, [r6, #1]
 800edf0:	2b2b      	cmp	r3, #43	@ 0x2b
 800edf2:	d032      	beq.n	800ee5a <__gethex+0x112>
 800edf4:	2b2d      	cmp	r3, #45	@ 0x2d
 800edf6:	d033      	beq.n	800ee60 <__gethex+0x118>
 800edf8:	1c71      	adds	r1, r6, #1
 800edfa:	2400      	movs	r4, #0
 800edfc:	7808      	ldrb	r0, [r1, #0]
 800edfe:	f7ff ff8e 	bl	800ed1e <__hexdig_fun>
 800ee02:	1e43      	subs	r3, r0, #1
 800ee04:	b2db      	uxtb	r3, r3
 800ee06:	2b18      	cmp	r3, #24
 800ee08:	d82f      	bhi.n	800ee6a <__gethex+0x122>
 800ee0a:	f1a0 0210 	sub.w	r2, r0, #16
 800ee0e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ee12:	f7ff ff84 	bl	800ed1e <__hexdig_fun>
 800ee16:	f100 3cff 	add.w	ip, r0, #4294967295
 800ee1a:	230a      	movs	r3, #10
 800ee1c:	fa5f fc8c 	uxtb.w	ip, ip
 800ee20:	f1bc 0f18 	cmp.w	ip, #24
 800ee24:	d91e      	bls.n	800ee64 <__gethex+0x11c>
 800ee26:	b104      	cbz	r4, 800ee2a <__gethex+0xe2>
 800ee28:	4252      	negs	r2, r2
 800ee2a:	4417      	add	r7, r2
 800ee2c:	f8ca 1000 	str.w	r1, [sl]
 800ee30:	b1ed      	cbz	r5, 800ee6e <__gethex+0x126>
 800ee32:	f1bb 0f00 	cmp.w	fp, #0
 800ee36:	bf0c      	ite	eq
 800ee38:	2506      	moveq	r5, #6
 800ee3a:	2500      	movne	r5, #0
 800ee3c:	4628      	mov	r0, r5
 800ee3e:	b005      	add	sp, #20
 800ee40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee44:	2500      	movs	r5, #0
 800ee46:	462c      	mov	r4, r5
 800ee48:	e7b1      	b.n	800edae <__gethex+0x66>
 800ee4a:	2c00      	cmp	r4, #0
 800ee4c:	d1c8      	bne.n	800ede0 <__gethex+0x98>
 800ee4e:	4627      	mov	r7, r4
 800ee50:	e7c8      	b.n	800ede4 <__gethex+0x9c>
 800ee52:	464e      	mov	r6, r9
 800ee54:	462f      	mov	r7, r5
 800ee56:	2501      	movs	r5, #1
 800ee58:	e7c4      	b.n	800ede4 <__gethex+0x9c>
 800ee5a:	2400      	movs	r4, #0
 800ee5c:	1cb1      	adds	r1, r6, #2
 800ee5e:	e7cd      	b.n	800edfc <__gethex+0xb4>
 800ee60:	2401      	movs	r4, #1
 800ee62:	e7fb      	b.n	800ee5c <__gethex+0x114>
 800ee64:	fb03 0002 	mla	r0, r3, r2, r0
 800ee68:	e7cf      	b.n	800ee0a <__gethex+0xc2>
 800ee6a:	4631      	mov	r1, r6
 800ee6c:	e7de      	b.n	800ee2c <__gethex+0xe4>
 800ee6e:	eba6 0309 	sub.w	r3, r6, r9
 800ee72:	4629      	mov	r1, r5
 800ee74:	3b01      	subs	r3, #1
 800ee76:	2b07      	cmp	r3, #7
 800ee78:	dc0a      	bgt.n	800ee90 <__gethex+0x148>
 800ee7a:	9801      	ldr	r0, [sp, #4]
 800ee7c:	f7fe f950 	bl	800d120 <_Balloc>
 800ee80:	4604      	mov	r4, r0
 800ee82:	b940      	cbnz	r0, 800ee96 <__gethex+0x14e>
 800ee84:	4b5c      	ldr	r3, [pc, #368]	@ (800eff8 <__gethex+0x2b0>)
 800ee86:	4602      	mov	r2, r0
 800ee88:	21e4      	movs	r1, #228	@ 0xe4
 800ee8a:	485c      	ldr	r0, [pc, #368]	@ (800effc <__gethex+0x2b4>)
 800ee8c:	f7ff fec4 	bl	800ec18 <__assert_func>
 800ee90:	3101      	adds	r1, #1
 800ee92:	105b      	asrs	r3, r3, #1
 800ee94:	e7ef      	b.n	800ee76 <__gethex+0x12e>
 800ee96:	f100 0a14 	add.w	sl, r0, #20
 800ee9a:	2300      	movs	r3, #0
 800ee9c:	4655      	mov	r5, sl
 800ee9e:	469b      	mov	fp, r3
 800eea0:	45b1      	cmp	r9, r6
 800eea2:	d337      	bcc.n	800ef14 <__gethex+0x1cc>
 800eea4:	f845 bb04 	str.w	fp, [r5], #4
 800eea8:	eba5 050a 	sub.w	r5, r5, sl
 800eeac:	4658      	mov	r0, fp
 800eeae:	10ad      	asrs	r5, r5, #2
 800eeb0:	6125      	str	r5, [r4, #16]
 800eeb2:	016d      	lsls	r5, r5, #5
 800eeb4:	f7fe fa28 	bl	800d308 <__hi0bits>
 800eeb8:	f8d8 6000 	ldr.w	r6, [r8]
 800eebc:	1a2d      	subs	r5, r5, r0
 800eebe:	42b5      	cmp	r5, r6
 800eec0:	dd54      	ble.n	800ef6c <__gethex+0x224>
 800eec2:	1bad      	subs	r5, r5, r6
 800eec4:	4620      	mov	r0, r4
 800eec6:	4629      	mov	r1, r5
 800eec8:	f7fe fdbf 	bl	800da4a <__any_on>
 800eecc:	4681      	mov	r9, r0
 800eece:	b178      	cbz	r0, 800eef0 <__gethex+0x1a8>
 800eed0:	1e6b      	subs	r3, r5, #1
 800eed2:	f04f 0901 	mov.w	r9, #1
 800eed6:	1159      	asrs	r1, r3, #5
 800eed8:	f003 021f 	and.w	r2, r3, #31
 800eedc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800eee0:	fa09 f202 	lsl.w	r2, r9, r2
 800eee4:	420a      	tst	r2, r1
 800eee6:	d003      	beq.n	800eef0 <__gethex+0x1a8>
 800eee8:	454b      	cmp	r3, r9
 800eeea:	dc36      	bgt.n	800ef5a <__gethex+0x212>
 800eeec:	f04f 0902 	mov.w	r9, #2
 800eef0:	442f      	add	r7, r5
 800eef2:	4629      	mov	r1, r5
 800eef4:	4620      	mov	r0, r4
 800eef6:	f7ff fec1 	bl	800ec7c <rshift>
 800eefa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800eefe:	42bb      	cmp	r3, r7
 800ef00:	da42      	bge.n	800ef88 <__gethex+0x240>
 800ef02:	4621      	mov	r1, r4
 800ef04:	9801      	ldr	r0, [sp, #4]
 800ef06:	f7fe f94b 	bl	800d1a0 <_Bfree>
 800ef0a:	2300      	movs	r3, #0
 800ef0c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ef0e:	25a3      	movs	r5, #163	@ 0xa3
 800ef10:	6013      	str	r3, [r2, #0]
 800ef12:	e793      	b.n	800ee3c <__gethex+0xf4>
 800ef14:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ef18:	2a2e      	cmp	r2, #46	@ 0x2e
 800ef1a:	d012      	beq.n	800ef42 <__gethex+0x1fa>
 800ef1c:	2b20      	cmp	r3, #32
 800ef1e:	d104      	bne.n	800ef2a <__gethex+0x1e2>
 800ef20:	f845 bb04 	str.w	fp, [r5], #4
 800ef24:	f04f 0b00 	mov.w	fp, #0
 800ef28:	465b      	mov	r3, fp
 800ef2a:	7830      	ldrb	r0, [r6, #0]
 800ef2c:	9303      	str	r3, [sp, #12]
 800ef2e:	f7ff fef6 	bl	800ed1e <__hexdig_fun>
 800ef32:	9b03      	ldr	r3, [sp, #12]
 800ef34:	f000 000f 	and.w	r0, r0, #15
 800ef38:	4098      	lsls	r0, r3
 800ef3a:	3304      	adds	r3, #4
 800ef3c:	ea4b 0b00 	orr.w	fp, fp, r0
 800ef40:	e7ae      	b.n	800eea0 <__gethex+0x158>
 800ef42:	45b1      	cmp	r9, r6
 800ef44:	d8ea      	bhi.n	800ef1c <__gethex+0x1d4>
 800ef46:	2201      	movs	r2, #1
 800ef48:	492a      	ldr	r1, [pc, #168]	@ (800eff4 <__gethex+0x2ac>)
 800ef4a:	4630      	mov	r0, r6
 800ef4c:	9303      	str	r3, [sp, #12]
 800ef4e:	f7ff fe47 	bl	800ebe0 <strncmp>
 800ef52:	9b03      	ldr	r3, [sp, #12]
 800ef54:	2800      	cmp	r0, #0
 800ef56:	d1e1      	bne.n	800ef1c <__gethex+0x1d4>
 800ef58:	e7a2      	b.n	800eea0 <__gethex+0x158>
 800ef5a:	1ea9      	subs	r1, r5, #2
 800ef5c:	4620      	mov	r0, r4
 800ef5e:	f7fe fd74 	bl	800da4a <__any_on>
 800ef62:	2800      	cmp	r0, #0
 800ef64:	d0c2      	beq.n	800eeec <__gethex+0x1a4>
 800ef66:	f04f 0903 	mov.w	r9, #3
 800ef6a:	e7c1      	b.n	800eef0 <__gethex+0x1a8>
 800ef6c:	da09      	bge.n	800ef82 <__gethex+0x23a>
 800ef6e:	1b75      	subs	r5, r6, r5
 800ef70:	4621      	mov	r1, r4
 800ef72:	9801      	ldr	r0, [sp, #4]
 800ef74:	462a      	mov	r2, r5
 800ef76:	1b7f      	subs	r7, r7, r5
 800ef78:	f7fe fb26 	bl	800d5c8 <__lshift>
 800ef7c:	4604      	mov	r4, r0
 800ef7e:	f100 0a14 	add.w	sl, r0, #20
 800ef82:	f04f 0900 	mov.w	r9, #0
 800ef86:	e7b8      	b.n	800eefa <__gethex+0x1b2>
 800ef88:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ef8c:	42bd      	cmp	r5, r7
 800ef8e:	dd6f      	ble.n	800f070 <__gethex+0x328>
 800ef90:	1bed      	subs	r5, r5, r7
 800ef92:	42ae      	cmp	r6, r5
 800ef94:	dc34      	bgt.n	800f000 <__gethex+0x2b8>
 800ef96:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ef9a:	2b02      	cmp	r3, #2
 800ef9c:	d022      	beq.n	800efe4 <__gethex+0x29c>
 800ef9e:	2b03      	cmp	r3, #3
 800efa0:	d024      	beq.n	800efec <__gethex+0x2a4>
 800efa2:	2b01      	cmp	r3, #1
 800efa4:	d115      	bne.n	800efd2 <__gethex+0x28a>
 800efa6:	42ae      	cmp	r6, r5
 800efa8:	d113      	bne.n	800efd2 <__gethex+0x28a>
 800efaa:	2e01      	cmp	r6, #1
 800efac:	d10b      	bne.n	800efc6 <__gethex+0x27e>
 800efae:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800efb2:	2562      	movs	r5, #98	@ 0x62
 800efb4:	9a02      	ldr	r2, [sp, #8]
 800efb6:	6013      	str	r3, [r2, #0]
 800efb8:	2301      	movs	r3, #1
 800efba:	6123      	str	r3, [r4, #16]
 800efbc:	f8ca 3000 	str.w	r3, [sl]
 800efc0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800efc2:	601c      	str	r4, [r3, #0]
 800efc4:	e73a      	b.n	800ee3c <__gethex+0xf4>
 800efc6:	1e71      	subs	r1, r6, #1
 800efc8:	4620      	mov	r0, r4
 800efca:	f7fe fd3e 	bl	800da4a <__any_on>
 800efce:	2800      	cmp	r0, #0
 800efd0:	d1ed      	bne.n	800efae <__gethex+0x266>
 800efd2:	4621      	mov	r1, r4
 800efd4:	9801      	ldr	r0, [sp, #4]
 800efd6:	f7fe f8e3 	bl	800d1a0 <_Bfree>
 800efda:	2300      	movs	r3, #0
 800efdc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800efde:	2550      	movs	r5, #80	@ 0x50
 800efe0:	6013      	str	r3, [r2, #0]
 800efe2:	e72b      	b.n	800ee3c <__gethex+0xf4>
 800efe4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d1f3      	bne.n	800efd2 <__gethex+0x28a>
 800efea:	e7e0      	b.n	800efae <__gethex+0x266>
 800efec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d1dd      	bne.n	800efae <__gethex+0x266>
 800eff2:	e7ee      	b.n	800efd2 <__gethex+0x28a>
 800eff4:	0801085f 	.word	0x0801085f
 800eff8:	080107f5 	.word	0x080107f5
 800effc:	080108b6 	.word	0x080108b6
 800f000:	1e6f      	subs	r7, r5, #1
 800f002:	f1b9 0f00 	cmp.w	r9, #0
 800f006:	d130      	bne.n	800f06a <__gethex+0x322>
 800f008:	b127      	cbz	r7, 800f014 <__gethex+0x2cc>
 800f00a:	4639      	mov	r1, r7
 800f00c:	4620      	mov	r0, r4
 800f00e:	f7fe fd1c 	bl	800da4a <__any_on>
 800f012:	4681      	mov	r9, r0
 800f014:	117a      	asrs	r2, r7, #5
 800f016:	2301      	movs	r3, #1
 800f018:	f007 071f 	and.w	r7, r7, #31
 800f01c:	4629      	mov	r1, r5
 800f01e:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f022:	4620      	mov	r0, r4
 800f024:	40bb      	lsls	r3, r7
 800f026:	1b76      	subs	r6, r6, r5
 800f028:	2502      	movs	r5, #2
 800f02a:	4213      	tst	r3, r2
 800f02c:	bf18      	it	ne
 800f02e:	f049 0902 	orrne.w	r9, r9, #2
 800f032:	f7ff fe23 	bl	800ec7c <rshift>
 800f036:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f03a:	f1b9 0f00 	cmp.w	r9, #0
 800f03e:	d047      	beq.n	800f0d0 <__gethex+0x388>
 800f040:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f044:	2b02      	cmp	r3, #2
 800f046:	d015      	beq.n	800f074 <__gethex+0x32c>
 800f048:	2b03      	cmp	r3, #3
 800f04a:	d017      	beq.n	800f07c <__gethex+0x334>
 800f04c:	2b01      	cmp	r3, #1
 800f04e:	d109      	bne.n	800f064 <__gethex+0x31c>
 800f050:	f019 0f02 	tst.w	r9, #2
 800f054:	d006      	beq.n	800f064 <__gethex+0x31c>
 800f056:	f8da 3000 	ldr.w	r3, [sl]
 800f05a:	ea49 0903 	orr.w	r9, r9, r3
 800f05e:	f019 0f01 	tst.w	r9, #1
 800f062:	d10e      	bne.n	800f082 <__gethex+0x33a>
 800f064:	f045 0510 	orr.w	r5, r5, #16
 800f068:	e032      	b.n	800f0d0 <__gethex+0x388>
 800f06a:	f04f 0901 	mov.w	r9, #1
 800f06e:	e7d1      	b.n	800f014 <__gethex+0x2cc>
 800f070:	2501      	movs	r5, #1
 800f072:	e7e2      	b.n	800f03a <__gethex+0x2f2>
 800f074:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f076:	f1c3 0301 	rsb	r3, r3, #1
 800f07a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f07c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d0f0      	beq.n	800f064 <__gethex+0x31c>
 800f082:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f086:	f104 0314 	add.w	r3, r4, #20
 800f08a:	f04f 0c00 	mov.w	ip, #0
 800f08e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f092:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f096:	4618      	mov	r0, r3
 800f098:	f853 2b04 	ldr.w	r2, [r3], #4
 800f09c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f0a0:	d01b      	beq.n	800f0da <__gethex+0x392>
 800f0a2:	3201      	adds	r2, #1
 800f0a4:	6002      	str	r2, [r0, #0]
 800f0a6:	2d02      	cmp	r5, #2
 800f0a8:	f104 0314 	add.w	r3, r4, #20
 800f0ac:	d13c      	bne.n	800f128 <__gethex+0x3e0>
 800f0ae:	f8d8 2000 	ldr.w	r2, [r8]
 800f0b2:	3a01      	subs	r2, #1
 800f0b4:	42b2      	cmp	r2, r6
 800f0b6:	d109      	bne.n	800f0cc <__gethex+0x384>
 800f0b8:	1171      	asrs	r1, r6, #5
 800f0ba:	2201      	movs	r2, #1
 800f0bc:	f006 061f 	and.w	r6, r6, #31
 800f0c0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f0c4:	fa02 f606 	lsl.w	r6, r2, r6
 800f0c8:	421e      	tst	r6, r3
 800f0ca:	d13a      	bne.n	800f142 <__gethex+0x3fa>
 800f0cc:	f045 0520 	orr.w	r5, r5, #32
 800f0d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f0d2:	601c      	str	r4, [r3, #0]
 800f0d4:	9b02      	ldr	r3, [sp, #8]
 800f0d6:	601f      	str	r7, [r3, #0]
 800f0d8:	e6b0      	b.n	800ee3c <__gethex+0xf4>
 800f0da:	4299      	cmp	r1, r3
 800f0dc:	f843 cc04 	str.w	ip, [r3, #-4]
 800f0e0:	d8d9      	bhi.n	800f096 <__gethex+0x34e>
 800f0e2:	68a3      	ldr	r3, [r4, #8]
 800f0e4:	459b      	cmp	fp, r3
 800f0e6:	db17      	blt.n	800f118 <__gethex+0x3d0>
 800f0e8:	6861      	ldr	r1, [r4, #4]
 800f0ea:	9801      	ldr	r0, [sp, #4]
 800f0ec:	3101      	adds	r1, #1
 800f0ee:	f7fe f817 	bl	800d120 <_Balloc>
 800f0f2:	4681      	mov	r9, r0
 800f0f4:	b918      	cbnz	r0, 800f0fe <__gethex+0x3b6>
 800f0f6:	4b1a      	ldr	r3, [pc, #104]	@ (800f160 <__gethex+0x418>)
 800f0f8:	4602      	mov	r2, r0
 800f0fa:	2184      	movs	r1, #132	@ 0x84
 800f0fc:	e6c5      	b.n	800ee8a <__gethex+0x142>
 800f0fe:	6922      	ldr	r2, [r4, #16]
 800f100:	f104 010c 	add.w	r1, r4, #12
 800f104:	300c      	adds	r0, #12
 800f106:	3202      	adds	r2, #2
 800f108:	0092      	lsls	r2, r2, #2
 800f10a:	f7fd f942 	bl	800c392 <memcpy>
 800f10e:	4621      	mov	r1, r4
 800f110:	464c      	mov	r4, r9
 800f112:	9801      	ldr	r0, [sp, #4]
 800f114:	f7fe f844 	bl	800d1a0 <_Bfree>
 800f118:	6923      	ldr	r3, [r4, #16]
 800f11a:	1c5a      	adds	r2, r3, #1
 800f11c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f120:	6122      	str	r2, [r4, #16]
 800f122:	2201      	movs	r2, #1
 800f124:	615a      	str	r2, [r3, #20]
 800f126:	e7be      	b.n	800f0a6 <__gethex+0x35e>
 800f128:	6922      	ldr	r2, [r4, #16]
 800f12a:	455a      	cmp	r2, fp
 800f12c:	dd0b      	ble.n	800f146 <__gethex+0x3fe>
 800f12e:	2101      	movs	r1, #1
 800f130:	4620      	mov	r0, r4
 800f132:	f7ff fda3 	bl	800ec7c <rshift>
 800f136:	3701      	adds	r7, #1
 800f138:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f13c:	42bb      	cmp	r3, r7
 800f13e:	f6ff aee0 	blt.w	800ef02 <__gethex+0x1ba>
 800f142:	2501      	movs	r5, #1
 800f144:	e7c2      	b.n	800f0cc <__gethex+0x384>
 800f146:	f016 061f 	ands.w	r6, r6, #31
 800f14a:	d0fa      	beq.n	800f142 <__gethex+0x3fa>
 800f14c:	4453      	add	r3, sl
 800f14e:	f1c6 0620 	rsb	r6, r6, #32
 800f152:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f156:	f7fe f8d7 	bl	800d308 <__hi0bits>
 800f15a:	42b0      	cmp	r0, r6
 800f15c:	dbe7      	blt.n	800f12e <__gethex+0x3e6>
 800f15e:	e7f0      	b.n	800f142 <__gethex+0x3fa>
 800f160:	080107f5 	.word	0x080107f5

0800f164 <L_shift>:
 800f164:	f1c2 0208 	rsb	r2, r2, #8
 800f168:	0092      	lsls	r2, r2, #2
 800f16a:	b570      	push	{r4, r5, r6, lr}
 800f16c:	f1c2 0620 	rsb	r6, r2, #32
 800f170:	6843      	ldr	r3, [r0, #4]
 800f172:	6804      	ldr	r4, [r0, #0]
 800f174:	fa03 f506 	lsl.w	r5, r3, r6
 800f178:	40d3      	lsrs	r3, r2
 800f17a:	432c      	orrs	r4, r5
 800f17c:	6004      	str	r4, [r0, #0]
 800f17e:	f840 3f04 	str.w	r3, [r0, #4]!
 800f182:	4288      	cmp	r0, r1
 800f184:	d3f4      	bcc.n	800f170 <L_shift+0xc>
 800f186:	bd70      	pop	{r4, r5, r6, pc}

0800f188 <__match>:
 800f188:	6803      	ldr	r3, [r0, #0]
 800f18a:	3301      	adds	r3, #1
 800f18c:	b530      	push	{r4, r5, lr}
 800f18e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f192:	b914      	cbnz	r4, 800f19a <__match+0x12>
 800f194:	6003      	str	r3, [r0, #0]
 800f196:	2001      	movs	r0, #1
 800f198:	bd30      	pop	{r4, r5, pc}
 800f19a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f19e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f1a2:	2d19      	cmp	r5, #25
 800f1a4:	bf98      	it	ls
 800f1a6:	3220      	addls	r2, #32
 800f1a8:	42a2      	cmp	r2, r4
 800f1aa:	d0f0      	beq.n	800f18e <__match+0x6>
 800f1ac:	2000      	movs	r0, #0
 800f1ae:	e7f3      	b.n	800f198 <__match+0x10>

0800f1b0 <__hexnan>:
 800f1b0:	680b      	ldr	r3, [r1, #0]
 800f1b2:	6801      	ldr	r1, [r0, #0]
 800f1b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1b8:	115e      	asrs	r6, r3, #5
 800f1ba:	f013 031f 	ands.w	r3, r3, #31
 800f1be:	f04f 0500 	mov.w	r5, #0
 800f1c2:	b087      	sub	sp, #28
 800f1c4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f1c8:	4682      	mov	sl, r0
 800f1ca:	4690      	mov	r8, r2
 800f1cc:	46ab      	mov	fp, r5
 800f1ce:	bf18      	it	ne
 800f1d0:	3604      	addne	r6, #4
 800f1d2:	9301      	str	r3, [sp, #4]
 800f1d4:	9502      	str	r5, [sp, #8]
 800f1d6:	1f37      	subs	r7, r6, #4
 800f1d8:	f846 5c04 	str.w	r5, [r6, #-4]
 800f1dc:	46b9      	mov	r9, r7
 800f1de:	463c      	mov	r4, r7
 800f1e0:	1c4b      	adds	r3, r1, #1
 800f1e2:	784a      	ldrb	r2, [r1, #1]
 800f1e4:	9303      	str	r3, [sp, #12]
 800f1e6:	b342      	cbz	r2, 800f23a <__hexnan+0x8a>
 800f1e8:	4610      	mov	r0, r2
 800f1ea:	9105      	str	r1, [sp, #20]
 800f1ec:	9204      	str	r2, [sp, #16]
 800f1ee:	f7ff fd96 	bl	800ed1e <__hexdig_fun>
 800f1f2:	2800      	cmp	r0, #0
 800f1f4:	d151      	bne.n	800f29a <__hexnan+0xea>
 800f1f6:	9a04      	ldr	r2, [sp, #16]
 800f1f8:	9905      	ldr	r1, [sp, #20]
 800f1fa:	2a20      	cmp	r2, #32
 800f1fc:	d818      	bhi.n	800f230 <__hexnan+0x80>
 800f1fe:	9b02      	ldr	r3, [sp, #8]
 800f200:	459b      	cmp	fp, r3
 800f202:	dd13      	ble.n	800f22c <__hexnan+0x7c>
 800f204:	454c      	cmp	r4, r9
 800f206:	d206      	bcs.n	800f216 <__hexnan+0x66>
 800f208:	2d07      	cmp	r5, #7
 800f20a:	dc04      	bgt.n	800f216 <__hexnan+0x66>
 800f20c:	462a      	mov	r2, r5
 800f20e:	4649      	mov	r1, r9
 800f210:	4620      	mov	r0, r4
 800f212:	f7ff ffa7 	bl	800f164 <L_shift>
 800f216:	4544      	cmp	r4, r8
 800f218:	d951      	bls.n	800f2be <__hexnan+0x10e>
 800f21a:	2300      	movs	r3, #0
 800f21c:	f1a4 0904 	sub.w	r9, r4, #4
 800f220:	f8cd b008 	str.w	fp, [sp, #8]
 800f224:	f844 3c04 	str.w	r3, [r4, #-4]
 800f228:	461d      	mov	r5, r3
 800f22a:	464c      	mov	r4, r9
 800f22c:	9903      	ldr	r1, [sp, #12]
 800f22e:	e7d7      	b.n	800f1e0 <__hexnan+0x30>
 800f230:	2a29      	cmp	r2, #41	@ 0x29
 800f232:	d156      	bne.n	800f2e2 <__hexnan+0x132>
 800f234:	3102      	adds	r1, #2
 800f236:	f8ca 1000 	str.w	r1, [sl]
 800f23a:	f1bb 0f00 	cmp.w	fp, #0
 800f23e:	d050      	beq.n	800f2e2 <__hexnan+0x132>
 800f240:	454c      	cmp	r4, r9
 800f242:	d206      	bcs.n	800f252 <__hexnan+0xa2>
 800f244:	2d07      	cmp	r5, #7
 800f246:	dc04      	bgt.n	800f252 <__hexnan+0xa2>
 800f248:	462a      	mov	r2, r5
 800f24a:	4649      	mov	r1, r9
 800f24c:	4620      	mov	r0, r4
 800f24e:	f7ff ff89 	bl	800f164 <L_shift>
 800f252:	4544      	cmp	r4, r8
 800f254:	d935      	bls.n	800f2c2 <__hexnan+0x112>
 800f256:	f1a8 0204 	sub.w	r2, r8, #4
 800f25a:	4623      	mov	r3, r4
 800f25c:	f853 1b04 	ldr.w	r1, [r3], #4
 800f260:	429f      	cmp	r7, r3
 800f262:	f842 1f04 	str.w	r1, [r2, #4]!
 800f266:	d2f9      	bcs.n	800f25c <__hexnan+0xac>
 800f268:	1b3b      	subs	r3, r7, r4
 800f26a:	3e03      	subs	r6, #3
 800f26c:	3401      	adds	r4, #1
 800f26e:	2200      	movs	r2, #0
 800f270:	f023 0303 	bic.w	r3, r3, #3
 800f274:	3304      	adds	r3, #4
 800f276:	42b4      	cmp	r4, r6
 800f278:	bf88      	it	hi
 800f27a:	2304      	movhi	r3, #4
 800f27c:	4443      	add	r3, r8
 800f27e:	f843 2b04 	str.w	r2, [r3], #4
 800f282:	429f      	cmp	r7, r3
 800f284:	d2fb      	bcs.n	800f27e <__hexnan+0xce>
 800f286:	683b      	ldr	r3, [r7, #0]
 800f288:	b91b      	cbnz	r3, 800f292 <__hexnan+0xe2>
 800f28a:	4547      	cmp	r7, r8
 800f28c:	d127      	bne.n	800f2de <__hexnan+0x12e>
 800f28e:	2301      	movs	r3, #1
 800f290:	603b      	str	r3, [r7, #0]
 800f292:	2005      	movs	r0, #5
 800f294:	b007      	add	sp, #28
 800f296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f29a:	3501      	adds	r5, #1
 800f29c:	f10b 0b01 	add.w	fp, fp, #1
 800f2a0:	2d08      	cmp	r5, #8
 800f2a2:	dd05      	ble.n	800f2b0 <__hexnan+0x100>
 800f2a4:	4544      	cmp	r4, r8
 800f2a6:	d9c1      	bls.n	800f22c <__hexnan+0x7c>
 800f2a8:	2300      	movs	r3, #0
 800f2aa:	3c04      	subs	r4, #4
 800f2ac:	2501      	movs	r5, #1
 800f2ae:	6023      	str	r3, [r4, #0]
 800f2b0:	6822      	ldr	r2, [r4, #0]
 800f2b2:	f000 000f 	and.w	r0, r0, #15
 800f2b6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f2ba:	6020      	str	r0, [r4, #0]
 800f2bc:	e7b6      	b.n	800f22c <__hexnan+0x7c>
 800f2be:	2508      	movs	r5, #8
 800f2c0:	e7b4      	b.n	800f22c <__hexnan+0x7c>
 800f2c2:	9b01      	ldr	r3, [sp, #4]
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d0de      	beq.n	800f286 <__hexnan+0xd6>
 800f2c8:	f1c3 0320 	rsb	r3, r3, #32
 800f2cc:	f04f 32ff 	mov.w	r2, #4294967295
 800f2d0:	40da      	lsrs	r2, r3
 800f2d2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f2d6:	4013      	ands	r3, r2
 800f2d8:	f846 3c04 	str.w	r3, [r6, #-4]
 800f2dc:	e7d3      	b.n	800f286 <__hexnan+0xd6>
 800f2de:	3f04      	subs	r7, #4
 800f2e0:	e7d1      	b.n	800f286 <__hexnan+0xd6>
 800f2e2:	2004      	movs	r0, #4
 800f2e4:	e7d6      	b.n	800f294 <__hexnan+0xe4>

0800f2e6 <__ascii_mbtowc>:
 800f2e6:	b082      	sub	sp, #8
 800f2e8:	b901      	cbnz	r1, 800f2ec <__ascii_mbtowc+0x6>
 800f2ea:	a901      	add	r1, sp, #4
 800f2ec:	b142      	cbz	r2, 800f300 <__ascii_mbtowc+0x1a>
 800f2ee:	b14b      	cbz	r3, 800f304 <__ascii_mbtowc+0x1e>
 800f2f0:	7813      	ldrb	r3, [r2, #0]
 800f2f2:	600b      	str	r3, [r1, #0]
 800f2f4:	7812      	ldrb	r2, [r2, #0]
 800f2f6:	1e10      	subs	r0, r2, #0
 800f2f8:	bf18      	it	ne
 800f2fa:	2001      	movne	r0, #1
 800f2fc:	b002      	add	sp, #8
 800f2fe:	4770      	bx	lr
 800f300:	4610      	mov	r0, r2
 800f302:	e7fb      	b.n	800f2fc <__ascii_mbtowc+0x16>
 800f304:	f06f 0001 	mvn.w	r0, #1
 800f308:	e7f8      	b.n	800f2fc <__ascii_mbtowc+0x16>

0800f30a <__ascii_wctomb>:
 800f30a:	4603      	mov	r3, r0
 800f30c:	4608      	mov	r0, r1
 800f30e:	b141      	cbz	r1, 800f322 <__ascii_wctomb+0x18>
 800f310:	2aff      	cmp	r2, #255	@ 0xff
 800f312:	d904      	bls.n	800f31e <__ascii_wctomb+0x14>
 800f314:	228a      	movs	r2, #138	@ 0x8a
 800f316:	f04f 30ff 	mov.w	r0, #4294967295
 800f31a:	601a      	str	r2, [r3, #0]
 800f31c:	4770      	bx	lr
 800f31e:	2001      	movs	r0, #1
 800f320:	700a      	strb	r2, [r1, #0]
 800f322:	4770      	bx	lr

0800f324 <fiprintf>:
 800f324:	b40e      	push	{r1, r2, r3}
 800f326:	b503      	push	{r0, r1, lr}
 800f328:	ab03      	add	r3, sp, #12
 800f32a:	4601      	mov	r1, r0
 800f32c:	4805      	ldr	r0, [pc, #20]	@ (800f344 <fiprintf+0x20>)
 800f32e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f332:	6800      	ldr	r0, [r0, #0]
 800f334:	9301      	str	r3, [sp, #4]
 800f336:	f000 f837 	bl	800f3a8 <_vfiprintf_r>
 800f33a:	b002      	add	sp, #8
 800f33c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f340:	b003      	add	sp, #12
 800f342:	4770      	bx	lr
 800f344:	20000020 	.word	0x20000020

0800f348 <abort>:
 800f348:	2006      	movs	r0, #6
 800f34a:	b508      	push	{r3, lr}
 800f34c:	f000 fa00 	bl	800f750 <raise>
 800f350:	2001      	movs	r0, #1
 800f352:	f7f3 fc1c 	bl	8002b8e <_exit>

0800f356 <__sfputc_r>:
 800f356:	6893      	ldr	r3, [r2, #8]
 800f358:	3b01      	subs	r3, #1
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	b410      	push	{r4}
 800f35e:	6093      	str	r3, [r2, #8]
 800f360:	da08      	bge.n	800f374 <__sfputc_r+0x1e>
 800f362:	6994      	ldr	r4, [r2, #24]
 800f364:	42a3      	cmp	r3, r4
 800f366:	db01      	blt.n	800f36c <__sfputc_r+0x16>
 800f368:	290a      	cmp	r1, #10
 800f36a:	d103      	bne.n	800f374 <__sfputc_r+0x1e>
 800f36c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f370:	f000 b932 	b.w	800f5d8 <__swbuf_r>
 800f374:	6813      	ldr	r3, [r2, #0]
 800f376:	1c58      	adds	r0, r3, #1
 800f378:	6010      	str	r0, [r2, #0]
 800f37a:	4608      	mov	r0, r1
 800f37c:	7019      	strb	r1, [r3, #0]
 800f37e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f382:	4770      	bx	lr

0800f384 <__sfputs_r>:
 800f384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f386:	4606      	mov	r6, r0
 800f388:	460f      	mov	r7, r1
 800f38a:	4614      	mov	r4, r2
 800f38c:	18d5      	adds	r5, r2, r3
 800f38e:	42ac      	cmp	r4, r5
 800f390:	d101      	bne.n	800f396 <__sfputs_r+0x12>
 800f392:	2000      	movs	r0, #0
 800f394:	e007      	b.n	800f3a6 <__sfputs_r+0x22>
 800f396:	463a      	mov	r2, r7
 800f398:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f39c:	4630      	mov	r0, r6
 800f39e:	f7ff ffda 	bl	800f356 <__sfputc_r>
 800f3a2:	1c43      	adds	r3, r0, #1
 800f3a4:	d1f3      	bne.n	800f38e <__sfputs_r+0xa>
 800f3a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f3a8 <_vfiprintf_r>:
 800f3a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3ac:	460d      	mov	r5, r1
 800f3ae:	b09d      	sub	sp, #116	@ 0x74
 800f3b0:	4614      	mov	r4, r2
 800f3b2:	4698      	mov	r8, r3
 800f3b4:	4606      	mov	r6, r0
 800f3b6:	b118      	cbz	r0, 800f3c0 <_vfiprintf_r+0x18>
 800f3b8:	6a03      	ldr	r3, [r0, #32]
 800f3ba:	b90b      	cbnz	r3, 800f3c0 <_vfiprintf_r+0x18>
 800f3bc:	f7fc fe7a 	bl	800c0b4 <__sinit>
 800f3c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f3c2:	07d9      	lsls	r1, r3, #31
 800f3c4:	d405      	bmi.n	800f3d2 <_vfiprintf_r+0x2a>
 800f3c6:	89ab      	ldrh	r3, [r5, #12]
 800f3c8:	059a      	lsls	r2, r3, #22
 800f3ca:	d402      	bmi.n	800f3d2 <_vfiprintf_r+0x2a>
 800f3cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f3ce:	f7fc ffd0 	bl	800c372 <__retarget_lock_acquire_recursive>
 800f3d2:	89ab      	ldrh	r3, [r5, #12]
 800f3d4:	071b      	lsls	r3, r3, #28
 800f3d6:	d501      	bpl.n	800f3dc <_vfiprintf_r+0x34>
 800f3d8:	692b      	ldr	r3, [r5, #16]
 800f3da:	b99b      	cbnz	r3, 800f404 <_vfiprintf_r+0x5c>
 800f3dc:	4629      	mov	r1, r5
 800f3de:	4630      	mov	r0, r6
 800f3e0:	f000 f938 	bl	800f654 <__swsetup_r>
 800f3e4:	b170      	cbz	r0, 800f404 <_vfiprintf_r+0x5c>
 800f3e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f3e8:	07dc      	lsls	r4, r3, #31
 800f3ea:	d504      	bpl.n	800f3f6 <_vfiprintf_r+0x4e>
 800f3ec:	f04f 30ff 	mov.w	r0, #4294967295
 800f3f0:	b01d      	add	sp, #116	@ 0x74
 800f3f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3f6:	89ab      	ldrh	r3, [r5, #12]
 800f3f8:	0598      	lsls	r0, r3, #22
 800f3fa:	d4f7      	bmi.n	800f3ec <_vfiprintf_r+0x44>
 800f3fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f3fe:	f7fc ffb9 	bl	800c374 <__retarget_lock_release_recursive>
 800f402:	e7f3      	b.n	800f3ec <_vfiprintf_r+0x44>
 800f404:	2300      	movs	r3, #0
 800f406:	f8cd 800c 	str.w	r8, [sp, #12]
 800f40a:	f04f 0901 	mov.w	r9, #1
 800f40e:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800f5c4 <_vfiprintf_r+0x21c>
 800f412:	9309      	str	r3, [sp, #36]	@ 0x24
 800f414:	2320      	movs	r3, #32
 800f416:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f41a:	2330      	movs	r3, #48	@ 0x30
 800f41c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f420:	4623      	mov	r3, r4
 800f422:	469a      	mov	sl, r3
 800f424:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f428:	b10a      	cbz	r2, 800f42e <_vfiprintf_r+0x86>
 800f42a:	2a25      	cmp	r2, #37	@ 0x25
 800f42c:	d1f9      	bne.n	800f422 <_vfiprintf_r+0x7a>
 800f42e:	ebba 0b04 	subs.w	fp, sl, r4
 800f432:	d00b      	beq.n	800f44c <_vfiprintf_r+0xa4>
 800f434:	465b      	mov	r3, fp
 800f436:	4622      	mov	r2, r4
 800f438:	4629      	mov	r1, r5
 800f43a:	4630      	mov	r0, r6
 800f43c:	f7ff ffa2 	bl	800f384 <__sfputs_r>
 800f440:	3001      	adds	r0, #1
 800f442:	f000 80a7 	beq.w	800f594 <_vfiprintf_r+0x1ec>
 800f446:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f448:	445a      	add	r2, fp
 800f44a:	9209      	str	r2, [sp, #36]	@ 0x24
 800f44c:	f89a 3000 	ldrb.w	r3, [sl]
 800f450:	2b00      	cmp	r3, #0
 800f452:	f000 809f 	beq.w	800f594 <_vfiprintf_r+0x1ec>
 800f456:	2300      	movs	r3, #0
 800f458:	f04f 32ff 	mov.w	r2, #4294967295
 800f45c:	f10a 0a01 	add.w	sl, sl, #1
 800f460:	9304      	str	r3, [sp, #16]
 800f462:	9307      	str	r3, [sp, #28]
 800f464:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f468:	931a      	str	r3, [sp, #104]	@ 0x68
 800f46a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f46e:	4654      	mov	r4, sl
 800f470:	2205      	movs	r2, #5
 800f472:	4854      	ldr	r0, [pc, #336]	@ (800f5c4 <_vfiprintf_r+0x21c>)
 800f474:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f478:	f7fc ff7d 	bl	800c376 <memchr>
 800f47c:	9a04      	ldr	r2, [sp, #16]
 800f47e:	b9d8      	cbnz	r0, 800f4b8 <_vfiprintf_r+0x110>
 800f480:	06d1      	lsls	r1, r2, #27
 800f482:	bf44      	itt	mi
 800f484:	2320      	movmi	r3, #32
 800f486:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f48a:	0713      	lsls	r3, r2, #28
 800f48c:	bf44      	itt	mi
 800f48e:	232b      	movmi	r3, #43	@ 0x2b
 800f490:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f494:	f89a 3000 	ldrb.w	r3, [sl]
 800f498:	2b2a      	cmp	r3, #42	@ 0x2a
 800f49a:	d015      	beq.n	800f4c8 <_vfiprintf_r+0x120>
 800f49c:	9a07      	ldr	r2, [sp, #28]
 800f49e:	4654      	mov	r4, sl
 800f4a0:	2000      	movs	r0, #0
 800f4a2:	f04f 0c0a 	mov.w	ip, #10
 800f4a6:	4621      	mov	r1, r4
 800f4a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f4ac:	3b30      	subs	r3, #48	@ 0x30
 800f4ae:	2b09      	cmp	r3, #9
 800f4b0:	d94b      	bls.n	800f54a <_vfiprintf_r+0x1a2>
 800f4b2:	b1b0      	cbz	r0, 800f4e2 <_vfiprintf_r+0x13a>
 800f4b4:	9207      	str	r2, [sp, #28]
 800f4b6:	e014      	b.n	800f4e2 <_vfiprintf_r+0x13a>
 800f4b8:	eba0 0308 	sub.w	r3, r0, r8
 800f4bc:	46a2      	mov	sl, r4
 800f4be:	fa09 f303 	lsl.w	r3, r9, r3
 800f4c2:	4313      	orrs	r3, r2
 800f4c4:	9304      	str	r3, [sp, #16]
 800f4c6:	e7d2      	b.n	800f46e <_vfiprintf_r+0xc6>
 800f4c8:	9b03      	ldr	r3, [sp, #12]
 800f4ca:	1d19      	adds	r1, r3, #4
 800f4cc:	681b      	ldr	r3, [r3, #0]
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	9103      	str	r1, [sp, #12]
 800f4d2:	bfbb      	ittet	lt
 800f4d4:	425b      	neglt	r3, r3
 800f4d6:	f042 0202 	orrlt.w	r2, r2, #2
 800f4da:	9307      	strge	r3, [sp, #28]
 800f4dc:	9307      	strlt	r3, [sp, #28]
 800f4de:	bfb8      	it	lt
 800f4e0:	9204      	strlt	r2, [sp, #16]
 800f4e2:	7823      	ldrb	r3, [r4, #0]
 800f4e4:	2b2e      	cmp	r3, #46	@ 0x2e
 800f4e6:	d10a      	bne.n	800f4fe <_vfiprintf_r+0x156>
 800f4e8:	7863      	ldrb	r3, [r4, #1]
 800f4ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800f4ec:	d132      	bne.n	800f554 <_vfiprintf_r+0x1ac>
 800f4ee:	9b03      	ldr	r3, [sp, #12]
 800f4f0:	3402      	adds	r4, #2
 800f4f2:	1d1a      	adds	r2, r3, #4
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f4fa:	9203      	str	r2, [sp, #12]
 800f4fc:	9305      	str	r3, [sp, #20]
 800f4fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f5d4 <_vfiprintf_r+0x22c>
 800f502:	2203      	movs	r2, #3
 800f504:	7821      	ldrb	r1, [r4, #0]
 800f506:	4650      	mov	r0, sl
 800f508:	f7fc ff35 	bl	800c376 <memchr>
 800f50c:	b138      	cbz	r0, 800f51e <_vfiprintf_r+0x176>
 800f50e:	eba0 000a 	sub.w	r0, r0, sl
 800f512:	2240      	movs	r2, #64	@ 0x40
 800f514:	9b04      	ldr	r3, [sp, #16]
 800f516:	3401      	adds	r4, #1
 800f518:	4082      	lsls	r2, r0
 800f51a:	4313      	orrs	r3, r2
 800f51c:	9304      	str	r3, [sp, #16]
 800f51e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f522:	2206      	movs	r2, #6
 800f524:	4828      	ldr	r0, [pc, #160]	@ (800f5c8 <_vfiprintf_r+0x220>)
 800f526:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f52a:	f7fc ff24 	bl	800c376 <memchr>
 800f52e:	2800      	cmp	r0, #0
 800f530:	d03f      	beq.n	800f5b2 <_vfiprintf_r+0x20a>
 800f532:	4b26      	ldr	r3, [pc, #152]	@ (800f5cc <_vfiprintf_r+0x224>)
 800f534:	bb1b      	cbnz	r3, 800f57e <_vfiprintf_r+0x1d6>
 800f536:	9b03      	ldr	r3, [sp, #12]
 800f538:	3307      	adds	r3, #7
 800f53a:	f023 0307 	bic.w	r3, r3, #7
 800f53e:	3308      	adds	r3, #8
 800f540:	9303      	str	r3, [sp, #12]
 800f542:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f544:	443b      	add	r3, r7
 800f546:	9309      	str	r3, [sp, #36]	@ 0x24
 800f548:	e76a      	b.n	800f420 <_vfiprintf_r+0x78>
 800f54a:	fb0c 3202 	mla	r2, ip, r2, r3
 800f54e:	460c      	mov	r4, r1
 800f550:	2001      	movs	r0, #1
 800f552:	e7a8      	b.n	800f4a6 <_vfiprintf_r+0xfe>
 800f554:	2300      	movs	r3, #0
 800f556:	3401      	adds	r4, #1
 800f558:	f04f 0c0a 	mov.w	ip, #10
 800f55c:	4619      	mov	r1, r3
 800f55e:	9305      	str	r3, [sp, #20]
 800f560:	4620      	mov	r0, r4
 800f562:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f566:	3a30      	subs	r2, #48	@ 0x30
 800f568:	2a09      	cmp	r2, #9
 800f56a:	d903      	bls.n	800f574 <_vfiprintf_r+0x1cc>
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d0c6      	beq.n	800f4fe <_vfiprintf_r+0x156>
 800f570:	9105      	str	r1, [sp, #20]
 800f572:	e7c4      	b.n	800f4fe <_vfiprintf_r+0x156>
 800f574:	fb0c 2101 	mla	r1, ip, r1, r2
 800f578:	4604      	mov	r4, r0
 800f57a:	2301      	movs	r3, #1
 800f57c:	e7f0      	b.n	800f560 <_vfiprintf_r+0x1b8>
 800f57e:	ab03      	add	r3, sp, #12
 800f580:	462a      	mov	r2, r5
 800f582:	a904      	add	r1, sp, #16
 800f584:	4630      	mov	r0, r6
 800f586:	9300      	str	r3, [sp, #0]
 800f588:	4b11      	ldr	r3, [pc, #68]	@ (800f5d0 <_vfiprintf_r+0x228>)
 800f58a:	f7fb ff3f 	bl	800b40c <_printf_float>
 800f58e:	4607      	mov	r7, r0
 800f590:	1c78      	adds	r0, r7, #1
 800f592:	d1d6      	bne.n	800f542 <_vfiprintf_r+0x19a>
 800f594:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f596:	07d9      	lsls	r1, r3, #31
 800f598:	d405      	bmi.n	800f5a6 <_vfiprintf_r+0x1fe>
 800f59a:	89ab      	ldrh	r3, [r5, #12]
 800f59c:	059a      	lsls	r2, r3, #22
 800f59e:	d402      	bmi.n	800f5a6 <_vfiprintf_r+0x1fe>
 800f5a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f5a2:	f7fc fee7 	bl	800c374 <__retarget_lock_release_recursive>
 800f5a6:	89ab      	ldrh	r3, [r5, #12]
 800f5a8:	065b      	lsls	r3, r3, #25
 800f5aa:	f53f af1f 	bmi.w	800f3ec <_vfiprintf_r+0x44>
 800f5ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f5b0:	e71e      	b.n	800f3f0 <_vfiprintf_r+0x48>
 800f5b2:	ab03      	add	r3, sp, #12
 800f5b4:	462a      	mov	r2, r5
 800f5b6:	a904      	add	r1, sp, #16
 800f5b8:	4630      	mov	r0, r6
 800f5ba:	9300      	str	r3, [sp, #0]
 800f5bc:	4b04      	ldr	r3, [pc, #16]	@ (800f5d0 <_vfiprintf_r+0x228>)
 800f5be:	f7fc f9c1 	bl	800b944 <_printf_i>
 800f5c2:	e7e4      	b.n	800f58e <_vfiprintf_r+0x1e6>
 800f5c4:	08010861 	.word	0x08010861
 800f5c8:	0801086b 	.word	0x0801086b
 800f5cc:	0800b40d 	.word	0x0800b40d
 800f5d0:	0800f385 	.word	0x0800f385
 800f5d4:	08010867 	.word	0x08010867

0800f5d8 <__swbuf_r>:
 800f5d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5da:	460e      	mov	r6, r1
 800f5dc:	4614      	mov	r4, r2
 800f5de:	4605      	mov	r5, r0
 800f5e0:	b118      	cbz	r0, 800f5ea <__swbuf_r+0x12>
 800f5e2:	6a03      	ldr	r3, [r0, #32]
 800f5e4:	b90b      	cbnz	r3, 800f5ea <__swbuf_r+0x12>
 800f5e6:	f7fc fd65 	bl	800c0b4 <__sinit>
 800f5ea:	69a3      	ldr	r3, [r4, #24]
 800f5ec:	60a3      	str	r3, [r4, #8]
 800f5ee:	89a3      	ldrh	r3, [r4, #12]
 800f5f0:	071a      	lsls	r2, r3, #28
 800f5f2:	d501      	bpl.n	800f5f8 <__swbuf_r+0x20>
 800f5f4:	6923      	ldr	r3, [r4, #16]
 800f5f6:	b943      	cbnz	r3, 800f60a <__swbuf_r+0x32>
 800f5f8:	4621      	mov	r1, r4
 800f5fa:	4628      	mov	r0, r5
 800f5fc:	f000 f82a 	bl	800f654 <__swsetup_r>
 800f600:	b118      	cbz	r0, 800f60a <__swbuf_r+0x32>
 800f602:	f04f 37ff 	mov.w	r7, #4294967295
 800f606:	4638      	mov	r0, r7
 800f608:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f60a:	6823      	ldr	r3, [r4, #0]
 800f60c:	b2f6      	uxtb	r6, r6
 800f60e:	6922      	ldr	r2, [r4, #16]
 800f610:	4637      	mov	r7, r6
 800f612:	1a98      	subs	r0, r3, r2
 800f614:	6963      	ldr	r3, [r4, #20]
 800f616:	4283      	cmp	r3, r0
 800f618:	dc05      	bgt.n	800f626 <__swbuf_r+0x4e>
 800f61a:	4621      	mov	r1, r4
 800f61c:	4628      	mov	r0, r5
 800f61e:	f7ff fa9d 	bl	800eb5c <_fflush_r>
 800f622:	2800      	cmp	r0, #0
 800f624:	d1ed      	bne.n	800f602 <__swbuf_r+0x2a>
 800f626:	68a3      	ldr	r3, [r4, #8]
 800f628:	3b01      	subs	r3, #1
 800f62a:	60a3      	str	r3, [r4, #8]
 800f62c:	6823      	ldr	r3, [r4, #0]
 800f62e:	1c5a      	adds	r2, r3, #1
 800f630:	6022      	str	r2, [r4, #0]
 800f632:	701e      	strb	r6, [r3, #0]
 800f634:	1c43      	adds	r3, r0, #1
 800f636:	6962      	ldr	r2, [r4, #20]
 800f638:	429a      	cmp	r2, r3
 800f63a:	d004      	beq.n	800f646 <__swbuf_r+0x6e>
 800f63c:	89a3      	ldrh	r3, [r4, #12]
 800f63e:	07db      	lsls	r3, r3, #31
 800f640:	d5e1      	bpl.n	800f606 <__swbuf_r+0x2e>
 800f642:	2e0a      	cmp	r6, #10
 800f644:	d1df      	bne.n	800f606 <__swbuf_r+0x2e>
 800f646:	4621      	mov	r1, r4
 800f648:	4628      	mov	r0, r5
 800f64a:	f7ff fa87 	bl	800eb5c <_fflush_r>
 800f64e:	2800      	cmp	r0, #0
 800f650:	d0d9      	beq.n	800f606 <__swbuf_r+0x2e>
 800f652:	e7d6      	b.n	800f602 <__swbuf_r+0x2a>

0800f654 <__swsetup_r>:
 800f654:	b538      	push	{r3, r4, r5, lr}
 800f656:	4b29      	ldr	r3, [pc, #164]	@ (800f6fc <__swsetup_r+0xa8>)
 800f658:	4605      	mov	r5, r0
 800f65a:	460c      	mov	r4, r1
 800f65c:	6818      	ldr	r0, [r3, #0]
 800f65e:	b118      	cbz	r0, 800f668 <__swsetup_r+0x14>
 800f660:	6a03      	ldr	r3, [r0, #32]
 800f662:	b90b      	cbnz	r3, 800f668 <__swsetup_r+0x14>
 800f664:	f7fc fd26 	bl	800c0b4 <__sinit>
 800f668:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f66c:	0719      	lsls	r1, r3, #28
 800f66e:	d422      	bmi.n	800f6b6 <__swsetup_r+0x62>
 800f670:	06da      	lsls	r2, r3, #27
 800f672:	d407      	bmi.n	800f684 <__swsetup_r+0x30>
 800f674:	2209      	movs	r2, #9
 800f676:	602a      	str	r2, [r5, #0]
 800f678:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f67c:	f04f 30ff 	mov.w	r0, #4294967295
 800f680:	81a3      	strh	r3, [r4, #12]
 800f682:	e033      	b.n	800f6ec <__swsetup_r+0x98>
 800f684:	0758      	lsls	r0, r3, #29
 800f686:	d512      	bpl.n	800f6ae <__swsetup_r+0x5a>
 800f688:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f68a:	b141      	cbz	r1, 800f69e <__swsetup_r+0x4a>
 800f68c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f690:	4299      	cmp	r1, r3
 800f692:	d002      	beq.n	800f69a <__swsetup_r+0x46>
 800f694:	4628      	mov	r0, r5
 800f696:	f7fd fcf9 	bl	800d08c <_free_r>
 800f69a:	2300      	movs	r3, #0
 800f69c:	6363      	str	r3, [r4, #52]	@ 0x34
 800f69e:	89a3      	ldrh	r3, [r4, #12]
 800f6a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f6a4:	81a3      	strh	r3, [r4, #12]
 800f6a6:	2300      	movs	r3, #0
 800f6a8:	6063      	str	r3, [r4, #4]
 800f6aa:	6923      	ldr	r3, [r4, #16]
 800f6ac:	6023      	str	r3, [r4, #0]
 800f6ae:	89a3      	ldrh	r3, [r4, #12]
 800f6b0:	f043 0308 	orr.w	r3, r3, #8
 800f6b4:	81a3      	strh	r3, [r4, #12]
 800f6b6:	6923      	ldr	r3, [r4, #16]
 800f6b8:	b94b      	cbnz	r3, 800f6ce <__swsetup_r+0x7a>
 800f6ba:	89a3      	ldrh	r3, [r4, #12]
 800f6bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f6c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f6c4:	d003      	beq.n	800f6ce <__swsetup_r+0x7a>
 800f6c6:	4621      	mov	r1, r4
 800f6c8:	4628      	mov	r0, r5
 800f6ca:	f000 f882 	bl	800f7d2 <__smakebuf_r>
 800f6ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f6d2:	f013 0201 	ands.w	r2, r3, #1
 800f6d6:	d00a      	beq.n	800f6ee <__swsetup_r+0x9a>
 800f6d8:	2200      	movs	r2, #0
 800f6da:	60a2      	str	r2, [r4, #8]
 800f6dc:	6962      	ldr	r2, [r4, #20]
 800f6de:	4252      	negs	r2, r2
 800f6e0:	61a2      	str	r2, [r4, #24]
 800f6e2:	6922      	ldr	r2, [r4, #16]
 800f6e4:	b942      	cbnz	r2, 800f6f8 <__swsetup_r+0xa4>
 800f6e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f6ea:	d1c5      	bne.n	800f678 <__swsetup_r+0x24>
 800f6ec:	bd38      	pop	{r3, r4, r5, pc}
 800f6ee:	0799      	lsls	r1, r3, #30
 800f6f0:	bf58      	it	pl
 800f6f2:	6962      	ldrpl	r2, [r4, #20]
 800f6f4:	60a2      	str	r2, [r4, #8]
 800f6f6:	e7f4      	b.n	800f6e2 <__swsetup_r+0x8e>
 800f6f8:	2000      	movs	r0, #0
 800f6fa:	e7f7      	b.n	800f6ec <__swsetup_r+0x98>
 800f6fc:	20000020 	.word	0x20000020

0800f700 <_raise_r>:
 800f700:	291f      	cmp	r1, #31
 800f702:	b538      	push	{r3, r4, r5, lr}
 800f704:	4605      	mov	r5, r0
 800f706:	460c      	mov	r4, r1
 800f708:	d904      	bls.n	800f714 <_raise_r+0x14>
 800f70a:	2316      	movs	r3, #22
 800f70c:	6003      	str	r3, [r0, #0]
 800f70e:	f04f 30ff 	mov.w	r0, #4294967295
 800f712:	bd38      	pop	{r3, r4, r5, pc}
 800f714:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f716:	b112      	cbz	r2, 800f71e <_raise_r+0x1e>
 800f718:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f71c:	b94b      	cbnz	r3, 800f732 <_raise_r+0x32>
 800f71e:	4628      	mov	r0, r5
 800f720:	f000 f830 	bl	800f784 <_getpid_r>
 800f724:	4622      	mov	r2, r4
 800f726:	4601      	mov	r1, r0
 800f728:	4628      	mov	r0, r5
 800f72a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f72e:	f000 b817 	b.w	800f760 <_kill_r>
 800f732:	2b01      	cmp	r3, #1
 800f734:	d00a      	beq.n	800f74c <_raise_r+0x4c>
 800f736:	1c59      	adds	r1, r3, #1
 800f738:	d103      	bne.n	800f742 <_raise_r+0x42>
 800f73a:	2316      	movs	r3, #22
 800f73c:	6003      	str	r3, [r0, #0]
 800f73e:	2001      	movs	r0, #1
 800f740:	e7e7      	b.n	800f712 <_raise_r+0x12>
 800f742:	2100      	movs	r1, #0
 800f744:	4620      	mov	r0, r4
 800f746:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f74a:	4798      	blx	r3
 800f74c:	2000      	movs	r0, #0
 800f74e:	e7e0      	b.n	800f712 <_raise_r+0x12>

0800f750 <raise>:
 800f750:	4b02      	ldr	r3, [pc, #8]	@ (800f75c <raise+0xc>)
 800f752:	4601      	mov	r1, r0
 800f754:	6818      	ldr	r0, [r3, #0]
 800f756:	f7ff bfd3 	b.w	800f700 <_raise_r>
 800f75a:	bf00      	nop
 800f75c:	20000020 	.word	0x20000020

0800f760 <_kill_r>:
 800f760:	b538      	push	{r3, r4, r5, lr}
 800f762:	2300      	movs	r3, #0
 800f764:	4d06      	ldr	r5, [pc, #24]	@ (800f780 <_kill_r+0x20>)
 800f766:	4604      	mov	r4, r0
 800f768:	4608      	mov	r0, r1
 800f76a:	4611      	mov	r1, r2
 800f76c:	602b      	str	r3, [r5, #0]
 800f76e:	f7f3 f9fe 	bl	8002b6e <_kill>
 800f772:	1c43      	adds	r3, r0, #1
 800f774:	d102      	bne.n	800f77c <_kill_r+0x1c>
 800f776:	682b      	ldr	r3, [r5, #0]
 800f778:	b103      	cbz	r3, 800f77c <_kill_r+0x1c>
 800f77a:	6023      	str	r3, [r4, #0]
 800f77c:	bd38      	pop	{r3, r4, r5, pc}
 800f77e:	bf00      	nop
 800f780:	200004d4 	.word	0x200004d4

0800f784 <_getpid_r>:
 800f784:	f7f3 b9eb 	b.w	8002b5e <_getpid>

0800f788 <__swhatbuf_r>:
 800f788:	b570      	push	{r4, r5, r6, lr}
 800f78a:	460c      	mov	r4, r1
 800f78c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f790:	b096      	sub	sp, #88	@ 0x58
 800f792:	4615      	mov	r5, r2
 800f794:	2900      	cmp	r1, #0
 800f796:	461e      	mov	r6, r3
 800f798:	da0c      	bge.n	800f7b4 <__swhatbuf_r+0x2c>
 800f79a:	89a3      	ldrh	r3, [r4, #12]
 800f79c:	2100      	movs	r1, #0
 800f79e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f7a2:	bf14      	ite	ne
 800f7a4:	2340      	movne	r3, #64	@ 0x40
 800f7a6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f7aa:	2000      	movs	r0, #0
 800f7ac:	6031      	str	r1, [r6, #0]
 800f7ae:	602b      	str	r3, [r5, #0]
 800f7b0:	b016      	add	sp, #88	@ 0x58
 800f7b2:	bd70      	pop	{r4, r5, r6, pc}
 800f7b4:	466a      	mov	r2, sp
 800f7b6:	f000 f849 	bl	800f84c <_fstat_r>
 800f7ba:	2800      	cmp	r0, #0
 800f7bc:	dbed      	blt.n	800f79a <__swhatbuf_r+0x12>
 800f7be:	9901      	ldr	r1, [sp, #4]
 800f7c0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f7c4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f7c8:	4259      	negs	r1, r3
 800f7ca:	4159      	adcs	r1, r3
 800f7cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f7d0:	e7eb      	b.n	800f7aa <__swhatbuf_r+0x22>

0800f7d2 <__smakebuf_r>:
 800f7d2:	898b      	ldrh	r3, [r1, #12]
 800f7d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f7d6:	079d      	lsls	r5, r3, #30
 800f7d8:	4606      	mov	r6, r0
 800f7da:	460c      	mov	r4, r1
 800f7dc:	d507      	bpl.n	800f7ee <__smakebuf_r+0x1c>
 800f7de:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f7e2:	6023      	str	r3, [r4, #0]
 800f7e4:	6123      	str	r3, [r4, #16]
 800f7e6:	2301      	movs	r3, #1
 800f7e8:	6163      	str	r3, [r4, #20]
 800f7ea:	b003      	add	sp, #12
 800f7ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f7ee:	ab01      	add	r3, sp, #4
 800f7f0:	466a      	mov	r2, sp
 800f7f2:	f7ff ffc9 	bl	800f788 <__swhatbuf_r>
 800f7f6:	9f00      	ldr	r7, [sp, #0]
 800f7f8:	4605      	mov	r5, r0
 800f7fa:	4630      	mov	r0, r6
 800f7fc:	4639      	mov	r1, r7
 800f7fe:	f7fb fcad 	bl	800b15c <_malloc_r>
 800f802:	b948      	cbnz	r0, 800f818 <__smakebuf_r+0x46>
 800f804:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f808:	059a      	lsls	r2, r3, #22
 800f80a:	d4ee      	bmi.n	800f7ea <__smakebuf_r+0x18>
 800f80c:	f023 0303 	bic.w	r3, r3, #3
 800f810:	f043 0302 	orr.w	r3, r3, #2
 800f814:	81a3      	strh	r3, [r4, #12]
 800f816:	e7e2      	b.n	800f7de <__smakebuf_r+0xc>
 800f818:	89a3      	ldrh	r3, [r4, #12]
 800f81a:	6020      	str	r0, [r4, #0]
 800f81c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f820:	81a3      	strh	r3, [r4, #12]
 800f822:	9b01      	ldr	r3, [sp, #4]
 800f824:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f828:	b15b      	cbz	r3, 800f842 <__smakebuf_r+0x70>
 800f82a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f82e:	4630      	mov	r0, r6
 800f830:	f000 f81e 	bl	800f870 <_isatty_r>
 800f834:	b128      	cbz	r0, 800f842 <__smakebuf_r+0x70>
 800f836:	89a3      	ldrh	r3, [r4, #12]
 800f838:	f023 0303 	bic.w	r3, r3, #3
 800f83c:	f043 0301 	orr.w	r3, r3, #1
 800f840:	81a3      	strh	r3, [r4, #12]
 800f842:	89a3      	ldrh	r3, [r4, #12]
 800f844:	431d      	orrs	r5, r3
 800f846:	81a5      	strh	r5, [r4, #12]
 800f848:	e7cf      	b.n	800f7ea <__smakebuf_r+0x18>
	...

0800f84c <_fstat_r>:
 800f84c:	b538      	push	{r3, r4, r5, lr}
 800f84e:	2300      	movs	r3, #0
 800f850:	4d06      	ldr	r5, [pc, #24]	@ (800f86c <_fstat_r+0x20>)
 800f852:	4604      	mov	r4, r0
 800f854:	4608      	mov	r0, r1
 800f856:	4611      	mov	r1, r2
 800f858:	602b      	str	r3, [r5, #0]
 800f85a:	f7f3 f9e8 	bl	8002c2e <_fstat>
 800f85e:	1c43      	adds	r3, r0, #1
 800f860:	d102      	bne.n	800f868 <_fstat_r+0x1c>
 800f862:	682b      	ldr	r3, [r5, #0]
 800f864:	b103      	cbz	r3, 800f868 <_fstat_r+0x1c>
 800f866:	6023      	str	r3, [r4, #0]
 800f868:	bd38      	pop	{r3, r4, r5, pc}
 800f86a:	bf00      	nop
 800f86c:	200004d4 	.word	0x200004d4

0800f870 <_isatty_r>:
 800f870:	b538      	push	{r3, r4, r5, lr}
 800f872:	2300      	movs	r3, #0
 800f874:	4d05      	ldr	r5, [pc, #20]	@ (800f88c <_isatty_r+0x1c>)
 800f876:	4604      	mov	r4, r0
 800f878:	4608      	mov	r0, r1
 800f87a:	602b      	str	r3, [r5, #0]
 800f87c:	f7f3 f9e7 	bl	8002c4e <_isatty>
 800f880:	1c43      	adds	r3, r0, #1
 800f882:	d102      	bne.n	800f88a <_isatty_r+0x1a>
 800f884:	682b      	ldr	r3, [r5, #0]
 800f886:	b103      	cbz	r3, 800f88a <_isatty_r+0x1a>
 800f888:	6023      	str	r3, [r4, #0]
 800f88a:	bd38      	pop	{r3, r4, r5, pc}
 800f88c:	200004d4 	.word	0x200004d4

0800f890 <atan2f>:
 800f890:	f000 b94c 	b.w	800fb2c <__ieee754_atan2f>

0800f894 <sqrtf>:
 800f894:	b508      	push	{r3, lr}
 800f896:	ed2d 8b02 	vpush	{d8}
 800f89a:	eeb0 8a40 	vmov.f32	s16, s0
 800f89e:	f000 f8a1 	bl	800f9e4 <__ieee754_sqrtf>
 800f8a2:	eeb4 8a48 	vcmp.f32	s16, s16
 800f8a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8aa:	d60c      	bvs.n	800f8c6 <sqrtf+0x32>
 800f8ac:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800f8cc <sqrtf+0x38>
 800f8b0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f8b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8b8:	d505      	bpl.n	800f8c6 <sqrtf+0x32>
 800f8ba:	f7fc fd2f 	bl	800c31c <__errno>
 800f8be:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f8c2:	2321      	movs	r3, #33	@ 0x21
 800f8c4:	6003      	str	r3, [r0, #0]
 800f8c6:	ecbd 8b02 	vpop	{d8}
 800f8ca:	bd08      	pop	{r3, pc}
 800f8cc:	00000000 	.word	0x00000000

0800f8d0 <cosf>:
 800f8d0:	ee10 3a10 	vmov	r3, s0
 800f8d4:	b507      	push	{r0, r1, r2, lr}
 800f8d6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f8da:	4a1d      	ldr	r2, [pc, #116]	@ (800f950 <cosf+0x80>)
 800f8dc:	4293      	cmp	r3, r2
 800f8de:	d806      	bhi.n	800f8ee <cosf+0x1e>
 800f8e0:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800f954 <cosf+0x84>
 800f8e4:	b003      	add	sp, #12
 800f8e6:	f85d eb04 	ldr.w	lr, [sp], #4
 800f8ea:	f000 b87f 	b.w	800f9ec <__kernel_cosf>
 800f8ee:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f8f2:	d304      	bcc.n	800f8fe <cosf+0x2e>
 800f8f4:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f8f8:	b003      	add	sp, #12
 800f8fa:	f85d fb04 	ldr.w	pc, [sp], #4
 800f8fe:	4668      	mov	r0, sp
 800f900:	f000 f9b2 	bl	800fc68 <__ieee754_rem_pio2f>
 800f904:	f000 0003 	and.w	r0, r0, #3
 800f908:	2801      	cmp	r0, #1
 800f90a:	d009      	beq.n	800f920 <cosf+0x50>
 800f90c:	2802      	cmp	r0, #2
 800f90e:	d010      	beq.n	800f932 <cosf+0x62>
 800f910:	b9b0      	cbnz	r0, 800f940 <cosf+0x70>
 800f912:	eddd 0a01 	vldr	s1, [sp, #4]
 800f916:	ed9d 0a00 	vldr	s0, [sp]
 800f91a:	f000 f867 	bl	800f9ec <__kernel_cosf>
 800f91e:	e7eb      	b.n	800f8f8 <cosf+0x28>
 800f920:	eddd 0a01 	vldr	s1, [sp, #4]
 800f924:	ed9d 0a00 	vldr	s0, [sp]
 800f928:	f000 f8b8 	bl	800fa9c <__kernel_sinf>
 800f92c:	eeb1 0a40 	vneg.f32	s0, s0
 800f930:	e7e2      	b.n	800f8f8 <cosf+0x28>
 800f932:	eddd 0a01 	vldr	s1, [sp, #4]
 800f936:	ed9d 0a00 	vldr	s0, [sp]
 800f93a:	f000 f857 	bl	800f9ec <__kernel_cosf>
 800f93e:	e7f5      	b.n	800f92c <cosf+0x5c>
 800f940:	2001      	movs	r0, #1
 800f942:	eddd 0a01 	vldr	s1, [sp, #4]
 800f946:	ed9d 0a00 	vldr	s0, [sp]
 800f94a:	f000 f8a7 	bl	800fa9c <__kernel_sinf>
 800f94e:	e7d3      	b.n	800f8f8 <cosf+0x28>
 800f950:	3f490fd8 	.word	0x3f490fd8
 800f954:	00000000 	.word	0x00000000

0800f958 <sinf>:
 800f958:	ee10 3a10 	vmov	r3, s0
 800f95c:	b507      	push	{r0, r1, r2, lr}
 800f95e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f962:	4a1e      	ldr	r2, [pc, #120]	@ (800f9dc <sinf+0x84>)
 800f964:	4293      	cmp	r3, r2
 800f966:	d807      	bhi.n	800f978 <sinf+0x20>
 800f968:	2000      	movs	r0, #0
 800f96a:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800f9e0 <sinf+0x88>
 800f96e:	b003      	add	sp, #12
 800f970:	f85d eb04 	ldr.w	lr, [sp], #4
 800f974:	f000 b892 	b.w	800fa9c <__kernel_sinf>
 800f978:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f97c:	d304      	bcc.n	800f988 <sinf+0x30>
 800f97e:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f982:	b003      	add	sp, #12
 800f984:	f85d fb04 	ldr.w	pc, [sp], #4
 800f988:	4668      	mov	r0, sp
 800f98a:	f000 f96d 	bl	800fc68 <__ieee754_rem_pio2f>
 800f98e:	f000 0003 	and.w	r0, r0, #3
 800f992:	2801      	cmp	r0, #1
 800f994:	d00a      	beq.n	800f9ac <sinf+0x54>
 800f996:	2802      	cmp	r0, #2
 800f998:	d00f      	beq.n	800f9ba <sinf+0x62>
 800f99a:	b9c0      	cbnz	r0, 800f9ce <sinf+0x76>
 800f99c:	2001      	movs	r0, #1
 800f99e:	eddd 0a01 	vldr	s1, [sp, #4]
 800f9a2:	ed9d 0a00 	vldr	s0, [sp]
 800f9a6:	f000 f879 	bl	800fa9c <__kernel_sinf>
 800f9aa:	e7ea      	b.n	800f982 <sinf+0x2a>
 800f9ac:	eddd 0a01 	vldr	s1, [sp, #4]
 800f9b0:	ed9d 0a00 	vldr	s0, [sp]
 800f9b4:	f000 f81a 	bl	800f9ec <__kernel_cosf>
 800f9b8:	e7e3      	b.n	800f982 <sinf+0x2a>
 800f9ba:	2001      	movs	r0, #1
 800f9bc:	eddd 0a01 	vldr	s1, [sp, #4]
 800f9c0:	ed9d 0a00 	vldr	s0, [sp]
 800f9c4:	f000 f86a 	bl	800fa9c <__kernel_sinf>
 800f9c8:	eeb1 0a40 	vneg.f32	s0, s0
 800f9cc:	e7d9      	b.n	800f982 <sinf+0x2a>
 800f9ce:	eddd 0a01 	vldr	s1, [sp, #4]
 800f9d2:	ed9d 0a00 	vldr	s0, [sp]
 800f9d6:	f000 f809 	bl	800f9ec <__kernel_cosf>
 800f9da:	e7f5      	b.n	800f9c8 <sinf+0x70>
 800f9dc:	3f490fd8 	.word	0x3f490fd8
 800f9e0:	00000000 	.word	0x00000000

0800f9e4 <__ieee754_sqrtf>:
 800f9e4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f9e8:	4770      	bx	lr
	...

0800f9ec <__kernel_cosf>:
 800f9ec:	ee10 3a10 	vmov	r3, s0
 800f9f0:	eef0 6a40 	vmov.f32	s13, s0
 800f9f4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f9f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f9fc:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800fa00:	d204      	bcs.n	800fa0c <__kernel_cosf+0x20>
 800fa02:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800fa06:	ee17 2a90 	vmov	r2, s15
 800fa0a:	b342      	cbz	r2, 800fa5e <__kernel_cosf+0x72>
 800fa0c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800fa10:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800fa7c <__kernel_cosf+0x90>
 800fa14:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800fa80 <__kernel_cosf+0x94>
 800fa18:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800fa1c:	4a19      	ldr	r2, [pc, #100]	@ (800fa84 <__kernel_cosf+0x98>)
 800fa1e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800fa22:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800fa88 <__kernel_cosf+0x9c>
 800fa26:	4293      	cmp	r3, r2
 800fa28:	eee6 7a07 	vfma.f32	s15, s12, s14
 800fa2c:	ed9f 6a17 	vldr	s12, [pc, #92]	@ 800fa8c <__kernel_cosf+0xa0>
 800fa30:	eea7 6a87 	vfma.f32	s12, s15, s14
 800fa34:	eddf 7a16 	vldr	s15, [pc, #88]	@ 800fa90 <__kernel_cosf+0xa4>
 800fa38:	eee6 7a07 	vfma.f32	s15, s12, s14
 800fa3c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800fa94 <__kernel_cosf+0xa8>
 800fa40:	eea7 6a87 	vfma.f32	s12, s15, s14
 800fa44:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fa48:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fa4c:	ee26 6a07 	vmul.f32	s12, s12, s14
 800fa50:	eee7 0a06 	vfma.f32	s1, s14, s12
 800fa54:	d804      	bhi.n	800fa60 <__kernel_cosf+0x74>
 800fa56:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800fa5a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800fa5e:	4770      	bx	lr
 800fa60:	4a0d      	ldr	r2, [pc, #52]	@ (800fa98 <__kernel_cosf+0xac>)
 800fa62:	4293      	cmp	r3, r2
 800fa64:	bf96      	itet	ls
 800fa66:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800fa6a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800fa6e:	ee07 3a10 	vmovls	s14, r3
 800fa72:	ee30 0a47 	vsub.f32	s0, s0, s14
 800fa76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fa7a:	e7ec      	b.n	800fa56 <__kernel_cosf+0x6a>
 800fa7c:	ad47d74e 	.word	0xad47d74e
 800fa80:	310f74f6 	.word	0x310f74f6
 800fa84:	3e999999 	.word	0x3e999999
 800fa88:	b493f27c 	.word	0xb493f27c
 800fa8c:	37d00d01 	.word	0x37d00d01
 800fa90:	bab60b61 	.word	0xbab60b61
 800fa94:	3d2aaaab 	.word	0x3d2aaaab
 800fa98:	3f480000 	.word	0x3f480000

0800fa9c <__kernel_sinf>:
 800fa9c:	ee10 3a10 	vmov	r3, s0
 800faa0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800faa4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800faa8:	d204      	bcs.n	800fab4 <__kernel_sinf+0x18>
 800faaa:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800faae:	ee17 3a90 	vmov	r3, s15
 800fab2:	b35b      	cbz	r3, 800fb0c <__kernel_sinf+0x70>
 800fab4:	ee20 7a00 	vmul.f32	s14, s0, s0
 800fab8:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800fb10 <__kernel_sinf+0x74>
 800fabc:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800fb14 <__kernel_sinf+0x78>
 800fac0:	eea7 6a27 	vfma.f32	s12, s14, s15
 800fac4:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800fb18 <__kernel_sinf+0x7c>
 800fac8:	ee60 6a07 	vmul.f32	s13, s0, s14
 800facc:	eee6 7a07 	vfma.f32	s15, s12, s14
 800fad0:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 800fb1c <__kernel_sinf+0x80>
 800fad4:	eea7 6a87 	vfma.f32	s12, s15, s14
 800fad8:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800fb20 <__kernel_sinf+0x84>
 800fadc:	eee6 7a07 	vfma.f32	s15, s12, s14
 800fae0:	b930      	cbnz	r0, 800faf0 <__kernel_sinf+0x54>
 800fae2:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800fb24 <__kernel_sinf+0x88>
 800fae6:	eea7 6a27 	vfma.f32	s12, s14, s15
 800faea:	eea6 0a26 	vfma.f32	s0, s12, s13
 800faee:	4770      	bx	lr
 800faf0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800faf4:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800faf8:	eee0 7a86 	vfma.f32	s15, s1, s12
 800fafc:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800fb00:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800fb28 <__kernel_sinf+0x8c>
 800fb04:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800fb08:	ee30 0a60 	vsub.f32	s0, s0, s1
 800fb0c:	4770      	bx	lr
 800fb0e:	bf00      	nop
 800fb10:	2f2ec9d3 	.word	0x2f2ec9d3
 800fb14:	b2d72f34 	.word	0xb2d72f34
 800fb18:	3638ef1b 	.word	0x3638ef1b
 800fb1c:	b9500d01 	.word	0xb9500d01
 800fb20:	3c088889 	.word	0x3c088889
 800fb24:	be2aaaab 	.word	0xbe2aaaab
 800fb28:	3e2aaaab 	.word	0x3e2aaaab

0800fb2c <__ieee754_atan2f>:
 800fb2c:	ee10 2a90 	vmov	r2, s1
 800fb30:	eef0 7a40 	vmov.f32	s15, s0
 800fb34:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800fb38:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800fb3c:	b510      	push	{r4, lr}
 800fb3e:	d806      	bhi.n	800fb4e <__ieee754_atan2f+0x22>
 800fb40:	ee10 0a10 	vmov	r0, s0
 800fb44:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800fb48:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800fb4c:	d904      	bls.n	800fb58 <__ieee754_atan2f+0x2c>
 800fb4e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800fb52:	eeb0 0a67 	vmov.f32	s0, s15
 800fb56:	bd10      	pop	{r4, pc}
 800fb58:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800fb5c:	d103      	bne.n	800fb66 <__ieee754_atan2f+0x3a>
 800fb5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb62:	f000 b9af 	b.w	800fec4 <atanf>
 800fb66:	1794      	asrs	r4, r2, #30
 800fb68:	f004 0402 	and.w	r4, r4, #2
 800fb6c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800fb70:	b93b      	cbnz	r3, 800fb82 <__ieee754_atan2f+0x56>
 800fb72:	2c02      	cmp	r4, #2
 800fb74:	d05c      	beq.n	800fc30 <__ieee754_atan2f+0x104>
 800fb76:	2c03      	cmp	r4, #3
 800fb78:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800fc44 <__ieee754_atan2f+0x118>
 800fb7c:	fe47 7a00 	vseleq.f32	s15, s14, s0
 800fb80:	e7e7      	b.n	800fb52 <__ieee754_atan2f+0x26>
 800fb82:	b939      	cbnz	r1, 800fb94 <__ieee754_atan2f+0x68>
 800fb84:	2800      	cmp	r0, #0
 800fb86:	eddf 7a30 	vldr	s15, [pc, #192]	@ 800fc48 <__ieee754_atan2f+0x11c>
 800fb8a:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800fc4c <__ieee754_atan2f+0x120>
 800fb8e:	fe67 7a27 	vselge.f32	s15, s14, s15
 800fb92:	e7de      	b.n	800fb52 <__ieee754_atan2f+0x26>
 800fb94:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800fb98:	d110      	bne.n	800fbbc <__ieee754_atan2f+0x90>
 800fb9a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800fb9e:	f104 34ff 	add.w	r4, r4, #4294967295
 800fba2:	d107      	bne.n	800fbb4 <__ieee754_atan2f+0x88>
 800fba4:	2c02      	cmp	r4, #2
 800fba6:	d846      	bhi.n	800fc36 <__ieee754_atan2f+0x10a>
 800fba8:	4b29      	ldr	r3, [pc, #164]	@ (800fc50 <__ieee754_atan2f+0x124>)
 800fbaa:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800fbae:	edd3 7a00 	vldr	s15, [r3]
 800fbb2:	e7ce      	b.n	800fb52 <__ieee754_atan2f+0x26>
 800fbb4:	2c02      	cmp	r4, #2
 800fbb6:	d841      	bhi.n	800fc3c <__ieee754_atan2f+0x110>
 800fbb8:	4b26      	ldr	r3, [pc, #152]	@ (800fc54 <__ieee754_atan2f+0x128>)
 800fbba:	e7f6      	b.n	800fbaa <__ieee754_atan2f+0x7e>
 800fbbc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800fbc0:	d0e0      	beq.n	800fb84 <__ieee754_atan2f+0x58>
 800fbc2:	1a5b      	subs	r3, r3, r1
 800fbc4:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800fbc8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800fbcc:	da1a      	bge.n	800fc04 <__ieee754_atan2f+0xd8>
 800fbce:	2a00      	cmp	r2, #0
 800fbd0:	da01      	bge.n	800fbd6 <__ieee754_atan2f+0xaa>
 800fbd2:	313c      	adds	r1, #60	@ 0x3c
 800fbd4:	db19      	blt.n	800fc0a <__ieee754_atan2f+0xde>
 800fbd6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800fbda:	f000 fa47 	bl	801006c <fabsf>
 800fbde:	f000 f971 	bl	800fec4 <atanf>
 800fbe2:	eef0 7a40 	vmov.f32	s15, s0
 800fbe6:	2c01      	cmp	r4, #1
 800fbe8:	d012      	beq.n	800fc10 <__ieee754_atan2f+0xe4>
 800fbea:	2c02      	cmp	r4, #2
 800fbec:	d017      	beq.n	800fc1e <__ieee754_atan2f+0xf2>
 800fbee:	2c00      	cmp	r4, #0
 800fbf0:	d0af      	beq.n	800fb52 <__ieee754_atan2f+0x26>
 800fbf2:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800fc58 <__ieee754_atan2f+0x12c>
 800fbf6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fbfa:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800fc5c <__ieee754_atan2f+0x130>
 800fbfe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fc02:	e7a6      	b.n	800fb52 <__ieee754_atan2f+0x26>
 800fc04:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800fc4c <__ieee754_atan2f+0x120>
 800fc08:	e7ed      	b.n	800fbe6 <__ieee754_atan2f+0xba>
 800fc0a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800fc60 <__ieee754_atan2f+0x134>
 800fc0e:	e7ea      	b.n	800fbe6 <__ieee754_atan2f+0xba>
 800fc10:	ee17 3a90 	vmov	r3, s15
 800fc14:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800fc18:	ee07 3a90 	vmov	s15, r3
 800fc1c:	e799      	b.n	800fb52 <__ieee754_atan2f+0x26>
 800fc1e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800fc58 <__ieee754_atan2f+0x12c>
 800fc22:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fc26:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800fc5c <__ieee754_atan2f+0x130>
 800fc2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fc2e:	e790      	b.n	800fb52 <__ieee754_atan2f+0x26>
 800fc30:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800fc5c <__ieee754_atan2f+0x130>
 800fc34:	e78d      	b.n	800fb52 <__ieee754_atan2f+0x26>
 800fc36:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800fc64 <__ieee754_atan2f+0x138>
 800fc3a:	e78a      	b.n	800fb52 <__ieee754_atan2f+0x26>
 800fc3c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800fc60 <__ieee754_atan2f+0x134>
 800fc40:	e787      	b.n	800fb52 <__ieee754_atan2f+0x26>
 800fc42:	bf00      	nop
 800fc44:	c0490fdb 	.word	0xc0490fdb
 800fc48:	bfc90fdb 	.word	0xbfc90fdb
 800fc4c:	3fc90fdb 	.word	0x3fc90fdb
 800fc50:	08010b78 	.word	0x08010b78
 800fc54:	08010b6c 	.word	0x08010b6c
 800fc58:	33bbbd2e 	.word	0x33bbbd2e
 800fc5c:	40490fdb 	.word	0x40490fdb
 800fc60:	00000000 	.word	0x00000000
 800fc64:	3f490fdb 	.word	0x3f490fdb

0800fc68 <__ieee754_rem_pio2f>:
 800fc68:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fc6a:	ee10 6a10 	vmov	r6, s0
 800fc6e:	4b87      	ldr	r3, [pc, #540]	@ (800fe8c <__ieee754_rem_pio2f+0x224>)
 800fc70:	b087      	sub	sp, #28
 800fc72:	4604      	mov	r4, r0
 800fc74:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800fc78:	429d      	cmp	r5, r3
 800fc7a:	d805      	bhi.n	800fc88 <__ieee754_rem_pio2f+0x20>
 800fc7c:	2300      	movs	r3, #0
 800fc7e:	ed80 0a00 	vstr	s0, [r0]
 800fc82:	6043      	str	r3, [r0, #4]
 800fc84:	2000      	movs	r0, #0
 800fc86:	e022      	b.n	800fcce <__ieee754_rem_pio2f+0x66>
 800fc88:	4b81      	ldr	r3, [pc, #516]	@ (800fe90 <__ieee754_rem_pio2f+0x228>)
 800fc8a:	429d      	cmp	r5, r3
 800fc8c:	d83a      	bhi.n	800fd04 <__ieee754_rem_pio2f+0x9c>
 800fc8e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800fc92:	2e00      	cmp	r6, #0
 800fc94:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 800fe94 <__ieee754_rem_pio2f+0x22c>
 800fc98:	f023 030f 	bic.w	r3, r3, #15
 800fc9c:	4a7e      	ldr	r2, [pc, #504]	@ (800fe98 <__ieee754_rem_pio2f+0x230>)
 800fc9e:	dd18      	ble.n	800fcd2 <__ieee754_rem_pio2f+0x6a>
 800fca0:	4293      	cmp	r3, r2
 800fca2:	ee70 7a47 	vsub.f32	s15, s0, s14
 800fca6:	bf09      	itett	eq
 800fca8:	ed9f 7a7c 	vldreq	s14, [pc, #496]	@ 800fe9c <__ieee754_rem_pio2f+0x234>
 800fcac:	eddf 6a7c 	vldrne	s13, [pc, #496]	@ 800fea0 <__ieee754_rem_pio2f+0x238>
 800fcb0:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800fcb4:	eddf 6a7b 	vldreq	s13, [pc, #492]	@ 800fea4 <__ieee754_rem_pio2f+0x23c>
 800fcb8:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800fcbc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fcc0:	ed80 7a00 	vstr	s14, [r0]
 800fcc4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800fcc8:	edc0 7a01 	vstr	s15, [r0, #4]
 800fccc:	2001      	movs	r0, #1
 800fcce:	b007      	add	sp, #28
 800fcd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fcd2:	4293      	cmp	r3, r2
 800fcd4:	ee70 7a07 	vadd.f32	s15, s0, s14
 800fcd8:	bf09      	itett	eq
 800fcda:	ed9f 7a70 	vldreq	s14, [pc, #448]	@ 800fe9c <__ieee754_rem_pio2f+0x234>
 800fcde:	eddf 6a70 	vldrne	s13, [pc, #448]	@ 800fea0 <__ieee754_rem_pio2f+0x238>
 800fce2:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800fce6:	eddf 6a6f 	vldreq	s13, [pc, #444]	@ 800fea4 <__ieee754_rem_pio2f+0x23c>
 800fcea:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800fcee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fcf2:	ed80 7a00 	vstr	s14, [r0]
 800fcf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fcfa:	edc0 7a01 	vstr	s15, [r0, #4]
 800fcfe:	f04f 30ff 	mov.w	r0, #4294967295
 800fd02:	e7e4      	b.n	800fcce <__ieee754_rem_pio2f+0x66>
 800fd04:	4b68      	ldr	r3, [pc, #416]	@ (800fea8 <__ieee754_rem_pio2f+0x240>)
 800fd06:	429d      	cmp	r5, r3
 800fd08:	d872      	bhi.n	800fdf0 <__ieee754_rem_pio2f+0x188>
 800fd0a:	f000 f9af 	bl	801006c <fabsf>
 800fd0e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fd12:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800feac <__ieee754_rem_pio2f+0x244>
 800fd16:	eee0 7a07 	vfma.f32	s15, s0, s14
 800fd1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fd1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800fd22:	ee17 0a90 	vmov	r0, s15
 800fd26:	eddf 7a5b 	vldr	s15, [pc, #364]	@ 800fe94 <__ieee754_rem_pio2f+0x22c>
 800fd2a:	281f      	cmp	r0, #31
 800fd2c:	eea7 0a67 	vfms.f32	s0, s14, s15
 800fd30:	eddf 7a5b 	vldr	s15, [pc, #364]	@ 800fea0 <__ieee754_rem_pio2f+0x238>
 800fd34:	eeb1 6a47 	vneg.f32	s12, s14
 800fd38:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fd3c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800fd40:	ee16 1a90 	vmov	r1, s13
 800fd44:	dc09      	bgt.n	800fd5a <__ieee754_rem_pio2f+0xf2>
 800fd46:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800fd4a:	1e47      	subs	r7, r0, #1
 800fd4c:	4a58      	ldr	r2, [pc, #352]	@ (800feb0 <__ieee754_rem_pio2f+0x248>)
 800fd4e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800fd52:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800fd56:	4293      	cmp	r3, r2
 800fd58:	d106      	bne.n	800fd68 <__ieee754_rem_pio2f+0x100>
 800fd5a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800fd5e:	15eb      	asrs	r3, r5, #23
 800fd60:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800fd64:	2a08      	cmp	r2, #8
 800fd66:	dc14      	bgt.n	800fd92 <__ieee754_rem_pio2f+0x12a>
 800fd68:	6021      	str	r1, [r4, #0]
 800fd6a:	ed94 7a00 	vldr	s14, [r4]
 800fd6e:	2e00      	cmp	r6, #0
 800fd70:	ee30 0a47 	vsub.f32	s0, s0, s14
 800fd74:	ee30 0a67 	vsub.f32	s0, s0, s15
 800fd78:	ed84 0a01 	vstr	s0, [r4, #4]
 800fd7c:	daa7      	bge.n	800fcce <__ieee754_rem_pio2f+0x66>
 800fd7e:	eeb1 7a47 	vneg.f32	s14, s14
 800fd82:	eeb1 0a40 	vneg.f32	s0, s0
 800fd86:	ed84 7a00 	vstr	s14, [r4]
 800fd8a:	ed84 0a01 	vstr	s0, [r4, #4]
 800fd8e:	4240      	negs	r0, r0
 800fd90:	e79d      	b.n	800fcce <__ieee754_rem_pio2f+0x66>
 800fd92:	eef0 6a40 	vmov.f32	s13, s0
 800fd96:	eddf 5a41 	vldr	s11, [pc, #260]	@ 800fe9c <__ieee754_rem_pio2f+0x234>
 800fd9a:	eee6 6a25 	vfma.f32	s13, s12, s11
 800fd9e:	ee70 7a66 	vsub.f32	s15, s0, s13
 800fda2:	eee6 7a25 	vfma.f32	s15, s12, s11
 800fda6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800fea4 <__ieee754_rem_pio2f+0x23c>
 800fdaa:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800fdae:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800fdb2:	ee15 2a90 	vmov	r2, s11
 800fdb6:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800fdba:	1a5b      	subs	r3, r3, r1
 800fdbc:	2b19      	cmp	r3, #25
 800fdbe:	dc04      	bgt.n	800fdca <__ieee754_rem_pio2f+0x162>
 800fdc0:	eeb0 0a66 	vmov.f32	s0, s13
 800fdc4:	edc4 5a00 	vstr	s11, [r4]
 800fdc8:	e7cf      	b.n	800fd6a <__ieee754_rem_pio2f+0x102>
 800fdca:	eeb0 0a66 	vmov.f32	s0, s13
 800fdce:	eddf 5a39 	vldr	s11, [pc, #228]	@ 800feb4 <__ieee754_rem_pio2f+0x24c>
 800fdd2:	eea6 0a25 	vfma.f32	s0, s12, s11
 800fdd6:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800fdda:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800feb8 <__ieee754_rem_pio2f+0x250>
 800fdde:	eee6 7a25 	vfma.f32	s15, s12, s11
 800fde2:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800fde6:	ee30 7a67 	vsub.f32	s14, s0, s15
 800fdea:	ed84 7a00 	vstr	s14, [r4]
 800fdee:	e7bc      	b.n	800fd6a <__ieee754_rem_pio2f+0x102>
 800fdf0:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800fdf4:	d306      	bcc.n	800fe04 <__ieee754_rem_pio2f+0x19c>
 800fdf6:	ee70 7a40 	vsub.f32	s15, s0, s0
 800fdfa:	edc0 7a01 	vstr	s15, [r0, #4]
 800fdfe:	edc0 7a00 	vstr	s15, [r0]
 800fe02:	e73f      	b.n	800fc84 <__ieee754_rem_pio2f+0x1c>
 800fe04:	15ea      	asrs	r2, r5, #23
 800fe06:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 800febc <__ieee754_rem_pio2f+0x254>
 800fe0a:	3a86      	subs	r2, #134	@ 0x86
 800fe0c:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800fe10:	ee07 3a90 	vmov	s15, r3
 800fe14:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800fe18:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800fe1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fe20:	ed8d 7a03 	vstr	s14, [sp, #12]
 800fe24:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800fe28:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800fe2c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800fe30:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fe34:	ed8d 7a04 	vstr	s14, [sp, #16]
 800fe38:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800fe3c:	eef5 7a40 	vcmp.f32	s15, #0.0
 800fe40:	edcd 7a05 	vstr	s15, [sp, #20]
 800fe44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe48:	d11e      	bne.n	800fe88 <__ieee754_rem_pio2f+0x220>
 800fe4a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800fe4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe52:	bf0c      	ite	eq
 800fe54:	2301      	moveq	r3, #1
 800fe56:	2302      	movne	r3, #2
 800fe58:	4919      	ldr	r1, [pc, #100]	@ (800fec0 <__ieee754_rem_pio2f+0x258>)
 800fe5a:	a803      	add	r0, sp, #12
 800fe5c:	9101      	str	r1, [sp, #4]
 800fe5e:	2102      	movs	r1, #2
 800fe60:	9100      	str	r1, [sp, #0]
 800fe62:	4621      	mov	r1, r4
 800fe64:	f000 f90a 	bl	801007c <__kernel_rem_pio2f>
 800fe68:	2e00      	cmp	r6, #0
 800fe6a:	f6bf af30 	bge.w	800fcce <__ieee754_rem_pio2f+0x66>
 800fe6e:	edd4 7a00 	vldr	s15, [r4]
 800fe72:	eef1 7a67 	vneg.f32	s15, s15
 800fe76:	edc4 7a00 	vstr	s15, [r4]
 800fe7a:	edd4 7a01 	vldr	s15, [r4, #4]
 800fe7e:	eef1 7a67 	vneg.f32	s15, s15
 800fe82:	edc4 7a01 	vstr	s15, [r4, #4]
 800fe86:	e782      	b.n	800fd8e <__ieee754_rem_pio2f+0x126>
 800fe88:	2303      	movs	r3, #3
 800fe8a:	e7e5      	b.n	800fe58 <__ieee754_rem_pio2f+0x1f0>
 800fe8c:	3f490fd8 	.word	0x3f490fd8
 800fe90:	4016cbe3 	.word	0x4016cbe3
 800fe94:	3fc90f80 	.word	0x3fc90f80
 800fe98:	3fc90fd0 	.word	0x3fc90fd0
 800fe9c:	37354400 	.word	0x37354400
 800fea0:	37354443 	.word	0x37354443
 800fea4:	2e85a308 	.word	0x2e85a308
 800fea8:	43490f80 	.word	0x43490f80
 800feac:	3f22f984 	.word	0x3f22f984
 800feb0:	08010b84 	.word	0x08010b84
 800feb4:	2e85a300 	.word	0x2e85a300
 800feb8:	248d3132 	.word	0x248d3132
 800febc:	43800000 	.word	0x43800000
 800fec0:	08010c04 	.word	0x08010c04

0800fec4 <atanf>:
 800fec4:	b538      	push	{r3, r4, r5, lr}
 800fec6:	ee10 5a10 	vmov	r5, s0
 800feca:	eef0 7a40 	vmov.f32	s15, s0
 800fece:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800fed2:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800fed6:	d30f      	bcc.n	800fef8 <atanf+0x34>
 800fed8:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800fedc:	d904      	bls.n	800fee8 <atanf+0x24>
 800fede:	ee70 7a00 	vadd.f32	s15, s0, s0
 800fee2:	eeb0 0a67 	vmov.f32	s0, s15
 800fee6:	bd38      	pop	{r3, r4, r5, pc}
 800fee8:	2d00      	cmp	r5, #0
 800feea:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8010020 <atanf+0x15c>
 800feee:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8010024 <atanf+0x160>
 800fef2:	fe77 7a27 	vselgt.f32	s15, s14, s15
 800fef6:	e7f4      	b.n	800fee2 <atanf+0x1e>
 800fef8:	4b4b      	ldr	r3, [pc, #300]	@ (8010028 <atanf+0x164>)
 800fefa:	429c      	cmp	r4, r3
 800fefc:	d810      	bhi.n	800ff20 <atanf+0x5c>
 800fefe:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800ff02:	d20a      	bcs.n	800ff1a <atanf+0x56>
 800ff04:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801002c <atanf+0x168>
 800ff08:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ff0c:	ee30 7a07 	vadd.f32	s14, s0, s14
 800ff10:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800ff14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff18:	dce3      	bgt.n	800fee2 <atanf+0x1e>
 800ff1a:	f04f 33ff 	mov.w	r3, #4294967295
 800ff1e:	e013      	b.n	800ff48 <atanf+0x84>
 800ff20:	f000 f8a4 	bl	801006c <fabsf>
 800ff24:	4b42      	ldr	r3, [pc, #264]	@ (8010030 <atanf+0x16c>)
 800ff26:	429c      	cmp	r4, r3
 800ff28:	d84f      	bhi.n	800ffca <atanf+0x106>
 800ff2a:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800ff2e:	429c      	cmp	r4, r3
 800ff30:	d841      	bhi.n	800ffb6 <atanf+0xf2>
 800ff32:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800ff36:	2300      	movs	r3, #0
 800ff38:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800ff3c:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ff40:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ff44:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ff48:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8010034 <atanf+0x170>
 800ff4c:	1c5a      	adds	r2, r3, #1
 800ff4e:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8010038 <atanf+0x174>
 800ff52:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 801003c <atanf+0x178>
 800ff56:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800ff5a:	ee66 6a06 	vmul.f32	s13, s12, s12
 800ff5e:	eee6 5a87 	vfma.f32	s11, s13, s14
 800ff62:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8010040 <atanf+0x17c>
 800ff66:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ff6a:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8010044 <atanf+0x180>
 800ff6e:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ff72:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8010048 <atanf+0x184>
 800ff76:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ff7a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 801004c <atanf+0x188>
 800ff7e:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ff82:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8010050 <atanf+0x18c>
 800ff86:	eea6 5a87 	vfma.f32	s10, s13, s14
 800ff8a:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8010054 <atanf+0x190>
 800ff8e:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ff92:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 8010058 <atanf+0x194>
 800ff96:	eea7 5a26 	vfma.f32	s10, s14, s13
 800ff9a:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 801005c <atanf+0x198>
 800ff9e:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ffa2:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ffa6:	eea5 7a86 	vfma.f32	s14, s11, s12
 800ffaa:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ffae:	d121      	bne.n	800fff4 <atanf+0x130>
 800ffb0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ffb4:	e795      	b.n	800fee2 <atanf+0x1e>
 800ffb6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800ffba:	2301      	movs	r3, #1
 800ffbc:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ffc0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ffc4:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ffc8:	e7be      	b.n	800ff48 <atanf+0x84>
 800ffca:	4b25      	ldr	r3, [pc, #148]	@ (8010060 <atanf+0x19c>)
 800ffcc:	429c      	cmp	r4, r3
 800ffce:	d80b      	bhi.n	800ffe8 <atanf+0x124>
 800ffd0:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800ffd4:	2302      	movs	r3, #2
 800ffd6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ffda:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ffde:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ffe2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ffe6:	e7af      	b.n	800ff48 <atanf+0x84>
 800ffe8:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800ffec:	2303      	movs	r3, #3
 800ffee:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800fff2:	e7a9      	b.n	800ff48 <atanf+0x84>
 800fff4:	4a1b      	ldr	r2, [pc, #108]	@ (8010064 <atanf+0x1a0>)
 800fff6:	2d00      	cmp	r5, #0
 800fff8:	491b      	ldr	r1, [pc, #108]	@ (8010068 <atanf+0x1a4>)
 800fffa:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800fffe:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8010002:	edd3 6a00 	vldr	s13, [r3]
 8010006:	ee37 7a66 	vsub.f32	s14, s14, s13
 801000a:	ee37 7a67 	vsub.f32	s14, s14, s15
 801000e:	edd2 7a00 	vldr	s15, [r2]
 8010012:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010016:	bfb8      	it	lt
 8010018:	eef1 7a67 	vneglt.f32	s15, s15
 801001c:	e761      	b.n	800fee2 <atanf+0x1e>
 801001e:	bf00      	nop
 8010020:	bfc90fdb 	.word	0xbfc90fdb
 8010024:	3fc90fdb 	.word	0x3fc90fdb
 8010028:	3edfffff 	.word	0x3edfffff
 801002c:	7149f2ca 	.word	0x7149f2ca
 8010030:	3f97ffff 	.word	0x3f97ffff
 8010034:	3c8569d7 	.word	0x3c8569d7
 8010038:	3d4bda59 	.word	0x3d4bda59
 801003c:	bd6ef16b 	.word	0xbd6ef16b
 8010040:	3d886b35 	.word	0x3d886b35
 8010044:	3dba2e6e 	.word	0x3dba2e6e
 8010048:	3e124925 	.word	0x3e124925
 801004c:	3eaaaaab 	.word	0x3eaaaaab
 8010050:	bd15a221 	.word	0xbd15a221
 8010054:	bd9d8795 	.word	0xbd9d8795
 8010058:	bde38e38 	.word	0xbde38e38
 801005c:	be4ccccd 	.word	0xbe4ccccd
 8010060:	401bffff 	.word	0x401bffff
 8010064:	08010f2c 	.word	0x08010f2c
 8010068:	08010f1c 	.word	0x08010f1c

0801006c <fabsf>:
 801006c:	ee10 3a10 	vmov	r3, s0
 8010070:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010074:	ee00 3a10 	vmov	s0, r3
 8010078:	4770      	bx	lr
	...

0801007c <__kernel_rem_pio2f>:
 801007c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010080:	4690      	mov	r8, r2
 8010082:	4ab9      	ldr	r2, [pc, #740]	@ (8010368 <__kernel_rem_pio2f+0x2ec>)
 8010084:	460f      	mov	r7, r1
 8010086:	f103 3bff 	add.w	fp, r3, #4294967295
 801008a:	f118 0f04 	cmn.w	r8, #4
 801008e:	ed2d 8b04 	vpush	{d8-d9}
 8010092:	b0d9      	sub	sp, #356	@ 0x164
 8010094:	9001      	str	r0, [sp, #4]
 8010096:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8010098:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 801009c:	db26      	blt.n	80100ec <__kernel_rem_pio2f+0x70>
 801009e:	f1b8 0203 	subs.w	r2, r8, #3
 80100a2:	bf48      	it	mi
 80100a4:	f108 0204 	addmi.w	r2, r8, #4
 80100a8:	10d2      	asrs	r2, r2, #3
 80100aa:	1c55      	adds	r5, r2, #1
 80100ac:	eba2 060b 	sub.w	r6, r2, fp
 80100b0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80100b2:	eb0a 0c0b 	add.w	ip, sl, fp
 80100b6:	00e8      	lsls	r0, r5, #3
 80100b8:	ac1c      	add	r4, sp, #112	@ 0x70
 80100ba:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80100be:	ed9f 7aae 	vldr	s14, [pc, #696]	@ 8010378 <__kernel_rem_pio2f+0x2fc>
 80100c2:	9002      	str	r0, [sp, #8]
 80100c4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80100c8:	2000      	movs	r0, #0
 80100ca:	4560      	cmp	r0, ip
 80100cc:	dd10      	ble.n	80100f0 <__kernel_rem_pio2f+0x74>
 80100ce:	a91c      	add	r1, sp, #112	@ 0x70
 80100d0:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80100d4:	2600      	movs	r6, #0
 80100d6:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80100da:	4556      	cmp	r6, sl
 80100dc:	dc26      	bgt.n	801012c <__kernel_rem_pio2f+0xb0>
 80100de:	f8dd e004 	ldr.w	lr, [sp, #4]
 80100e2:	4684      	mov	ip, r0
 80100e4:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8010378 <__kernel_rem_pio2f+0x2fc>
 80100e8:	2400      	movs	r4, #0
 80100ea:	e018      	b.n	801011e <__kernel_rem_pio2f+0xa2>
 80100ec:	2200      	movs	r2, #0
 80100ee:	e7dc      	b.n	80100aa <__kernel_rem_pio2f+0x2e>
 80100f0:	42c6      	cmn	r6, r0
 80100f2:	bf54      	ite	pl
 80100f4:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80100f8:	eef0 7a47 	vmovmi.f32	s15, s14
 80100fc:	f100 0001 	add.w	r0, r0, #1
 8010100:	bf5c      	itt	pl
 8010102:	ee07 1a90 	vmovpl	s15, r1
 8010106:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 801010a:	ece4 7a01 	vstmia	r4!, {s15}
 801010e:	e7dc      	b.n	80100ca <__kernel_rem_pio2f+0x4e>
 8010110:	ecfe 6a01 	vldmia	lr!, {s13}
 8010114:	3401      	adds	r4, #1
 8010116:	ed3c 7a01 	vldmdb	ip!, {s14}
 801011a:	eee6 7a87 	vfma.f32	s15, s13, s14
 801011e:	455c      	cmp	r4, fp
 8010120:	ddf6      	ble.n	8010110 <__kernel_rem_pio2f+0x94>
 8010122:	3601      	adds	r6, #1
 8010124:	3004      	adds	r0, #4
 8010126:	ece9 7a01 	vstmia	r9!, {s15}
 801012a:	e7d6      	b.n	80100da <__kernel_rem_pio2f+0x5e>
 801012c:	a908      	add	r1, sp, #32
 801012e:	4654      	mov	r4, sl
 8010130:	eddf 8a90 	vldr	s17, [pc, #576]	@ 8010374 <__kernel_rem_pio2f+0x2f8>
 8010134:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010138:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8010370 <__kernel_rem_pio2f+0x2f4>
 801013c:	9104      	str	r1, [sp, #16]
 801013e:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8010140:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8010144:	9203      	str	r2, [sp, #12]
 8010146:	00a2      	lsls	r2, r4, #2
 8010148:	a944      	add	r1, sp, #272	@ 0x110
 801014a:	4626      	mov	r6, r4
 801014c:	9205      	str	r2, [sp, #20]
 801014e:	aa58      	add	r2, sp, #352	@ 0x160
 8010150:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8010154:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8010158:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 801015c:	aa08      	add	r2, sp, #32
 801015e:	4694      	mov	ip, r2
 8010160:	2e00      	cmp	r6, #0
 8010162:	dc4c      	bgt.n	80101fe <__kernel_rem_pio2f+0x182>
 8010164:	4628      	mov	r0, r5
 8010166:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801016a:	f000 f9f1 	bl	8010550 <scalbnf>
 801016e:	eeb0 8a40 	vmov.f32	s16, s0
 8010172:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8010176:	ee28 0a00 	vmul.f32	s0, s16, s0
 801017a:	f000 fa4d 	bl	8010618 <floorf>
 801017e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8010182:	2d00      	cmp	r5, #0
 8010184:	eea0 8a67 	vfms.f32	s16, s0, s15
 8010188:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801018c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8010190:	ee17 9a90 	vmov	r9, s15
 8010194:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010198:	ee38 8a67 	vsub.f32	s16, s16, s15
 801019c:	dd41      	ble.n	8010222 <__kernel_rem_pio2f+0x1a6>
 801019e:	f104 3cff 	add.w	ip, r4, #4294967295
 80101a2:	a908      	add	r1, sp, #32
 80101a4:	f1c5 0e08 	rsb	lr, r5, #8
 80101a8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80101ac:	fa46 f00e 	asr.w	r0, r6, lr
 80101b0:	4481      	add	r9, r0
 80101b2:	fa00 f00e 	lsl.w	r0, r0, lr
 80101b6:	1a36      	subs	r6, r6, r0
 80101b8:	f1c5 0007 	rsb	r0, r5, #7
 80101bc:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80101c0:	4106      	asrs	r6, r0
 80101c2:	2e00      	cmp	r6, #0
 80101c4:	dd3c      	ble.n	8010240 <__kernel_rem_pio2f+0x1c4>
 80101c6:	f04f 0e00 	mov.w	lr, #0
 80101ca:	f109 0901 	add.w	r9, r9, #1
 80101ce:	4670      	mov	r0, lr
 80101d0:	4574      	cmp	r4, lr
 80101d2:	dc68      	bgt.n	80102a6 <__kernel_rem_pio2f+0x22a>
 80101d4:	2d00      	cmp	r5, #0
 80101d6:	dd03      	ble.n	80101e0 <__kernel_rem_pio2f+0x164>
 80101d8:	2d01      	cmp	r5, #1
 80101da:	d074      	beq.n	80102c6 <__kernel_rem_pio2f+0x24a>
 80101dc:	2d02      	cmp	r5, #2
 80101de:	d07d      	beq.n	80102dc <__kernel_rem_pio2f+0x260>
 80101e0:	2e02      	cmp	r6, #2
 80101e2:	d12d      	bne.n	8010240 <__kernel_rem_pio2f+0x1c4>
 80101e4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80101e8:	ee30 8a48 	vsub.f32	s16, s0, s16
 80101ec:	b340      	cbz	r0, 8010240 <__kernel_rem_pio2f+0x1c4>
 80101ee:	4628      	mov	r0, r5
 80101f0:	9306      	str	r3, [sp, #24]
 80101f2:	f000 f9ad 	bl	8010550 <scalbnf>
 80101f6:	9b06      	ldr	r3, [sp, #24]
 80101f8:	ee38 8a40 	vsub.f32	s16, s16, s0
 80101fc:	e020      	b.n	8010240 <__kernel_rem_pio2f+0x1c4>
 80101fe:	ee60 7a28 	vmul.f32	s15, s0, s17
 8010202:	3e01      	subs	r6, #1
 8010204:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010208:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801020c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8010210:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8010214:	ecac 0a01 	vstmia	ip!, {s0}
 8010218:	ed30 0a01 	vldmdb	r0!, {s0}
 801021c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8010220:	e79e      	b.n	8010160 <__kernel_rem_pio2f+0xe4>
 8010222:	d105      	bne.n	8010230 <__kernel_rem_pio2f+0x1b4>
 8010224:	1e60      	subs	r0, r4, #1
 8010226:	a908      	add	r1, sp, #32
 8010228:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 801022c:	11f6      	asrs	r6, r6, #7
 801022e:	e7c8      	b.n	80101c2 <__kernel_rem_pio2f+0x146>
 8010230:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010234:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801023c:	da31      	bge.n	80102a2 <__kernel_rem_pio2f+0x226>
 801023e:	2600      	movs	r6, #0
 8010240:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8010244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010248:	f040 8098 	bne.w	801037c <__kernel_rem_pio2f+0x300>
 801024c:	1e60      	subs	r0, r4, #1
 801024e:	2200      	movs	r2, #0
 8010250:	4550      	cmp	r0, sl
 8010252:	da4b      	bge.n	80102ec <__kernel_rem_pio2f+0x270>
 8010254:	2a00      	cmp	r2, #0
 8010256:	d065      	beq.n	8010324 <__kernel_rem_pio2f+0x2a8>
 8010258:	3c01      	subs	r4, #1
 801025a:	ab08      	add	r3, sp, #32
 801025c:	3d08      	subs	r5, #8
 801025e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8010262:	2b00      	cmp	r3, #0
 8010264:	d0f8      	beq.n	8010258 <__kernel_rem_pio2f+0x1dc>
 8010266:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801026a:	4628      	mov	r0, r5
 801026c:	f000 f970 	bl	8010550 <scalbnf>
 8010270:	1c63      	adds	r3, r4, #1
 8010272:	aa44      	add	r2, sp, #272	@ 0x110
 8010274:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8010374 <__kernel_rem_pio2f+0x2f8>
 8010278:	0099      	lsls	r1, r3, #2
 801027a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801027e:	4623      	mov	r3, r4
 8010280:	2b00      	cmp	r3, #0
 8010282:	f280 80a9 	bge.w	80103d8 <__kernel_rem_pio2f+0x35c>
 8010286:	4623      	mov	r3, r4
 8010288:	2b00      	cmp	r3, #0
 801028a:	f2c0 80c7 	blt.w	801041c <__kernel_rem_pio2f+0x3a0>
 801028e:	aa44      	add	r2, sp, #272	@ 0x110
 8010290:	f8df c0d8 	ldr.w	ip, [pc, #216]	@ 801036c <__kernel_rem_pio2f+0x2f0>
 8010294:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8010378 <__kernel_rem_pio2f+0x2fc>
 8010298:	2000      	movs	r0, #0
 801029a:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 801029e:	1ae2      	subs	r2, r4, r3
 80102a0:	e0b1      	b.n	8010406 <__kernel_rem_pio2f+0x38a>
 80102a2:	2602      	movs	r6, #2
 80102a4:	e78f      	b.n	80101c6 <__kernel_rem_pio2f+0x14a>
 80102a6:	f852 1b04 	ldr.w	r1, [r2], #4
 80102aa:	b948      	cbnz	r0, 80102c0 <__kernel_rem_pio2f+0x244>
 80102ac:	b121      	cbz	r1, 80102b8 <__kernel_rem_pio2f+0x23c>
 80102ae:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80102b2:	f842 1c04 	str.w	r1, [r2, #-4]
 80102b6:	2101      	movs	r1, #1
 80102b8:	f10e 0e01 	add.w	lr, lr, #1
 80102bc:	4608      	mov	r0, r1
 80102be:	e787      	b.n	80101d0 <__kernel_rem_pio2f+0x154>
 80102c0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80102c4:	e7f5      	b.n	80102b2 <__kernel_rem_pio2f+0x236>
 80102c6:	f104 3cff 	add.w	ip, r4, #4294967295
 80102ca:	aa08      	add	r2, sp, #32
 80102cc:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80102d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80102d4:	a908      	add	r1, sp, #32
 80102d6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80102da:	e781      	b.n	80101e0 <__kernel_rem_pio2f+0x164>
 80102dc:	f104 3cff 	add.w	ip, r4, #4294967295
 80102e0:	aa08      	add	r2, sp, #32
 80102e2:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80102e6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80102ea:	e7f3      	b.n	80102d4 <__kernel_rem_pio2f+0x258>
 80102ec:	a908      	add	r1, sp, #32
 80102ee:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80102f2:	3801      	subs	r0, #1
 80102f4:	430a      	orrs	r2, r1
 80102f6:	e7ab      	b.n	8010250 <__kernel_rem_pio2f+0x1d4>
 80102f8:	3201      	adds	r2, #1
 80102fa:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80102fe:	2e00      	cmp	r6, #0
 8010300:	d0fa      	beq.n	80102f8 <__kernel_rem_pio2f+0x27c>
 8010302:	9905      	ldr	r1, [sp, #20]
 8010304:	18e6      	adds	r6, r4, r3
 8010306:	f104 0c01 	add.w	ip, r4, #1
 801030a:	4422      	add	r2, r4
 801030c:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8010310:	eb0d 0001 	add.w	r0, sp, r1
 8010314:	a91c      	add	r1, sp, #112	@ 0x70
 8010316:	384c      	subs	r0, #76	@ 0x4c
 8010318:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 801031c:	4562      	cmp	r2, ip
 801031e:	da04      	bge.n	801032a <__kernel_rem_pio2f+0x2ae>
 8010320:	4614      	mov	r4, r2
 8010322:	e710      	b.n	8010146 <__kernel_rem_pio2f+0xca>
 8010324:	9804      	ldr	r0, [sp, #16]
 8010326:	2201      	movs	r2, #1
 8010328:	e7e7      	b.n	80102fa <__kernel_rem_pio2f+0x27e>
 801032a:	9903      	ldr	r1, [sp, #12]
 801032c:	2400      	movs	r4, #0
 801032e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8010332:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8010336:	ee07 1a90 	vmov	s15, r1
 801033a:	9105      	str	r1, [sp, #20]
 801033c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010340:	ece6 7a01 	vstmia	r6!, {s15}
 8010344:	46b1      	mov	r9, r6
 8010346:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8010378 <__kernel_rem_pio2f+0x2fc>
 801034a:	455c      	cmp	r4, fp
 801034c:	dd04      	ble.n	8010358 <__kernel_rem_pio2f+0x2dc>
 801034e:	f10c 0c01 	add.w	ip, ip, #1
 8010352:	ece0 7a01 	vstmia	r0!, {s15}
 8010356:	e7e1      	b.n	801031c <__kernel_rem_pio2f+0x2a0>
 8010358:	ecfe 6a01 	vldmia	lr!, {s13}
 801035c:	3401      	adds	r4, #1
 801035e:	ed39 7a01 	vldmdb	r9!, {s14}
 8010362:	eee6 7a87 	vfma.f32	s15, s13, s14
 8010366:	e7f0      	b.n	801034a <__kernel_rem_pio2f+0x2ce>
 8010368:	08010f68 	.word	0x08010f68
 801036c:	08010f3c 	.word	0x08010f3c
 8010370:	43800000 	.word	0x43800000
 8010374:	3b800000 	.word	0x3b800000
 8010378:	00000000 	.word	0x00000000
 801037c:	9b02      	ldr	r3, [sp, #8]
 801037e:	eeb0 0a48 	vmov.f32	s0, s16
 8010382:	eba3 0008 	sub.w	r0, r3, r8
 8010386:	f000 f8e3 	bl	8010550 <scalbnf>
 801038a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8010370 <__kernel_rem_pio2f+0x2f4>
 801038e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8010392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010396:	db19      	blt.n	80103cc <__kernel_rem_pio2f+0x350>
 8010398:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8010374 <__kernel_rem_pio2f+0x2f8>
 801039c:	aa08      	add	r2, sp, #32
 801039e:	3508      	adds	r5, #8
 80103a0:	ee60 7a27 	vmul.f32	s15, s0, s15
 80103a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80103a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80103ac:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80103b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80103b4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80103b8:	ee10 3a10 	vmov	r3, s0
 80103bc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80103c0:	3401      	adds	r4, #1
 80103c2:	ee17 3a90 	vmov	r3, s15
 80103c6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80103ca:	e74c      	b.n	8010266 <__kernel_rem_pio2f+0x1ea>
 80103cc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80103d0:	aa08      	add	r2, sp, #32
 80103d2:	ee10 3a10 	vmov	r3, s0
 80103d6:	e7f6      	b.n	80103c6 <__kernel_rem_pio2f+0x34a>
 80103d8:	a808      	add	r0, sp, #32
 80103da:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80103de:	3b01      	subs	r3, #1
 80103e0:	ee07 0a90 	vmov	s15, r0
 80103e4:	9001      	str	r0, [sp, #4]
 80103e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80103ea:	ee67 7a80 	vmul.f32	s15, s15, s0
 80103ee:	ee20 0a07 	vmul.f32	s0, s0, s14
 80103f2:	ed62 7a01 	vstmdb	r2!, {s15}
 80103f6:	e743      	b.n	8010280 <__kernel_rem_pio2f+0x204>
 80103f8:	ecfc 6a01 	vldmia	ip!, {s13}
 80103fc:	3001      	adds	r0, #1
 80103fe:	ecb5 7a01 	vldmia	r5!, {s14}
 8010402:	eee6 7a87 	vfma.f32	s15, s13, s14
 8010406:	4550      	cmp	r0, sl
 8010408:	dc01      	bgt.n	801040e <__kernel_rem_pio2f+0x392>
 801040a:	4290      	cmp	r0, r2
 801040c:	ddf4      	ble.n	80103f8 <__kernel_rem_pio2f+0x37c>
 801040e:	a858      	add	r0, sp, #352	@ 0x160
 8010410:	3b01      	subs	r3, #1
 8010412:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8010416:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 801041a:	e735      	b.n	8010288 <__kernel_rem_pio2f+0x20c>
 801041c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 801041e:	2b02      	cmp	r3, #2
 8010420:	dc09      	bgt.n	8010436 <__kernel_rem_pio2f+0x3ba>
 8010422:	2b00      	cmp	r3, #0
 8010424:	dc27      	bgt.n	8010476 <__kernel_rem_pio2f+0x3fa>
 8010426:	d040      	beq.n	80104aa <__kernel_rem_pio2f+0x42e>
 8010428:	f009 0007 	and.w	r0, r9, #7
 801042c:	b059      	add	sp, #356	@ 0x164
 801042e:	ecbd 8b04 	vpop	{d8-d9}
 8010432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010436:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8010438:	2b03      	cmp	r3, #3
 801043a:	d1f5      	bne.n	8010428 <__kernel_rem_pio2f+0x3ac>
 801043c:	aa30      	add	r2, sp, #192	@ 0xc0
 801043e:	1f0b      	subs	r3, r1, #4
 8010440:	4620      	mov	r0, r4
 8010442:	4413      	add	r3, r2
 8010444:	461a      	mov	r2, r3
 8010446:	2800      	cmp	r0, #0
 8010448:	dc50      	bgt.n	80104ec <__kernel_rem_pio2f+0x470>
 801044a:	4622      	mov	r2, r4
 801044c:	2a01      	cmp	r2, #1
 801044e:	dc5d      	bgt.n	801050c <__kernel_rem_pio2f+0x490>
 8010450:	ab30      	add	r3, sp, #192	@ 0xc0
 8010452:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8010378 <__kernel_rem_pio2f+0x2fc>
 8010456:	440b      	add	r3, r1
 8010458:	2c01      	cmp	r4, #1
 801045a:	dc67      	bgt.n	801052c <__kernel_rem_pio2f+0x4b0>
 801045c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8010460:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8010464:	2e00      	cmp	r6, #0
 8010466:	d167      	bne.n	8010538 <__kernel_rem_pio2f+0x4bc>
 8010468:	edc7 6a00 	vstr	s13, [r7]
 801046c:	ed87 7a01 	vstr	s14, [r7, #4]
 8010470:	edc7 7a02 	vstr	s15, [r7, #8]
 8010474:	e7d8      	b.n	8010428 <__kernel_rem_pio2f+0x3ac>
 8010476:	ab30      	add	r3, sp, #192	@ 0xc0
 8010478:	4622      	mov	r2, r4
 801047a:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8010378 <__kernel_rem_pio2f+0x2fc>
 801047e:	440b      	add	r3, r1
 8010480:	2a00      	cmp	r2, #0
 8010482:	da24      	bge.n	80104ce <__kernel_rem_pio2f+0x452>
 8010484:	b34e      	cbz	r6, 80104da <__kernel_rem_pio2f+0x45e>
 8010486:	eef1 7a47 	vneg.f32	s15, s14
 801048a:	edc7 7a00 	vstr	s15, [r7]
 801048e:	aa31      	add	r2, sp, #196	@ 0xc4
 8010490:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8010494:	2301      	movs	r3, #1
 8010496:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801049a:	429c      	cmp	r4, r3
 801049c:	da20      	bge.n	80104e0 <__kernel_rem_pio2f+0x464>
 801049e:	b10e      	cbz	r6, 80104a4 <__kernel_rem_pio2f+0x428>
 80104a0:	eef1 7a67 	vneg.f32	s15, s15
 80104a4:	edc7 7a01 	vstr	s15, [r7, #4]
 80104a8:	e7be      	b.n	8010428 <__kernel_rem_pio2f+0x3ac>
 80104aa:	ab30      	add	r3, sp, #192	@ 0xc0
 80104ac:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8010378 <__kernel_rem_pio2f+0x2fc>
 80104b0:	440b      	add	r3, r1
 80104b2:	2c00      	cmp	r4, #0
 80104b4:	da05      	bge.n	80104c2 <__kernel_rem_pio2f+0x446>
 80104b6:	b10e      	cbz	r6, 80104bc <__kernel_rem_pio2f+0x440>
 80104b8:	eef1 7a67 	vneg.f32	s15, s15
 80104bc:	edc7 7a00 	vstr	s15, [r7]
 80104c0:	e7b2      	b.n	8010428 <__kernel_rem_pio2f+0x3ac>
 80104c2:	ed33 7a01 	vldmdb	r3!, {s14}
 80104c6:	3c01      	subs	r4, #1
 80104c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80104cc:	e7f1      	b.n	80104b2 <__kernel_rem_pio2f+0x436>
 80104ce:	ed73 7a01 	vldmdb	r3!, {s15}
 80104d2:	3a01      	subs	r2, #1
 80104d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80104d8:	e7d2      	b.n	8010480 <__kernel_rem_pio2f+0x404>
 80104da:	eef0 7a47 	vmov.f32	s15, s14
 80104de:	e7d4      	b.n	801048a <__kernel_rem_pio2f+0x40e>
 80104e0:	ecb2 7a01 	vldmia	r2!, {s14}
 80104e4:	3301      	adds	r3, #1
 80104e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80104ea:	e7d6      	b.n	801049a <__kernel_rem_pio2f+0x41e>
 80104ec:	ed72 7a01 	vldmdb	r2!, {s15}
 80104f0:	3801      	subs	r0, #1
 80104f2:	edd2 6a01 	vldr	s13, [r2, #4]
 80104f6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80104fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80104fe:	ed82 7a00 	vstr	s14, [r2]
 8010502:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010506:	edc2 7a01 	vstr	s15, [r2, #4]
 801050a:	e79c      	b.n	8010446 <__kernel_rem_pio2f+0x3ca>
 801050c:	ed73 7a01 	vldmdb	r3!, {s15}
 8010510:	3a01      	subs	r2, #1
 8010512:	edd3 6a01 	vldr	s13, [r3, #4]
 8010516:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801051a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801051e:	ed83 7a00 	vstr	s14, [r3]
 8010522:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010526:	edc3 7a01 	vstr	s15, [r3, #4]
 801052a:	e78f      	b.n	801044c <__kernel_rem_pio2f+0x3d0>
 801052c:	ed33 7a01 	vldmdb	r3!, {s14}
 8010530:	3c01      	subs	r4, #1
 8010532:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010536:	e78f      	b.n	8010458 <__kernel_rem_pio2f+0x3dc>
 8010538:	eef1 6a66 	vneg.f32	s13, s13
 801053c:	eeb1 7a47 	vneg.f32	s14, s14
 8010540:	eef1 7a67 	vneg.f32	s15, s15
 8010544:	edc7 6a00 	vstr	s13, [r7]
 8010548:	ed87 7a01 	vstr	s14, [r7, #4]
 801054c:	e790      	b.n	8010470 <__kernel_rem_pio2f+0x3f4>
 801054e:	bf00      	nop

08010550 <scalbnf>:
 8010550:	ee10 3a10 	vmov	r3, s0
 8010554:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8010558:	d02a      	beq.n	80105b0 <scalbnf+0x60>
 801055a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 801055e:	d302      	bcc.n	8010566 <scalbnf+0x16>
 8010560:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010564:	4770      	bx	lr
 8010566:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801056a:	d122      	bne.n	80105b2 <scalbnf+0x62>
 801056c:	4b23      	ldr	r3, [pc, #140]	@ (80105fc <scalbnf+0xac>)
 801056e:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8010600 <scalbnf+0xb0>
 8010572:	4298      	cmp	r0, r3
 8010574:	ee20 0a27 	vmul.f32	s0, s0, s15
 8010578:	db16      	blt.n	80105a8 <scalbnf+0x58>
 801057a:	ee10 3a10 	vmov	r3, s0
 801057e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8010582:	3a19      	subs	r2, #25
 8010584:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8010588:	4288      	cmp	r0, r1
 801058a:	dd14      	ble.n	80105b6 <scalbnf+0x66>
 801058c:	eddf 7a1d 	vldr	s15, [pc, #116]	@ 8010604 <scalbnf+0xb4>
 8010590:	ee10 3a10 	vmov	r3, s0
 8010594:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8010608 <scalbnf+0xb8>
 8010598:	eeb0 7a67 	vmov.f32	s14, s15
 801059c:	2b00      	cmp	r3, #0
 801059e:	fe67 7aa6 	vselge.f32	s15, s15, s13
 80105a2:	ee27 0a87 	vmul.f32	s0, s15, s14
 80105a6:	4770      	bx	lr
 80105a8:	eddf 7a18 	vldr	s15, [pc, #96]	@ 801060c <scalbnf+0xbc>
 80105ac:	ee27 0a80 	vmul.f32	s0, s15, s0
 80105b0:	4770      	bx	lr
 80105b2:	0dd2      	lsrs	r2, r2, #23
 80105b4:	e7e6      	b.n	8010584 <scalbnf+0x34>
 80105b6:	4410      	add	r0, r2
 80105b8:	28fe      	cmp	r0, #254	@ 0xfe
 80105ba:	dce7      	bgt.n	801058c <scalbnf+0x3c>
 80105bc:	2800      	cmp	r0, #0
 80105be:	dd06      	ble.n	80105ce <scalbnf+0x7e>
 80105c0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80105c4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80105c8:	ee00 3a10 	vmov	s0, r3
 80105cc:	4770      	bx	lr
 80105ce:	f110 0f16 	cmn.w	r0, #22
 80105d2:	da09      	bge.n	80105e8 <scalbnf+0x98>
 80105d4:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 801060c <scalbnf+0xbc>
 80105d8:	ee10 3a10 	vmov	r3, s0
 80105dc:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8010610 <scalbnf+0xc0>
 80105e0:	eeb0 7a67 	vmov.f32	s14, s15
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	e7da      	b.n	801059e <scalbnf+0x4e>
 80105e8:	3019      	adds	r0, #25
 80105ea:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80105ee:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8010614 <scalbnf+0xc4>
 80105f2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80105f6:	ee07 3a90 	vmov	s15, r3
 80105fa:	e7d7      	b.n	80105ac <scalbnf+0x5c>
 80105fc:	ffff3cb0 	.word	0xffff3cb0
 8010600:	4c000000 	.word	0x4c000000
 8010604:	7149f2ca 	.word	0x7149f2ca
 8010608:	f149f2ca 	.word	0xf149f2ca
 801060c:	0da24260 	.word	0x0da24260
 8010610:	8da24260 	.word	0x8da24260
 8010614:	33000000 	.word	0x33000000

08010618 <floorf>:
 8010618:	febb 0a40 	vrintm.f32	s0, s0
 801061c:	4770      	bx	lr
	...

08010620 <_init>:
 8010620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010622:	bf00      	nop
 8010624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010626:	bc08      	pop	{r3}
 8010628:	469e      	mov	lr, r3
 801062a:	4770      	bx	lr

0801062c <_fini>:
 801062c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801062e:	bf00      	nop
 8010630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010632:	bc08      	pop	{r3}
 8010634:	469e      	mov	lr, r3
 8010636:	4770      	bx	lr
