|mips_cpu


|mips_cpu|control_mechanism:control
opcode[0] => opcode[0].IN3
opcode[1] => opcode[1].IN4
opcode[2] => opcode[2].IN2
opcode[3] => opcode[3].IN2
opcode[4] => opcode[4].IN1
opcode[5] => opcode[5].IN3
alu_op[0] <= nand_gate_6:nand4.z
alu_op[1] <= r_format.DB_MAX_OUTPUT_PORT_TYPE
jump <= nand_gate_6:nand5.z
reg_dst <= r_format.DB_MAX_OUTPUT_PORT_TYPE
mem_to_reg <= lw.DB_MAX_OUTPUT_PORT_TYPE
branch <= nand_gate_6:nand4.z
mem_read <= lw.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= sw.DB_MAX_OUTPUT_PORT_TYPE
alu_src <= or_gate:or1.z
reg_write <= or_gate:or2.z


|mips_cpu|control_mechanism:control|not_gate:not1
x => z.DATAIN
z <= x.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|control_mechanism:control|not_gate:not2
x => z.DATAIN
z <= x.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|control_mechanism:control|not_gate:not3
x => z.DATAIN
z <= x.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|control_mechanism:control|not_gate:not4
x => z.DATAIN
z <= x.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|control_mechanism:control|not_gate:not5
x => z.DATAIN
z <= x.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|control_mechanism:control|not_gate:not6
x => z.DATAIN
z <= x.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|control_mechanism:control|nand_gate_6:nand1
a => z.IN1
b => z.IN1
c => z.IN1
d => z.IN1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|control_mechanism:control|nand_gate_6:nand2
a => z.IN1
b => z.IN1
c => z.IN1
d => z.IN1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|control_mechanism:control|nand_gate_6:nand3
a => z.IN1
b => z.IN1
c => z.IN1
d => z.IN1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|control_mechanism:control|nand_gate_6:nand4
a => z.IN1
b => z.IN1
c => z.IN1
d => z.IN1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|control_mechanism:control|nand_gate_6:nand5
a => z.IN1
b => z.IN1
c => z.IN1
d => z.IN1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|control_mechanism:control|or_gate:or1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|control_mechanism:control|or_gate:or2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|mux_5:mux_for_write_reg
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]


|mips_cpu|mux_5:mux_for_write_reg|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register
Ra[0] => reg_file_bitslice:reg_map0.Ra[0]
Ra[0] => reg_file_bitslice:reg_map1.Ra[0]
Ra[0] => reg_file_bitslice:reg_map2.Ra[0]
Ra[0] => reg_file_bitslice:reg_map3.Ra[0]
Ra[0] => reg_file_bitslice:reg_map4.Ra[0]
Ra[0] => reg_file_bitslice:reg_map5.Ra[0]
Ra[0] => reg_file_bitslice:reg_map6.Ra[0]
Ra[0] => reg_file_bitslice:reg_map7.Ra[0]
Ra[0] => reg_file_bitslice:reg_map8.Ra[0]
Ra[0] => reg_file_bitslice:reg_map9.Ra[0]
Ra[0] => reg_file_bitslice:reg_map10.Ra[0]
Ra[0] => reg_file_bitslice:reg_map11.Ra[0]
Ra[0] => reg_file_bitslice:reg_map12.Ra[0]
Ra[0] => reg_file_bitslice:reg_map13.Ra[0]
Ra[0] => reg_file_bitslice:reg_map14.Ra[0]
Ra[0] => reg_file_bitslice:reg_map15.Ra[0]
Ra[0] => reg_file_bitslice:reg_map16.Ra[0]
Ra[0] => reg_file_bitslice:reg_map17.Ra[0]
Ra[0] => reg_file_bitslice:reg_map18.Ra[0]
Ra[0] => reg_file_bitslice:reg_map19.Ra[0]
Ra[0] => reg_file_bitslice:reg_map20.Ra[0]
Ra[0] => reg_file_bitslice:reg_map21.Ra[0]
Ra[0] => reg_file_bitslice:reg_map22.Ra[0]
Ra[0] => reg_file_bitslice:reg_map23.Ra[0]
Ra[0] => reg_file_bitslice:reg_map24.Ra[0]
Ra[0] => reg_file_bitslice:reg_map25.Ra[0]
Ra[0] => reg_file_bitslice:reg_map26.Ra[0]
Ra[0] => reg_file_bitslice:reg_map27.Ra[0]
Ra[0] => reg_file_bitslice:reg_map28.Ra[0]
Ra[0] => reg_file_bitslice:reg_map29.Ra[0]
Ra[0] => reg_file_bitslice:reg_map30.Ra[0]
Ra[0] => reg_file_bitslice:reg_map31.Ra[0]
Ra[1] => reg_file_bitslice:reg_map0.Ra[1]
Ra[1] => reg_file_bitslice:reg_map1.Ra[1]
Ra[1] => reg_file_bitslice:reg_map2.Ra[1]
Ra[1] => reg_file_bitslice:reg_map3.Ra[1]
Ra[1] => reg_file_bitslice:reg_map4.Ra[1]
Ra[1] => reg_file_bitslice:reg_map5.Ra[1]
Ra[1] => reg_file_bitslice:reg_map6.Ra[1]
Ra[1] => reg_file_bitslice:reg_map7.Ra[1]
Ra[1] => reg_file_bitslice:reg_map8.Ra[1]
Ra[1] => reg_file_bitslice:reg_map9.Ra[1]
Ra[1] => reg_file_bitslice:reg_map10.Ra[1]
Ra[1] => reg_file_bitslice:reg_map11.Ra[1]
Ra[1] => reg_file_bitslice:reg_map12.Ra[1]
Ra[1] => reg_file_bitslice:reg_map13.Ra[1]
Ra[1] => reg_file_bitslice:reg_map14.Ra[1]
Ra[1] => reg_file_bitslice:reg_map15.Ra[1]
Ra[1] => reg_file_bitslice:reg_map16.Ra[1]
Ra[1] => reg_file_bitslice:reg_map17.Ra[1]
Ra[1] => reg_file_bitslice:reg_map18.Ra[1]
Ra[1] => reg_file_bitslice:reg_map19.Ra[1]
Ra[1] => reg_file_bitslice:reg_map20.Ra[1]
Ra[1] => reg_file_bitslice:reg_map21.Ra[1]
Ra[1] => reg_file_bitslice:reg_map22.Ra[1]
Ra[1] => reg_file_bitslice:reg_map23.Ra[1]
Ra[1] => reg_file_bitslice:reg_map24.Ra[1]
Ra[1] => reg_file_bitslice:reg_map25.Ra[1]
Ra[1] => reg_file_bitslice:reg_map26.Ra[1]
Ra[1] => reg_file_bitslice:reg_map27.Ra[1]
Ra[1] => reg_file_bitslice:reg_map28.Ra[1]
Ra[1] => reg_file_bitslice:reg_map29.Ra[1]
Ra[1] => reg_file_bitslice:reg_map30.Ra[1]
Ra[1] => reg_file_bitslice:reg_map31.Ra[1]
Ra[2] => reg_file_bitslice:reg_map0.Ra[2]
Ra[2] => reg_file_bitslice:reg_map1.Ra[2]
Ra[2] => reg_file_bitslice:reg_map2.Ra[2]
Ra[2] => reg_file_bitslice:reg_map3.Ra[2]
Ra[2] => reg_file_bitslice:reg_map4.Ra[2]
Ra[2] => reg_file_bitslice:reg_map5.Ra[2]
Ra[2] => reg_file_bitslice:reg_map6.Ra[2]
Ra[2] => reg_file_bitslice:reg_map7.Ra[2]
Ra[2] => reg_file_bitslice:reg_map8.Ra[2]
Ra[2] => reg_file_bitslice:reg_map9.Ra[2]
Ra[2] => reg_file_bitslice:reg_map10.Ra[2]
Ra[2] => reg_file_bitslice:reg_map11.Ra[2]
Ra[2] => reg_file_bitslice:reg_map12.Ra[2]
Ra[2] => reg_file_bitslice:reg_map13.Ra[2]
Ra[2] => reg_file_bitslice:reg_map14.Ra[2]
Ra[2] => reg_file_bitslice:reg_map15.Ra[2]
Ra[2] => reg_file_bitslice:reg_map16.Ra[2]
Ra[2] => reg_file_bitslice:reg_map17.Ra[2]
Ra[2] => reg_file_bitslice:reg_map18.Ra[2]
Ra[2] => reg_file_bitslice:reg_map19.Ra[2]
Ra[2] => reg_file_bitslice:reg_map20.Ra[2]
Ra[2] => reg_file_bitslice:reg_map21.Ra[2]
Ra[2] => reg_file_bitslice:reg_map22.Ra[2]
Ra[2] => reg_file_bitslice:reg_map23.Ra[2]
Ra[2] => reg_file_bitslice:reg_map24.Ra[2]
Ra[2] => reg_file_bitslice:reg_map25.Ra[2]
Ra[2] => reg_file_bitslice:reg_map26.Ra[2]
Ra[2] => reg_file_bitslice:reg_map27.Ra[2]
Ra[2] => reg_file_bitslice:reg_map28.Ra[2]
Ra[2] => reg_file_bitslice:reg_map29.Ra[2]
Ra[2] => reg_file_bitslice:reg_map30.Ra[2]
Ra[2] => reg_file_bitslice:reg_map31.Ra[2]
Ra[3] => reg_file_bitslice:reg_map0.Ra[3]
Ra[3] => reg_file_bitslice:reg_map1.Ra[3]
Ra[3] => reg_file_bitslice:reg_map2.Ra[3]
Ra[3] => reg_file_bitslice:reg_map3.Ra[3]
Ra[3] => reg_file_bitslice:reg_map4.Ra[3]
Ra[3] => reg_file_bitslice:reg_map5.Ra[3]
Ra[3] => reg_file_bitslice:reg_map6.Ra[3]
Ra[3] => reg_file_bitslice:reg_map7.Ra[3]
Ra[3] => reg_file_bitslice:reg_map8.Ra[3]
Ra[3] => reg_file_bitslice:reg_map9.Ra[3]
Ra[3] => reg_file_bitslice:reg_map10.Ra[3]
Ra[3] => reg_file_bitslice:reg_map11.Ra[3]
Ra[3] => reg_file_bitslice:reg_map12.Ra[3]
Ra[3] => reg_file_bitslice:reg_map13.Ra[3]
Ra[3] => reg_file_bitslice:reg_map14.Ra[3]
Ra[3] => reg_file_bitslice:reg_map15.Ra[3]
Ra[3] => reg_file_bitslice:reg_map16.Ra[3]
Ra[3] => reg_file_bitslice:reg_map17.Ra[3]
Ra[3] => reg_file_bitslice:reg_map18.Ra[3]
Ra[3] => reg_file_bitslice:reg_map19.Ra[3]
Ra[3] => reg_file_bitslice:reg_map20.Ra[3]
Ra[3] => reg_file_bitslice:reg_map21.Ra[3]
Ra[3] => reg_file_bitslice:reg_map22.Ra[3]
Ra[3] => reg_file_bitslice:reg_map23.Ra[3]
Ra[3] => reg_file_bitslice:reg_map24.Ra[3]
Ra[3] => reg_file_bitslice:reg_map25.Ra[3]
Ra[3] => reg_file_bitslice:reg_map26.Ra[3]
Ra[3] => reg_file_bitslice:reg_map27.Ra[3]
Ra[3] => reg_file_bitslice:reg_map28.Ra[3]
Ra[3] => reg_file_bitslice:reg_map29.Ra[3]
Ra[3] => reg_file_bitslice:reg_map30.Ra[3]
Ra[3] => reg_file_bitslice:reg_map31.Ra[3]
Ra[4] => reg_file_bitslice:reg_map0.Ra[4]
Ra[4] => reg_file_bitslice:reg_map1.Ra[4]
Ra[4] => reg_file_bitslice:reg_map2.Ra[4]
Ra[4] => reg_file_bitslice:reg_map3.Ra[4]
Ra[4] => reg_file_bitslice:reg_map4.Ra[4]
Ra[4] => reg_file_bitslice:reg_map5.Ra[4]
Ra[4] => reg_file_bitslice:reg_map6.Ra[4]
Ra[4] => reg_file_bitslice:reg_map7.Ra[4]
Ra[4] => reg_file_bitslice:reg_map8.Ra[4]
Ra[4] => reg_file_bitslice:reg_map9.Ra[4]
Ra[4] => reg_file_bitslice:reg_map10.Ra[4]
Ra[4] => reg_file_bitslice:reg_map11.Ra[4]
Ra[4] => reg_file_bitslice:reg_map12.Ra[4]
Ra[4] => reg_file_bitslice:reg_map13.Ra[4]
Ra[4] => reg_file_bitslice:reg_map14.Ra[4]
Ra[4] => reg_file_bitslice:reg_map15.Ra[4]
Ra[4] => reg_file_bitslice:reg_map16.Ra[4]
Ra[4] => reg_file_bitslice:reg_map17.Ra[4]
Ra[4] => reg_file_bitslice:reg_map18.Ra[4]
Ra[4] => reg_file_bitslice:reg_map19.Ra[4]
Ra[4] => reg_file_bitslice:reg_map20.Ra[4]
Ra[4] => reg_file_bitslice:reg_map21.Ra[4]
Ra[4] => reg_file_bitslice:reg_map22.Ra[4]
Ra[4] => reg_file_bitslice:reg_map23.Ra[4]
Ra[4] => reg_file_bitslice:reg_map24.Ra[4]
Ra[4] => reg_file_bitslice:reg_map25.Ra[4]
Ra[4] => reg_file_bitslice:reg_map26.Ra[4]
Ra[4] => reg_file_bitslice:reg_map27.Ra[4]
Ra[4] => reg_file_bitslice:reg_map28.Ra[4]
Ra[4] => reg_file_bitslice:reg_map29.Ra[4]
Ra[4] => reg_file_bitslice:reg_map30.Ra[4]
Ra[4] => reg_file_bitslice:reg_map31.Ra[4]
Rb[0] => reg_file_bitslice:reg_map0.Rb[0]
Rb[0] => reg_file_bitslice:reg_map1.Rb[0]
Rb[0] => reg_file_bitslice:reg_map2.Rb[0]
Rb[0] => reg_file_bitslice:reg_map3.Rb[0]
Rb[0] => reg_file_bitslice:reg_map4.Rb[0]
Rb[0] => reg_file_bitslice:reg_map5.Rb[0]
Rb[0] => reg_file_bitslice:reg_map6.Rb[0]
Rb[0] => reg_file_bitslice:reg_map7.Rb[0]
Rb[0] => reg_file_bitslice:reg_map8.Rb[0]
Rb[0] => reg_file_bitslice:reg_map9.Rb[0]
Rb[0] => reg_file_bitslice:reg_map10.Rb[0]
Rb[0] => reg_file_bitslice:reg_map11.Rb[0]
Rb[0] => reg_file_bitslice:reg_map12.Rb[0]
Rb[0] => reg_file_bitslice:reg_map13.Rb[0]
Rb[0] => reg_file_bitslice:reg_map14.Rb[0]
Rb[0] => reg_file_bitslice:reg_map15.Rb[0]
Rb[0] => reg_file_bitslice:reg_map16.Rb[0]
Rb[0] => reg_file_bitslice:reg_map17.Rb[0]
Rb[0] => reg_file_bitslice:reg_map18.Rb[0]
Rb[0] => reg_file_bitslice:reg_map19.Rb[0]
Rb[0] => reg_file_bitslice:reg_map20.Rb[0]
Rb[0] => reg_file_bitslice:reg_map21.Rb[0]
Rb[0] => reg_file_bitslice:reg_map22.Rb[0]
Rb[0] => reg_file_bitslice:reg_map23.Rb[0]
Rb[0] => reg_file_bitslice:reg_map24.Rb[0]
Rb[0] => reg_file_bitslice:reg_map25.Rb[0]
Rb[0] => reg_file_bitslice:reg_map26.Rb[0]
Rb[0] => reg_file_bitslice:reg_map27.Rb[0]
Rb[0] => reg_file_bitslice:reg_map28.Rb[0]
Rb[0] => reg_file_bitslice:reg_map29.Rb[0]
Rb[0] => reg_file_bitslice:reg_map30.Rb[0]
Rb[0] => reg_file_bitslice:reg_map31.Rb[0]
Rb[1] => reg_file_bitslice:reg_map0.Rb[1]
Rb[1] => reg_file_bitslice:reg_map1.Rb[1]
Rb[1] => reg_file_bitslice:reg_map2.Rb[1]
Rb[1] => reg_file_bitslice:reg_map3.Rb[1]
Rb[1] => reg_file_bitslice:reg_map4.Rb[1]
Rb[1] => reg_file_bitslice:reg_map5.Rb[1]
Rb[1] => reg_file_bitslice:reg_map6.Rb[1]
Rb[1] => reg_file_bitslice:reg_map7.Rb[1]
Rb[1] => reg_file_bitslice:reg_map8.Rb[1]
Rb[1] => reg_file_bitslice:reg_map9.Rb[1]
Rb[1] => reg_file_bitslice:reg_map10.Rb[1]
Rb[1] => reg_file_bitslice:reg_map11.Rb[1]
Rb[1] => reg_file_bitslice:reg_map12.Rb[1]
Rb[1] => reg_file_bitslice:reg_map13.Rb[1]
Rb[1] => reg_file_bitslice:reg_map14.Rb[1]
Rb[1] => reg_file_bitslice:reg_map15.Rb[1]
Rb[1] => reg_file_bitslice:reg_map16.Rb[1]
Rb[1] => reg_file_bitslice:reg_map17.Rb[1]
Rb[1] => reg_file_bitslice:reg_map18.Rb[1]
Rb[1] => reg_file_bitslice:reg_map19.Rb[1]
Rb[1] => reg_file_bitslice:reg_map20.Rb[1]
Rb[1] => reg_file_bitslice:reg_map21.Rb[1]
Rb[1] => reg_file_bitslice:reg_map22.Rb[1]
Rb[1] => reg_file_bitslice:reg_map23.Rb[1]
Rb[1] => reg_file_bitslice:reg_map24.Rb[1]
Rb[1] => reg_file_bitslice:reg_map25.Rb[1]
Rb[1] => reg_file_bitslice:reg_map26.Rb[1]
Rb[1] => reg_file_bitslice:reg_map27.Rb[1]
Rb[1] => reg_file_bitslice:reg_map28.Rb[1]
Rb[1] => reg_file_bitslice:reg_map29.Rb[1]
Rb[1] => reg_file_bitslice:reg_map30.Rb[1]
Rb[1] => reg_file_bitslice:reg_map31.Rb[1]
Rb[2] => reg_file_bitslice:reg_map0.Rb[2]
Rb[2] => reg_file_bitslice:reg_map1.Rb[2]
Rb[2] => reg_file_bitslice:reg_map2.Rb[2]
Rb[2] => reg_file_bitslice:reg_map3.Rb[2]
Rb[2] => reg_file_bitslice:reg_map4.Rb[2]
Rb[2] => reg_file_bitslice:reg_map5.Rb[2]
Rb[2] => reg_file_bitslice:reg_map6.Rb[2]
Rb[2] => reg_file_bitslice:reg_map7.Rb[2]
Rb[2] => reg_file_bitslice:reg_map8.Rb[2]
Rb[2] => reg_file_bitslice:reg_map9.Rb[2]
Rb[2] => reg_file_bitslice:reg_map10.Rb[2]
Rb[2] => reg_file_bitslice:reg_map11.Rb[2]
Rb[2] => reg_file_bitslice:reg_map12.Rb[2]
Rb[2] => reg_file_bitslice:reg_map13.Rb[2]
Rb[2] => reg_file_bitslice:reg_map14.Rb[2]
Rb[2] => reg_file_bitslice:reg_map15.Rb[2]
Rb[2] => reg_file_bitslice:reg_map16.Rb[2]
Rb[2] => reg_file_bitslice:reg_map17.Rb[2]
Rb[2] => reg_file_bitslice:reg_map18.Rb[2]
Rb[2] => reg_file_bitslice:reg_map19.Rb[2]
Rb[2] => reg_file_bitslice:reg_map20.Rb[2]
Rb[2] => reg_file_bitslice:reg_map21.Rb[2]
Rb[2] => reg_file_bitslice:reg_map22.Rb[2]
Rb[2] => reg_file_bitslice:reg_map23.Rb[2]
Rb[2] => reg_file_bitslice:reg_map24.Rb[2]
Rb[2] => reg_file_bitslice:reg_map25.Rb[2]
Rb[2] => reg_file_bitslice:reg_map26.Rb[2]
Rb[2] => reg_file_bitslice:reg_map27.Rb[2]
Rb[2] => reg_file_bitslice:reg_map28.Rb[2]
Rb[2] => reg_file_bitslice:reg_map29.Rb[2]
Rb[2] => reg_file_bitslice:reg_map30.Rb[2]
Rb[2] => reg_file_bitslice:reg_map31.Rb[2]
Rb[3] => reg_file_bitslice:reg_map0.Rb[3]
Rb[3] => reg_file_bitslice:reg_map1.Rb[3]
Rb[3] => reg_file_bitslice:reg_map2.Rb[3]
Rb[3] => reg_file_bitslice:reg_map3.Rb[3]
Rb[3] => reg_file_bitslice:reg_map4.Rb[3]
Rb[3] => reg_file_bitslice:reg_map5.Rb[3]
Rb[3] => reg_file_bitslice:reg_map6.Rb[3]
Rb[3] => reg_file_bitslice:reg_map7.Rb[3]
Rb[3] => reg_file_bitslice:reg_map8.Rb[3]
Rb[3] => reg_file_bitslice:reg_map9.Rb[3]
Rb[3] => reg_file_bitslice:reg_map10.Rb[3]
Rb[3] => reg_file_bitslice:reg_map11.Rb[3]
Rb[3] => reg_file_bitslice:reg_map12.Rb[3]
Rb[3] => reg_file_bitslice:reg_map13.Rb[3]
Rb[3] => reg_file_bitslice:reg_map14.Rb[3]
Rb[3] => reg_file_bitslice:reg_map15.Rb[3]
Rb[3] => reg_file_bitslice:reg_map16.Rb[3]
Rb[3] => reg_file_bitslice:reg_map17.Rb[3]
Rb[3] => reg_file_bitslice:reg_map18.Rb[3]
Rb[3] => reg_file_bitslice:reg_map19.Rb[3]
Rb[3] => reg_file_bitslice:reg_map20.Rb[3]
Rb[3] => reg_file_bitslice:reg_map21.Rb[3]
Rb[3] => reg_file_bitslice:reg_map22.Rb[3]
Rb[3] => reg_file_bitslice:reg_map23.Rb[3]
Rb[3] => reg_file_bitslice:reg_map24.Rb[3]
Rb[3] => reg_file_bitslice:reg_map25.Rb[3]
Rb[3] => reg_file_bitslice:reg_map26.Rb[3]
Rb[3] => reg_file_bitslice:reg_map27.Rb[3]
Rb[3] => reg_file_bitslice:reg_map28.Rb[3]
Rb[3] => reg_file_bitslice:reg_map29.Rb[3]
Rb[3] => reg_file_bitslice:reg_map30.Rb[3]
Rb[3] => reg_file_bitslice:reg_map31.Rb[3]
Rb[4] => reg_file_bitslice:reg_map0.Rb[4]
Rb[4] => reg_file_bitslice:reg_map1.Rb[4]
Rb[4] => reg_file_bitslice:reg_map2.Rb[4]
Rb[4] => reg_file_bitslice:reg_map3.Rb[4]
Rb[4] => reg_file_bitslice:reg_map4.Rb[4]
Rb[4] => reg_file_bitslice:reg_map5.Rb[4]
Rb[4] => reg_file_bitslice:reg_map6.Rb[4]
Rb[4] => reg_file_bitslice:reg_map7.Rb[4]
Rb[4] => reg_file_bitslice:reg_map8.Rb[4]
Rb[4] => reg_file_bitslice:reg_map9.Rb[4]
Rb[4] => reg_file_bitslice:reg_map10.Rb[4]
Rb[4] => reg_file_bitslice:reg_map11.Rb[4]
Rb[4] => reg_file_bitslice:reg_map12.Rb[4]
Rb[4] => reg_file_bitslice:reg_map13.Rb[4]
Rb[4] => reg_file_bitslice:reg_map14.Rb[4]
Rb[4] => reg_file_bitslice:reg_map15.Rb[4]
Rb[4] => reg_file_bitslice:reg_map16.Rb[4]
Rb[4] => reg_file_bitslice:reg_map17.Rb[4]
Rb[4] => reg_file_bitslice:reg_map18.Rb[4]
Rb[4] => reg_file_bitslice:reg_map19.Rb[4]
Rb[4] => reg_file_bitslice:reg_map20.Rb[4]
Rb[4] => reg_file_bitslice:reg_map21.Rb[4]
Rb[4] => reg_file_bitslice:reg_map22.Rb[4]
Rb[4] => reg_file_bitslice:reg_map23.Rb[4]
Rb[4] => reg_file_bitslice:reg_map24.Rb[4]
Rb[4] => reg_file_bitslice:reg_map25.Rb[4]
Rb[4] => reg_file_bitslice:reg_map26.Rb[4]
Rb[4] => reg_file_bitslice:reg_map27.Rb[4]
Rb[4] => reg_file_bitslice:reg_map28.Rb[4]
Rb[4] => reg_file_bitslice:reg_map29.Rb[4]
Rb[4] => reg_file_bitslice:reg_map30.Rb[4]
Rb[4] => reg_file_bitslice:reg_map31.Rb[4]
Rw[0] => reg_file_bitslice:reg_map0.Rw[0]
Rw[0] => reg_file_bitslice:reg_map1.Rw[0]
Rw[0] => reg_file_bitslice:reg_map2.Rw[0]
Rw[0] => reg_file_bitslice:reg_map3.Rw[0]
Rw[0] => reg_file_bitslice:reg_map4.Rw[0]
Rw[0] => reg_file_bitslice:reg_map5.Rw[0]
Rw[0] => reg_file_bitslice:reg_map6.Rw[0]
Rw[0] => reg_file_bitslice:reg_map7.Rw[0]
Rw[0] => reg_file_bitslice:reg_map8.Rw[0]
Rw[0] => reg_file_bitslice:reg_map9.Rw[0]
Rw[0] => reg_file_bitslice:reg_map10.Rw[0]
Rw[0] => reg_file_bitslice:reg_map11.Rw[0]
Rw[0] => reg_file_bitslice:reg_map12.Rw[0]
Rw[0] => reg_file_bitslice:reg_map13.Rw[0]
Rw[0] => reg_file_bitslice:reg_map14.Rw[0]
Rw[0] => reg_file_bitslice:reg_map15.Rw[0]
Rw[0] => reg_file_bitslice:reg_map16.Rw[0]
Rw[0] => reg_file_bitslice:reg_map17.Rw[0]
Rw[0] => reg_file_bitslice:reg_map18.Rw[0]
Rw[0] => reg_file_bitslice:reg_map19.Rw[0]
Rw[0] => reg_file_bitslice:reg_map20.Rw[0]
Rw[0] => reg_file_bitslice:reg_map21.Rw[0]
Rw[0] => reg_file_bitslice:reg_map22.Rw[0]
Rw[0] => reg_file_bitslice:reg_map23.Rw[0]
Rw[0] => reg_file_bitslice:reg_map24.Rw[0]
Rw[0] => reg_file_bitslice:reg_map25.Rw[0]
Rw[0] => reg_file_bitslice:reg_map26.Rw[0]
Rw[0] => reg_file_bitslice:reg_map27.Rw[0]
Rw[0] => reg_file_bitslice:reg_map28.Rw[0]
Rw[0] => reg_file_bitslice:reg_map29.Rw[0]
Rw[0] => reg_file_bitslice:reg_map30.Rw[0]
Rw[0] => reg_file_bitslice:reg_map31.Rw[0]
Rw[1] => reg_file_bitslice:reg_map0.Rw[1]
Rw[1] => reg_file_bitslice:reg_map1.Rw[1]
Rw[1] => reg_file_bitslice:reg_map2.Rw[1]
Rw[1] => reg_file_bitslice:reg_map3.Rw[1]
Rw[1] => reg_file_bitslice:reg_map4.Rw[1]
Rw[1] => reg_file_bitslice:reg_map5.Rw[1]
Rw[1] => reg_file_bitslice:reg_map6.Rw[1]
Rw[1] => reg_file_bitslice:reg_map7.Rw[1]
Rw[1] => reg_file_bitslice:reg_map8.Rw[1]
Rw[1] => reg_file_bitslice:reg_map9.Rw[1]
Rw[1] => reg_file_bitslice:reg_map10.Rw[1]
Rw[1] => reg_file_bitslice:reg_map11.Rw[1]
Rw[1] => reg_file_bitslice:reg_map12.Rw[1]
Rw[1] => reg_file_bitslice:reg_map13.Rw[1]
Rw[1] => reg_file_bitslice:reg_map14.Rw[1]
Rw[1] => reg_file_bitslice:reg_map15.Rw[1]
Rw[1] => reg_file_bitslice:reg_map16.Rw[1]
Rw[1] => reg_file_bitslice:reg_map17.Rw[1]
Rw[1] => reg_file_bitslice:reg_map18.Rw[1]
Rw[1] => reg_file_bitslice:reg_map19.Rw[1]
Rw[1] => reg_file_bitslice:reg_map20.Rw[1]
Rw[1] => reg_file_bitslice:reg_map21.Rw[1]
Rw[1] => reg_file_bitslice:reg_map22.Rw[1]
Rw[1] => reg_file_bitslice:reg_map23.Rw[1]
Rw[1] => reg_file_bitslice:reg_map24.Rw[1]
Rw[1] => reg_file_bitslice:reg_map25.Rw[1]
Rw[1] => reg_file_bitslice:reg_map26.Rw[1]
Rw[1] => reg_file_bitslice:reg_map27.Rw[1]
Rw[1] => reg_file_bitslice:reg_map28.Rw[1]
Rw[1] => reg_file_bitslice:reg_map29.Rw[1]
Rw[1] => reg_file_bitslice:reg_map30.Rw[1]
Rw[1] => reg_file_bitslice:reg_map31.Rw[1]
Rw[2] => reg_file_bitslice:reg_map0.Rw[2]
Rw[2] => reg_file_bitslice:reg_map1.Rw[2]
Rw[2] => reg_file_bitslice:reg_map2.Rw[2]
Rw[2] => reg_file_bitslice:reg_map3.Rw[2]
Rw[2] => reg_file_bitslice:reg_map4.Rw[2]
Rw[2] => reg_file_bitslice:reg_map5.Rw[2]
Rw[2] => reg_file_bitslice:reg_map6.Rw[2]
Rw[2] => reg_file_bitslice:reg_map7.Rw[2]
Rw[2] => reg_file_bitslice:reg_map8.Rw[2]
Rw[2] => reg_file_bitslice:reg_map9.Rw[2]
Rw[2] => reg_file_bitslice:reg_map10.Rw[2]
Rw[2] => reg_file_bitslice:reg_map11.Rw[2]
Rw[2] => reg_file_bitslice:reg_map12.Rw[2]
Rw[2] => reg_file_bitslice:reg_map13.Rw[2]
Rw[2] => reg_file_bitslice:reg_map14.Rw[2]
Rw[2] => reg_file_bitslice:reg_map15.Rw[2]
Rw[2] => reg_file_bitslice:reg_map16.Rw[2]
Rw[2] => reg_file_bitslice:reg_map17.Rw[2]
Rw[2] => reg_file_bitslice:reg_map18.Rw[2]
Rw[2] => reg_file_bitslice:reg_map19.Rw[2]
Rw[2] => reg_file_bitslice:reg_map20.Rw[2]
Rw[2] => reg_file_bitslice:reg_map21.Rw[2]
Rw[2] => reg_file_bitslice:reg_map22.Rw[2]
Rw[2] => reg_file_bitslice:reg_map23.Rw[2]
Rw[2] => reg_file_bitslice:reg_map24.Rw[2]
Rw[2] => reg_file_bitslice:reg_map25.Rw[2]
Rw[2] => reg_file_bitslice:reg_map26.Rw[2]
Rw[2] => reg_file_bitslice:reg_map27.Rw[2]
Rw[2] => reg_file_bitslice:reg_map28.Rw[2]
Rw[2] => reg_file_bitslice:reg_map29.Rw[2]
Rw[2] => reg_file_bitslice:reg_map30.Rw[2]
Rw[2] => reg_file_bitslice:reg_map31.Rw[2]
Rw[3] => reg_file_bitslice:reg_map0.Rw[3]
Rw[3] => reg_file_bitslice:reg_map1.Rw[3]
Rw[3] => reg_file_bitslice:reg_map2.Rw[3]
Rw[3] => reg_file_bitslice:reg_map3.Rw[3]
Rw[3] => reg_file_bitslice:reg_map4.Rw[3]
Rw[3] => reg_file_bitslice:reg_map5.Rw[3]
Rw[3] => reg_file_bitslice:reg_map6.Rw[3]
Rw[3] => reg_file_bitslice:reg_map7.Rw[3]
Rw[3] => reg_file_bitslice:reg_map8.Rw[3]
Rw[3] => reg_file_bitslice:reg_map9.Rw[3]
Rw[3] => reg_file_bitslice:reg_map10.Rw[3]
Rw[3] => reg_file_bitslice:reg_map11.Rw[3]
Rw[3] => reg_file_bitslice:reg_map12.Rw[3]
Rw[3] => reg_file_bitslice:reg_map13.Rw[3]
Rw[3] => reg_file_bitslice:reg_map14.Rw[3]
Rw[3] => reg_file_bitslice:reg_map15.Rw[3]
Rw[3] => reg_file_bitslice:reg_map16.Rw[3]
Rw[3] => reg_file_bitslice:reg_map17.Rw[3]
Rw[3] => reg_file_bitslice:reg_map18.Rw[3]
Rw[3] => reg_file_bitslice:reg_map19.Rw[3]
Rw[3] => reg_file_bitslice:reg_map20.Rw[3]
Rw[3] => reg_file_bitslice:reg_map21.Rw[3]
Rw[3] => reg_file_bitslice:reg_map22.Rw[3]
Rw[3] => reg_file_bitslice:reg_map23.Rw[3]
Rw[3] => reg_file_bitslice:reg_map24.Rw[3]
Rw[3] => reg_file_bitslice:reg_map25.Rw[3]
Rw[3] => reg_file_bitslice:reg_map26.Rw[3]
Rw[3] => reg_file_bitslice:reg_map27.Rw[3]
Rw[3] => reg_file_bitslice:reg_map28.Rw[3]
Rw[3] => reg_file_bitslice:reg_map29.Rw[3]
Rw[3] => reg_file_bitslice:reg_map30.Rw[3]
Rw[3] => reg_file_bitslice:reg_map31.Rw[3]
Rw[4] => reg_file_bitslice:reg_map0.Rw[4]
Rw[4] => reg_file_bitslice:reg_map1.Rw[4]
Rw[4] => reg_file_bitslice:reg_map2.Rw[4]
Rw[4] => reg_file_bitslice:reg_map3.Rw[4]
Rw[4] => reg_file_bitslice:reg_map4.Rw[4]
Rw[4] => reg_file_bitslice:reg_map5.Rw[4]
Rw[4] => reg_file_bitslice:reg_map6.Rw[4]
Rw[4] => reg_file_bitslice:reg_map7.Rw[4]
Rw[4] => reg_file_bitslice:reg_map8.Rw[4]
Rw[4] => reg_file_bitslice:reg_map9.Rw[4]
Rw[4] => reg_file_bitslice:reg_map10.Rw[4]
Rw[4] => reg_file_bitslice:reg_map11.Rw[4]
Rw[4] => reg_file_bitslice:reg_map12.Rw[4]
Rw[4] => reg_file_bitslice:reg_map13.Rw[4]
Rw[4] => reg_file_bitslice:reg_map14.Rw[4]
Rw[4] => reg_file_bitslice:reg_map15.Rw[4]
Rw[4] => reg_file_bitslice:reg_map16.Rw[4]
Rw[4] => reg_file_bitslice:reg_map17.Rw[4]
Rw[4] => reg_file_bitslice:reg_map18.Rw[4]
Rw[4] => reg_file_bitslice:reg_map19.Rw[4]
Rw[4] => reg_file_bitslice:reg_map20.Rw[4]
Rw[4] => reg_file_bitslice:reg_map21.Rw[4]
Rw[4] => reg_file_bitslice:reg_map22.Rw[4]
Rw[4] => reg_file_bitslice:reg_map23.Rw[4]
Rw[4] => reg_file_bitslice:reg_map24.Rw[4]
Rw[4] => reg_file_bitslice:reg_map25.Rw[4]
Rw[4] => reg_file_bitslice:reg_map26.Rw[4]
Rw[4] => reg_file_bitslice:reg_map27.Rw[4]
Rw[4] => reg_file_bitslice:reg_map28.Rw[4]
Rw[4] => reg_file_bitslice:reg_map29.Rw[4]
Rw[4] => reg_file_bitslice:reg_map30.Rw[4]
Rw[4] => reg_file_bitslice:reg_map31.Rw[4]
busW[0] => reg_file_bitslice:reg_map0.busWi
busW[1] => reg_file_bitslice:reg_map1.busWi
busW[2] => reg_file_bitslice:reg_map2.busWi
busW[3] => reg_file_bitslice:reg_map3.busWi
busW[4] => reg_file_bitslice:reg_map4.busWi
busW[5] => reg_file_bitslice:reg_map5.busWi
busW[6] => reg_file_bitslice:reg_map6.busWi
busW[7] => reg_file_bitslice:reg_map7.busWi
busW[8] => reg_file_bitslice:reg_map8.busWi
busW[9] => reg_file_bitslice:reg_map9.busWi
busW[10] => reg_file_bitslice:reg_map10.busWi
busW[11] => reg_file_bitslice:reg_map11.busWi
busW[12] => reg_file_bitslice:reg_map12.busWi
busW[13] => reg_file_bitslice:reg_map13.busWi
busW[14] => reg_file_bitslice:reg_map14.busWi
busW[15] => reg_file_bitslice:reg_map15.busWi
busW[16] => reg_file_bitslice:reg_map16.busWi
busW[17] => reg_file_bitslice:reg_map17.busWi
busW[18] => reg_file_bitslice:reg_map18.busWi
busW[19] => reg_file_bitslice:reg_map19.busWi
busW[20] => reg_file_bitslice:reg_map20.busWi
busW[21] => reg_file_bitslice:reg_map21.busWi
busW[22] => reg_file_bitslice:reg_map22.busWi
busW[23] => reg_file_bitslice:reg_map23.busWi
busW[24] => reg_file_bitslice:reg_map24.busWi
busW[25] => reg_file_bitslice:reg_map25.busWi
busW[26] => reg_file_bitslice:reg_map26.busWi
busW[27] => reg_file_bitslice:reg_map27.busWi
busW[28] => reg_file_bitslice:reg_map28.busWi
busW[29] => reg_file_bitslice:reg_map29.busWi
busW[30] => reg_file_bitslice:reg_map30.busWi
busW[31] => reg_file_bitslice:reg_map31.busWi
RegWr => reg_file_bitslice:reg_map0.RegWr
RegWr => reg_file_bitslice:reg_map1.RegWr
RegWr => reg_file_bitslice:reg_map2.RegWr
RegWr => reg_file_bitslice:reg_map3.RegWr
RegWr => reg_file_bitslice:reg_map4.RegWr
RegWr => reg_file_bitslice:reg_map5.RegWr
RegWr => reg_file_bitslice:reg_map6.RegWr
RegWr => reg_file_bitslice:reg_map7.RegWr
RegWr => reg_file_bitslice:reg_map8.RegWr
RegWr => reg_file_bitslice:reg_map9.RegWr
RegWr => reg_file_bitslice:reg_map10.RegWr
RegWr => reg_file_bitslice:reg_map11.RegWr
RegWr => reg_file_bitslice:reg_map12.RegWr
RegWr => reg_file_bitslice:reg_map13.RegWr
RegWr => reg_file_bitslice:reg_map14.RegWr
RegWr => reg_file_bitslice:reg_map15.RegWr
RegWr => reg_file_bitslice:reg_map16.RegWr
RegWr => reg_file_bitslice:reg_map17.RegWr
RegWr => reg_file_bitslice:reg_map18.RegWr
RegWr => reg_file_bitslice:reg_map19.RegWr
RegWr => reg_file_bitslice:reg_map20.RegWr
RegWr => reg_file_bitslice:reg_map21.RegWr
RegWr => reg_file_bitslice:reg_map22.RegWr
RegWr => reg_file_bitslice:reg_map23.RegWr
RegWr => reg_file_bitslice:reg_map24.RegWr
RegWr => reg_file_bitslice:reg_map25.RegWr
RegWr => reg_file_bitslice:reg_map26.RegWr
RegWr => reg_file_bitslice:reg_map27.RegWr
RegWr => reg_file_bitslice:reg_map28.RegWr
RegWr => reg_file_bitslice:reg_map29.RegWr
RegWr => reg_file_bitslice:reg_map30.RegWr
RegWr => reg_file_bitslice:reg_map31.RegWr
clk => reg_file_bitslice:reg_map0.clk
clk => reg_file_bitslice:reg_map1.clk
clk => reg_file_bitslice:reg_map2.clk
clk => reg_file_bitslice:reg_map3.clk
clk => reg_file_bitslice:reg_map4.clk
clk => reg_file_bitslice:reg_map5.clk
clk => reg_file_bitslice:reg_map6.clk
clk => reg_file_bitslice:reg_map7.clk
clk => reg_file_bitslice:reg_map8.clk
clk => reg_file_bitslice:reg_map9.clk
clk => reg_file_bitslice:reg_map10.clk
clk => reg_file_bitslice:reg_map11.clk
clk => reg_file_bitslice:reg_map12.clk
clk => reg_file_bitslice:reg_map13.clk
clk => reg_file_bitslice:reg_map14.clk
clk => reg_file_bitslice:reg_map15.clk
clk => reg_file_bitslice:reg_map16.clk
clk => reg_file_bitslice:reg_map17.clk
clk => reg_file_bitslice:reg_map18.clk
clk => reg_file_bitslice:reg_map19.clk
clk => reg_file_bitslice:reg_map20.clk
clk => reg_file_bitslice:reg_map21.clk
clk => reg_file_bitslice:reg_map22.clk
clk => reg_file_bitslice:reg_map23.clk
clk => reg_file_bitslice:reg_map24.clk
clk => reg_file_bitslice:reg_map25.clk
clk => reg_file_bitslice:reg_map26.clk
clk => reg_file_bitslice:reg_map27.clk
clk => reg_file_bitslice:reg_map28.clk
clk => reg_file_bitslice:reg_map29.clk
clk => reg_file_bitslice:reg_map30.clk
clk => reg_file_bitslice:reg_map31.clk
busA[0] <= reg_file_bitslice:reg_map0.busAi
busA[1] <= reg_file_bitslice:reg_map1.busAi
busA[2] <= reg_file_bitslice:reg_map2.busAi
busA[3] <= reg_file_bitslice:reg_map3.busAi
busA[4] <= reg_file_bitslice:reg_map4.busAi
busA[5] <= reg_file_bitslice:reg_map5.busAi
busA[6] <= reg_file_bitslice:reg_map6.busAi
busA[7] <= reg_file_bitslice:reg_map7.busAi
busA[8] <= reg_file_bitslice:reg_map8.busAi
busA[9] <= reg_file_bitslice:reg_map9.busAi
busA[10] <= reg_file_bitslice:reg_map10.busAi
busA[11] <= reg_file_bitslice:reg_map11.busAi
busA[12] <= reg_file_bitslice:reg_map12.busAi
busA[13] <= reg_file_bitslice:reg_map13.busAi
busA[14] <= reg_file_bitslice:reg_map14.busAi
busA[15] <= reg_file_bitslice:reg_map15.busAi
busA[16] <= reg_file_bitslice:reg_map16.busAi
busA[17] <= reg_file_bitslice:reg_map17.busAi
busA[18] <= reg_file_bitslice:reg_map18.busAi
busA[19] <= reg_file_bitslice:reg_map19.busAi
busA[20] <= reg_file_bitslice:reg_map20.busAi
busA[21] <= reg_file_bitslice:reg_map21.busAi
busA[22] <= reg_file_bitslice:reg_map22.busAi
busA[23] <= reg_file_bitslice:reg_map23.busAi
busA[24] <= reg_file_bitslice:reg_map24.busAi
busA[25] <= reg_file_bitslice:reg_map25.busAi
busA[26] <= reg_file_bitslice:reg_map26.busAi
busA[27] <= reg_file_bitslice:reg_map27.busAi
busA[28] <= reg_file_bitslice:reg_map28.busAi
busA[29] <= reg_file_bitslice:reg_map29.busAi
busA[30] <= reg_file_bitslice:reg_map30.busAi
busA[31] <= reg_file_bitslice:reg_map31.busAi
busB[0] <= reg_file_bitslice:reg_map0.busBi
busB[1] <= reg_file_bitslice:reg_map1.busBi
busB[2] <= reg_file_bitslice:reg_map2.busBi
busB[3] <= reg_file_bitslice:reg_map3.busBi
busB[4] <= reg_file_bitslice:reg_map4.busBi
busB[5] <= reg_file_bitslice:reg_map5.busBi
busB[6] <= reg_file_bitslice:reg_map6.busBi
busB[7] <= reg_file_bitslice:reg_map7.busBi
busB[8] <= reg_file_bitslice:reg_map8.busBi
busB[9] <= reg_file_bitslice:reg_map9.busBi
busB[10] <= reg_file_bitslice:reg_map10.busBi
busB[11] <= reg_file_bitslice:reg_map11.busBi
busB[12] <= reg_file_bitslice:reg_map12.busBi
busB[13] <= reg_file_bitslice:reg_map13.busBi
busB[14] <= reg_file_bitslice:reg_map14.busBi
busB[15] <= reg_file_bitslice:reg_map15.busBi
busB[16] <= reg_file_bitslice:reg_map16.busBi
busB[17] <= reg_file_bitslice:reg_map17.busBi
busB[18] <= reg_file_bitslice:reg_map18.busBi
busB[19] <= reg_file_bitslice:reg_map19.busBi
busB[20] <= reg_file_bitslice:reg_map20.busBi
busB[21] <= reg_file_bitslice:reg_map21.busBi
busB[22] <= reg_file_bitslice:reg_map22.busBi
busB[23] <= reg_file_bitslice:reg_map23.busBi
busB[24] <= reg_file_bitslice:reg_map24.busBi
busB[25] <= reg_file_bitslice:reg_map25.busBi
busB[26] <= reg_file_bitslice:reg_map26.busBi
busB[27] <= reg_file_bitslice:reg_map27.busBi
busB[28] <= reg_file_bitslice:reg_map28.busBi
busB[29] <= reg_file_bitslice:reg_map29.busBi
busB[30] <= reg_file_bitslice:reg_map30.busBi
busB[31] <= reg_file_bitslice:reg_map31.busBi


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map0|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map1|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map2|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map3|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map4|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map5|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map6|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map7|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map8|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map9|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map10|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map11|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map12|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map13|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map14|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map15|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map16|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map17|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map18|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map19|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map20|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map21|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map22|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map23|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map24|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map25|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map26|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map27|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map28|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map29|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map30|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31
Ra[0] => mux_32to1:m321.sel[0]
Ra[1] => mux_32to1:m321.sel[1]
Ra[2] => mux_32to1:m321.sel[2]
Ra[3] => mux_32to1:m321.sel[3]
Ra[4] => mux_32to1:m321.sel[4]
Rb[0] => mux_32to1:m321_b.sel[0]
Rb[1] => mux_32to1:m321_b.sel[1]
Rb[2] => mux_32to1:m321_b.sel[2]
Rb[3] => mux_32to1:m321_b.sel[3]
Rb[4] => mux_32to1:m321_b.sel[4]
Rw[0] => dec_32:dec_map.src[0]
Rw[1] => dec_32:dec_map.src[1]
Rw[2] => dec_32:dec_map.src[2]
Rw[3] => dec_32:dec_map.src[3]
Rw[4] => dec_32:dec_map.src[4]
busWi => register_bitslice:reg_map.busWi
RegWr => register_bitslice:reg_map.RegWr
clk => register_bitslice:reg_map.clk
busAi <= mux_32to1:m321.z
busBi <= mux_32to1:m321_b.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|dec_32:dec_map
src[0] => dec_n:dec_map.src[0]
src[1] => dec_n:dec_map.src[1]
src[2] => dec_n:dec_map.src[2]
src[3] => dec_n:dec_map.src[3]
src[4] => dec_n:dec_map.src[4]
z[0] <= dec_n:dec_map.z[0]
z[1] <= dec_n:dec_map.z[1]
z[2] <= dec_n:dec_map.z[2]
z[3] <= dec_n:dec_map.z[3]
z[4] <= dec_n:dec_map.z[4]
z[5] <= dec_n:dec_map.z[5]
z[6] <= dec_n:dec_map.z[6]
z[7] <= dec_n:dec_map.z[7]
z[8] <= dec_n:dec_map.z[8]
z[9] <= dec_n:dec_map.z[9]
z[10] <= dec_n:dec_map.z[10]
z[11] <= dec_n:dec_map.z[11]
z[12] <= dec_n:dec_map.z[12]
z[13] <= dec_n:dec_map.z[13]
z[14] <= dec_n:dec_map.z[14]
z[15] <= dec_n:dec_map.z[15]
z[16] <= dec_n:dec_map.z[16]
z[17] <= dec_n:dec_map.z[17]
z[18] <= dec_n:dec_map.z[18]
z[19] <= dec_n:dec_map.z[19]
z[20] <= dec_n:dec_map.z[20]
z[21] <= dec_n:dec_map.z[21]
z[22] <= dec_n:dec_map.z[22]
z[23] <= dec_n:dec_map.z[23]
z[24] <= dec_n:dec_map.z[24]
z[25] <= dec_n:dec_map.z[25]
z[26] <= dec_n:dec_map.z[26]
z[27] <= dec_n:dec_map.z[27]
z[28] <= dec_n:dec_map.z[28]
z[29] <= dec_n:dec_map.z[29]
z[30] <= dec_n:dec_map.z[30]
z[31] <= dec_n:dec_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|dec_32:dec_map|dec_n:dec_map
src[0] => Equal0.IN4
src[0] => Equal1.IN4
src[0] => Equal2.IN3
src[0] => Equal3.IN4
src[0] => Equal4.IN3
src[0] => Equal5.IN4
src[0] => Equal6.IN2
src[0] => Equal7.IN4
src[0] => Equal8.IN3
src[0] => Equal9.IN4
src[0] => Equal10.IN2
src[0] => Equal11.IN4
src[0] => Equal12.IN2
src[0] => Equal13.IN4
src[0] => Equal14.IN1
src[0] => Equal15.IN4
src[0] => Equal16.IN3
src[0] => Equal17.IN4
src[0] => Equal18.IN2
src[0] => Equal19.IN4
src[0] => Equal20.IN2
src[0] => Equal21.IN4
src[0] => Equal22.IN1
src[0] => Equal23.IN4
src[0] => Equal24.IN2
src[0] => Equal25.IN4
src[0] => Equal26.IN1
src[0] => Equal27.IN4
src[0] => Equal28.IN1
src[0] => Equal29.IN4
src[0] => Equal30.IN0
src[0] => Equal31.IN4
src[1] => Equal0.IN3
src[1] => Equal1.IN3
src[1] => Equal2.IN4
src[1] => Equal3.IN3
src[1] => Equal4.IN2
src[1] => Equal5.IN2
src[1] => Equal6.IN4
src[1] => Equal7.IN3
src[1] => Equal8.IN2
src[1] => Equal9.IN2
src[1] => Equal10.IN4
src[1] => Equal11.IN3
src[1] => Equal12.IN1
src[1] => Equal13.IN1
src[1] => Equal14.IN4
src[1] => Equal15.IN3
src[1] => Equal16.IN2
src[1] => Equal17.IN2
src[1] => Equal18.IN4
src[1] => Equal19.IN3
src[1] => Equal20.IN1
src[1] => Equal21.IN1
src[1] => Equal22.IN4
src[1] => Equal23.IN3
src[1] => Equal24.IN1
src[1] => Equal25.IN1
src[1] => Equal26.IN4
src[1] => Equal27.IN3
src[1] => Equal28.IN0
src[1] => Equal29.IN0
src[1] => Equal30.IN4
src[1] => Equal31.IN3
src[2] => Equal0.IN2
src[2] => Equal1.IN2
src[2] => Equal2.IN2
src[2] => Equal3.IN2
src[2] => Equal4.IN4
src[2] => Equal5.IN3
src[2] => Equal6.IN3
src[2] => Equal7.IN2
src[2] => Equal8.IN1
src[2] => Equal9.IN1
src[2] => Equal10.IN1
src[2] => Equal11.IN1
src[2] => Equal12.IN4
src[2] => Equal13.IN3
src[2] => Equal14.IN3
src[2] => Equal15.IN2
src[2] => Equal16.IN1
src[2] => Equal17.IN1
src[2] => Equal18.IN1
src[2] => Equal19.IN1
src[2] => Equal20.IN4
src[2] => Equal21.IN3
src[2] => Equal22.IN3
src[2] => Equal23.IN2
src[2] => Equal24.IN0
src[2] => Equal25.IN0
src[2] => Equal26.IN0
src[2] => Equal27.IN0
src[2] => Equal28.IN4
src[2] => Equal29.IN3
src[2] => Equal30.IN3
src[2] => Equal31.IN2
src[3] => Equal0.IN1
src[3] => Equal1.IN1
src[3] => Equal2.IN1
src[3] => Equal3.IN1
src[3] => Equal4.IN1
src[3] => Equal5.IN1
src[3] => Equal6.IN1
src[3] => Equal7.IN1
src[3] => Equal8.IN4
src[3] => Equal9.IN3
src[3] => Equal10.IN3
src[3] => Equal11.IN2
src[3] => Equal12.IN3
src[3] => Equal13.IN2
src[3] => Equal14.IN2
src[3] => Equal15.IN1
src[3] => Equal16.IN0
src[3] => Equal17.IN0
src[3] => Equal18.IN0
src[3] => Equal19.IN0
src[3] => Equal20.IN0
src[3] => Equal21.IN0
src[3] => Equal22.IN0
src[3] => Equal23.IN0
src[3] => Equal24.IN4
src[3] => Equal25.IN3
src[3] => Equal26.IN3
src[3] => Equal27.IN2
src[3] => Equal28.IN3
src[3] => Equal29.IN2
src[3] => Equal30.IN2
src[3] => Equal31.IN1
src[4] => Equal0.IN0
src[4] => Equal1.IN0
src[4] => Equal2.IN0
src[4] => Equal3.IN0
src[4] => Equal4.IN0
src[4] => Equal5.IN0
src[4] => Equal6.IN0
src[4] => Equal7.IN0
src[4] => Equal8.IN0
src[4] => Equal9.IN0
src[4] => Equal10.IN0
src[4] => Equal11.IN0
src[4] => Equal12.IN0
src[4] => Equal13.IN0
src[4] => Equal14.IN0
src[4] => Equal15.IN0
src[4] => Equal16.IN4
src[4] => Equal17.IN3
src[4] => Equal18.IN3
src[4] => Equal19.IN2
src[4] => Equal20.IN3
src[4] => Equal21.IN2
src[4] => Equal22.IN2
src[4] => Equal23.IN1
src[4] => Equal24.IN3
src[4] => Equal25.IN2
src[4] => Equal26.IN2
src[4] => Equal27.IN1
src[4] => Equal28.IN2
src[4] => Equal29.IN1
src[4] => Equal30.IN1
src[4] => Equal31.IN0
z[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Equal31.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map
busWi => dffr_a:dffr_map.d
busWi => dffr_a:dffr_map1.d
busWi => dffr_a:dffr_map2.d
busWi => dffr_a:dffr_map3.d
busWi => dffr_a:dffr_map4.d
busWi => dffr_a:dffr_map5.d
busWi => dffr_a:dffr_map6.d
busWi => dffr_a:dffr_map7.d
busWi => dffr_a:dffr_map8.d
busWi => dffr_a:dffr_map9.d
busWi => dffr_a:dffr_map0.d
busWi => dffr_a:dffr_mapq.d
busWi => dffr_a:dffr_mapw.d
busWi => dffr_a:dffr_mape.d
busWi => dffr_a:dffr_mapr.d
busWi => dffr_a:dffr_mapt.d
busWi => dffr_a:dffr_mapy.d
busWi => dffr_a:dffr_mapu.d
busWi => dffr_a:dffr_mapi.d
busWi => dffr_a:dffr_mapo.d
busWi => dffr_a:dffr_mapp.d
busWi => dffr_a:dffr_mapa.d
busWi => dffr_a:dffr_maps.d
busWi => dffr_a:dffr_mapd.d
busWi => dffr_a:dffr_mapf.d
busWi => dffr_a:dffr_mapg.d
busWi => dffr_a:dffr_maph.d
busWi => dffr_a:dffr_mapj.d
busWi => dffr_a:dffr_mapk.d
busWi => dffr_a:dffr_mapl.d
busWi => dffr_a:dffr_mapz.d
busWi => dffr_a:dffr_mapx.d
Rw_dec[0] => and_gate_32:and_map.y[0]
Rw_dec[1] => and_gate_32:and_map.y[1]
Rw_dec[2] => and_gate_32:and_map.y[2]
Rw_dec[3] => and_gate_32:and_map.y[3]
Rw_dec[4] => and_gate_32:and_map.y[4]
Rw_dec[5] => and_gate_32:and_map.y[5]
Rw_dec[6] => and_gate_32:and_map.y[6]
Rw_dec[7] => and_gate_32:and_map.y[7]
Rw_dec[8] => and_gate_32:and_map.y[8]
Rw_dec[9] => and_gate_32:and_map.y[9]
Rw_dec[10] => and_gate_32:and_map.y[10]
Rw_dec[11] => and_gate_32:and_map.y[11]
Rw_dec[12] => and_gate_32:and_map.y[12]
Rw_dec[13] => and_gate_32:and_map.y[13]
Rw_dec[14] => and_gate_32:and_map.y[14]
Rw_dec[15] => and_gate_32:and_map.y[15]
Rw_dec[16] => and_gate_32:and_map.y[16]
Rw_dec[17] => and_gate_32:and_map.y[17]
Rw_dec[18] => and_gate_32:and_map.y[18]
Rw_dec[19] => and_gate_32:and_map.y[19]
Rw_dec[20] => and_gate_32:and_map.y[20]
Rw_dec[21] => and_gate_32:and_map.y[21]
Rw_dec[22] => and_gate_32:and_map.y[22]
Rw_dec[23] => and_gate_32:and_map.y[23]
Rw_dec[24] => and_gate_32:and_map.y[24]
Rw_dec[25] => and_gate_32:and_map.y[25]
Rw_dec[26] => and_gate_32:and_map.y[26]
Rw_dec[27] => and_gate_32:and_map.y[27]
Rw_dec[28] => and_gate_32:and_map.y[28]
Rw_dec[29] => and_gate_32:and_map.y[29]
Rw_dec[30] => and_gate_32:and_map.y[30]
Rw_dec[31] => and_gate_32:and_map.y[31]
RegWr => mux_32:mux_map.sel
clk => dffr_a:dffr_map.clk
clk => dffr_a:dffr_map1.clk
clk => dffr_a:dffr_map2.clk
clk => dffr_a:dffr_map3.clk
clk => dffr_a:dffr_map4.clk
clk => dffr_a:dffr_map5.clk
clk => dffr_a:dffr_map6.clk
clk => dffr_a:dffr_map7.clk
clk => dffr_a:dffr_map8.clk
clk => dffr_a:dffr_map9.clk
clk => dffr_a:dffr_map0.clk
clk => dffr_a:dffr_mapq.clk
clk => dffr_a:dffr_mapw.clk
clk => dffr_a:dffr_mape.clk
clk => dffr_a:dffr_mapr.clk
clk => dffr_a:dffr_mapt.clk
clk => dffr_a:dffr_mapy.clk
clk => dffr_a:dffr_mapu.clk
clk => dffr_a:dffr_mapi.clk
clk => dffr_a:dffr_mapo.clk
clk => dffr_a:dffr_mapp.clk
clk => dffr_a:dffr_mapa.clk
clk => dffr_a:dffr_maps.clk
clk => dffr_a:dffr_mapd.clk
clk => dffr_a:dffr_mapf.clk
clk => dffr_a:dffr_mapg.clk
clk => dffr_a:dffr_maph.clk
clk => dffr_a:dffr_mapj.clk
clk => dffr_a:dffr_mapk.clk
clk => dffr_a:dffr_mapl.clk
clk => dffr_a:dffr_mapz.clk
clk => dffr_a:dffr_mapx.clk
outputs[0] <= dffr_a:dffr_map.q
outputs[1] <= dffr_a:dffr_map1.q
outputs[2] <= dffr_a:dffr_map2.q
outputs[3] <= dffr_a:dffr_map3.q
outputs[4] <= dffr_a:dffr_map4.q
outputs[5] <= dffr_a:dffr_map5.q
outputs[6] <= dffr_a:dffr_map6.q
outputs[7] <= dffr_a:dffr_map7.q
outputs[8] <= dffr_a:dffr_map8.q
outputs[9] <= dffr_a:dffr_map9.q
outputs[10] <= dffr_a:dffr_map0.q
outputs[11] <= dffr_a:dffr_mapq.q
outputs[12] <= dffr_a:dffr_mapw.q
outputs[13] <= dffr_a:dffr_mape.q
outputs[14] <= dffr_a:dffr_mapr.q
outputs[15] <= dffr_a:dffr_mapt.q
outputs[16] <= dffr_a:dffr_mapy.q
outputs[17] <= dffr_a:dffr_mapu.q
outputs[18] <= dffr_a:dffr_mapi.q
outputs[19] <= dffr_a:dffr_mapo.q
outputs[20] <= dffr_a:dffr_mapp.q
outputs[21] <= dffr_a:dffr_mapa.q
outputs[22] <= dffr_a:dffr_maps.q
outputs[23] <= dffr_a:dffr_mapd.q
outputs[24] <= dffr_a:dffr_mapf.q
outputs[25] <= dffr_a:dffr_mapg.q
outputs[26] <= dffr_a:dffr_maph.q
outputs[27] <= dffr_a:dffr_mapj.q
outputs[28] <= dffr_a:dffr_mapk.q
outputs[29] <= dffr_a:dffr_mapl.q
outputs[30] <= dffr_a:dffr_mapz.q
outputs[31] <= dffr_a:dffr_mapx.q


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|and_gate_32:and_map
x[0] => z.IN0
x[1] => z.IN0
x[2] => z.IN0
x[3] => z.IN0
x[4] => z.IN0
x[5] => z.IN0
x[6] => z.IN0
x[7] => z.IN0
x[8] => z.IN0
x[9] => z.IN0
x[10] => z.IN0
x[11] => z.IN0
x[12] => z.IN0
x[13] => z.IN0
x[14] => z.IN0
x[15] => z.IN0
x[16] => z.IN0
x[17] => z.IN0
x[18] => z.IN0
x[19] => z.IN0
x[20] => z.IN0
x[21] => z.IN0
x[22] => z.IN0
x[23] => z.IN0
x[24] => z.IN0
x[25] => z.IN0
x[26] => z.IN0
x[27] => z.IN0
x[28] => z.IN0
x[29] => z.IN0
x[30] => z.IN0
x[31] => z.IN0
y[0] => z.IN1
y[1] => z.IN1
y[2] => z.IN1
y[3] => z.IN1
y[4] => z.IN1
y[5] => z.IN1
y[6] => z.IN1
y[7] => z.IN1
y[8] => z.IN1
y[9] => z.IN1
y[10] => z.IN1
y[11] => z.IN1
y[12] => z.IN1
y[13] => z.IN1
y[14] => z.IN1
y[15] => z.IN1
y[16] => z.IN1
y[17] => z.IN1
y[18] => z.IN1
y[19] => z.IN1
y[20] => z.IN1
y[21] => z.IN1
y[22] => z.IN1
y[23] => z.IN1
y[24] => z.IN1
y[25] => z.IN1
y[26] => z.IN1
y[27] => z.IN1
y[28] => z.IN1
y[29] => z.IN1
y[30] => z.IN1
y[31] => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_map
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_map1
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_map2
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_map3
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_map4
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_map5
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_map6
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_map7
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_map8
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_map9
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_map0
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mapq
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mapw
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mape
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mapr
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mapt
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mapy
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mapu
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mapi
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mapo
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mapp
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mapa
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_maps
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mapd
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mapf
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mapg
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_maph
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mapj
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mapk
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mapl
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mapz
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|register_bitslice:reg_map|dffr_a:dffr_mapx
clk => q~reg0.CLK
arst => q~reg0.ACLR
arst => q.IN0
aload => q.IN1
adata => q~reg0.ADATA
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|reg_file:register|reg_file_bitslice:reg_map31|mux_32to1:m321_b|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|extender:sign_extend
x[0] => mux_32:mux_map.src0[0]
x[0] => mux_32:mux_map.src1[0]
x[1] => mux_32:mux_map.src0[1]
x[1] => mux_32:mux_map.src1[1]
x[2] => mux_32:mux_map.src0[2]
x[2] => mux_32:mux_map.src1[2]
x[3] => mux_32:mux_map.src0[3]
x[3] => mux_32:mux_map.src1[3]
x[4] => mux_32:mux_map.src0[4]
x[4] => mux_32:mux_map.src1[4]
x[5] => mux_32:mux_map.src0[5]
x[5] => mux_32:mux_map.src1[5]
x[6] => mux_32:mux_map.src0[6]
x[6] => mux_32:mux_map.src1[6]
x[7] => mux_32:mux_map.src0[7]
x[7] => mux_32:mux_map.src1[7]
x[8] => mux_32:mux_map.src0[8]
x[8] => mux_32:mux_map.src1[8]
x[9] => mux_32:mux_map.src0[9]
x[9] => mux_32:mux_map.src1[9]
x[10] => mux_32:mux_map.src0[10]
x[10] => mux_32:mux_map.src1[10]
x[11] => mux_32:mux_map.src0[11]
x[11] => mux_32:mux_map.src1[11]
x[12] => mux_32:mux_map.src0[12]
x[12] => mux_32:mux_map.src1[12]
x[13] => mux_32:mux_map.src0[13]
x[13] => mux_32:mux_map.src1[13]
x[14] => mux_32:mux_map.src0[14]
x[14] => mux_32:mux_map.src1[14]
x[15] => mux_32:mux_map.sel
x[15] => mux_32:mux_map.src0[15]
x[15] => mux_32:mux_map.src1[15]
z[0] <= mux_32:mux_map.z[0]
z[1] <= mux_32:mux_map.z[1]
z[2] <= mux_32:mux_map.z[2]
z[3] <= mux_32:mux_map.z[3]
z[4] <= mux_32:mux_map.z[4]
z[5] <= mux_32:mux_map.z[5]
z[6] <= mux_32:mux_map.z[6]
z[7] <= mux_32:mux_map.z[7]
z[8] <= mux_32:mux_map.z[8]
z[9] <= mux_32:mux_map.z[9]
z[10] <= mux_32:mux_map.z[10]
z[11] <= mux_32:mux_map.z[11]
z[12] <= mux_32:mux_map.z[12]
z[13] <= mux_32:mux_map.z[13]
z[14] <= mux_32:mux_map.z[14]
z[15] <= mux_32:mux_map.z[15]
z[16] <= mux_32:mux_map.z[16]
z[17] <= mux_32:mux_map.z[17]
z[18] <= mux_32:mux_map.z[18]
z[19] <= mux_32:mux_map.z[19]
z[20] <= mux_32:mux_map.z[20]
z[21] <= mux_32:mux_map.z[21]
z[22] <= mux_32:mux_map.z[22]
z[23] <= mux_32:mux_map.z[23]
z[24] <= mux_32:mux_map.z[24]
z[25] <= mux_32:mux_map.z[25]
z[26] <= mux_32:mux_map.z[26]
z[27] <= mux_32:mux_map.z[27]
z[28] <= mux_32:mux_map.z[28]
z[29] <= mux_32:mux_map.z[29]
z[30] <= mux_32:mux_map.z[30]
z[31] <= mux_32:mux_map.z[31]


|mips_cpu|extender:sign_extend|mux_32:mux_map
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|extender:sign_extend|mux_32:mux_map|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|mux_32:mux_before_alu
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|mux_32:mux_before_alu|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|alu_control_block:alu_ctrl
func[0] => func[0].IN1
func[1] => func[1].IN1
func[2] => func[2].IN1
func[3] => func[3].IN1
func[4] => ~NO_FANOUT~
alu_op[0] => alu_op[0].IN3
alu_op[1] => alu_op[1].IN4
alu_op[2] => ~NO_FANOUT~
alu_ctrl[0] <= and_gate:and1.z
alu_ctrl[1] <= and_gate:and2.z
alu_ctrl[2] <= or_gate:or3.z
alu_ctrl[3] <= and_gate:and4.z


|mips_cpu|alu_control_block:alu_ctrl|or_gate:or1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|alu_control_block:alu_ctrl|and_gate:and1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|alu_control_block:alu_ctrl|not_gate:not1
x => z.DATAIN
z <= x.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|alu_control_block:alu_ctrl|not_gate:not2
x => z.DATAIN
z <= x.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|alu_control_block:alu_ctrl|or_gate:or2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|alu_control_block:alu_ctrl|and_gate:and2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|alu_control_block:alu_ctrl|and_gate:and3
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|alu_control_block:alu_ctrl|or_gate:or3
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|alu_control_block:alu_ctrl|not_gate:not3
x => z.DATAIN
z <= x.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|alu_control_block:alu_ctrl|and_gate:and4
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block
ctrl[0] => mux8_1_32bit:mux_map32.sel[0]
ctrl[0] => mux8_1_1bit:mux_map_cout.sel[0]
ctrl[0] => mux8_1_1bit:mux_map_ze.sel[0]
ctrl[0] => mux8_1_1bit:mux_map_ovf.sel[0]
ctrl[1] => mux8_1_32bit:mux_map32.sel[1]
ctrl[1] => mux8_1_1bit:mux_map_cout.sel[1]
ctrl[1] => mux8_1_1bit:mux_map_ze.sel[1]
ctrl[1] => mux8_1_1bit:mux_map_ovf.sel[1]
ctrl[2] => mux8_1_32bit:mux_map32.sel[2]
ctrl[2] => mux8_1_1bit:mux_map_cout.sel[2]
ctrl[2] => mux8_1_1bit:mux_map_ze.sel[2]
ctrl[2] => mux8_1_1bit:mux_map_ovf.sel[2]
A[0] => full_adder_32bit:FA.x[0]
A[0] => full_adder_32bit:FA_u.x[0]
A[0] => SUB_32bit:SUB.x[0]
A[0] => and_32bit:and0.x[0]
A[0] => or_32bit:or0.x[0]
A[0] => SLT:slt_map.A[0]
A[0] => SLT_signed:slt_signed_map.A[0]
A[0] => sll_32bit:sll_map.x[0]
A[1] => full_adder_32bit:FA.x[1]
A[1] => full_adder_32bit:FA_u.x[1]
A[1] => SUB_32bit:SUB.x[1]
A[1] => and_32bit:and0.x[1]
A[1] => or_32bit:or0.x[1]
A[1] => SLT:slt_map.A[1]
A[1] => SLT_signed:slt_signed_map.A[1]
A[1] => sll_32bit:sll_map.x[1]
A[2] => full_adder_32bit:FA.x[2]
A[2] => full_adder_32bit:FA_u.x[2]
A[2] => SUB_32bit:SUB.x[2]
A[2] => and_32bit:and0.x[2]
A[2] => or_32bit:or0.x[2]
A[2] => SLT:slt_map.A[2]
A[2] => SLT_signed:slt_signed_map.A[2]
A[2] => sll_32bit:sll_map.x[2]
A[3] => full_adder_32bit:FA.x[3]
A[3] => full_adder_32bit:FA_u.x[3]
A[3] => SUB_32bit:SUB.x[3]
A[3] => and_32bit:and0.x[3]
A[3] => or_32bit:or0.x[3]
A[3] => SLT:slt_map.A[3]
A[3] => SLT_signed:slt_signed_map.A[3]
A[3] => sll_32bit:sll_map.x[3]
A[4] => full_adder_32bit:FA.x[4]
A[4] => full_adder_32bit:FA_u.x[4]
A[4] => SUB_32bit:SUB.x[4]
A[4] => and_32bit:and0.x[4]
A[4] => or_32bit:or0.x[4]
A[4] => SLT:slt_map.A[4]
A[4] => SLT_signed:slt_signed_map.A[4]
A[4] => sll_32bit:sll_map.x[4]
A[5] => full_adder_32bit:FA.x[5]
A[5] => full_adder_32bit:FA_u.x[5]
A[5] => SUB_32bit:SUB.x[5]
A[5] => and_32bit:and0.x[5]
A[5] => or_32bit:or0.x[5]
A[5] => SLT:slt_map.A[5]
A[5] => SLT_signed:slt_signed_map.A[5]
A[5] => sll_32bit:sll_map.x[5]
A[6] => full_adder_32bit:FA.x[6]
A[6] => full_adder_32bit:FA_u.x[6]
A[6] => SUB_32bit:SUB.x[6]
A[6] => and_32bit:and0.x[6]
A[6] => or_32bit:or0.x[6]
A[6] => SLT:slt_map.A[6]
A[6] => SLT_signed:slt_signed_map.A[6]
A[6] => sll_32bit:sll_map.x[6]
A[7] => full_adder_32bit:FA.x[7]
A[7] => full_adder_32bit:FA_u.x[7]
A[7] => SUB_32bit:SUB.x[7]
A[7] => and_32bit:and0.x[7]
A[7] => or_32bit:or0.x[7]
A[7] => SLT:slt_map.A[7]
A[7] => SLT_signed:slt_signed_map.A[7]
A[7] => sll_32bit:sll_map.x[7]
A[8] => full_adder_32bit:FA.x[8]
A[8] => full_adder_32bit:FA_u.x[8]
A[8] => SUB_32bit:SUB.x[8]
A[8] => and_32bit:and0.x[8]
A[8] => or_32bit:or0.x[8]
A[8] => SLT:slt_map.A[8]
A[8] => SLT_signed:slt_signed_map.A[8]
A[8] => sll_32bit:sll_map.x[8]
A[9] => full_adder_32bit:FA.x[9]
A[9] => full_adder_32bit:FA_u.x[9]
A[9] => SUB_32bit:SUB.x[9]
A[9] => and_32bit:and0.x[9]
A[9] => or_32bit:or0.x[9]
A[9] => SLT:slt_map.A[9]
A[9] => SLT_signed:slt_signed_map.A[9]
A[9] => sll_32bit:sll_map.x[9]
A[10] => full_adder_32bit:FA.x[10]
A[10] => full_adder_32bit:FA_u.x[10]
A[10] => SUB_32bit:SUB.x[10]
A[10] => and_32bit:and0.x[10]
A[10] => or_32bit:or0.x[10]
A[10] => SLT:slt_map.A[10]
A[10] => SLT_signed:slt_signed_map.A[10]
A[10] => sll_32bit:sll_map.x[10]
A[11] => full_adder_32bit:FA.x[11]
A[11] => full_adder_32bit:FA_u.x[11]
A[11] => SUB_32bit:SUB.x[11]
A[11] => and_32bit:and0.x[11]
A[11] => or_32bit:or0.x[11]
A[11] => SLT:slt_map.A[11]
A[11] => SLT_signed:slt_signed_map.A[11]
A[11] => sll_32bit:sll_map.x[11]
A[12] => full_adder_32bit:FA.x[12]
A[12] => full_adder_32bit:FA_u.x[12]
A[12] => SUB_32bit:SUB.x[12]
A[12] => and_32bit:and0.x[12]
A[12] => or_32bit:or0.x[12]
A[12] => SLT:slt_map.A[12]
A[12] => SLT_signed:slt_signed_map.A[12]
A[12] => sll_32bit:sll_map.x[12]
A[13] => full_adder_32bit:FA.x[13]
A[13] => full_adder_32bit:FA_u.x[13]
A[13] => SUB_32bit:SUB.x[13]
A[13] => and_32bit:and0.x[13]
A[13] => or_32bit:or0.x[13]
A[13] => SLT:slt_map.A[13]
A[13] => SLT_signed:slt_signed_map.A[13]
A[13] => sll_32bit:sll_map.x[13]
A[14] => full_adder_32bit:FA.x[14]
A[14] => full_adder_32bit:FA_u.x[14]
A[14] => SUB_32bit:SUB.x[14]
A[14] => and_32bit:and0.x[14]
A[14] => or_32bit:or0.x[14]
A[14] => SLT:slt_map.A[14]
A[14] => SLT_signed:slt_signed_map.A[14]
A[14] => sll_32bit:sll_map.x[14]
A[15] => full_adder_32bit:FA.x[15]
A[15] => full_adder_32bit:FA_u.x[15]
A[15] => SUB_32bit:SUB.x[15]
A[15] => and_32bit:and0.x[15]
A[15] => or_32bit:or0.x[15]
A[15] => SLT:slt_map.A[15]
A[15] => SLT_signed:slt_signed_map.A[15]
A[15] => sll_32bit:sll_map.x[15]
A[16] => full_adder_32bit:FA.x[16]
A[16] => full_adder_32bit:FA_u.x[16]
A[16] => SUB_32bit:SUB.x[16]
A[16] => and_32bit:and0.x[16]
A[16] => or_32bit:or0.x[16]
A[16] => SLT:slt_map.A[16]
A[16] => SLT_signed:slt_signed_map.A[16]
A[16] => sll_32bit:sll_map.x[16]
A[17] => full_adder_32bit:FA.x[17]
A[17] => full_adder_32bit:FA_u.x[17]
A[17] => SUB_32bit:SUB.x[17]
A[17] => and_32bit:and0.x[17]
A[17] => or_32bit:or0.x[17]
A[17] => SLT:slt_map.A[17]
A[17] => SLT_signed:slt_signed_map.A[17]
A[17] => sll_32bit:sll_map.x[17]
A[18] => full_adder_32bit:FA.x[18]
A[18] => full_adder_32bit:FA_u.x[18]
A[18] => SUB_32bit:SUB.x[18]
A[18] => and_32bit:and0.x[18]
A[18] => or_32bit:or0.x[18]
A[18] => SLT:slt_map.A[18]
A[18] => SLT_signed:slt_signed_map.A[18]
A[18] => sll_32bit:sll_map.x[18]
A[19] => full_adder_32bit:FA.x[19]
A[19] => full_adder_32bit:FA_u.x[19]
A[19] => SUB_32bit:SUB.x[19]
A[19] => and_32bit:and0.x[19]
A[19] => or_32bit:or0.x[19]
A[19] => SLT:slt_map.A[19]
A[19] => SLT_signed:slt_signed_map.A[19]
A[19] => sll_32bit:sll_map.x[19]
A[20] => full_adder_32bit:FA.x[20]
A[20] => full_adder_32bit:FA_u.x[20]
A[20] => SUB_32bit:SUB.x[20]
A[20] => and_32bit:and0.x[20]
A[20] => or_32bit:or0.x[20]
A[20] => SLT:slt_map.A[20]
A[20] => SLT_signed:slt_signed_map.A[20]
A[20] => sll_32bit:sll_map.x[20]
A[21] => full_adder_32bit:FA.x[21]
A[21] => full_adder_32bit:FA_u.x[21]
A[21] => SUB_32bit:SUB.x[21]
A[21] => and_32bit:and0.x[21]
A[21] => or_32bit:or0.x[21]
A[21] => SLT:slt_map.A[21]
A[21] => SLT_signed:slt_signed_map.A[21]
A[21] => sll_32bit:sll_map.x[21]
A[22] => full_adder_32bit:FA.x[22]
A[22] => full_adder_32bit:FA_u.x[22]
A[22] => SUB_32bit:SUB.x[22]
A[22] => and_32bit:and0.x[22]
A[22] => or_32bit:or0.x[22]
A[22] => SLT:slt_map.A[22]
A[22] => SLT_signed:slt_signed_map.A[22]
A[22] => sll_32bit:sll_map.x[22]
A[23] => full_adder_32bit:FA.x[23]
A[23] => full_adder_32bit:FA_u.x[23]
A[23] => SUB_32bit:SUB.x[23]
A[23] => and_32bit:and0.x[23]
A[23] => or_32bit:or0.x[23]
A[23] => SLT:slt_map.A[23]
A[23] => SLT_signed:slt_signed_map.A[23]
A[23] => sll_32bit:sll_map.x[23]
A[24] => full_adder_32bit:FA.x[24]
A[24] => full_adder_32bit:FA_u.x[24]
A[24] => SUB_32bit:SUB.x[24]
A[24] => and_32bit:and0.x[24]
A[24] => or_32bit:or0.x[24]
A[24] => SLT:slt_map.A[24]
A[24] => SLT_signed:slt_signed_map.A[24]
A[24] => sll_32bit:sll_map.x[24]
A[25] => full_adder_32bit:FA.x[25]
A[25] => full_adder_32bit:FA_u.x[25]
A[25] => SUB_32bit:SUB.x[25]
A[25] => and_32bit:and0.x[25]
A[25] => or_32bit:or0.x[25]
A[25] => SLT:slt_map.A[25]
A[25] => SLT_signed:slt_signed_map.A[25]
A[25] => sll_32bit:sll_map.x[25]
A[26] => full_adder_32bit:FA.x[26]
A[26] => full_adder_32bit:FA_u.x[26]
A[26] => SUB_32bit:SUB.x[26]
A[26] => and_32bit:and0.x[26]
A[26] => or_32bit:or0.x[26]
A[26] => SLT:slt_map.A[26]
A[26] => SLT_signed:slt_signed_map.A[26]
A[26] => sll_32bit:sll_map.x[26]
A[27] => full_adder_32bit:FA.x[27]
A[27] => full_adder_32bit:FA_u.x[27]
A[27] => SUB_32bit:SUB.x[27]
A[27] => and_32bit:and0.x[27]
A[27] => or_32bit:or0.x[27]
A[27] => SLT:slt_map.A[27]
A[27] => SLT_signed:slt_signed_map.A[27]
A[27] => sll_32bit:sll_map.x[27]
A[28] => full_adder_32bit:FA.x[28]
A[28] => full_adder_32bit:FA_u.x[28]
A[28] => SUB_32bit:SUB.x[28]
A[28] => and_32bit:and0.x[28]
A[28] => or_32bit:or0.x[28]
A[28] => SLT:slt_map.A[28]
A[28] => SLT_signed:slt_signed_map.A[28]
A[28] => sll_32bit:sll_map.x[28]
A[29] => full_adder_32bit:FA.x[29]
A[29] => full_adder_32bit:FA_u.x[29]
A[29] => SUB_32bit:SUB.x[29]
A[29] => and_32bit:and0.x[29]
A[29] => or_32bit:or0.x[29]
A[29] => SLT:slt_map.A[29]
A[29] => SLT_signed:slt_signed_map.A[29]
A[29] => sll_32bit:sll_map.x[29]
A[30] => full_adder_32bit:FA.x[30]
A[30] => full_adder_32bit:FA_u.x[30]
A[30] => SUB_32bit:SUB.x[30]
A[30] => and_32bit:and0.x[30]
A[30] => or_32bit:or0.x[30]
A[30] => SLT:slt_map.A[30]
A[30] => SLT_signed:slt_signed_map.A[30]
A[30] => sll_32bit:sll_map.x[30]
A[31] => full_adder_32bit:FA.x[31]
A[31] => full_adder_32bit:FA_u.x[31]
A[31] => SUB_32bit:SUB.x[31]
A[31] => and_32bit:and0.x[31]
A[31] => or_32bit:or0.x[31]
A[31] => SLT:slt_map.A[31]
A[31] => SLT_signed:slt_signed_map.A[31]
A[31] => sll_32bit:sll_map.x[31]
B[0] => full_adder_32bit:FA.y[0]
B[0] => full_adder_32bit:FA_u.y[0]
B[0] => SUB_32bit:SUB.y[0]
B[0] => and_32bit:and0.y[0]
B[0] => or_32bit:or0.y[0]
B[0] => SLT:slt_map.B[0]
B[0] => SLT_signed:slt_signed_map.B[0]
B[1] => full_adder_32bit:FA.y[1]
B[1] => full_adder_32bit:FA_u.y[1]
B[1] => SUB_32bit:SUB.y[1]
B[1] => and_32bit:and0.y[1]
B[1] => or_32bit:or0.y[1]
B[1] => SLT:slt_map.B[1]
B[1] => SLT_signed:slt_signed_map.B[1]
B[2] => full_adder_32bit:FA.y[2]
B[2] => full_adder_32bit:FA_u.y[2]
B[2] => SUB_32bit:SUB.y[2]
B[2] => and_32bit:and0.y[2]
B[2] => or_32bit:or0.y[2]
B[2] => SLT:slt_map.B[2]
B[2] => SLT_signed:slt_signed_map.B[2]
B[3] => full_adder_32bit:FA.y[3]
B[3] => full_adder_32bit:FA_u.y[3]
B[3] => SUB_32bit:SUB.y[3]
B[3] => and_32bit:and0.y[3]
B[3] => or_32bit:or0.y[3]
B[3] => SLT:slt_map.B[3]
B[3] => SLT_signed:slt_signed_map.B[3]
B[4] => full_adder_32bit:FA.y[4]
B[4] => full_adder_32bit:FA_u.y[4]
B[4] => SUB_32bit:SUB.y[4]
B[4] => and_32bit:and0.y[4]
B[4] => or_32bit:or0.y[4]
B[4] => SLT:slt_map.B[4]
B[4] => SLT_signed:slt_signed_map.B[4]
B[5] => full_adder_32bit:FA.y[5]
B[5] => full_adder_32bit:FA_u.y[5]
B[5] => SUB_32bit:SUB.y[5]
B[5] => and_32bit:and0.y[5]
B[5] => or_32bit:or0.y[5]
B[5] => SLT:slt_map.B[5]
B[5] => SLT_signed:slt_signed_map.B[5]
B[6] => full_adder_32bit:FA.y[6]
B[6] => full_adder_32bit:FA_u.y[6]
B[6] => SUB_32bit:SUB.y[6]
B[6] => and_32bit:and0.y[6]
B[6] => or_32bit:or0.y[6]
B[6] => SLT:slt_map.B[6]
B[6] => SLT_signed:slt_signed_map.B[6]
B[7] => full_adder_32bit:FA.y[7]
B[7] => full_adder_32bit:FA_u.y[7]
B[7] => SUB_32bit:SUB.y[7]
B[7] => and_32bit:and0.y[7]
B[7] => or_32bit:or0.y[7]
B[7] => SLT:slt_map.B[7]
B[7] => SLT_signed:slt_signed_map.B[7]
B[8] => full_adder_32bit:FA.y[8]
B[8] => full_adder_32bit:FA_u.y[8]
B[8] => SUB_32bit:SUB.y[8]
B[8] => and_32bit:and0.y[8]
B[8] => or_32bit:or0.y[8]
B[8] => SLT:slt_map.B[8]
B[8] => SLT_signed:slt_signed_map.B[8]
B[9] => full_adder_32bit:FA.y[9]
B[9] => full_adder_32bit:FA_u.y[9]
B[9] => SUB_32bit:SUB.y[9]
B[9] => and_32bit:and0.y[9]
B[9] => or_32bit:or0.y[9]
B[9] => SLT:slt_map.B[9]
B[9] => SLT_signed:slt_signed_map.B[9]
B[10] => full_adder_32bit:FA.y[10]
B[10] => full_adder_32bit:FA_u.y[10]
B[10] => SUB_32bit:SUB.y[10]
B[10] => and_32bit:and0.y[10]
B[10] => or_32bit:or0.y[10]
B[10] => SLT:slt_map.B[10]
B[10] => SLT_signed:slt_signed_map.B[10]
B[11] => full_adder_32bit:FA.y[11]
B[11] => full_adder_32bit:FA_u.y[11]
B[11] => SUB_32bit:SUB.y[11]
B[11] => and_32bit:and0.y[11]
B[11] => or_32bit:or0.y[11]
B[11] => SLT:slt_map.B[11]
B[11] => SLT_signed:slt_signed_map.B[11]
B[12] => full_adder_32bit:FA.y[12]
B[12] => full_adder_32bit:FA_u.y[12]
B[12] => SUB_32bit:SUB.y[12]
B[12] => and_32bit:and0.y[12]
B[12] => or_32bit:or0.y[12]
B[12] => SLT:slt_map.B[12]
B[12] => SLT_signed:slt_signed_map.B[12]
B[13] => full_adder_32bit:FA.y[13]
B[13] => full_adder_32bit:FA_u.y[13]
B[13] => SUB_32bit:SUB.y[13]
B[13] => and_32bit:and0.y[13]
B[13] => or_32bit:or0.y[13]
B[13] => SLT:slt_map.B[13]
B[13] => SLT_signed:slt_signed_map.B[13]
B[14] => full_adder_32bit:FA.y[14]
B[14] => full_adder_32bit:FA_u.y[14]
B[14] => SUB_32bit:SUB.y[14]
B[14] => and_32bit:and0.y[14]
B[14] => or_32bit:or0.y[14]
B[14] => SLT:slt_map.B[14]
B[14] => SLT_signed:slt_signed_map.B[14]
B[15] => full_adder_32bit:FA.y[15]
B[15] => full_adder_32bit:FA_u.y[15]
B[15] => SUB_32bit:SUB.y[15]
B[15] => and_32bit:and0.y[15]
B[15] => or_32bit:or0.y[15]
B[15] => SLT:slt_map.B[15]
B[15] => SLT_signed:slt_signed_map.B[15]
B[16] => full_adder_32bit:FA.y[16]
B[16] => full_adder_32bit:FA_u.y[16]
B[16] => SUB_32bit:SUB.y[16]
B[16] => and_32bit:and0.y[16]
B[16] => or_32bit:or0.y[16]
B[16] => SLT:slt_map.B[16]
B[16] => SLT_signed:slt_signed_map.B[16]
B[17] => full_adder_32bit:FA.y[17]
B[17] => full_adder_32bit:FA_u.y[17]
B[17] => SUB_32bit:SUB.y[17]
B[17] => and_32bit:and0.y[17]
B[17] => or_32bit:or0.y[17]
B[17] => SLT:slt_map.B[17]
B[17] => SLT_signed:slt_signed_map.B[17]
B[18] => full_adder_32bit:FA.y[18]
B[18] => full_adder_32bit:FA_u.y[18]
B[18] => SUB_32bit:SUB.y[18]
B[18] => and_32bit:and0.y[18]
B[18] => or_32bit:or0.y[18]
B[18] => SLT:slt_map.B[18]
B[18] => SLT_signed:slt_signed_map.B[18]
B[19] => full_adder_32bit:FA.y[19]
B[19] => full_adder_32bit:FA_u.y[19]
B[19] => SUB_32bit:SUB.y[19]
B[19] => and_32bit:and0.y[19]
B[19] => or_32bit:or0.y[19]
B[19] => SLT:slt_map.B[19]
B[19] => SLT_signed:slt_signed_map.B[19]
B[20] => full_adder_32bit:FA.y[20]
B[20] => full_adder_32bit:FA_u.y[20]
B[20] => SUB_32bit:SUB.y[20]
B[20] => and_32bit:and0.y[20]
B[20] => or_32bit:or0.y[20]
B[20] => SLT:slt_map.B[20]
B[20] => SLT_signed:slt_signed_map.B[20]
B[21] => full_adder_32bit:FA.y[21]
B[21] => full_adder_32bit:FA_u.y[21]
B[21] => SUB_32bit:SUB.y[21]
B[21] => and_32bit:and0.y[21]
B[21] => or_32bit:or0.y[21]
B[21] => SLT:slt_map.B[21]
B[21] => SLT_signed:slt_signed_map.B[21]
B[22] => full_adder_32bit:FA.y[22]
B[22] => full_adder_32bit:FA_u.y[22]
B[22] => SUB_32bit:SUB.y[22]
B[22] => and_32bit:and0.y[22]
B[22] => or_32bit:or0.y[22]
B[22] => SLT:slt_map.B[22]
B[22] => SLT_signed:slt_signed_map.B[22]
B[23] => full_adder_32bit:FA.y[23]
B[23] => full_adder_32bit:FA_u.y[23]
B[23] => SUB_32bit:SUB.y[23]
B[23] => and_32bit:and0.y[23]
B[23] => or_32bit:or0.y[23]
B[23] => SLT:slt_map.B[23]
B[23] => SLT_signed:slt_signed_map.B[23]
B[24] => full_adder_32bit:FA.y[24]
B[24] => full_adder_32bit:FA_u.y[24]
B[24] => SUB_32bit:SUB.y[24]
B[24] => and_32bit:and0.y[24]
B[24] => or_32bit:or0.y[24]
B[24] => SLT:slt_map.B[24]
B[24] => SLT_signed:slt_signed_map.B[24]
B[25] => full_adder_32bit:FA.y[25]
B[25] => full_adder_32bit:FA_u.y[25]
B[25] => SUB_32bit:SUB.y[25]
B[25] => and_32bit:and0.y[25]
B[25] => or_32bit:or0.y[25]
B[25] => SLT:slt_map.B[25]
B[25] => SLT_signed:slt_signed_map.B[25]
B[26] => full_adder_32bit:FA.y[26]
B[26] => full_adder_32bit:FA_u.y[26]
B[26] => SUB_32bit:SUB.y[26]
B[26] => and_32bit:and0.y[26]
B[26] => or_32bit:or0.y[26]
B[26] => SLT:slt_map.B[26]
B[26] => SLT_signed:slt_signed_map.B[26]
B[27] => full_adder_32bit:FA.y[27]
B[27] => full_adder_32bit:FA_u.y[27]
B[27] => SUB_32bit:SUB.y[27]
B[27] => and_32bit:and0.y[27]
B[27] => or_32bit:or0.y[27]
B[27] => SLT:slt_map.B[27]
B[27] => SLT_signed:slt_signed_map.B[27]
B[28] => full_adder_32bit:FA.y[28]
B[28] => full_adder_32bit:FA_u.y[28]
B[28] => SUB_32bit:SUB.y[28]
B[28] => and_32bit:and0.y[28]
B[28] => or_32bit:or0.y[28]
B[28] => SLT:slt_map.B[28]
B[28] => SLT_signed:slt_signed_map.B[28]
B[29] => full_adder_32bit:FA.y[29]
B[29] => full_adder_32bit:FA_u.y[29]
B[29] => SUB_32bit:SUB.y[29]
B[29] => and_32bit:and0.y[29]
B[29] => or_32bit:or0.y[29]
B[29] => SLT:slt_map.B[29]
B[29] => SLT_signed:slt_signed_map.B[29]
B[30] => full_adder_32bit:FA.y[30]
B[30] => full_adder_32bit:FA_u.y[30]
B[30] => SUB_32bit:SUB.y[30]
B[30] => and_32bit:and0.y[30]
B[30] => or_32bit:or0.y[30]
B[30] => SLT:slt_map.B[30]
B[30] => SLT_signed:slt_signed_map.B[30]
B[31] => full_adder_32bit:FA.y[31]
B[31] => full_adder_32bit:FA_u.y[31]
B[31] => SUB_32bit:SUB.y[31]
B[31] => and_32bit:and0.y[31]
B[31] => or_32bit:or0.y[31]
B[31] => SLT:slt_map.B[31]
B[31] => SLT_signed:slt_signed_map.B[31]
shamt[0] => sll_32bit:sll_map.shift[0]
shamt[1] => sll_32bit:sll_map.shift[1]
shamt[2] => sll_32bit:sll_map.shift[2]
shamt[3] => sll_32bit:sll_map.shift[3]
shamt[4] => sll_32bit:sll_map.shift[4]
cout <= mux8_1_1bit:mux_map_cout.z
ovf <= mux8_1_1bit:mux_map_ovf.z
ze <= mux8_1_1bit:mux_map_ze.z
R[0] <= mux8_1_32bit:mux_map32.z[0]
R[1] <= mux8_1_32bit:mux_map32.z[1]
R[2] <= mux8_1_32bit:mux_map32.z[2]
R[3] <= mux8_1_32bit:mux_map32.z[3]
R[4] <= mux8_1_32bit:mux_map32.z[4]
R[5] <= mux8_1_32bit:mux_map32.z[5]
R[6] <= mux8_1_32bit:mux_map32.z[6]
R[7] <= mux8_1_32bit:mux_map32.z[7]
R[8] <= mux8_1_32bit:mux_map32.z[8]
R[9] <= mux8_1_32bit:mux_map32.z[9]
R[10] <= mux8_1_32bit:mux_map32.z[10]
R[11] <= mux8_1_32bit:mux_map32.z[11]
R[12] <= mux8_1_32bit:mux_map32.z[12]
R[13] <= mux8_1_32bit:mux_map32.z[13]
R[14] <= mux8_1_32bit:mux_map32.z[14]
R[15] <= mux8_1_32bit:mux_map32.z[15]
R[16] <= mux8_1_32bit:mux_map32.z[16]
R[17] <= mux8_1_32bit:mux_map32.z[17]
R[18] <= mux8_1_32bit:mux_map32.z[18]
R[19] <= mux8_1_32bit:mux_map32.z[19]
R[20] <= mux8_1_32bit:mux_map32.z[20]
R[21] <= mux8_1_32bit:mux_map32.z[21]
R[22] <= mux8_1_32bit:mux_map32.z[22]
R[23] <= mux8_1_32bit:mux_map32.z[23]
R[24] <= mux8_1_32bit:mux_map32.z[24]
R[25] <= mux8_1_32bit:mux_map32.z[25]
R[26] <= mux8_1_32bit:mux_map32.z[26]
R[27] <= mux8_1_32bit:mux_map32.z[27]
R[28] <= mux8_1_32bit:mux_map32.z[28]
R[29] <= mux8_1_32bit:mux_map32.z[29]
R[30] <= mux8_1_32bit:mux_map32.z[30]
R[31] <= mux8_1_32bit:mux_map32.z[31]


|mips_cpu|ALU:alu_block|full_adder_32bit:FA
x[0] => full_adder_1bit:FA0.x
x[1] => full_adder_1bit:FA1.x
x[2] => full_adder_1bit:FA2.x
x[3] => full_adder_1bit:FA3.x
x[4] => full_adder_1bit:FA4.x
x[5] => full_adder_1bit:FA5.x
x[6] => full_adder_1bit:S6.x
x[7] => full_adder_1bit:FA7.x
x[8] => full_adder_1bit:FA8.x
x[9] => full_adder_1bit:FA9.x
x[10] => full_adder_1bit:FA10.x
x[11] => full_adder_1bit:FA11.x
x[12] => full_adder_1bit:FA12.x
x[13] => full_adder_1bit:FA13.x
x[14] => full_adder_1bit:FA14.x
x[15] => full_adder_1bit:FA15.x
x[16] => full_adder_1bit:FA16.x
x[17] => full_adder_1bit:FA17.x
x[18] => full_adder_1bit:FA18.x
x[19] => full_adder_1bit:FA19.x
x[20] => full_adder_1bit:FA20.x
x[21] => full_adder_1bit:FA21.x
x[22] => full_adder_1bit:FA22.x
x[23] => full_adder_1bit:FA23.x
x[24] => full_adder_1bit:FA24.x
x[25] => full_adder_1bit:FA25.x
x[26] => full_adder_1bit:FA26.x
x[27] => full_adder_1bit:FA27.x
x[28] => full_adder_1bit:FA28.x
x[29] => full_adder_1bit:FA29.x
x[30] => full_adder_1bit:FA30.x
x[31] => full_adder_1bit:FA31.x
y[0] => full_adder_1bit:FA0.y
y[1] => full_adder_1bit:FA1.y
y[2] => full_adder_1bit:FA2.y
y[3] => full_adder_1bit:FA3.y
y[4] => full_adder_1bit:FA4.y
y[5] => full_adder_1bit:FA5.y
y[6] => full_adder_1bit:S6.y
y[7] => full_adder_1bit:FA7.y
y[8] => full_adder_1bit:FA8.y
y[9] => full_adder_1bit:FA9.y
y[10] => full_adder_1bit:FA10.y
y[11] => full_adder_1bit:FA11.y
y[12] => full_adder_1bit:FA12.y
y[13] => full_adder_1bit:FA13.y
y[14] => full_adder_1bit:FA14.y
y[15] => full_adder_1bit:FA15.y
y[16] => full_adder_1bit:FA16.y
y[17] => full_adder_1bit:FA17.y
y[18] => full_adder_1bit:FA18.y
y[19] => full_adder_1bit:FA19.y
y[20] => full_adder_1bit:FA20.y
y[21] => full_adder_1bit:FA21.y
y[22] => full_adder_1bit:FA22.y
y[23] => full_adder_1bit:FA23.y
y[24] => full_adder_1bit:FA24.y
y[25] => full_adder_1bit:FA25.y
y[26] => full_adder_1bit:FA26.y
y[27] => full_adder_1bit:FA27.y
y[28] => full_adder_1bit:FA28.y
y[29] => full_adder_1bit:FA29.y
y[30] => full_adder_1bit:FA30.y
y[31] => full_adder_1bit:FA31.y
cin => full_adder_1bit:FA0.c
z[0] <= full_adder_1bit:FA0.z
z[1] <= full_adder_1bit:FA1.z
z[2] <= full_adder_1bit:FA2.z
z[3] <= full_adder_1bit:FA3.z
z[4] <= full_adder_1bit:FA4.z
z[5] <= full_adder_1bit:FA5.z
z[6] <= full_adder_1bit:S6.z
z[7] <= full_adder_1bit:FA7.z
z[8] <= full_adder_1bit:FA8.z
z[9] <= full_adder_1bit:FA9.z
z[10] <= full_adder_1bit:FA10.z
z[11] <= full_adder_1bit:FA11.z
z[12] <= full_adder_1bit:FA12.z
z[13] <= full_adder_1bit:FA13.z
z[14] <= full_adder_1bit:FA14.z
z[15] <= full_adder_1bit:FA15.z
z[16] <= full_adder_1bit:FA16.z
z[17] <= full_adder_1bit:FA17.z
z[18] <= full_adder_1bit:FA18.z
z[19] <= full_adder_1bit:FA19.z
z[20] <= full_adder_1bit:FA20.z
z[21] <= full_adder_1bit:FA21.z
z[22] <= full_adder_1bit:FA22.z
z[23] <= full_adder_1bit:FA23.z
z[24] <= full_adder_1bit:FA24.z
z[25] <= full_adder_1bit:FA25.z
z[26] <= full_adder_1bit:FA26.z
z[27] <= full_adder_1bit:FA27.z
z[28] <= full_adder_1bit:FA28.z
z[29] <= full_adder_1bit:FA29.z
z[30] <= full_adder_1bit:FA30.z
z[31] <= full_adder_1bit:FA31.z
cout <= full_adder_1bit:FA31.cout
ovf <= xor_gate:xor32_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA1
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA1|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA1|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA1|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA1|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA1|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA2
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA2|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA2|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA2|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA2|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA2|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA3
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA3|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA3|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA3|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA3|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA3|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA4
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA4|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA4|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA4|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA4|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA4|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA5
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA5|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA5|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA5|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA5|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA5|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:S6
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:S6|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:S6|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:S6|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:S6|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:S6|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA7
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA7|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA7|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA7|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA7|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA7|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA8
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA8|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA8|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA8|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA8|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA8|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA9
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA9|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA9|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA9|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA9|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA9|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA10
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA10|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA10|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA10|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA10|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA10|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA11
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA11|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA11|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA11|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA11|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA11|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA12
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA12|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA12|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA12|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA12|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA12|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA13
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA13|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA13|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA13|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA13|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA13|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA14
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA14|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA14|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA14|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA14|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA14|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA15
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA15|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA15|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA15|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA15|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA15|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA16
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA16|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA16|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA16|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA16|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA16|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA17
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA17|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA17|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA17|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA17|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA17|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA18
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA18|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA18|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA18|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA18|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA18|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA19
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA19|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA19|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA19|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA19|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA19|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA20
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA20|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA20|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA20|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA20|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA20|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA21
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA21|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA21|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA21|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA21|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA21|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA22
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA22|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA22|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA22|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA22|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA22|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA23
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA23|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA23|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA23|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA23|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA23|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA24
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA24|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA24|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA24|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA24|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA24|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA25
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA25|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA25|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA25|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA25|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA25|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA26
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA26|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA26|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA26|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA26|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA26|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA27
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA27|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA27|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA27|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA27|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA27|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA28
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA28|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA28|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA28|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA28|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA28|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA29
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA29|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA29|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA29|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA29|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA29|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA30
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA30|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA30|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA30|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA30|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA30|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA31
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA31|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA31|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA31|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA31|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|full_adder_1bit:FA31|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA|xor_gate:xor32_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0
or_in[0] => or_gate:or0_map.x
or_in[1] => or_gate:or0_map.y
or_in[2] => or_gate:or1_map.x
or_in[3] => or_gate:or1_map.y
or_in[4] => or_gate:or2_map.x
or_in[5] => or_gate:or2_map.y
or_in[6] => or_gate:or3_map.x
or_in[7] => or_gate:or3_map.y
or_in[8] => or_gate:or4_map.x
or_in[9] => or_gate:or4_map.y
or_in[10] => or_gate:or5_map.x
or_in[11] => or_gate:or5_map.y
or_in[12] => or_gate:or6_map.x
or_in[13] => or_gate:or6_map.y
or_in[14] => or_gate:or7_map.x
or_in[15] => or_gate:or7_map.y
or_in[16] => or_gate:or8_map.x
or_in[17] => or_gate:or8_map.y
or_in[18] => or_gate:or9_map.x
or_in[19] => or_gate:or9_map.y
or_in[20] => or_gate:or10_map.x
or_in[21] => or_gate:or10_map.y
or_in[22] => or_gate:or11_map.x
or_in[23] => or_gate:or11_map.y
or_in[24] => or_gate:or12_map.x
or_in[25] => or_gate:or12_map.y
or_in[26] => or_gate:or13_map.x
or_in[27] => or_gate:or13_map.y
or_in[28] => or_gate:or14_map.x
or_in[29] => or_gate:or14_map.y
or_in[30] => or_gate:or15_map.x
or_in[31] => or_gate:or15_map.y
nor_out <= xor_gate:xor0_map.z


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or2_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or3_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or4_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or5_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or6_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or7_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or8_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or9_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or10_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or11_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or12_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or13_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or14_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or15_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or16_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or17_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or18_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or19_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or20_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or21_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or22_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or23_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or24_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or25_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or26_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or27_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or28_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or29_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|or_gate:or30_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u
x[0] => full_adder_1bit:FA0.x
x[1] => full_adder_1bit:FA1.x
x[2] => full_adder_1bit:FA2.x
x[3] => full_adder_1bit:FA3.x
x[4] => full_adder_1bit:FA4.x
x[5] => full_adder_1bit:FA5.x
x[6] => full_adder_1bit:S6.x
x[7] => full_adder_1bit:FA7.x
x[8] => full_adder_1bit:FA8.x
x[9] => full_adder_1bit:FA9.x
x[10] => full_adder_1bit:FA10.x
x[11] => full_adder_1bit:FA11.x
x[12] => full_adder_1bit:FA12.x
x[13] => full_adder_1bit:FA13.x
x[14] => full_adder_1bit:FA14.x
x[15] => full_adder_1bit:FA15.x
x[16] => full_adder_1bit:FA16.x
x[17] => full_adder_1bit:FA17.x
x[18] => full_adder_1bit:FA18.x
x[19] => full_adder_1bit:FA19.x
x[20] => full_adder_1bit:FA20.x
x[21] => full_adder_1bit:FA21.x
x[22] => full_adder_1bit:FA22.x
x[23] => full_adder_1bit:FA23.x
x[24] => full_adder_1bit:FA24.x
x[25] => full_adder_1bit:FA25.x
x[26] => full_adder_1bit:FA26.x
x[27] => full_adder_1bit:FA27.x
x[28] => full_adder_1bit:FA28.x
x[29] => full_adder_1bit:FA29.x
x[30] => full_adder_1bit:FA30.x
x[31] => full_adder_1bit:FA31.x
y[0] => full_adder_1bit:FA0.y
y[1] => full_adder_1bit:FA1.y
y[2] => full_adder_1bit:FA2.y
y[3] => full_adder_1bit:FA3.y
y[4] => full_adder_1bit:FA4.y
y[5] => full_adder_1bit:FA5.y
y[6] => full_adder_1bit:S6.y
y[7] => full_adder_1bit:FA7.y
y[8] => full_adder_1bit:FA8.y
y[9] => full_adder_1bit:FA9.y
y[10] => full_adder_1bit:FA10.y
y[11] => full_adder_1bit:FA11.y
y[12] => full_adder_1bit:FA12.y
y[13] => full_adder_1bit:FA13.y
y[14] => full_adder_1bit:FA14.y
y[15] => full_adder_1bit:FA15.y
y[16] => full_adder_1bit:FA16.y
y[17] => full_adder_1bit:FA17.y
y[18] => full_adder_1bit:FA18.y
y[19] => full_adder_1bit:FA19.y
y[20] => full_adder_1bit:FA20.y
y[21] => full_adder_1bit:FA21.y
y[22] => full_adder_1bit:FA22.y
y[23] => full_adder_1bit:FA23.y
y[24] => full_adder_1bit:FA24.y
y[25] => full_adder_1bit:FA25.y
y[26] => full_adder_1bit:FA26.y
y[27] => full_adder_1bit:FA27.y
y[28] => full_adder_1bit:FA28.y
y[29] => full_adder_1bit:FA29.y
y[30] => full_adder_1bit:FA30.y
y[31] => full_adder_1bit:FA31.y
cin => full_adder_1bit:FA0.c
z[0] <= full_adder_1bit:FA0.z
z[1] <= full_adder_1bit:FA1.z
z[2] <= full_adder_1bit:FA2.z
z[3] <= full_adder_1bit:FA3.z
z[4] <= full_adder_1bit:FA4.z
z[5] <= full_adder_1bit:FA5.z
z[6] <= full_adder_1bit:S6.z
z[7] <= full_adder_1bit:FA7.z
z[8] <= full_adder_1bit:FA8.z
z[9] <= full_adder_1bit:FA9.z
z[10] <= full_adder_1bit:FA10.z
z[11] <= full_adder_1bit:FA11.z
z[12] <= full_adder_1bit:FA12.z
z[13] <= full_adder_1bit:FA13.z
z[14] <= full_adder_1bit:FA14.z
z[15] <= full_adder_1bit:FA15.z
z[16] <= full_adder_1bit:FA16.z
z[17] <= full_adder_1bit:FA17.z
z[18] <= full_adder_1bit:FA18.z
z[19] <= full_adder_1bit:FA19.z
z[20] <= full_adder_1bit:FA20.z
z[21] <= full_adder_1bit:FA21.z
z[22] <= full_adder_1bit:FA22.z
z[23] <= full_adder_1bit:FA23.z
z[24] <= full_adder_1bit:FA24.z
z[25] <= full_adder_1bit:FA25.z
z[26] <= full_adder_1bit:FA26.z
z[27] <= full_adder_1bit:FA27.z
z[28] <= full_adder_1bit:FA28.z
z[29] <= full_adder_1bit:FA29.z
z[30] <= full_adder_1bit:FA30.z
z[31] <= full_adder_1bit:FA31.z
cout <= full_adder_1bit:FA31.cout
ovf <= xor_gate:xor32_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA1
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA1|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA1|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA1|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA1|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA1|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA2
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA2|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA2|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA2|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA2|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA2|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA3
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA3|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA3|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA3|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA3|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA3|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA4
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA4|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA4|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA4|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA4|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA4|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA5
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA5|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA5|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA5|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA5|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA5|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:S6
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:S6|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:S6|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:S6|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:S6|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:S6|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA7
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA7|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA7|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA7|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA7|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA7|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA8
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA8|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA8|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA8|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA8|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA8|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA9
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA9|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA9|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA9|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA9|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA9|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA10
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA10|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA10|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA10|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA10|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA10|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA11
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA11|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA11|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA11|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA11|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA11|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA12
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA12|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA12|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA12|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA12|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA12|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA13
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA13|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA13|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA13|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA13|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA13|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA14
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA14|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA14|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA14|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA14|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA14|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA15
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA15|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA15|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA15|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA15|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA15|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA16
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA16|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA16|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA16|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA16|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA16|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA17
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA17|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA17|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA17|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA17|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA17|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA18
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA18|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA18|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA18|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA18|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA18|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA19
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA19|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA19|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA19|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA19|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA19|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA20
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA20|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA20|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA20|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA20|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA20|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA21
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA21|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA21|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA21|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA21|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA21|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA22
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA22|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA22|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA22|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA22|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA22|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA23
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA23|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA23|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA23|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA23|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA23|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA24
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA24|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA24|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA24|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA24|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA24|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA25
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA25|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA25|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA25|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA25|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA25|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA26
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA26|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA26|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA26|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA26|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA26|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA27
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA27|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA27|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA27|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA27|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA27|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA28
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA28|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA28|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA28|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA28|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA28|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA29
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA29|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA29|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA29|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA29|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA29|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA30
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA30|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA30|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA30|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA30|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA30|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA31
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA31|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA31|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA31|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA31|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|full_adder_1bit:FA31|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|full_adder_32bit:FA_u|xor_gate:xor32_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0
or_in[0] => or_gate:or0_map.x
or_in[1] => or_gate:or0_map.y
or_in[2] => or_gate:or1_map.x
or_in[3] => or_gate:or1_map.y
or_in[4] => or_gate:or2_map.x
or_in[5] => or_gate:or2_map.y
or_in[6] => or_gate:or3_map.x
or_in[7] => or_gate:or3_map.y
or_in[8] => or_gate:or4_map.x
or_in[9] => or_gate:or4_map.y
or_in[10] => or_gate:or5_map.x
or_in[11] => or_gate:or5_map.y
or_in[12] => or_gate:or6_map.x
or_in[13] => or_gate:or6_map.y
or_in[14] => or_gate:or7_map.x
or_in[15] => or_gate:or7_map.y
or_in[16] => or_gate:or8_map.x
or_in[17] => or_gate:or8_map.y
or_in[18] => or_gate:or9_map.x
or_in[19] => or_gate:or9_map.y
or_in[20] => or_gate:or10_map.x
or_in[21] => or_gate:or10_map.y
or_in[22] => or_gate:or11_map.x
or_in[23] => or_gate:or11_map.y
or_in[24] => or_gate:or12_map.x
or_in[25] => or_gate:or12_map.y
or_in[26] => or_gate:or13_map.x
or_in[27] => or_gate:or13_map.y
or_in[28] => or_gate:or14_map.x
or_in[29] => or_gate:or14_map.y
or_in[30] => or_gate:or15_map.x
or_in[31] => or_gate:or15_map.y
nor_out <= xor_gate:xor0_map.z


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or2_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or3_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or4_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or5_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or6_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or7_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or8_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or9_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or10_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or11_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or12_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or13_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or14_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or15_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or16_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or17_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or18_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or19_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or20_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or21_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or22_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or23_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or24_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or25_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or26_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or27_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or28_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or29_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|or_gate:or30_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_umap0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB
x[0] => full_adder_1bit:SUB0.x
x[1] => full_adder_1bit:G1:1:SUB0.x
x[2] => full_adder_1bit:G1:2:SUB0.x
x[3] => full_adder_1bit:G1:3:SUB0.x
x[4] => full_adder_1bit:G1:4:SUB0.x
x[5] => full_adder_1bit:G1:5:SUB0.x
x[6] => full_adder_1bit:G1:6:SUB0.x
x[7] => full_adder_1bit:G1:7:SUB0.x
x[8] => full_adder_1bit:G1:8:SUB0.x
x[9] => full_adder_1bit:G1:9:SUB0.x
x[10] => full_adder_1bit:G1:10:SUB0.x
x[11] => full_adder_1bit:G1:11:SUB0.x
x[12] => full_adder_1bit:G1:12:SUB0.x
x[13] => full_adder_1bit:G1:13:SUB0.x
x[14] => full_adder_1bit:G1:14:SUB0.x
x[15] => full_adder_1bit:G1:15:SUB0.x
x[16] => full_adder_1bit:G1:16:SUB0.x
x[17] => full_adder_1bit:G1:17:SUB0.x
x[18] => full_adder_1bit:G1:18:SUB0.x
x[19] => full_adder_1bit:G1:19:SUB0.x
x[20] => full_adder_1bit:G1:20:SUB0.x
x[21] => full_adder_1bit:G1:21:SUB0.x
x[22] => full_adder_1bit:G1:22:SUB0.x
x[23] => full_adder_1bit:G1:23:SUB0.x
x[24] => full_adder_1bit:G1:24:SUB0.x
x[25] => full_adder_1bit:G1:25:SUB0.x
x[26] => full_adder_1bit:G1:26:SUB0.x
x[27] => full_adder_1bit:G1:27:SUB0.x
x[28] => full_adder_1bit:G1:28:SUB0.x
x[29] => full_adder_1bit:G1:29:SUB0.x
x[30] => full_adder_1bit:G1:30:SUB0.x
x[31] => full_adder_1bit:G1:31:SUB0.x
y[0] => xor_gate:xor0_map.y
y[1] => xor_gate:G1:1:xor0_map.y
y[2] => xor_gate:G1:2:xor0_map.y
y[3] => xor_gate:G1:3:xor0_map.y
y[4] => xor_gate:G1:4:xor0_map.y
y[5] => xor_gate:G1:5:xor0_map.y
y[6] => xor_gate:G1:6:xor0_map.y
y[7] => xor_gate:G1:7:xor0_map.y
y[8] => xor_gate:G1:8:xor0_map.y
y[9] => xor_gate:G1:9:xor0_map.y
y[10] => xor_gate:G1:10:xor0_map.y
y[11] => xor_gate:G1:11:xor0_map.y
y[12] => xor_gate:G1:12:xor0_map.y
y[13] => xor_gate:G1:13:xor0_map.y
y[14] => xor_gate:G1:14:xor0_map.y
y[15] => xor_gate:G1:15:xor0_map.y
y[16] => xor_gate:G1:16:xor0_map.y
y[17] => xor_gate:G1:17:xor0_map.y
y[18] => xor_gate:G1:18:xor0_map.y
y[19] => xor_gate:G1:19:xor0_map.y
y[20] => xor_gate:G1:20:xor0_map.y
y[21] => xor_gate:G1:21:xor0_map.y
y[22] => xor_gate:G1:22:xor0_map.y
y[23] => xor_gate:G1:23:xor0_map.y
y[24] => xor_gate:G1:24:xor0_map.y
y[25] => xor_gate:G1:25:xor0_map.y
y[26] => xor_gate:G1:26:xor0_map.y
y[27] => xor_gate:G1:27:xor0_map.y
y[28] => xor_gate:G1:28:xor0_map.y
y[29] => xor_gate:G1:29:xor0_map.y
y[30] => xor_gate:G1:30:xor0_map.y
y[31] => xor_gate:G1:31:xor0_map.y
cin => ~NO_FANOUT~
z[0] <= full_adder_1bit:SUB0.z
z[1] <= full_adder_1bit:G1:1:SUB0.z
z[2] <= full_adder_1bit:G1:2:SUB0.z
z[3] <= full_adder_1bit:G1:3:SUB0.z
z[4] <= full_adder_1bit:G1:4:SUB0.z
z[5] <= full_adder_1bit:G1:5:SUB0.z
z[6] <= full_adder_1bit:G1:6:SUB0.z
z[7] <= full_adder_1bit:G1:7:SUB0.z
z[8] <= full_adder_1bit:G1:8:SUB0.z
z[9] <= full_adder_1bit:G1:9:SUB0.z
z[10] <= full_adder_1bit:G1:10:SUB0.z
z[11] <= full_adder_1bit:G1:11:SUB0.z
z[12] <= full_adder_1bit:G1:12:SUB0.z
z[13] <= full_adder_1bit:G1:13:SUB0.z
z[14] <= full_adder_1bit:G1:14:SUB0.z
z[15] <= full_adder_1bit:G1:15:SUB0.z
z[16] <= full_adder_1bit:G1:16:SUB0.z
z[17] <= full_adder_1bit:G1:17:SUB0.z
z[18] <= full_adder_1bit:G1:18:SUB0.z
z[19] <= full_adder_1bit:G1:19:SUB0.z
z[20] <= full_adder_1bit:G1:20:SUB0.z
z[21] <= full_adder_1bit:G1:21:SUB0.z
z[22] <= full_adder_1bit:G1:22:SUB0.z
z[23] <= full_adder_1bit:G1:23:SUB0.z
z[24] <= full_adder_1bit:G1:24:SUB0.z
z[25] <= full_adder_1bit:G1:25:SUB0.z
z[26] <= full_adder_1bit:G1:26:SUB0.z
z[27] <= full_adder_1bit:G1:27:SUB0.z
z[28] <= full_adder_1bit:G1:28:SUB0.z
z[29] <= full_adder_1bit:G1:29:SUB0.z
z[30] <= full_adder_1bit:G1:30:SUB0.z
z[31] <= full_adder_1bit:G1:31:SUB0.z
borrow <= xor_gate:xor32_map.z
ovf <= xor_gate:xor33_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:1:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:1:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:1:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:1:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:1:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:1:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:1:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:2:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:2:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:2:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:2:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:2:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:2:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:2:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:3:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:3:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:3:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:3:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:3:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:3:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:3:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:4:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:4:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:4:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:4:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:4:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:4:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:4:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:5:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:5:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:5:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:5:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:5:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:5:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:5:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:6:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:6:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:6:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:6:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:6:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:6:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:6:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:7:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:7:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:7:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:7:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:7:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:7:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:7:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:8:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:8:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:8:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:8:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:8:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:8:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:8:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:9:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:9:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:9:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:9:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:9:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:9:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:9:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:10:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:10:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:10:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:10:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:10:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:10:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:10:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:11:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:11:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:11:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:11:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:11:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:11:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:11:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:12:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:12:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:12:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:12:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:12:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:12:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:12:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:13:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:13:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:13:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:13:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:13:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:13:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:13:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:14:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:14:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:14:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:14:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:14:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:14:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:14:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:15:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:15:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:15:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:15:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:15:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:15:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:15:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:16:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:16:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:16:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:16:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:16:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:16:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:16:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:17:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:17:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:17:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:17:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:17:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:17:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:17:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:18:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:18:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:18:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:18:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:18:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:18:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:18:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:19:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:19:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:19:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:19:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:19:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:19:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:19:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:20:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:20:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:20:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:20:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:20:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:20:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:20:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:21:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:21:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:21:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:21:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:21:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:21:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:21:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:22:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:22:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:22:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:22:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:22:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:22:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:22:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:23:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:23:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:23:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:23:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:23:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:23:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:23:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:24:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:24:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:24:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:24:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:24:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:24:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:24:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:25:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:25:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:25:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:25:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:25:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:25:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:25:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:26:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:26:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:26:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:26:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:26:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:26:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:26:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:27:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:27:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:27:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:27:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:27:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:27:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:27:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:28:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:28:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:28:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:28:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:28:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:28:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:28:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:29:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:29:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:29:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:29:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:29:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:29:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:29:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:30:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:30:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:30:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:30:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:30:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:30:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:30:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:\G1:31:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:31:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:31:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:31:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:31:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:31:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|full_adder_1bit:\G1:31:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:xor32_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SUB_32bit:SUB|xor_gate:xor33_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1
or_in[0] => or_gate:or0_map.x
or_in[1] => or_gate:or0_map.y
or_in[2] => or_gate:or1_map.x
or_in[3] => or_gate:or1_map.y
or_in[4] => or_gate:or2_map.x
or_in[5] => or_gate:or2_map.y
or_in[6] => or_gate:or3_map.x
or_in[7] => or_gate:or3_map.y
or_in[8] => or_gate:or4_map.x
or_in[9] => or_gate:or4_map.y
or_in[10] => or_gate:or5_map.x
or_in[11] => or_gate:or5_map.y
or_in[12] => or_gate:or6_map.x
or_in[13] => or_gate:or6_map.y
or_in[14] => or_gate:or7_map.x
or_in[15] => or_gate:or7_map.y
or_in[16] => or_gate:or8_map.x
or_in[17] => or_gate:or8_map.y
or_in[18] => or_gate:or9_map.x
or_in[19] => or_gate:or9_map.y
or_in[20] => or_gate:or10_map.x
or_in[21] => or_gate:or10_map.y
or_in[22] => or_gate:or11_map.x
or_in[23] => or_gate:or11_map.y
or_in[24] => or_gate:or12_map.x
or_in[25] => or_gate:or12_map.y
or_in[26] => or_gate:or13_map.x
or_in[27] => or_gate:or13_map.y
or_in[28] => or_gate:or14_map.x
or_in[29] => or_gate:or14_map.y
or_in[30] => or_gate:or15_map.x
or_in[31] => or_gate:or15_map.y
nor_out <= xor_gate:xor0_map.z


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or2_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or3_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or4_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or5_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or6_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or7_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or8_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or9_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or10_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or11_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or12_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or13_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or14_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or15_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or16_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or17_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or18_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or19_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or20_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or21_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or22_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or23_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or24_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or25_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or26_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or27_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or28_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or29_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|or_gate:or30_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map1|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0
x[0] => and_1bit:and0_map.x
x[1] => and_1bit:and1_map.x
x[2] => and_1bit:and2_map.x
x[3] => and_1bit:and3_map.x
x[4] => and_1bit:and4_map.x
x[5] => and_1bit:and5_map.x
x[6] => and_1bit:and6_map.x
x[7] => and_1bit:and7_map.x
x[8] => and_1bit:and8_map.x
x[9] => and_1bit:and9_map.x
x[10] => and_1bit:and10_map.x
x[11] => and_1bit:and11_map.x
x[12] => and_1bit:and12_map.x
x[13] => and_1bit:and13_map.x
x[14] => and_1bit:and14_map.x
x[15] => and_1bit:and15_map.x
x[16] => and_1bit:and16_map.x
x[17] => and_1bit:and17_map.x
x[18] => and_1bit:and18_map.x
x[19] => and_1bit:and19_map.x
x[20] => and_1bit:and20_map.x
x[21] => and_1bit:and21_map.x
x[22] => and_1bit:and22_map.x
x[23] => and_1bit:and23_map.x
x[24] => and_1bit:and24_map.x
x[25] => and_1bit:and25_map.x
x[26] => and_1bit:and26_map.x
x[27] => and_1bit:and27_map.x
x[28] => and_1bit:and28_map.x
x[29] => and_1bit:and29_map.x
x[30] => and_1bit:and30_map.x
x[31] => and_1bit:and31_map.x
y[0] => and_1bit:and0_map.y
y[1] => and_1bit:and1_map.y
y[2] => and_1bit:and2_map.y
y[3] => and_1bit:and3_map.y
y[4] => and_1bit:and4_map.y
y[5] => and_1bit:and5_map.y
y[6] => and_1bit:and6_map.y
y[7] => and_1bit:and7_map.y
y[8] => and_1bit:and8_map.y
y[9] => and_1bit:and9_map.y
y[10] => and_1bit:and10_map.y
y[11] => and_1bit:and11_map.y
y[12] => and_1bit:and12_map.y
y[13] => and_1bit:and13_map.y
y[14] => and_1bit:and14_map.y
y[15] => and_1bit:and15_map.y
y[16] => and_1bit:and16_map.y
y[17] => and_1bit:and17_map.y
y[18] => and_1bit:and18_map.y
y[19] => and_1bit:and19_map.y
y[20] => and_1bit:and20_map.y
y[21] => and_1bit:and21_map.y
y[22] => and_1bit:and22_map.y
y[23] => and_1bit:and23_map.y
y[24] => and_1bit:and24_map.y
y[25] => and_1bit:and25_map.y
y[26] => and_1bit:and26_map.y
y[27] => and_1bit:and27_map.y
y[28] => and_1bit:and28_map.y
y[29] => and_1bit:and29_map.y
y[30] => and_1bit:and30_map.y
y[31] => and_1bit:and31_map.y
z[0] <= and_1bit:and0_map.z
z[1] <= and_1bit:and1_map.z
z[2] <= and_1bit:and2_map.z
z[3] <= and_1bit:and3_map.z
z[4] <= and_1bit:and4_map.z
z[5] <= and_1bit:and5_map.z
z[6] <= and_1bit:and6_map.z
z[7] <= and_1bit:and7_map.z
z[8] <= and_1bit:and8_map.z
z[9] <= and_1bit:and9_map.z
z[10] <= and_1bit:and10_map.z
z[11] <= and_1bit:and11_map.z
z[12] <= and_1bit:and12_map.z
z[13] <= and_1bit:and13_map.z
z[14] <= and_1bit:and14_map.z
z[15] <= and_1bit:and15_map.z
z[16] <= and_1bit:and16_map.z
z[17] <= and_1bit:and17_map.z
z[18] <= and_1bit:and18_map.z
z[19] <= and_1bit:and19_map.z
z[20] <= and_1bit:and20_map.z
z[21] <= and_1bit:and21_map.z
z[22] <= and_1bit:and22_map.z
z[23] <= and_1bit:and23_map.z
z[24] <= and_1bit:and24_map.z
z[25] <= and_1bit:and25_map.z
z[26] <= and_1bit:and26_map.z
z[27] <= and_1bit:and27_map.z
z[28] <= and_1bit:and28_map.z
z[29] <= and_1bit:and29_map.z
z[30] <= and_1bit:and30_map.z
z[31] <= and_1bit:and31_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and0_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and0_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and1_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and1_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and2_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and2_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and3_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and3_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and4_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and4_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and5_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and5_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and6_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and6_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and7_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and7_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and8_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and8_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and9_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and9_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and10_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and10_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and11_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and11_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and12_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and12_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and13_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and13_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and14_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and14_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and15_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and15_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and16_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and16_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and17_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and17_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and18_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and18_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and19_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and19_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and20_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and20_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and21_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and21_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and22_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and22_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and23_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and23_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and24_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and24_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and25_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and25_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and26_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and26_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and27_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and27_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and28_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and28_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and29_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and29_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and30_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and30_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and31_map
x => and_gate:and0_map.x
y => and_gate:and0_map.y
z <= and_gate:and0_map.z


|mips_cpu|ALU:alu_block|and_32bit:and0|and_1bit:and31_map|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2
or_in[0] => or_gate:or0_map.x
or_in[1] => or_gate:or0_map.y
or_in[2] => or_gate:or1_map.x
or_in[3] => or_gate:or1_map.y
or_in[4] => or_gate:or2_map.x
or_in[5] => or_gate:or2_map.y
or_in[6] => or_gate:or3_map.x
or_in[7] => or_gate:or3_map.y
or_in[8] => or_gate:or4_map.x
or_in[9] => or_gate:or4_map.y
or_in[10] => or_gate:or5_map.x
or_in[11] => or_gate:or5_map.y
or_in[12] => or_gate:or6_map.x
or_in[13] => or_gate:or6_map.y
or_in[14] => or_gate:or7_map.x
or_in[15] => or_gate:or7_map.y
or_in[16] => or_gate:or8_map.x
or_in[17] => or_gate:or8_map.y
or_in[18] => or_gate:or9_map.x
or_in[19] => or_gate:or9_map.y
or_in[20] => or_gate:or10_map.x
or_in[21] => or_gate:or10_map.y
or_in[22] => or_gate:or11_map.x
or_in[23] => or_gate:or11_map.y
or_in[24] => or_gate:or12_map.x
or_in[25] => or_gate:or12_map.y
or_in[26] => or_gate:or13_map.x
or_in[27] => or_gate:or13_map.y
or_in[28] => or_gate:or14_map.x
or_in[29] => or_gate:or14_map.y
or_in[30] => or_gate:or15_map.x
or_in[31] => or_gate:or15_map.y
nor_out <= xor_gate:xor0_map.z


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or2_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or3_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or4_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or5_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or6_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or7_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or8_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or9_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or10_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or11_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or12_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or13_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or14_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or15_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or16_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or17_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or18_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or19_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or20_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or21_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or22_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or23_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or24_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or25_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or26_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or27_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or28_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or29_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|or_gate:or30_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map2|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0
x[0] => or_1bit:or0_map.x
x[1] => or_1bit:or1_map.x
x[2] => or_1bit:or2_map.x
x[3] => or_1bit:or3_map.x
x[4] => or_1bit:or4_map.x
x[5] => or_1bit:or5_map.x
x[6] => or_1bit:or6_map.x
x[7] => or_1bit:or7_map.x
x[8] => or_1bit:or8_map.x
x[9] => or_1bit:or9_map.x
x[10] => or_1bit:or10_map.x
x[11] => or_1bit:or11_map.x
x[12] => or_1bit:or12_map.x
x[13] => or_1bit:or13_map.x
x[14] => or_1bit:or14_map.x
x[15] => or_1bit:or15_map.x
x[16] => or_1bit:or16_map.x
x[17] => or_1bit:or17_map.x
x[18] => or_1bit:or18_map.x
x[19] => or_1bit:or19_map.x
x[20] => or_1bit:or20_map.x
x[21] => or_1bit:or21_map.x
x[22] => or_1bit:or22_map.x
x[23] => or_1bit:or23_map.x
x[24] => or_1bit:or24_map.x
x[25] => or_1bit:or25_map.x
x[26] => or_1bit:or26_map.x
x[27] => or_1bit:or27_map.x
x[28] => or_1bit:or28_map.x
x[29] => or_1bit:or29_map.x
x[30] => or_1bit:or30_map.x
x[31] => or_1bit:or31_map.x
y[0] => or_1bit:or0_map.y
y[1] => or_1bit:or1_map.y
y[2] => or_1bit:or2_map.y
y[3] => or_1bit:or3_map.y
y[4] => or_1bit:or4_map.y
y[5] => or_1bit:or5_map.y
y[6] => or_1bit:or6_map.y
y[7] => or_1bit:or7_map.y
y[8] => or_1bit:or8_map.y
y[9] => or_1bit:or9_map.y
y[10] => or_1bit:or10_map.y
y[11] => or_1bit:or11_map.y
y[12] => or_1bit:or12_map.y
y[13] => or_1bit:or13_map.y
y[14] => or_1bit:or14_map.y
y[15] => or_1bit:or15_map.y
y[16] => or_1bit:or16_map.y
y[17] => or_1bit:or17_map.y
y[18] => or_1bit:or18_map.y
y[19] => or_1bit:or19_map.y
y[20] => or_1bit:or20_map.y
y[21] => or_1bit:or21_map.y
y[22] => or_1bit:or22_map.y
y[23] => or_1bit:or23_map.y
y[24] => or_1bit:or24_map.y
y[25] => or_1bit:or25_map.y
y[26] => or_1bit:or26_map.y
y[27] => or_1bit:or27_map.y
y[28] => or_1bit:or28_map.y
y[29] => or_1bit:or29_map.y
y[30] => or_1bit:or30_map.y
y[31] => or_1bit:or31_map.y
z[0] <= or_1bit:or0_map.z
z[1] <= or_1bit:or1_map.z
z[2] <= or_1bit:or2_map.z
z[3] <= or_1bit:or3_map.z
z[4] <= or_1bit:or4_map.z
z[5] <= or_1bit:or5_map.z
z[6] <= or_1bit:or6_map.z
z[7] <= or_1bit:or7_map.z
z[8] <= or_1bit:or8_map.z
z[9] <= or_1bit:or9_map.z
z[10] <= or_1bit:or10_map.z
z[11] <= or_1bit:or11_map.z
z[12] <= or_1bit:or12_map.z
z[13] <= or_1bit:or13_map.z
z[14] <= or_1bit:or14_map.z
z[15] <= or_1bit:or15_map.z
z[16] <= or_1bit:or16_map.z
z[17] <= or_1bit:or17_map.z
z[18] <= or_1bit:or18_map.z
z[19] <= or_1bit:or19_map.z
z[20] <= or_1bit:or20_map.z
z[21] <= or_1bit:or21_map.z
z[22] <= or_1bit:or22_map.z
z[23] <= or_1bit:or23_map.z
z[24] <= or_1bit:or24_map.z
z[25] <= or_1bit:or25_map.z
z[26] <= or_1bit:or26_map.z
z[27] <= or_1bit:or27_map.z
z[28] <= or_1bit:or28_map.z
z[29] <= or_1bit:or29_map.z
z[30] <= or_1bit:or30_map.z
z[31] <= or_1bit:or31_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or0_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or0_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or1_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or1_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or2_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or2_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or3_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or3_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or4_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or4_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or5_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or5_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or6_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or6_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or7_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or7_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or8_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or8_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or9_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or9_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or10_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or10_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or11_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or11_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or12_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or12_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or13_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or13_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or14_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or14_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or15_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or15_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or16_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or16_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or17_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or17_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or18_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or18_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or19_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or19_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or20_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or20_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or21_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or21_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or22_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or22_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or23_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or23_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or24_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or24_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or25_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or25_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or26_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or26_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or27_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or27_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or28_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or28_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or29_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or29_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or30_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or30_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or31_map
x => or_gate:or0_map.x
y => or_gate:or0_map.y
z <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|or_32bit:or0|or_1bit:or31_map|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3
or_in[0] => or_gate:or0_map.x
or_in[1] => or_gate:or0_map.y
or_in[2] => or_gate:or1_map.x
or_in[3] => or_gate:or1_map.y
or_in[4] => or_gate:or2_map.x
or_in[5] => or_gate:or2_map.y
or_in[6] => or_gate:or3_map.x
or_in[7] => or_gate:or3_map.y
or_in[8] => or_gate:or4_map.x
or_in[9] => or_gate:or4_map.y
or_in[10] => or_gate:or5_map.x
or_in[11] => or_gate:or5_map.y
or_in[12] => or_gate:or6_map.x
or_in[13] => or_gate:or6_map.y
or_in[14] => or_gate:or7_map.x
or_in[15] => or_gate:or7_map.y
or_in[16] => or_gate:or8_map.x
or_in[17] => or_gate:or8_map.y
or_in[18] => or_gate:or9_map.x
or_in[19] => or_gate:or9_map.y
or_in[20] => or_gate:or10_map.x
or_in[21] => or_gate:or10_map.y
or_in[22] => or_gate:or11_map.x
or_in[23] => or_gate:or11_map.y
or_in[24] => or_gate:or12_map.x
or_in[25] => or_gate:or12_map.y
or_in[26] => or_gate:or13_map.x
or_in[27] => or_gate:or13_map.y
or_in[28] => or_gate:or14_map.x
or_in[29] => or_gate:or14_map.y
or_in[30] => or_gate:or15_map.x
or_in[31] => or_gate:or15_map.y
nor_out <= xor_gate:xor0_map.z


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or2_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or3_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or4_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or5_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or6_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or7_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or8_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or9_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or10_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or11_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or12_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or13_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or14_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or15_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or16_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or17_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or18_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or19_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or20_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or21_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or22_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or23_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or24_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or25_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or26_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or27_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or28_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or29_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|or_gate:or30_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map3|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map
A[0] => SUB_32bit:SUB.x[0]
A[1] => SUB_32bit:SUB.x[1]
A[2] => SUB_32bit:SUB.x[2]
A[3] => SUB_32bit:SUB.x[3]
A[4] => SUB_32bit:SUB.x[4]
A[5] => SUB_32bit:SUB.x[5]
A[6] => SUB_32bit:SUB.x[6]
A[7] => SUB_32bit:SUB.x[7]
A[8] => SUB_32bit:SUB.x[8]
A[9] => SUB_32bit:SUB.x[9]
A[10] => SUB_32bit:SUB.x[10]
A[11] => SUB_32bit:SUB.x[11]
A[12] => SUB_32bit:SUB.x[12]
A[13] => SUB_32bit:SUB.x[13]
A[14] => SUB_32bit:SUB.x[14]
A[15] => SUB_32bit:SUB.x[15]
A[16] => SUB_32bit:SUB.x[16]
A[17] => SUB_32bit:SUB.x[17]
A[18] => SUB_32bit:SUB.x[18]
A[19] => SUB_32bit:SUB.x[19]
A[20] => SUB_32bit:SUB.x[20]
A[21] => SUB_32bit:SUB.x[21]
A[22] => SUB_32bit:SUB.x[22]
A[23] => SUB_32bit:SUB.x[23]
A[24] => SUB_32bit:SUB.x[24]
A[25] => SUB_32bit:SUB.x[25]
A[26] => SUB_32bit:SUB.x[26]
A[27] => SUB_32bit:SUB.x[27]
A[28] => SUB_32bit:SUB.x[28]
A[29] => SUB_32bit:SUB.x[29]
A[30] => SUB_32bit:SUB.x[30]
A[31] => SUB_32bit:SUB.x[31]
B[0] => SUB_32bit:SUB.y[0]
B[1] => SUB_32bit:SUB.y[1]
B[2] => SUB_32bit:SUB.y[2]
B[3] => SUB_32bit:SUB.y[3]
B[4] => SUB_32bit:SUB.y[4]
B[5] => SUB_32bit:SUB.y[5]
B[6] => SUB_32bit:SUB.y[6]
B[7] => SUB_32bit:SUB.y[7]
B[8] => SUB_32bit:SUB.y[8]
B[9] => SUB_32bit:SUB.y[9]
B[10] => SUB_32bit:SUB.y[10]
B[11] => SUB_32bit:SUB.y[11]
B[12] => SUB_32bit:SUB.y[12]
B[13] => SUB_32bit:SUB.y[13]
B[14] => SUB_32bit:SUB.y[14]
B[15] => SUB_32bit:SUB.y[15]
B[16] => SUB_32bit:SUB.y[16]
B[17] => SUB_32bit:SUB.y[17]
B[18] => SUB_32bit:SUB.y[18]
B[19] => SUB_32bit:SUB.y[19]
B[20] => SUB_32bit:SUB.y[20]
B[21] => SUB_32bit:SUB.y[21]
B[22] => SUB_32bit:SUB.y[22]
B[23] => SUB_32bit:SUB.y[23]
B[24] => SUB_32bit:SUB.y[24]
B[25] => SUB_32bit:SUB.y[25]
B[26] => SUB_32bit:SUB.y[26]
B[27] => SUB_32bit:SUB.y[27]
B[28] => SUB_32bit:SUB.y[28]
B[29] => SUB_32bit:SUB.y[29]
B[30] => SUB_32bit:SUB.y[30]
B[31] => SUB_32bit:SUB.y[31]
ovf <= SUB_32bit:SUB.ovf
R[0] <= SUB_32bit:SUB.borrow
R[1] <= <GND>
R[2] <= <GND>
R[3] <= <GND>
R[4] <= <GND>
R[5] <= <GND>
R[6] <= <GND>
R[7] <= <GND>
R[8] <= <GND>
R[9] <= <GND>
R[10] <= <GND>
R[11] <= <GND>
R[12] <= <GND>
R[13] <= <GND>
R[14] <= <GND>
R[15] <= <GND>
R[16] <= <GND>
R[17] <= <GND>
R[18] <= <GND>
R[19] <= <GND>
R[20] <= <GND>
R[21] <= <GND>
R[22] <= <GND>
R[23] <= <GND>
R[24] <= <GND>
R[25] <= <GND>
R[26] <= <GND>
R[27] <= <GND>
R[28] <= <GND>
R[29] <= <GND>
R[30] <= <GND>
R[31] <= <GND>


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB
x[0] => full_adder_1bit:SUB0.x
x[1] => full_adder_1bit:G1:1:SUB0.x
x[2] => full_adder_1bit:G1:2:SUB0.x
x[3] => full_adder_1bit:G1:3:SUB0.x
x[4] => full_adder_1bit:G1:4:SUB0.x
x[5] => full_adder_1bit:G1:5:SUB0.x
x[6] => full_adder_1bit:G1:6:SUB0.x
x[7] => full_adder_1bit:G1:7:SUB0.x
x[8] => full_adder_1bit:G1:8:SUB0.x
x[9] => full_adder_1bit:G1:9:SUB0.x
x[10] => full_adder_1bit:G1:10:SUB0.x
x[11] => full_adder_1bit:G1:11:SUB0.x
x[12] => full_adder_1bit:G1:12:SUB0.x
x[13] => full_adder_1bit:G1:13:SUB0.x
x[14] => full_adder_1bit:G1:14:SUB0.x
x[15] => full_adder_1bit:G1:15:SUB0.x
x[16] => full_adder_1bit:G1:16:SUB0.x
x[17] => full_adder_1bit:G1:17:SUB0.x
x[18] => full_adder_1bit:G1:18:SUB0.x
x[19] => full_adder_1bit:G1:19:SUB0.x
x[20] => full_adder_1bit:G1:20:SUB0.x
x[21] => full_adder_1bit:G1:21:SUB0.x
x[22] => full_adder_1bit:G1:22:SUB0.x
x[23] => full_adder_1bit:G1:23:SUB0.x
x[24] => full_adder_1bit:G1:24:SUB0.x
x[25] => full_adder_1bit:G1:25:SUB0.x
x[26] => full_adder_1bit:G1:26:SUB0.x
x[27] => full_adder_1bit:G1:27:SUB0.x
x[28] => full_adder_1bit:G1:28:SUB0.x
x[29] => full_adder_1bit:G1:29:SUB0.x
x[30] => full_adder_1bit:G1:30:SUB0.x
x[31] => full_adder_1bit:G1:31:SUB0.x
y[0] => xor_gate:xor0_map.y
y[1] => xor_gate:G1:1:xor0_map.y
y[2] => xor_gate:G1:2:xor0_map.y
y[3] => xor_gate:G1:3:xor0_map.y
y[4] => xor_gate:G1:4:xor0_map.y
y[5] => xor_gate:G1:5:xor0_map.y
y[6] => xor_gate:G1:6:xor0_map.y
y[7] => xor_gate:G1:7:xor0_map.y
y[8] => xor_gate:G1:8:xor0_map.y
y[9] => xor_gate:G1:9:xor0_map.y
y[10] => xor_gate:G1:10:xor0_map.y
y[11] => xor_gate:G1:11:xor0_map.y
y[12] => xor_gate:G1:12:xor0_map.y
y[13] => xor_gate:G1:13:xor0_map.y
y[14] => xor_gate:G1:14:xor0_map.y
y[15] => xor_gate:G1:15:xor0_map.y
y[16] => xor_gate:G1:16:xor0_map.y
y[17] => xor_gate:G1:17:xor0_map.y
y[18] => xor_gate:G1:18:xor0_map.y
y[19] => xor_gate:G1:19:xor0_map.y
y[20] => xor_gate:G1:20:xor0_map.y
y[21] => xor_gate:G1:21:xor0_map.y
y[22] => xor_gate:G1:22:xor0_map.y
y[23] => xor_gate:G1:23:xor0_map.y
y[24] => xor_gate:G1:24:xor0_map.y
y[25] => xor_gate:G1:25:xor0_map.y
y[26] => xor_gate:G1:26:xor0_map.y
y[27] => xor_gate:G1:27:xor0_map.y
y[28] => xor_gate:G1:28:xor0_map.y
y[29] => xor_gate:G1:29:xor0_map.y
y[30] => xor_gate:G1:30:xor0_map.y
y[31] => xor_gate:G1:31:xor0_map.y
cin => ~NO_FANOUT~
z[0] <= full_adder_1bit:SUB0.z
z[1] <= full_adder_1bit:G1:1:SUB0.z
z[2] <= full_adder_1bit:G1:2:SUB0.z
z[3] <= full_adder_1bit:G1:3:SUB0.z
z[4] <= full_adder_1bit:G1:4:SUB0.z
z[5] <= full_adder_1bit:G1:5:SUB0.z
z[6] <= full_adder_1bit:G1:6:SUB0.z
z[7] <= full_adder_1bit:G1:7:SUB0.z
z[8] <= full_adder_1bit:G1:8:SUB0.z
z[9] <= full_adder_1bit:G1:9:SUB0.z
z[10] <= full_adder_1bit:G1:10:SUB0.z
z[11] <= full_adder_1bit:G1:11:SUB0.z
z[12] <= full_adder_1bit:G1:12:SUB0.z
z[13] <= full_adder_1bit:G1:13:SUB0.z
z[14] <= full_adder_1bit:G1:14:SUB0.z
z[15] <= full_adder_1bit:G1:15:SUB0.z
z[16] <= full_adder_1bit:G1:16:SUB0.z
z[17] <= full_adder_1bit:G1:17:SUB0.z
z[18] <= full_adder_1bit:G1:18:SUB0.z
z[19] <= full_adder_1bit:G1:19:SUB0.z
z[20] <= full_adder_1bit:G1:20:SUB0.z
z[21] <= full_adder_1bit:G1:21:SUB0.z
z[22] <= full_adder_1bit:G1:22:SUB0.z
z[23] <= full_adder_1bit:G1:23:SUB0.z
z[24] <= full_adder_1bit:G1:24:SUB0.z
z[25] <= full_adder_1bit:G1:25:SUB0.z
z[26] <= full_adder_1bit:G1:26:SUB0.z
z[27] <= full_adder_1bit:G1:27:SUB0.z
z[28] <= full_adder_1bit:G1:28:SUB0.z
z[29] <= full_adder_1bit:G1:29:SUB0.z
z[30] <= full_adder_1bit:G1:30:SUB0.z
z[31] <= full_adder_1bit:G1:31:SUB0.z
borrow <= xor_gate:xor32_map.z
ovf <= xor_gate:xor33_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:1:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:1:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:1:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:1:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:1:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:1:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:1:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:2:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:2:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:2:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:2:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:2:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:2:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:2:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:3:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:3:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:3:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:3:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:3:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:3:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:3:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:4:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:4:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:4:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:4:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:4:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:4:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:4:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:5:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:5:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:5:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:5:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:5:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:5:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:5:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:6:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:6:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:6:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:6:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:6:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:6:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:6:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:7:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:7:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:7:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:7:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:7:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:7:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:7:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:8:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:8:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:8:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:8:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:8:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:8:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:8:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:9:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:9:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:9:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:9:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:9:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:9:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:9:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:10:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:10:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:10:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:10:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:10:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:10:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:10:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:11:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:11:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:11:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:11:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:11:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:11:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:11:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:12:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:12:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:12:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:12:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:12:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:12:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:12:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:13:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:13:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:13:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:13:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:13:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:13:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:13:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:14:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:14:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:14:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:14:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:14:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:14:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:14:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:15:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:15:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:15:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:15:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:15:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:15:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:15:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:16:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:16:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:16:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:16:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:16:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:16:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:16:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:17:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:17:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:17:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:17:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:17:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:17:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:17:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:18:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:18:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:18:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:18:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:18:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:18:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:18:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:19:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:19:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:19:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:19:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:19:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:19:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:19:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:20:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:20:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:20:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:20:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:20:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:20:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:20:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:21:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:21:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:21:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:21:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:21:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:21:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:21:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:22:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:22:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:22:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:22:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:22:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:22:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:22:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:23:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:23:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:23:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:23:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:23:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:23:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:23:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:24:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:24:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:24:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:24:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:24:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:24:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:24:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:25:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:25:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:25:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:25:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:25:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:25:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:25:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:26:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:26:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:26:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:26:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:26:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:26:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:26:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:27:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:27:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:27:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:27:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:27:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:27:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:27:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:28:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:28:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:28:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:28:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:28:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:28:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:28:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:29:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:29:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:29:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:29:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:29:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:29:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:29:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:30:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:30:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:30:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:30:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:30:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:30:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:30:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:\G1:31:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:31:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:31:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:31:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:31:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:31:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|full_adder_1bit:\G1:31:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:xor32_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT:slt_map|SUB_32bit:SUB|xor_gate:xor33_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map
A[0] => SUB_32bit:SUB_map.x[0]
A[1] => SUB_32bit:SUB_map.x[1]
A[2] => SUB_32bit:SUB_map.x[2]
A[3] => SUB_32bit:SUB_map.x[3]
A[4] => SUB_32bit:SUB_map.x[4]
A[5] => SUB_32bit:SUB_map.x[5]
A[6] => SUB_32bit:SUB_map.x[6]
A[7] => SUB_32bit:SUB_map.x[7]
A[8] => SUB_32bit:SUB_map.x[8]
A[9] => SUB_32bit:SUB_map.x[9]
A[10] => SUB_32bit:SUB_map.x[10]
A[11] => SUB_32bit:SUB_map.x[11]
A[12] => SUB_32bit:SUB_map.x[12]
A[13] => SUB_32bit:SUB_map.x[13]
A[14] => SUB_32bit:SUB_map.x[14]
A[15] => SUB_32bit:SUB_map.x[15]
A[16] => SUB_32bit:SUB_map.x[16]
A[17] => SUB_32bit:SUB_map.x[17]
A[18] => SUB_32bit:SUB_map.x[18]
A[19] => SUB_32bit:SUB_map.x[19]
A[20] => SUB_32bit:SUB_map.x[20]
A[21] => SUB_32bit:SUB_map.x[21]
A[22] => SUB_32bit:SUB_map.x[22]
A[23] => SUB_32bit:SUB_map.x[23]
A[24] => SUB_32bit:SUB_map.x[24]
A[25] => SUB_32bit:SUB_map.x[25]
A[26] => SUB_32bit:SUB_map.x[26]
A[27] => SUB_32bit:SUB_map.x[27]
A[28] => SUB_32bit:SUB_map.x[28]
A[29] => SUB_32bit:SUB_map.x[29]
A[30] => SUB_32bit:SUB_map.x[30]
A[31] => SUB_32bit:SUB_map.x[31]
A[31] => xor_gate:xor1_map.x
B[0] => SUB_32bit:SUB_map.y[0]
B[1] => SUB_32bit:SUB_map.y[1]
B[2] => SUB_32bit:SUB_map.y[2]
B[3] => SUB_32bit:SUB_map.y[3]
B[4] => SUB_32bit:SUB_map.y[4]
B[5] => SUB_32bit:SUB_map.y[5]
B[6] => SUB_32bit:SUB_map.y[6]
B[7] => SUB_32bit:SUB_map.y[7]
B[8] => SUB_32bit:SUB_map.y[8]
B[9] => SUB_32bit:SUB_map.y[9]
B[10] => SUB_32bit:SUB_map.y[10]
B[11] => SUB_32bit:SUB_map.y[11]
B[12] => SUB_32bit:SUB_map.y[12]
B[13] => SUB_32bit:SUB_map.y[13]
B[14] => SUB_32bit:SUB_map.y[14]
B[15] => SUB_32bit:SUB_map.y[15]
B[16] => SUB_32bit:SUB_map.y[16]
B[17] => SUB_32bit:SUB_map.y[17]
B[18] => SUB_32bit:SUB_map.y[18]
B[19] => SUB_32bit:SUB_map.y[19]
B[20] => SUB_32bit:SUB_map.y[20]
B[21] => SUB_32bit:SUB_map.y[21]
B[22] => SUB_32bit:SUB_map.y[22]
B[23] => SUB_32bit:SUB_map.y[23]
B[24] => SUB_32bit:SUB_map.y[24]
B[25] => SUB_32bit:SUB_map.y[25]
B[26] => SUB_32bit:SUB_map.y[26]
B[27] => SUB_32bit:SUB_map.y[27]
B[28] => SUB_32bit:SUB_map.y[28]
B[29] => SUB_32bit:SUB_map.y[29]
B[30] => SUB_32bit:SUB_map.y[30]
B[31] => SUB_32bit:SUB_map.y[31]
B[31] => xor_gate:xor1_map.y
ovf <= SUB_32bit:SUB_map.ovf
R[0] <= xor_gate:xor2_map.z
R[1] <= <GND>
R[2] <= <GND>
R[3] <= <GND>
R[4] <= <GND>
R[5] <= <GND>
R[6] <= <GND>
R[7] <= <GND>
R[8] <= <GND>
R[9] <= <GND>
R[10] <= <GND>
R[11] <= <GND>
R[12] <= <GND>
R[13] <= <GND>
R[14] <= <GND>
R[15] <= <GND>
R[16] <= <GND>
R[17] <= <GND>
R[18] <= <GND>
R[19] <= <GND>
R[20] <= <GND>
R[21] <= <GND>
R[22] <= <GND>
R[23] <= <GND>
R[24] <= <GND>
R[25] <= <GND>
R[26] <= <GND>
R[27] <= <GND>
R[28] <= <GND>
R[29] <= <GND>
R[30] <= <GND>
R[31] <= <GND>


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map
x[0] => full_adder_1bit:SUB0.x
x[1] => full_adder_1bit:G1:1:SUB0.x
x[2] => full_adder_1bit:G1:2:SUB0.x
x[3] => full_adder_1bit:G1:3:SUB0.x
x[4] => full_adder_1bit:G1:4:SUB0.x
x[5] => full_adder_1bit:G1:5:SUB0.x
x[6] => full_adder_1bit:G1:6:SUB0.x
x[7] => full_adder_1bit:G1:7:SUB0.x
x[8] => full_adder_1bit:G1:8:SUB0.x
x[9] => full_adder_1bit:G1:9:SUB0.x
x[10] => full_adder_1bit:G1:10:SUB0.x
x[11] => full_adder_1bit:G1:11:SUB0.x
x[12] => full_adder_1bit:G1:12:SUB0.x
x[13] => full_adder_1bit:G1:13:SUB0.x
x[14] => full_adder_1bit:G1:14:SUB0.x
x[15] => full_adder_1bit:G1:15:SUB0.x
x[16] => full_adder_1bit:G1:16:SUB0.x
x[17] => full_adder_1bit:G1:17:SUB0.x
x[18] => full_adder_1bit:G1:18:SUB0.x
x[19] => full_adder_1bit:G1:19:SUB0.x
x[20] => full_adder_1bit:G1:20:SUB0.x
x[21] => full_adder_1bit:G1:21:SUB0.x
x[22] => full_adder_1bit:G1:22:SUB0.x
x[23] => full_adder_1bit:G1:23:SUB0.x
x[24] => full_adder_1bit:G1:24:SUB0.x
x[25] => full_adder_1bit:G1:25:SUB0.x
x[26] => full_adder_1bit:G1:26:SUB0.x
x[27] => full_adder_1bit:G1:27:SUB0.x
x[28] => full_adder_1bit:G1:28:SUB0.x
x[29] => full_adder_1bit:G1:29:SUB0.x
x[30] => full_adder_1bit:G1:30:SUB0.x
x[31] => full_adder_1bit:G1:31:SUB0.x
y[0] => xor_gate:xor0_map.y
y[1] => xor_gate:G1:1:xor0_map.y
y[2] => xor_gate:G1:2:xor0_map.y
y[3] => xor_gate:G1:3:xor0_map.y
y[4] => xor_gate:G1:4:xor0_map.y
y[5] => xor_gate:G1:5:xor0_map.y
y[6] => xor_gate:G1:6:xor0_map.y
y[7] => xor_gate:G1:7:xor0_map.y
y[8] => xor_gate:G1:8:xor0_map.y
y[9] => xor_gate:G1:9:xor0_map.y
y[10] => xor_gate:G1:10:xor0_map.y
y[11] => xor_gate:G1:11:xor0_map.y
y[12] => xor_gate:G1:12:xor0_map.y
y[13] => xor_gate:G1:13:xor0_map.y
y[14] => xor_gate:G1:14:xor0_map.y
y[15] => xor_gate:G1:15:xor0_map.y
y[16] => xor_gate:G1:16:xor0_map.y
y[17] => xor_gate:G1:17:xor0_map.y
y[18] => xor_gate:G1:18:xor0_map.y
y[19] => xor_gate:G1:19:xor0_map.y
y[20] => xor_gate:G1:20:xor0_map.y
y[21] => xor_gate:G1:21:xor0_map.y
y[22] => xor_gate:G1:22:xor0_map.y
y[23] => xor_gate:G1:23:xor0_map.y
y[24] => xor_gate:G1:24:xor0_map.y
y[25] => xor_gate:G1:25:xor0_map.y
y[26] => xor_gate:G1:26:xor0_map.y
y[27] => xor_gate:G1:27:xor0_map.y
y[28] => xor_gate:G1:28:xor0_map.y
y[29] => xor_gate:G1:29:xor0_map.y
y[30] => xor_gate:G1:30:xor0_map.y
y[31] => xor_gate:G1:31:xor0_map.y
cin => ~NO_FANOUT~
z[0] <= full_adder_1bit:SUB0.z
z[1] <= full_adder_1bit:G1:1:SUB0.z
z[2] <= full_adder_1bit:G1:2:SUB0.z
z[3] <= full_adder_1bit:G1:3:SUB0.z
z[4] <= full_adder_1bit:G1:4:SUB0.z
z[5] <= full_adder_1bit:G1:5:SUB0.z
z[6] <= full_adder_1bit:G1:6:SUB0.z
z[7] <= full_adder_1bit:G1:7:SUB0.z
z[8] <= full_adder_1bit:G1:8:SUB0.z
z[9] <= full_adder_1bit:G1:9:SUB0.z
z[10] <= full_adder_1bit:G1:10:SUB0.z
z[11] <= full_adder_1bit:G1:11:SUB0.z
z[12] <= full_adder_1bit:G1:12:SUB0.z
z[13] <= full_adder_1bit:G1:13:SUB0.z
z[14] <= full_adder_1bit:G1:14:SUB0.z
z[15] <= full_adder_1bit:G1:15:SUB0.z
z[16] <= full_adder_1bit:G1:16:SUB0.z
z[17] <= full_adder_1bit:G1:17:SUB0.z
z[18] <= full_adder_1bit:G1:18:SUB0.z
z[19] <= full_adder_1bit:G1:19:SUB0.z
z[20] <= full_adder_1bit:G1:20:SUB0.z
z[21] <= full_adder_1bit:G1:21:SUB0.z
z[22] <= full_adder_1bit:G1:22:SUB0.z
z[23] <= full_adder_1bit:G1:23:SUB0.z
z[24] <= full_adder_1bit:G1:24:SUB0.z
z[25] <= full_adder_1bit:G1:25:SUB0.z
z[26] <= full_adder_1bit:G1:26:SUB0.z
z[27] <= full_adder_1bit:G1:27:SUB0.z
z[28] <= full_adder_1bit:G1:28:SUB0.z
z[29] <= full_adder_1bit:G1:29:SUB0.z
z[30] <= full_adder_1bit:G1:30:SUB0.z
z[31] <= full_adder_1bit:G1:31:SUB0.z
borrow <= xor_gate:xor32_map.z
ovf <= xor_gate:xor33_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:1:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:1:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:1:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:1:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:1:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:1:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:1:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:2:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:2:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:2:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:2:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:2:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:2:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:2:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:3:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:3:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:3:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:3:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:3:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:3:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:3:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:4:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:4:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:4:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:4:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:4:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:4:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:4:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:5:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:5:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:5:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:5:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:5:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:5:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:5:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:6:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:6:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:6:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:6:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:6:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:6:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:6:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:7:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:7:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:7:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:7:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:7:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:7:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:7:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:8:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:8:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:8:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:8:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:8:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:8:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:8:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:9:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:9:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:9:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:9:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:9:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:9:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:9:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:10:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:10:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:10:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:10:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:10:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:10:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:10:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:11:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:11:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:11:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:11:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:11:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:11:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:11:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:12:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:12:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:12:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:12:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:12:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:12:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:12:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:13:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:13:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:13:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:13:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:13:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:13:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:13:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:14:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:14:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:14:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:14:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:14:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:14:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:14:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:15:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:15:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:15:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:15:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:15:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:15:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:15:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:16:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:16:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:16:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:16:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:16:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:16:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:16:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:17:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:17:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:17:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:17:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:17:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:17:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:17:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:18:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:18:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:18:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:18:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:18:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:18:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:18:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:19:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:19:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:19:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:19:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:19:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:19:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:19:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:20:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:20:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:20:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:20:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:20:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:20:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:20:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:21:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:21:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:21:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:21:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:21:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:21:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:21:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:22:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:22:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:22:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:22:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:22:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:22:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:22:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:23:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:23:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:23:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:23:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:23:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:23:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:23:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:24:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:24:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:24:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:24:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:24:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:24:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:24:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:25:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:25:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:25:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:25:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:25:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:25:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:25:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:26:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:26:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:26:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:26:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:26:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:26:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:26:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:27:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:27:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:27:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:27:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:27:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:27:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:27:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:28:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:28:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:28:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:28:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:28:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:28:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:28:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:29:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:29:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:29:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:29:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:29:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:29:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:29:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:30:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:30:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:30:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:30:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:30:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:30:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:30:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:\G1:31:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:31:SUB0
x => xor_gate:xor0_map.x
x => and_gate:and0_map.x
y => xor_gate:xor0_map.y
y => and_gate:and0_map.y
c => xor_gate:xor1_map.y
c => and_gate:and1_map.y
z <= xor_gate:xor1_map.z
cout <= or_gate:or0_map.z


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:31:SUB0|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:31:SUB0|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:31:SUB0|and_gate:and0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:31:SUB0|and_gate:and1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|full_adder_1bit:\G1:31:SUB0|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:xor32_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|SUB_32bit:SUB_map|xor_gate:xor33_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|xor_gate:xor1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|SLT_signed:slt_signed_map|xor_gate:xor2_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map
x[0] => mux_32to1:mux_map0.src[0]
x[0] => mux_32to1:mux_map1.src[1]
x[0] => mux_32to1:mux_map2.src[2]
x[0] => mux_32to1:mux_map3.src[3]
x[0] => mux_32to1:mux_map4.src[4]
x[0] => mux_32to1:mux_map5.src[5]
x[0] => mux_32to1:mux_map6.src[6]
x[0] => mux_32to1:mux_map7.src[7]
x[0] => mux_32to1:mux_map8.src[8]
x[0] => mux_32to1:mux_map9.src[9]
x[0] => mux_32to1:mux_map10.src[10]
x[0] => mux_32to1:mux_map11.src[11]
x[0] => mux_32to1:mux_map12.src[12]
x[0] => mux_32to1:mux_map13.src[13]
x[0] => mux_32to1:mux_map14.src[14]
x[0] => mux_32to1:mux_map15.src[15]
x[0] => mux_32to1:mux_map16.src[16]
x[0] => mux_32to1:mux_map17.src[17]
x[0] => mux_32to1:mux_map18.src[18]
x[0] => mux_32to1:mux_map19.src[19]
x[0] => mux_32to1:mux_map20.src[20]
x[0] => mux_32to1:mux_map21.src[21]
x[0] => mux_32to1:mux_map22.src[22]
x[0] => mux_32to1:mux_map23.src[23]
x[0] => mux_32to1:mux_map24.src[24]
x[0] => mux_32to1:mux_map25.src[25]
x[0] => mux_32to1:mux_map26.src[26]
x[0] => mux_32to1:mux_map27.src[27]
x[0] => mux_32to1:mux_map28.src[28]
x[0] => mux_32to1:mux_map29.src[29]
x[0] => mux_32to1:mux_map30.src[30]
x[0] => mux_32to1:mux_map31.src[31]
x[1] => mux_32to1:mux_map1.src[0]
x[1] => mux_32to1:mux_map2.src[1]
x[1] => mux_32to1:mux_map3.src[2]
x[1] => mux_32to1:mux_map4.src[3]
x[1] => mux_32to1:mux_map5.src[4]
x[1] => mux_32to1:mux_map6.src[5]
x[1] => mux_32to1:mux_map7.src[6]
x[1] => mux_32to1:mux_map8.src[7]
x[1] => mux_32to1:mux_map9.src[8]
x[1] => mux_32to1:mux_map10.src[9]
x[1] => mux_32to1:mux_map11.src[10]
x[1] => mux_32to1:mux_map12.src[11]
x[1] => mux_32to1:mux_map13.src[12]
x[1] => mux_32to1:mux_map14.src[13]
x[1] => mux_32to1:mux_map15.src[14]
x[1] => mux_32to1:mux_map16.src[15]
x[1] => mux_32to1:mux_map17.src[16]
x[1] => mux_32to1:mux_map18.src[17]
x[1] => mux_32to1:mux_map19.src[18]
x[1] => mux_32to1:mux_map20.src[19]
x[1] => mux_32to1:mux_map21.src[20]
x[1] => mux_32to1:mux_map22.src[21]
x[1] => mux_32to1:mux_map23.src[22]
x[1] => mux_32to1:mux_map24.src[23]
x[1] => mux_32to1:mux_map25.src[24]
x[1] => mux_32to1:mux_map26.src[25]
x[1] => mux_32to1:mux_map27.src[26]
x[1] => mux_32to1:mux_map28.src[27]
x[1] => mux_32to1:mux_map29.src[28]
x[1] => mux_32to1:mux_map30.src[29]
x[1] => mux_32to1:mux_map31.src[30]
x[2] => mux_32to1:mux_map2.src[0]
x[2] => mux_32to1:mux_map3.src[1]
x[2] => mux_32to1:mux_map4.src[2]
x[2] => mux_32to1:mux_map6.src[4]
x[2] => mux_32to1:mux_map7.src[5]
x[2] => mux_32to1:mux_map8.src[6]
x[2] => mux_32to1:mux_map9.src[7]
x[2] => mux_32to1:mux_map10.src[8]
x[2] => mux_32to1:mux_map11.src[9]
x[2] => mux_32to1:mux_map12.src[10]
x[2] => mux_32to1:mux_map13.src[11]
x[2] => mux_32to1:mux_map14.src[12]
x[2] => mux_32to1:mux_map15.src[13]
x[2] => mux_32to1:mux_map16.src[14]
x[2] => mux_32to1:mux_map17.src[15]
x[2] => mux_32to1:mux_map18.src[16]
x[2] => mux_32to1:mux_map19.src[17]
x[2] => mux_32to1:mux_map20.src[18]
x[2] => mux_32to1:mux_map21.src[19]
x[2] => mux_32to1:mux_map22.src[20]
x[2] => mux_32to1:mux_map23.src[21]
x[2] => mux_32to1:mux_map24.src[22]
x[2] => mux_32to1:mux_map25.src[23]
x[2] => mux_32to1:mux_map26.src[24]
x[2] => mux_32to1:mux_map27.src[25]
x[2] => mux_32to1:mux_map28.src[26]
x[2] => mux_32to1:mux_map29.src[27]
x[2] => mux_32to1:mux_map30.src[28]
x[2] => mux_32to1:mux_map31.src[29]
x[3] => mux_32to1:mux_map3.src[0]
x[3] => mux_32to1:mux_map4.src[1]
x[3] => mux_32to1:mux_map5.src[3]
x[3] => mux_32to1:mux_map5.src[2]
x[3] => mux_32to1:mux_map6.src[3]
x[3] => mux_32to1:mux_map7.src[4]
x[3] => mux_32to1:mux_map8.src[5]
x[3] => mux_32to1:mux_map9.src[6]
x[3] => mux_32to1:mux_map10.src[7]
x[3] => mux_32to1:mux_map11.src[8]
x[3] => mux_32to1:mux_map12.src[9]
x[3] => mux_32to1:mux_map13.src[10]
x[3] => mux_32to1:mux_map14.src[11]
x[3] => mux_32to1:mux_map15.src[12]
x[3] => mux_32to1:mux_map16.src[13]
x[3] => mux_32to1:mux_map17.src[14]
x[3] => mux_32to1:mux_map18.src[15]
x[3] => mux_32to1:mux_map19.src[16]
x[3] => mux_32to1:mux_map20.src[17]
x[3] => mux_32to1:mux_map21.src[18]
x[3] => mux_32to1:mux_map22.src[19]
x[3] => mux_32to1:mux_map23.src[20]
x[3] => mux_32to1:mux_map24.src[21]
x[3] => mux_32to1:mux_map25.src[22]
x[3] => mux_32to1:mux_map26.src[23]
x[3] => mux_32to1:mux_map27.src[24]
x[3] => mux_32to1:mux_map28.src[25]
x[3] => mux_32to1:mux_map29.src[26]
x[3] => mux_32to1:mux_map30.src[27]
x[3] => mux_32to1:mux_map31.src[28]
x[4] => mux_32to1:mux_map4.src[0]
x[4] => mux_32to1:mux_map5.src[1]
x[4] => mux_32to1:mux_map6.src[2]
x[4] => mux_32to1:mux_map7.src[3]
x[4] => mux_32to1:mux_map8.src[4]
x[4] => mux_32to1:mux_map9.src[5]
x[4] => mux_32to1:mux_map10.src[6]
x[4] => mux_32to1:mux_map11.src[7]
x[4] => mux_32to1:mux_map12.src[8]
x[4] => mux_32to1:mux_map13.src[9]
x[4] => mux_32to1:mux_map14.src[10]
x[4] => mux_32to1:mux_map15.src[11]
x[4] => mux_32to1:mux_map16.src[12]
x[4] => mux_32to1:mux_map17.src[13]
x[4] => mux_32to1:mux_map18.src[14]
x[4] => mux_32to1:mux_map19.src[15]
x[4] => mux_32to1:mux_map20.src[16]
x[4] => mux_32to1:mux_map21.src[17]
x[4] => mux_32to1:mux_map22.src[18]
x[4] => mux_32to1:mux_map23.src[19]
x[4] => mux_32to1:mux_map24.src[20]
x[4] => mux_32to1:mux_map25.src[21]
x[4] => mux_32to1:mux_map26.src[22]
x[4] => mux_32to1:mux_map27.src[23]
x[4] => mux_32to1:mux_map28.src[24]
x[4] => mux_32to1:mux_map29.src[25]
x[4] => mux_32to1:mux_map30.src[26]
x[4] => mux_32to1:mux_map31.src[27]
x[5] => mux_32to1:mux_map5.src[0]
x[5] => mux_32to1:mux_map6.src[1]
x[5] => mux_32to1:mux_map7.src[2]
x[5] => mux_32to1:mux_map8.src[3]
x[5] => mux_32to1:mux_map9.src[4]
x[5] => mux_32to1:mux_map10.src[5]
x[5] => mux_32to1:mux_map11.src[6]
x[5] => mux_32to1:mux_map12.src[7]
x[5] => mux_32to1:mux_map13.src[8]
x[5] => mux_32to1:mux_map14.src[9]
x[5] => mux_32to1:mux_map15.src[10]
x[5] => mux_32to1:mux_map16.src[11]
x[5] => mux_32to1:mux_map17.src[12]
x[5] => mux_32to1:mux_map18.src[13]
x[5] => mux_32to1:mux_map19.src[14]
x[5] => mux_32to1:mux_map20.src[15]
x[5] => mux_32to1:mux_map21.src[16]
x[5] => mux_32to1:mux_map22.src[17]
x[5] => mux_32to1:mux_map23.src[18]
x[5] => mux_32to1:mux_map24.src[19]
x[5] => mux_32to1:mux_map25.src[20]
x[5] => mux_32to1:mux_map26.src[21]
x[5] => mux_32to1:mux_map27.src[22]
x[5] => mux_32to1:mux_map28.src[23]
x[5] => mux_32to1:mux_map29.src[24]
x[5] => mux_32to1:mux_map30.src[25]
x[5] => mux_32to1:mux_map31.src[26]
x[6] => mux_32to1:mux_map6.src[0]
x[6] => mux_32to1:mux_map7.src[1]
x[6] => mux_32to1:mux_map8.src[2]
x[6] => mux_32to1:mux_map9.src[3]
x[6] => mux_32to1:mux_map10.src[4]
x[6] => mux_32to1:mux_map11.src[5]
x[6] => mux_32to1:mux_map12.src[6]
x[6] => mux_32to1:mux_map13.src[7]
x[6] => mux_32to1:mux_map14.src[8]
x[6] => mux_32to1:mux_map15.src[9]
x[6] => mux_32to1:mux_map16.src[10]
x[6] => mux_32to1:mux_map17.src[11]
x[6] => mux_32to1:mux_map18.src[12]
x[6] => mux_32to1:mux_map19.src[13]
x[6] => mux_32to1:mux_map20.src[14]
x[6] => mux_32to1:mux_map21.src[15]
x[6] => mux_32to1:mux_map22.src[16]
x[6] => mux_32to1:mux_map23.src[17]
x[6] => mux_32to1:mux_map24.src[18]
x[6] => mux_32to1:mux_map25.src[19]
x[6] => mux_32to1:mux_map26.src[20]
x[6] => mux_32to1:mux_map27.src[21]
x[6] => mux_32to1:mux_map28.src[22]
x[6] => mux_32to1:mux_map29.src[23]
x[6] => mux_32to1:mux_map30.src[24]
x[6] => mux_32to1:mux_map31.src[25]
x[7] => mux_32to1:mux_map7.src[0]
x[7] => mux_32to1:mux_map8.src[1]
x[7] => mux_32to1:mux_map9.src[2]
x[7] => mux_32to1:mux_map10.src[3]
x[7] => mux_32to1:mux_map11.src[4]
x[7] => mux_32to1:mux_map12.src[5]
x[7] => mux_32to1:mux_map13.src[6]
x[7] => mux_32to1:mux_map14.src[7]
x[7] => mux_32to1:mux_map15.src[8]
x[7] => mux_32to1:mux_map16.src[9]
x[7] => mux_32to1:mux_map17.src[10]
x[7] => mux_32to1:mux_map18.src[11]
x[7] => mux_32to1:mux_map19.src[12]
x[7] => mux_32to1:mux_map20.src[13]
x[7] => mux_32to1:mux_map21.src[14]
x[7] => mux_32to1:mux_map22.src[15]
x[7] => mux_32to1:mux_map23.src[16]
x[7] => mux_32to1:mux_map24.src[17]
x[7] => mux_32to1:mux_map25.src[18]
x[7] => mux_32to1:mux_map26.src[19]
x[7] => mux_32to1:mux_map27.src[20]
x[7] => mux_32to1:mux_map28.src[21]
x[7] => mux_32to1:mux_map29.src[22]
x[7] => mux_32to1:mux_map30.src[23]
x[7] => mux_32to1:mux_map31.src[24]
x[8] => mux_32to1:mux_map8.src[0]
x[8] => mux_32to1:mux_map9.src[1]
x[8] => mux_32to1:mux_map10.src[2]
x[8] => mux_32to1:mux_map11.src[3]
x[8] => mux_32to1:mux_map12.src[4]
x[8] => mux_32to1:mux_map13.src[5]
x[8] => mux_32to1:mux_map14.src[6]
x[8] => mux_32to1:mux_map15.src[7]
x[8] => mux_32to1:mux_map16.src[8]
x[8] => mux_32to1:mux_map17.src[9]
x[8] => mux_32to1:mux_map18.src[10]
x[8] => mux_32to1:mux_map19.src[11]
x[8] => mux_32to1:mux_map20.src[12]
x[8] => mux_32to1:mux_map21.src[13]
x[8] => mux_32to1:mux_map22.src[14]
x[8] => mux_32to1:mux_map23.src[15]
x[8] => mux_32to1:mux_map24.src[16]
x[8] => mux_32to1:mux_map25.src[17]
x[8] => mux_32to1:mux_map26.src[18]
x[8] => mux_32to1:mux_map27.src[19]
x[8] => mux_32to1:mux_map28.src[20]
x[8] => mux_32to1:mux_map29.src[21]
x[8] => mux_32to1:mux_map30.src[22]
x[8] => mux_32to1:mux_map31.src[23]
x[9] => mux_32to1:mux_map9.src[0]
x[9] => mux_32to1:mux_map10.src[1]
x[9] => mux_32to1:mux_map11.src[2]
x[9] => mux_32to1:mux_map12.src[3]
x[9] => mux_32to1:mux_map13.src[4]
x[9] => mux_32to1:mux_map14.src[5]
x[9] => mux_32to1:mux_map15.src[6]
x[9] => mux_32to1:mux_map16.src[7]
x[9] => mux_32to1:mux_map17.src[8]
x[9] => mux_32to1:mux_map18.src[9]
x[9] => mux_32to1:mux_map19.src[10]
x[9] => mux_32to1:mux_map20.src[11]
x[9] => mux_32to1:mux_map21.src[12]
x[9] => mux_32to1:mux_map22.src[13]
x[9] => mux_32to1:mux_map23.src[14]
x[9] => mux_32to1:mux_map24.src[15]
x[9] => mux_32to1:mux_map25.src[16]
x[9] => mux_32to1:mux_map26.src[17]
x[9] => mux_32to1:mux_map27.src[18]
x[9] => mux_32to1:mux_map28.src[19]
x[9] => mux_32to1:mux_map29.src[20]
x[9] => mux_32to1:mux_map30.src[21]
x[9] => mux_32to1:mux_map31.src[22]
x[10] => mux_32to1:mux_map10.src[0]
x[10] => mux_32to1:mux_map11.src[1]
x[10] => mux_32to1:mux_map12.src[2]
x[10] => mux_32to1:mux_map13.src[3]
x[10] => mux_32to1:mux_map14.src[4]
x[10] => mux_32to1:mux_map15.src[5]
x[10] => mux_32to1:mux_map16.src[6]
x[10] => mux_32to1:mux_map17.src[7]
x[10] => mux_32to1:mux_map18.src[8]
x[10] => mux_32to1:mux_map19.src[9]
x[10] => mux_32to1:mux_map20.src[10]
x[10] => mux_32to1:mux_map21.src[11]
x[10] => mux_32to1:mux_map22.src[12]
x[10] => mux_32to1:mux_map23.src[13]
x[10] => mux_32to1:mux_map24.src[14]
x[10] => mux_32to1:mux_map25.src[15]
x[10] => mux_32to1:mux_map26.src[16]
x[10] => mux_32to1:mux_map27.src[17]
x[10] => mux_32to1:mux_map28.src[18]
x[10] => mux_32to1:mux_map29.src[19]
x[10] => mux_32to1:mux_map30.src[20]
x[10] => mux_32to1:mux_map31.src[21]
x[11] => mux_32to1:mux_map11.src[0]
x[11] => mux_32to1:mux_map12.src[1]
x[11] => mux_32to1:mux_map13.src[2]
x[11] => mux_32to1:mux_map14.src[3]
x[11] => mux_32to1:mux_map15.src[4]
x[11] => mux_32to1:mux_map16.src[5]
x[11] => mux_32to1:mux_map17.src[6]
x[11] => mux_32to1:mux_map18.src[7]
x[11] => mux_32to1:mux_map19.src[8]
x[11] => mux_32to1:mux_map20.src[9]
x[11] => mux_32to1:mux_map21.src[10]
x[11] => mux_32to1:mux_map22.src[11]
x[11] => mux_32to1:mux_map23.src[12]
x[11] => mux_32to1:mux_map24.src[13]
x[11] => mux_32to1:mux_map25.src[14]
x[11] => mux_32to1:mux_map26.src[15]
x[11] => mux_32to1:mux_map27.src[16]
x[11] => mux_32to1:mux_map28.src[17]
x[11] => mux_32to1:mux_map29.src[18]
x[11] => mux_32to1:mux_map30.src[19]
x[11] => mux_32to1:mux_map31.src[20]
x[12] => mux_32to1:mux_map12.src[0]
x[12] => mux_32to1:mux_map13.src[1]
x[12] => mux_32to1:mux_map14.src[2]
x[12] => mux_32to1:mux_map15.src[3]
x[12] => mux_32to1:mux_map16.src[4]
x[12] => mux_32to1:mux_map17.src[5]
x[12] => mux_32to1:mux_map18.src[6]
x[12] => mux_32to1:mux_map19.src[7]
x[12] => mux_32to1:mux_map20.src[8]
x[12] => mux_32to1:mux_map21.src[9]
x[12] => mux_32to1:mux_map22.src[10]
x[12] => mux_32to1:mux_map23.src[11]
x[12] => mux_32to1:mux_map24.src[12]
x[12] => mux_32to1:mux_map25.src[13]
x[12] => mux_32to1:mux_map26.src[14]
x[12] => mux_32to1:mux_map27.src[15]
x[12] => mux_32to1:mux_map28.src[16]
x[12] => mux_32to1:mux_map29.src[17]
x[12] => mux_32to1:mux_map30.src[18]
x[12] => mux_32to1:mux_map31.src[19]
x[13] => mux_32to1:mux_map13.src[0]
x[13] => mux_32to1:mux_map14.src[1]
x[13] => mux_32to1:mux_map15.src[2]
x[13] => mux_32to1:mux_map16.src[3]
x[13] => mux_32to1:mux_map17.src[4]
x[13] => mux_32to1:mux_map18.src[5]
x[13] => mux_32to1:mux_map19.src[6]
x[13] => mux_32to1:mux_map20.src[7]
x[13] => mux_32to1:mux_map21.src[8]
x[13] => mux_32to1:mux_map22.src[9]
x[13] => mux_32to1:mux_map23.src[10]
x[13] => mux_32to1:mux_map24.src[11]
x[13] => mux_32to1:mux_map25.src[12]
x[13] => mux_32to1:mux_map26.src[13]
x[13] => mux_32to1:mux_map27.src[14]
x[13] => mux_32to1:mux_map28.src[15]
x[13] => mux_32to1:mux_map29.src[16]
x[13] => mux_32to1:mux_map30.src[17]
x[13] => mux_32to1:mux_map31.src[18]
x[14] => mux_32to1:mux_map14.src[0]
x[14] => mux_32to1:mux_map15.src[1]
x[14] => mux_32to1:mux_map16.src[2]
x[14] => mux_32to1:mux_map17.src[3]
x[14] => mux_32to1:mux_map18.src[4]
x[14] => mux_32to1:mux_map19.src[5]
x[14] => mux_32to1:mux_map20.src[6]
x[14] => mux_32to1:mux_map21.src[7]
x[14] => mux_32to1:mux_map22.src[8]
x[14] => mux_32to1:mux_map23.src[9]
x[14] => mux_32to1:mux_map24.src[10]
x[14] => mux_32to1:mux_map25.src[11]
x[14] => mux_32to1:mux_map26.src[12]
x[14] => mux_32to1:mux_map27.src[13]
x[14] => mux_32to1:mux_map28.src[14]
x[14] => mux_32to1:mux_map29.src[15]
x[14] => mux_32to1:mux_map30.src[16]
x[14] => mux_32to1:mux_map31.src[17]
x[15] => mux_32to1:mux_map15.src[0]
x[15] => mux_32to1:mux_map16.src[1]
x[15] => mux_32to1:mux_map17.src[2]
x[15] => mux_32to1:mux_map18.src[3]
x[15] => mux_32to1:mux_map19.src[4]
x[15] => mux_32to1:mux_map20.src[5]
x[15] => mux_32to1:mux_map21.src[6]
x[15] => mux_32to1:mux_map22.src[7]
x[15] => mux_32to1:mux_map23.src[8]
x[15] => mux_32to1:mux_map24.src[9]
x[15] => mux_32to1:mux_map25.src[10]
x[15] => mux_32to1:mux_map26.src[11]
x[15] => mux_32to1:mux_map27.src[12]
x[15] => mux_32to1:mux_map28.src[13]
x[15] => mux_32to1:mux_map29.src[14]
x[15] => mux_32to1:mux_map30.src[15]
x[15] => mux_32to1:mux_map31.src[16]
x[16] => mux_32to1:mux_map16.src[0]
x[16] => mux_32to1:mux_map17.src[1]
x[16] => mux_32to1:mux_map18.src[2]
x[16] => mux_32to1:mux_map19.src[3]
x[16] => mux_32to1:mux_map20.src[4]
x[16] => mux_32to1:mux_map21.src[5]
x[16] => mux_32to1:mux_map22.src[6]
x[16] => mux_32to1:mux_map23.src[7]
x[16] => mux_32to1:mux_map24.src[8]
x[16] => mux_32to1:mux_map25.src[9]
x[16] => mux_32to1:mux_map26.src[10]
x[16] => mux_32to1:mux_map27.src[11]
x[16] => mux_32to1:mux_map28.src[12]
x[16] => mux_32to1:mux_map29.src[13]
x[16] => mux_32to1:mux_map30.src[14]
x[16] => mux_32to1:mux_map31.src[15]
x[17] => mux_32to1:mux_map17.src[0]
x[17] => mux_32to1:mux_map18.src[1]
x[17] => mux_32to1:mux_map19.src[2]
x[17] => mux_32to1:mux_map20.src[3]
x[17] => mux_32to1:mux_map21.src[4]
x[17] => mux_32to1:mux_map22.src[5]
x[17] => mux_32to1:mux_map23.src[6]
x[17] => mux_32to1:mux_map24.src[7]
x[17] => mux_32to1:mux_map25.src[8]
x[17] => mux_32to1:mux_map26.src[9]
x[17] => mux_32to1:mux_map27.src[10]
x[17] => mux_32to1:mux_map28.src[11]
x[17] => mux_32to1:mux_map29.src[12]
x[17] => mux_32to1:mux_map30.src[13]
x[17] => mux_32to1:mux_map31.src[14]
x[18] => mux_32to1:mux_map18.src[0]
x[18] => mux_32to1:mux_map19.src[1]
x[18] => mux_32to1:mux_map20.src[2]
x[18] => mux_32to1:mux_map21.src[3]
x[18] => mux_32to1:mux_map22.src[4]
x[18] => mux_32to1:mux_map23.src[5]
x[18] => mux_32to1:mux_map24.src[6]
x[18] => mux_32to1:mux_map25.src[7]
x[18] => mux_32to1:mux_map26.src[8]
x[18] => mux_32to1:mux_map27.src[9]
x[18] => mux_32to1:mux_map28.src[10]
x[18] => mux_32to1:mux_map29.src[11]
x[18] => mux_32to1:mux_map30.src[12]
x[18] => mux_32to1:mux_map31.src[13]
x[19] => mux_32to1:mux_map19.src[0]
x[19] => mux_32to1:mux_map20.src[1]
x[19] => mux_32to1:mux_map21.src[2]
x[19] => mux_32to1:mux_map22.src[3]
x[19] => mux_32to1:mux_map23.src[4]
x[19] => mux_32to1:mux_map24.src[5]
x[19] => mux_32to1:mux_map25.src[6]
x[19] => mux_32to1:mux_map26.src[7]
x[19] => mux_32to1:mux_map27.src[8]
x[19] => mux_32to1:mux_map28.src[9]
x[19] => mux_32to1:mux_map29.src[10]
x[19] => mux_32to1:mux_map30.src[11]
x[19] => mux_32to1:mux_map31.src[12]
x[20] => mux_32to1:mux_map20.src[0]
x[20] => mux_32to1:mux_map21.src[1]
x[20] => mux_32to1:mux_map22.src[2]
x[20] => mux_32to1:mux_map23.src[3]
x[20] => mux_32to1:mux_map24.src[4]
x[20] => mux_32to1:mux_map25.src[5]
x[20] => mux_32to1:mux_map26.src[6]
x[20] => mux_32to1:mux_map27.src[7]
x[20] => mux_32to1:mux_map28.src[8]
x[20] => mux_32to1:mux_map29.src[9]
x[20] => mux_32to1:mux_map30.src[10]
x[20] => mux_32to1:mux_map31.src[11]
x[21] => mux_32to1:mux_map21.src[0]
x[21] => mux_32to1:mux_map22.src[1]
x[21] => mux_32to1:mux_map23.src[2]
x[21] => mux_32to1:mux_map24.src[3]
x[21] => mux_32to1:mux_map25.src[4]
x[21] => mux_32to1:mux_map26.src[5]
x[21] => mux_32to1:mux_map27.src[6]
x[21] => mux_32to1:mux_map28.src[7]
x[21] => mux_32to1:mux_map29.src[8]
x[21] => mux_32to1:mux_map30.src[9]
x[21] => mux_32to1:mux_map31.src[10]
x[22] => mux_32to1:mux_map22.src[0]
x[22] => mux_32to1:mux_map23.src[1]
x[22] => mux_32to1:mux_map24.src[2]
x[22] => mux_32to1:mux_map25.src[3]
x[22] => mux_32to1:mux_map26.src[4]
x[22] => mux_32to1:mux_map27.src[5]
x[22] => mux_32to1:mux_map28.src[6]
x[22] => mux_32to1:mux_map29.src[7]
x[22] => mux_32to1:mux_map30.src[8]
x[22] => mux_32to1:mux_map31.src[9]
x[23] => mux_32to1:mux_map23.src[0]
x[23] => mux_32to1:mux_map24.src[1]
x[23] => mux_32to1:mux_map25.src[2]
x[23] => mux_32to1:mux_map26.src[3]
x[23] => mux_32to1:mux_map27.src[4]
x[23] => mux_32to1:mux_map28.src[5]
x[23] => mux_32to1:mux_map29.src[6]
x[23] => mux_32to1:mux_map30.src[7]
x[23] => mux_32to1:mux_map31.src[8]
x[24] => mux_32to1:mux_map24.src[0]
x[24] => mux_32to1:mux_map25.src[1]
x[24] => mux_32to1:mux_map26.src[2]
x[24] => mux_32to1:mux_map27.src[3]
x[24] => mux_32to1:mux_map28.src[4]
x[24] => mux_32to1:mux_map29.src[5]
x[24] => mux_32to1:mux_map30.src[6]
x[24] => mux_32to1:mux_map31.src[7]
x[25] => mux_32to1:mux_map25.src[0]
x[25] => mux_32to1:mux_map26.src[1]
x[25] => mux_32to1:mux_map27.src[2]
x[25] => mux_32to1:mux_map28.src[3]
x[25] => mux_32to1:mux_map29.src[4]
x[25] => mux_32to1:mux_map30.src[5]
x[25] => mux_32to1:mux_map31.src[6]
x[26] => mux_32to1:mux_map26.src[0]
x[26] => mux_32to1:mux_map27.src[1]
x[26] => mux_32to1:mux_map28.src[2]
x[26] => mux_32to1:mux_map29.src[3]
x[26] => mux_32to1:mux_map30.src[4]
x[26] => mux_32to1:mux_map31.src[5]
x[27] => mux_32to1:mux_map27.src[0]
x[27] => mux_32to1:mux_map28.src[1]
x[27] => mux_32to1:mux_map29.src[2]
x[27] => mux_32to1:mux_map30.src[3]
x[27] => mux_32to1:mux_map31.src[4]
x[28] => mux_32to1:mux_map28.src[0]
x[28] => mux_32to1:mux_map29.src[1]
x[28] => mux_32to1:mux_map30.src[2]
x[28] => mux_32to1:mux_map31.src[3]
x[29] => mux_32to1:mux_map29.src[0]
x[29] => mux_32to1:mux_map30.src[1]
x[29] => mux_32to1:mux_map31.src[2]
x[30] => mux_32to1:mux_map30.src[0]
x[30] => mux_32to1:mux_map31.src[1]
x[31] => mux_32to1:mux_map31.src[0]
shift[0] => mux_32to1:mux_map0.sel[0]
shift[0] => mux_32to1:mux_map1.sel[0]
shift[0] => mux_32to1:mux_map2.sel[0]
shift[0] => mux_32to1:mux_map3.sel[0]
shift[0] => mux_32to1:mux_map4.sel[0]
shift[0] => mux_32to1:mux_map5.sel[0]
shift[0] => mux_32to1:mux_map6.sel[0]
shift[0] => mux_32to1:mux_map7.sel[0]
shift[0] => mux_32to1:mux_map8.sel[0]
shift[0] => mux_32to1:mux_map9.sel[0]
shift[0] => mux_32to1:mux_map10.sel[0]
shift[0] => mux_32to1:mux_map11.sel[0]
shift[0] => mux_32to1:mux_map12.sel[0]
shift[0] => mux_32to1:mux_map13.sel[0]
shift[0] => mux_32to1:mux_map14.sel[0]
shift[0] => mux_32to1:mux_map15.sel[0]
shift[0] => mux_32to1:mux_map16.sel[0]
shift[0] => mux_32to1:mux_map17.sel[0]
shift[0] => mux_32to1:mux_map18.sel[0]
shift[0] => mux_32to1:mux_map19.sel[0]
shift[0] => mux_32to1:mux_map20.sel[0]
shift[0] => mux_32to1:mux_map21.sel[0]
shift[0] => mux_32to1:mux_map22.sel[0]
shift[0] => mux_32to1:mux_map23.sel[0]
shift[0] => mux_32to1:mux_map24.sel[0]
shift[0] => mux_32to1:mux_map25.sel[0]
shift[0] => mux_32to1:mux_map26.sel[0]
shift[0] => mux_32to1:mux_map27.sel[0]
shift[0] => mux_32to1:mux_map28.sel[0]
shift[0] => mux_32to1:mux_map29.sel[0]
shift[0] => mux_32to1:mux_map30.sel[0]
shift[0] => mux_32to1:mux_map31.sel[0]
shift[1] => mux_32to1:mux_map0.sel[1]
shift[1] => mux_32to1:mux_map1.sel[1]
shift[1] => mux_32to1:mux_map2.sel[1]
shift[1] => mux_32to1:mux_map3.sel[1]
shift[1] => mux_32to1:mux_map4.sel[1]
shift[1] => mux_32to1:mux_map5.sel[1]
shift[1] => mux_32to1:mux_map6.sel[1]
shift[1] => mux_32to1:mux_map7.sel[1]
shift[1] => mux_32to1:mux_map8.sel[1]
shift[1] => mux_32to1:mux_map9.sel[1]
shift[1] => mux_32to1:mux_map10.sel[1]
shift[1] => mux_32to1:mux_map11.sel[1]
shift[1] => mux_32to1:mux_map12.sel[1]
shift[1] => mux_32to1:mux_map13.sel[1]
shift[1] => mux_32to1:mux_map14.sel[1]
shift[1] => mux_32to1:mux_map15.sel[1]
shift[1] => mux_32to1:mux_map16.sel[1]
shift[1] => mux_32to1:mux_map17.sel[1]
shift[1] => mux_32to1:mux_map18.sel[1]
shift[1] => mux_32to1:mux_map19.sel[1]
shift[1] => mux_32to1:mux_map20.sel[1]
shift[1] => mux_32to1:mux_map21.sel[1]
shift[1] => mux_32to1:mux_map22.sel[1]
shift[1] => mux_32to1:mux_map23.sel[1]
shift[1] => mux_32to1:mux_map24.sel[1]
shift[1] => mux_32to1:mux_map25.sel[1]
shift[1] => mux_32to1:mux_map26.sel[1]
shift[1] => mux_32to1:mux_map27.sel[1]
shift[1] => mux_32to1:mux_map28.sel[1]
shift[1] => mux_32to1:mux_map29.sel[1]
shift[1] => mux_32to1:mux_map30.sel[1]
shift[1] => mux_32to1:mux_map31.sel[1]
shift[2] => mux_32to1:mux_map0.sel[2]
shift[2] => mux_32to1:mux_map1.sel[2]
shift[2] => mux_32to1:mux_map2.sel[2]
shift[2] => mux_32to1:mux_map3.sel[2]
shift[2] => mux_32to1:mux_map4.sel[2]
shift[2] => mux_32to1:mux_map5.sel[2]
shift[2] => mux_32to1:mux_map6.sel[2]
shift[2] => mux_32to1:mux_map7.sel[2]
shift[2] => mux_32to1:mux_map8.sel[2]
shift[2] => mux_32to1:mux_map9.sel[2]
shift[2] => mux_32to1:mux_map10.sel[2]
shift[2] => mux_32to1:mux_map11.sel[2]
shift[2] => mux_32to1:mux_map12.sel[2]
shift[2] => mux_32to1:mux_map13.sel[2]
shift[2] => mux_32to1:mux_map14.sel[2]
shift[2] => mux_32to1:mux_map15.sel[2]
shift[2] => mux_32to1:mux_map16.sel[2]
shift[2] => mux_32to1:mux_map17.sel[2]
shift[2] => mux_32to1:mux_map18.sel[2]
shift[2] => mux_32to1:mux_map19.sel[2]
shift[2] => mux_32to1:mux_map20.sel[2]
shift[2] => mux_32to1:mux_map21.sel[2]
shift[2] => mux_32to1:mux_map22.sel[2]
shift[2] => mux_32to1:mux_map23.sel[2]
shift[2] => mux_32to1:mux_map24.sel[2]
shift[2] => mux_32to1:mux_map25.sel[2]
shift[2] => mux_32to1:mux_map26.sel[2]
shift[2] => mux_32to1:mux_map27.sel[2]
shift[2] => mux_32to1:mux_map28.sel[2]
shift[2] => mux_32to1:mux_map29.sel[2]
shift[2] => mux_32to1:mux_map30.sel[2]
shift[2] => mux_32to1:mux_map31.sel[2]
shift[3] => mux_32to1:mux_map0.sel[3]
shift[3] => mux_32to1:mux_map1.sel[3]
shift[3] => mux_32to1:mux_map2.sel[3]
shift[3] => mux_32to1:mux_map3.sel[3]
shift[3] => mux_32to1:mux_map4.sel[3]
shift[3] => mux_32to1:mux_map5.sel[3]
shift[3] => mux_32to1:mux_map6.sel[3]
shift[3] => mux_32to1:mux_map7.sel[3]
shift[3] => mux_32to1:mux_map8.sel[3]
shift[3] => mux_32to1:mux_map9.sel[3]
shift[3] => mux_32to1:mux_map10.sel[3]
shift[3] => mux_32to1:mux_map11.sel[3]
shift[3] => mux_32to1:mux_map12.sel[3]
shift[3] => mux_32to1:mux_map13.sel[3]
shift[3] => mux_32to1:mux_map14.sel[3]
shift[3] => mux_32to1:mux_map15.sel[3]
shift[3] => mux_32to1:mux_map16.sel[3]
shift[3] => mux_32to1:mux_map17.sel[3]
shift[3] => mux_32to1:mux_map18.sel[3]
shift[3] => mux_32to1:mux_map19.sel[3]
shift[3] => mux_32to1:mux_map20.sel[3]
shift[3] => mux_32to1:mux_map21.sel[3]
shift[3] => mux_32to1:mux_map22.sel[3]
shift[3] => mux_32to1:mux_map23.sel[3]
shift[3] => mux_32to1:mux_map24.sel[3]
shift[3] => mux_32to1:mux_map25.sel[3]
shift[3] => mux_32to1:mux_map26.sel[3]
shift[3] => mux_32to1:mux_map27.sel[3]
shift[3] => mux_32to1:mux_map28.sel[3]
shift[3] => mux_32to1:mux_map29.sel[3]
shift[3] => mux_32to1:mux_map30.sel[3]
shift[3] => mux_32to1:mux_map31.sel[3]
shift[4] => mux_32to1:mux_map0.sel[4]
shift[4] => mux_32to1:mux_map1.sel[4]
shift[4] => mux_32to1:mux_map2.sel[4]
shift[4] => mux_32to1:mux_map3.sel[4]
shift[4] => mux_32to1:mux_map4.sel[4]
shift[4] => mux_32to1:mux_map5.sel[4]
shift[4] => mux_32to1:mux_map6.sel[4]
shift[4] => mux_32to1:mux_map7.sel[4]
shift[4] => mux_32to1:mux_map8.sel[4]
shift[4] => mux_32to1:mux_map9.sel[4]
shift[4] => mux_32to1:mux_map10.sel[4]
shift[4] => mux_32to1:mux_map11.sel[4]
shift[4] => mux_32to1:mux_map12.sel[4]
shift[4] => mux_32to1:mux_map13.sel[4]
shift[4] => mux_32to1:mux_map14.sel[4]
shift[4] => mux_32to1:mux_map15.sel[4]
shift[4] => mux_32to1:mux_map16.sel[4]
shift[4] => mux_32to1:mux_map17.sel[4]
shift[4] => mux_32to1:mux_map18.sel[4]
shift[4] => mux_32to1:mux_map19.sel[4]
shift[4] => mux_32to1:mux_map20.sel[4]
shift[4] => mux_32to1:mux_map21.sel[4]
shift[4] => mux_32to1:mux_map22.sel[4]
shift[4] => mux_32to1:mux_map23.sel[4]
shift[4] => mux_32to1:mux_map24.sel[4]
shift[4] => mux_32to1:mux_map25.sel[4]
shift[4] => mux_32to1:mux_map26.sel[4]
shift[4] => mux_32to1:mux_map27.sel[4]
shift[4] => mux_32to1:mux_map28.sel[4]
shift[4] => mux_32to1:mux_map29.sel[4]
shift[4] => mux_32to1:mux_map30.sel[4]
shift[4] => mux_32to1:mux_map31.sel[4]
shift[5] => ~NO_FANOUT~
shift[6] => ~NO_FANOUT~
shift[7] => ~NO_FANOUT~
shift[8] => ~NO_FANOUT~
shift[9] => ~NO_FANOUT~
shift[10] => ~NO_FANOUT~
shift[11] => ~NO_FANOUT~
shift[12] => ~NO_FANOUT~
shift[13] => ~NO_FANOUT~
shift[14] => ~NO_FANOUT~
shift[15] => ~NO_FANOUT~
shift[16] => ~NO_FANOUT~
shift[17] => ~NO_FANOUT~
shift[18] => ~NO_FANOUT~
shift[19] => ~NO_FANOUT~
shift[20] => ~NO_FANOUT~
shift[21] => ~NO_FANOUT~
shift[22] => ~NO_FANOUT~
shift[23] => ~NO_FANOUT~
shift[24] => ~NO_FANOUT~
shift[25] => ~NO_FANOUT~
shift[26] => ~NO_FANOUT~
shift[27] => ~NO_FANOUT~
shift[28] => ~NO_FANOUT~
shift[29] => ~NO_FANOUT~
shift[30] => ~NO_FANOUT~
shift[31] => ~NO_FANOUT~
z[0] <= mux_32to1:mux_map0.z
z[1] <= mux_32to1:mux_map1.z
z[2] <= mux_32to1:mux_map2.z
z[3] <= mux_32to1:mux_map3.z
z[4] <= mux_32to1:mux_map4.z
z[5] <= mux_32to1:mux_map5.z
z[6] <= mux_32to1:mux_map6.z
z[7] <= mux_32to1:mux_map7.z
z[8] <= mux_32to1:mux_map8.z
z[9] <= mux_32to1:mux_map9.z
z[10] <= mux_32to1:mux_map10.z
z[11] <= mux_32to1:mux_map11.z
z[12] <= mux_32to1:mux_map12.z
z[13] <= mux_32to1:mux_map13.z
z[14] <= mux_32to1:mux_map14.z
z[15] <= mux_32to1:mux_map15.z
z[16] <= mux_32to1:mux_map16.z
z[17] <= mux_32to1:mux_map17.z
z[18] <= mux_32to1:mux_map18.z
z[19] <= mux_32to1:mux_map19.z
z[20] <= mux_32to1:mux_map20.z
z[21] <= mux_32to1:mux_map21.z
z[22] <= mux_32to1:mux_map22.z
z[23] <= mux_32to1:mux_map23.z
z[24] <= mux_32to1:mux_map24.z
z[25] <= mux_32to1:mux_map25.z
z[26] <= mux_32to1:mux_map26.z
z[27] <= mux_32to1:mux_map27.z
z[28] <= mux_32to1:mux_map28.z
z[29] <= mux_32to1:mux_map29.z
z[30] <= mux_32to1:mux_map30.z
z[31] <= mux_32to1:mux_map31.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map0|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map1|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map2|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map3|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map4|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map5|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map6|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map7|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map8|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map9|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map10|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map11|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map12|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map13|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map14|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map15|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map16|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map17|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map18|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map19|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map20|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map21|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map22|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map23|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map24|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map25|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map26|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map27|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map28|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map29|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map30|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|sll_32bit:sll_map|mux_32to1:mux_map31|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4
or_in[0] => or_gate:or0_map.x
or_in[1] => or_gate:or0_map.y
or_in[2] => or_gate:or1_map.x
or_in[3] => or_gate:or1_map.y
or_in[4] => or_gate:or2_map.x
or_in[5] => or_gate:or2_map.y
or_in[6] => or_gate:or3_map.x
or_in[7] => or_gate:or3_map.y
or_in[8] => or_gate:or4_map.x
or_in[9] => or_gate:or4_map.y
or_in[10] => or_gate:or5_map.x
or_in[11] => or_gate:or5_map.y
or_in[12] => or_gate:or6_map.x
or_in[13] => or_gate:or6_map.y
or_in[14] => or_gate:or7_map.x
or_in[15] => or_gate:or7_map.y
or_in[16] => or_gate:or8_map.x
or_in[17] => or_gate:or8_map.y
or_in[18] => or_gate:or9_map.x
or_in[19] => or_gate:or9_map.y
or_in[20] => or_gate:or10_map.x
or_in[21] => or_gate:or10_map.y
or_in[22] => or_gate:or11_map.x
or_in[23] => or_gate:or11_map.y
or_in[24] => or_gate:or12_map.x
or_in[25] => or_gate:or12_map.y
or_in[26] => or_gate:or13_map.x
or_in[27] => or_gate:or13_map.y
or_in[28] => or_gate:or14_map.x
or_in[29] => or_gate:or14_map.y
or_in[30] => or_gate:or15_map.x
or_in[31] => or_gate:or15_map.y
nor_out <= xor_gate:xor0_map.z


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or2_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or3_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or4_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or5_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or6_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or7_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or8_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or9_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or10_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or11_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or12_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or13_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or14_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or15_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or16_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or17_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or18_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or19_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or20_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or21_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or22_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or23_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or24_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or25_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or26_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or27_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or28_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or29_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|or_gate:or30_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map4|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5
or_in[0] => or_gate:or0_map.x
or_in[1] => or_gate:or0_map.y
or_in[2] => or_gate:or1_map.x
or_in[3] => or_gate:or1_map.y
or_in[4] => or_gate:or2_map.x
or_in[5] => or_gate:or2_map.y
or_in[6] => or_gate:or3_map.x
or_in[7] => or_gate:or3_map.y
or_in[8] => or_gate:or4_map.x
or_in[9] => or_gate:or4_map.y
or_in[10] => or_gate:or5_map.x
or_in[11] => or_gate:or5_map.y
or_in[12] => or_gate:or6_map.x
or_in[13] => or_gate:or6_map.y
or_in[14] => or_gate:or7_map.x
or_in[15] => or_gate:or7_map.y
or_in[16] => or_gate:or8_map.x
or_in[17] => or_gate:or8_map.y
or_in[18] => or_gate:or9_map.x
or_in[19] => or_gate:or9_map.y
or_in[20] => or_gate:or10_map.x
or_in[21] => or_gate:or10_map.y
or_in[22] => or_gate:or11_map.x
or_in[23] => or_gate:or11_map.y
or_in[24] => or_gate:or12_map.x
or_in[25] => or_gate:or12_map.y
or_in[26] => or_gate:or13_map.x
or_in[27] => or_gate:or13_map.y
or_in[28] => or_gate:or14_map.x
or_in[29] => or_gate:or14_map.y
or_in[30] => or_gate:or15_map.x
or_in[31] => or_gate:or15_map.y
nor_out <= xor_gate:xor0_map.z


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or2_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or3_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or4_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or5_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or6_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or7_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or8_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or9_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or10_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or11_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or12_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or13_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or14_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or15_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or16_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or17_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or18_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or19_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or20_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or21_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or22_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or23_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or24_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or25_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or26_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or27_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or28_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or29_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|or_gate:or30_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map5|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6
or_in[0] => or_gate:or0_map.x
or_in[1] => or_gate:or0_map.y
or_in[2] => or_gate:or1_map.x
or_in[3] => or_gate:or1_map.y
or_in[4] => or_gate:or2_map.x
or_in[5] => or_gate:or2_map.y
or_in[6] => or_gate:or3_map.x
or_in[7] => or_gate:or3_map.y
or_in[8] => or_gate:or4_map.x
or_in[9] => or_gate:or4_map.y
or_in[10] => or_gate:or5_map.x
or_in[11] => or_gate:or5_map.y
or_in[12] => or_gate:or6_map.x
or_in[13] => or_gate:or6_map.y
or_in[14] => or_gate:or7_map.x
or_in[15] => or_gate:or7_map.y
or_in[16] => or_gate:or8_map.x
or_in[17] => or_gate:or8_map.y
or_in[18] => or_gate:or9_map.x
or_in[19] => or_gate:or9_map.y
or_in[20] => or_gate:or10_map.x
or_in[21] => or_gate:or10_map.y
or_in[22] => or_gate:or11_map.x
or_in[23] => or_gate:or11_map.y
or_in[24] => or_gate:or12_map.x
or_in[25] => or_gate:or12_map.y
or_in[26] => or_gate:or13_map.x
or_in[27] => or_gate:or13_map.y
or_in[28] => or_gate:or14_map.x
or_in[29] => or_gate:or14_map.y
or_in[30] => or_gate:or15_map.x
or_in[31] => or_gate:or15_map.y
nor_out <= xor_gate:xor0_map.z


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or1_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or2_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or3_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or4_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or5_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or6_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or7_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or8_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or9_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or10_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or11_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or12_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or13_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or14_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or15_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or16_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or17_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or18_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or19_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or20_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or21_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or22_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or23_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or24_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or25_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or26_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or27_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or28_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or29_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|or_gate:or30_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|nor_32bit:nor_map6|xor_gate:xor0_map
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_32bit:mux_map32
sel[0] => mux_32:mux_map0.sel
sel[0] => mux_32:mux_map1.sel
sel[0] => mux_32:mux_map2.sel
sel[0] => mux_32:mux_map3.sel
sel[1] => mux_32:mux_map4.sel
sel[1] => mux_32:mux_map5.sel
sel[2] => mux_32:mux_map6.sel
src_in0[0] => mux_32:mux_map0.src0[0]
src_in0[1] => mux_32:mux_map0.src0[1]
src_in0[2] => mux_32:mux_map0.src0[2]
src_in0[3] => mux_32:mux_map0.src0[3]
src_in0[4] => mux_32:mux_map0.src0[4]
src_in0[5] => mux_32:mux_map0.src0[5]
src_in0[6] => mux_32:mux_map0.src0[6]
src_in0[7] => mux_32:mux_map0.src0[7]
src_in0[8] => mux_32:mux_map0.src0[8]
src_in0[9] => mux_32:mux_map0.src0[9]
src_in0[10] => mux_32:mux_map0.src0[10]
src_in0[11] => mux_32:mux_map0.src0[11]
src_in0[12] => mux_32:mux_map0.src0[12]
src_in0[13] => mux_32:mux_map0.src0[13]
src_in0[14] => mux_32:mux_map0.src0[14]
src_in0[15] => mux_32:mux_map0.src0[15]
src_in0[16] => mux_32:mux_map0.src0[16]
src_in0[17] => mux_32:mux_map0.src0[17]
src_in0[18] => mux_32:mux_map0.src0[18]
src_in0[19] => mux_32:mux_map0.src0[19]
src_in0[20] => mux_32:mux_map0.src0[20]
src_in0[21] => mux_32:mux_map0.src0[21]
src_in0[22] => mux_32:mux_map0.src0[22]
src_in0[23] => mux_32:mux_map0.src0[23]
src_in0[24] => mux_32:mux_map0.src0[24]
src_in0[25] => mux_32:mux_map0.src0[25]
src_in0[26] => mux_32:mux_map0.src0[26]
src_in0[27] => mux_32:mux_map0.src0[27]
src_in0[28] => mux_32:mux_map0.src0[28]
src_in0[29] => mux_32:mux_map0.src0[29]
src_in0[30] => mux_32:mux_map0.src0[30]
src_in0[31] => mux_32:mux_map0.src0[31]
src_in1[0] => mux_32:mux_map0.src1[0]
src_in1[1] => mux_32:mux_map0.src1[1]
src_in1[2] => mux_32:mux_map0.src1[2]
src_in1[3] => mux_32:mux_map0.src1[3]
src_in1[4] => mux_32:mux_map0.src1[4]
src_in1[5] => mux_32:mux_map0.src1[5]
src_in1[6] => mux_32:mux_map0.src1[6]
src_in1[7] => mux_32:mux_map0.src1[7]
src_in1[8] => mux_32:mux_map0.src1[8]
src_in1[9] => mux_32:mux_map0.src1[9]
src_in1[10] => mux_32:mux_map0.src1[10]
src_in1[11] => mux_32:mux_map0.src1[11]
src_in1[12] => mux_32:mux_map0.src1[12]
src_in1[13] => mux_32:mux_map0.src1[13]
src_in1[14] => mux_32:mux_map0.src1[14]
src_in1[15] => mux_32:mux_map0.src1[15]
src_in1[16] => mux_32:mux_map0.src1[16]
src_in1[17] => mux_32:mux_map0.src1[17]
src_in1[18] => mux_32:mux_map0.src1[18]
src_in1[19] => mux_32:mux_map0.src1[19]
src_in1[20] => mux_32:mux_map0.src1[20]
src_in1[21] => mux_32:mux_map0.src1[21]
src_in1[22] => mux_32:mux_map0.src1[22]
src_in1[23] => mux_32:mux_map0.src1[23]
src_in1[24] => mux_32:mux_map0.src1[24]
src_in1[25] => mux_32:mux_map0.src1[25]
src_in1[26] => mux_32:mux_map0.src1[26]
src_in1[27] => mux_32:mux_map0.src1[27]
src_in1[28] => mux_32:mux_map0.src1[28]
src_in1[29] => mux_32:mux_map0.src1[29]
src_in1[30] => mux_32:mux_map0.src1[30]
src_in1[31] => mux_32:mux_map0.src1[31]
src_in2[0] => mux_32:mux_map1.src0[0]
src_in2[1] => mux_32:mux_map1.src0[1]
src_in2[2] => mux_32:mux_map1.src0[2]
src_in2[3] => mux_32:mux_map1.src0[3]
src_in2[4] => mux_32:mux_map1.src0[4]
src_in2[5] => mux_32:mux_map1.src0[5]
src_in2[6] => mux_32:mux_map1.src0[6]
src_in2[7] => mux_32:mux_map1.src0[7]
src_in2[8] => mux_32:mux_map1.src0[8]
src_in2[9] => mux_32:mux_map1.src0[9]
src_in2[10] => mux_32:mux_map1.src0[10]
src_in2[11] => mux_32:mux_map1.src0[11]
src_in2[12] => mux_32:mux_map1.src0[12]
src_in2[13] => mux_32:mux_map1.src0[13]
src_in2[14] => mux_32:mux_map1.src0[14]
src_in2[15] => mux_32:mux_map1.src0[15]
src_in2[16] => mux_32:mux_map1.src0[16]
src_in2[17] => mux_32:mux_map1.src0[17]
src_in2[18] => mux_32:mux_map1.src0[18]
src_in2[19] => mux_32:mux_map1.src0[19]
src_in2[20] => mux_32:mux_map1.src0[20]
src_in2[21] => mux_32:mux_map1.src0[21]
src_in2[22] => mux_32:mux_map1.src0[22]
src_in2[23] => mux_32:mux_map1.src0[23]
src_in2[24] => mux_32:mux_map1.src0[24]
src_in2[25] => mux_32:mux_map1.src0[25]
src_in2[26] => mux_32:mux_map1.src0[26]
src_in2[27] => mux_32:mux_map1.src0[27]
src_in2[28] => mux_32:mux_map1.src0[28]
src_in2[29] => mux_32:mux_map1.src0[29]
src_in2[30] => mux_32:mux_map1.src0[30]
src_in2[31] => mux_32:mux_map1.src0[31]
src_in3[0] => mux_32:mux_map1.src1[0]
src_in3[1] => mux_32:mux_map1.src1[1]
src_in3[2] => mux_32:mux_map1.src1[2]
src_in3[3] => mux_32:mux_map1.src1[3]
src_in3[4] => mux_32:mux_map1.src1[4]
src_in3[5] => mux_32:mux_map1.src1[5]
src_in3[6] => mux_32:mux_map1.src1[6]
src_in3[7] => mux_32:mux_map1.src1[7]
src_in3[8] => mux_32:mux_map1.src1[8]
src_in3[9] => mux_32:mux_map1.src1[9]
src_in3[10] => mux_32:mux_map1.src1[10]
src_in3[11] => mux_32:mux_map1.src1[11]
src_in3[12] => mux_32:mux_map1.src1[12]
src_in3[13] => mux_32:mux_map1.src1[13]
src_in3[14] => mux_32:mux_map1.src1[14]
src_in3[15] => mux_32:mux_map1.src1[15]
src_in3[16] => mux_32:mux_map1.src1[16]
src_in3[17] => mux_32:mux_map1.src1[17]
src_in3[18] => mux_32:mux_map1.src1[18]
src_in3[19] => mux_32:mux_map1.src1[19]
src_in3[20] => mux_32:mux_map1.src1[20]
src_in3[21] => mux_32:mux_map1.src1[21]
src_in3[22] => mux_32:mux_map1.src1[22]
src_in3[23] => mux_32:mux_map1.src1[23]
src_in3[24] => mux_32:mux_map1.src1[24]
src_in3[25] => mux_32:mux_map1.src1[25]
src_in3[26] => mux_32:mux_map1.src1[26]
src_in3[27] => mux_32:mux_map1.src1[27]
src_in3[28] => mux_32:mux_map1.src1[28]
src_in3[29] => mux_32:mux_map1.src1[29]
src_in3[30] => mux_32:mux_map1.src1[30]
src_in3[31] => mux_32:mux_map1.src1[31]
src_in4[0] => mux_32:mux_map2.src0[0]
src_in4[1] => mux_32:mux_map2.src0[1]
src_in4[2] => mux_32:mux_map2.src0[2]
src_in4[3] => mux_32:mux_map2.src0[3]
src_in4[4] => mux_32:mux_map2.src0[4]
src_in4[5] => mux_32:mux_map2.src0[5]
src_in4[6] => mux_32:mux_map2.src0[6]
src_in4[7] => mux_32:mux_map2.src0[7]
src_in4[8] => mux_32:mux_map2.src0[8]
src_in4[9] => mux_32:mux_map2.src0[9]
src_in4[10] => mux_32:mux_map2.src0[10]
src_in4[11] => mux_32:mux_map2.src0[11]
src_in4[12] => mux_32:mux_map2.src0[12]
src_in4[13] => mux_32:mux_map2.src0[13]
src_in4[14] => mux_32:mux_map2.src0[14]
src_in4[15] => mux_32:mux_map2.src0[15]
src_in4[16] => mux_32:mux_map2.src0[16]
src_in4[17] => mux_32:mux_map2.src0[17]
src_in4[18] => mux_32:mux_map2.src0[18]
src_in4[19] => mux_32:mux_map2.src0[19]
src_in4[20] => mux_32:mux_map2.src0[20]
src_in4[21] => mux_32:mux_map2.src0[21]
src_in4[22] => mux_32:mux_map2.src0[22]
src_in4[23] => mux_32:mux_map2.src0[23]
src_in4[24] => mux_32:mux_map2.src0[24]
src_in4[25] => mux_32:mux_map2.src0[25]
src_in4[26] => mux_32:mux_map2.src0[26]
src_in4[27] => mux_32:mux_map2.src0[27]
src_in4[28] => mux_32:mux_map2.src0[28]
src_in4[29] => mux_32:mux_map2.src0[29]
src_in4[30] => mux_32:mux_map2.src0[30]
src_in4[31] => mux_32:mux_map2.src0[31]
src_in5[0] => mux_32:mux_map2.src1[0]
src_in5[1] => mux_32:mux_map2.src1[1]
src_in5[2] => mux_32:mux_map2.src1[2]
src_in5[3] => mux_32:mux_map2.src1[3]
src_in5[4] => mux_32:mux_map2.src1[4]
src_in5[5] => mux_32:mux_map2.src1[5]
src_in5[6] => mux_32:mux_map2.src1[6]
src_in5[7] => mux_32:mux_map2.src1[7]
src_in5[8] => mux_32:mux_map2.src1[8]
src_in5[9] => mux_32:mux_map2.src1[9]
src_in5[10] => mux_32:mux_map2.src1[10]
src_in5[11] => mux_32:mux_map2.src1[11]
src_in5[12] => mux_32:mux_map2.src1[12]
src_in5[13] => mux_32:mux_map2.src1[13]
src_in5[14] => mux_32:mux_map2.src1[14]
src_in5[15] => mux_32:mux_map2.src1[15]
src_in5[16] => mux_32:mux_map2.src1[16]
src_in5[17] => mux_32:mux_map2.src1[17]
src_in5[18] => mux_32:mux_map2.src1[18]
src_in5[19] => mux_32:mux_map2.src1[19]
src_in5[20] => mux_32:mux_map2.src1[20]
src_in5[21] => mux_32:mux_map2.src1[21]
src_in5[22] => mux_32:mux_map2.src1[22]
src_in5[23] => mux_32:mux_map2.src1[23]
src_in5[24] => mux_32:mux_map2.src1[24]
src_in5[25] => mux_32:mux_map2.src1[25]
src_in5[26] => mux_32:mux_map2.src1[26]
src_in5[27] => mux_32:mux_map2.src1[27]
src_in5[28] => mux_32:mux_map2.src1[28]
src_in5[29] => mux_32:mux_map2.src1[29]
src_in5[30] => mux_32:mux_map2.src1[30]
src_in5[31] => mux_32:mux_map2.src1[31]
src_in6[0] => mux_32:mux_map3.src0[0]
src_in6[1] => mux_32:mux_map3.src0[1]
src_in6[2] => mux_32:mux_map3.src0[2]
src_in6[3] => mux_32:mux_map3.src0[3]
src_in6[4] => mux_32:mux_map3.src0[4]
src_in6[5] => mux_32:mux_map3.src0[5]
src_in6[6] => mux_32:mux_map3.src0[6]
src_in6[7] => mux_32:mux_map3.src0[7]
src_in6[8] => mux_32:mux_map3.src0[8]
src_in6[9] => mux_32:mux_map3.src0[9]
src_in6[10] => mux_32:mux_map3.src0[10]
src_in6[11] => mux_32:mux_map3.src0[11]
src_in6[12] => mux_32:mux_map3.src0[12]
src_in6[13] => mux_32:mux_map3.src0[13]
src_in6[14] => mux_32:mux_map3.src0[14]
src_in6[15] => mux_32:mux_map3.src0[15]
src_in6[16] => mux_32:mux_map3.src0[16]
src_in6[17] => mux_32:mux_map3.src0[17]
src_in6[18] => mux_32:mux_map3.src0[18]
src_in6[19] => mux_32:mux_map3.src0[19]
src_in6[20] => mux_32:mux_map3.src0[20]
src_in6[21] => mux_32:mux_map3.src0[21]
src_in6[22] => mux_32:mux_map3.src0[22]
src_in6[23] => mux_32:mux_map3.src0[23]
src_in6[24] => mux_32:mux_map3.src0[24]
src_in6[25] => mux_32:mux_map3.src0[25]
src_in6[26] => mux_32:mux_map3.src0[26]
src_in6[27] => mux_32:mux_map3.src0[27]
src_in6[28] => mux_32:mux_map3.src0[28]
src_in6[29] => mux_32:mux_map3.src0[29]
src_in6[30] => mux_32:mux_map3.src0[30]
src_in6[31] => mux_32:mux_map3.src0[31]
src_in7[0] => mux_32:mux_map3.src1[0]
src_in7[1] => mux_32:mux_map3.src1[1]
src_in7[2] => mux_32:mux_map3.src1[2]
src_in7[3] => mux_32:mux_map3.src1[3]
src_in7[4] => mux_32:mux_map3.src1[4]
src_in7[5] => mux_32:mux_map3.src1[5]
src_in7[6] => mux_32:mux_map3.src1[6]
src_in7[7] => mux_32:mux_map3.src1[7]
src_in7[8] => mux_32:mux_map3.src1[8]
src_in7[9] => mux_32:mux_map3.src1[9]
src_in7[10] => mux_32:mux_map3.src1[10]
src_in7[11] => mux_32:mux_map3.src1[11]
src_in7[12] => mux_32:mux_map3.src1[12]
src_in7[13] => mux_32:mux_map3.src1[13]
src_in7[14] => mux_32:mux_map3.src1[14]
src_in7[15] => mux_32:mux_map3.src1[15]
src_in7[16] => mux_32:mux_map3.src1[16]
src_in7[17] => mux_32:mux_map3.src1[17]
src_in7[18] => mux_32:mux_map3.src1[18]
src_in7[19] => mux_32:mux_map3.src1[19]
src_in7[20] => mux_32:mux_map3.src1[20]
src_in7[21] => mux_32:mux_map3.src1[21]
src_in7[22] => mux_32:mux_map3.src1[22]
src_in7[23] => mux_32:mux_map3.src1[23]
src_in7[24] => mux_32:mux_map3.src1[24]
src_in7[25] => mux_32:mux_map3.src1[25]
src_in7[26] => mux_32:mux_map3.src1[26]
src_in7[27] => mux_32:mux_map3.src1[27]
src_in7[28] => mux_32:mux_map3.src1[28]
src_in7[29] => mux_32:mux_map3.src1[29]
src_in7[30] => mux_32:mux_map3.src1[30]
src_in7[31] => mux_32:mux_map3.src1[31]
z[0] <= mux_32:mux_map6.z[0]
z[1] <= mux_32:mux_map6.z[1]
z[2] <= mux_32:mux_map6.z[2]
z[3] <= mux_32:mux_map6.z[3]
z[4] <= mux_32:mux_map6.z[4]
z[5] <= mux_32:mux_map6.z[5]
z[6] <= mux_32:mux_map6.z[6]
z[7] <= mux_32:mux_map6.z[7]
z[8] <= mux_32:mux_map6.z[8]
z[9] <= mux_32:mux_map6.z[9]
z[10] <= mux_32:mux_map6.z[10]
z[11] <= mux_32:mux_map6.z[11]
z[12] <= mux_32:mux_map6.z[12]
z[13] <= mux_32:mux_map6.z[13]
z[14] <= mux_32:mux_map6.z[14]
z[15] <= mux_32:mux_map6.z[15]
z[16] <= mux_32:mux_map6.z[16]
z[17] <= mux_32:mux_map6.z[17]
z[18] <= mux_32:mux_map6.z[18]
z[19] <= mux_32:mux_map6.z[19]
z[20] <= mux_32:mux_map6.z[20]
z[21] <= mux_32:mux_map6.z[21]
z[22] <= mux_32:mux_map6.z[22]
z[23] <= mux_32:mux_map6.z[23]
z[24] <= mux_32:mux_map6.z[24]
z[25] <= mux_32:mux_map6.z[25]
z[26] <= mux_32:mux_map6.z[26]
z[27] <= mux_32:mux_map6.z[27]
z[28] <= mux_32:mux_map6.z[28]
z[29] <= mux_32:mux_map6.z[29]
z[30] <= mux_32:mux_map6.z[30]
z[31] <= mux_32:mux_map6.z[31]


|mips_cpu|ALU:alu_block|mux8_1_32bit:mux_map32|mux_32:mux_map0
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|ALU:alu_block|mux8_1_32bit:mux_map32|mux_32:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_32bit:mux_map32|mux_32:mux_map1
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|ALU:alu_block|mux8_1_32bit:mux_map32|mux_32:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_32bit:mux_map32|mux_32:mux_map2
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|ALU:alu_block|mux8_1_32bit:mux_map32|mux_32:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_32bit:mux_map32|mux_32:mux_map3
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|ALU:alu_block|mux8_1_32bit:mux_map32|mux_32:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_32bit:mux_map32|mux_32:mux_map4
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|ALU:alu_block|mux8_1_32bit:mux_map32|mux_32:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_32bit:mux_map32|mux_32:mux_map5
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|ALU:alu_block|mux8_1_32bit:mux_map32|mux_32:mux_map5|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_32bit:mux_map32|mux_32:mux_map6
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|ALU:alu_block|mux8_1_32bit:mux_map32|mux_32:mux_map6|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_cout
sel[0] => mux:mux_map0.sel
sel[0] => mux:mux_map1.sel
sel[0] => mux:mux_map2.sel
sel[0] => mux:mux_map3.sel
sel[1] => mux:mux_map4.sel
sel[1] => mux:mux_map5.sel
sel[2] => mux:mux_map6.sel
src_in0 => mux:mux_map0.src0
src_in1 => mux:mux_map0.src1
src_in2 => mux:mux_map1.src0
src_in3 => mux:mux_map1.src1
src_in4 => mux:mux_map2.src0
src_in5 => mux:mux_map2.src1
src_in6 => mux:mux_map3.src0
src_in7 => mux:mux_map3.src1
z <= mux:mux_map6.z


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_cout|mux:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_cout|mux:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_cout|mux:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_cout|mux:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_cout|mux:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_cout|mux:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_cout|mux:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_cout|mux:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_cout|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_cout|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_cout|mux:mux_map5
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_cout|mux:mux_map5|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_cout|mux:mux_map6
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_cout|mux:mux_map6|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ze
sel[0] => mux:mux_map0.sel
sel[0] => mux:mux_map1.sel
sel[0] => mux:mux_map2.sel
sel[0] => mux:mux_map3.sel
sel[1] => mux:mux_map4.sel
sel[1] => mux:mux_map5.sel
sel[2] => mux:mux_map6.sel
src_in0 => mux:mux_map0.src0
src_in1 => mux:mux_map0.src1
src_in2 => mux:mux_map1.src0
src_in3 => mux:mux_map1.src1
src_in4 => mux:mux_map2.src0
src_in5 => mux:mux_map2.src1
src_in6 => mux:mux_map3.src0
src_in7 => mux:mux_map3.src1
z <= mux:mux_map6.z


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ze|mux:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ze|mux:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ze|mux:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ze|mux:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ze|mux:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ze|mux:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ze|mux:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ze|mux:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ze|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ze|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ze|mux:mux_map5
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ze|mux:mux_map5|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ze|mux:mux_map6
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ze|mux:mux_map6|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ovf
sel[0] => mux:mux_map0.sel
sel[0] => mux:mux_map1.sel
sel[0] => mux:mux_map2.sel
sel[0] => mux:mux_map3.sel
sel[1] => mux:mux_map4.sel
sel[1] => mux:mux_map5.sel
sel[2] => mux:mux_map6.sel
src_in0 => mux:mux_map0.src0
src_in1 => mux:mux_map0.src1
src_in2 => mux:mux_map1.src0
src_in3 => mux:mux_map1.src1
src_in4 => mux:mux_map2.src0
src_in5 => mux:mux_map2.src1
src_in6 => mux:mux_map3.src0
src_in7 => mux:mux_map3.src1
z <= mux:mux_map6.z


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ovf|mux:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ovf|mux:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ovf|mux:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ovf|mux:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ovf|mux:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ovf|mux:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ovf|mux:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ovf|mux:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ovf|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ovf|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ovf|mux:mux_map5
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ovf|mux:mux_map5|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ovf|mux:mux_map6
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|ALU:alu_block|mux8_1_1bit:mux_map_ovf|mux:mux_map6|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|mux_32:mux_after_data_mem
sel => mux_n:mux_map.sel
src0[0] => mux_n:mux_map.src0[0]
src0[1] => mux_n:mux_map.src0[1]
src0[2] => mux_n:mux_map.src0[2]
src0[3] => mux_n:mux_map.src0[3]
src0[4] => mux_n:mux_map.src0[4]
src0[5] => mux_n:mux_map.src0[5]
src0[6] => mux_n:mux_map.src0[6]
src0[7] => mux_n:mux_map.src0[7]
src0[8] => mux_n:mux_map.src0[8]
src0[9] => mux_n:mux_map.src0[9]
src0[10] => mux_n:mux_map.src0[10]
src0[11] => mux_n:mux_map.src0[11]
src0[12] => mux_n:mux_map.src0[12]
src0[13] => mux_n:mux_map.src0[13]
src0[14] => mux_n:mux_map.src0[14]
src0[15] => mux_n:mux_map.src0[15]
src0[16] => mux_n:mux_map.src0[16]
src0[17] => mux_n:mux_map.src0[17]
src0[18] => mux_n:mux_map.src0[18]
src0[19] => mux_n:mux_map.src0[19]
src0[20] => mux_n:mux_map.src0[20]
src0[21] => mux_n:mux_map.src0[21]
src0[22] => mux_n:mux_map.src0[22]
src0[23] => mux_n:mux_map.src0[23]
src0[24] => mux_n:mux_map.src0[24]
src0[25] => mux_n:mux_map.src0[25]
src0[26] => mux_n:mux_map.src0[26]
src0[27] => mux_n:mux_map.src0[27]
src0[28] => mux_n:mux_map.src0[28]
src0[29] => mux_n:mux_map.src0[29]
src0[30] => mux_n:mux_map.src0[30]
src0[31] => mux_n:mux_map.src0[31]
src1[0] => mux_n:mux_map.src1[0]
src1[1] => mux_n:mux_map.src1[1]
src1[2] => mux_n:mux_map.src1[2]
src1[3] => mux_n:mux_map.src1[3]
src1[4] => mux_n:mux_map.src1[4]
src1[5] => mux_n:mux_map.src1[5]
src1[6] => mux_n:mux_map.src1[6]
src1[7] => mux_n:mux_map.src1[7]
src1[8] => mux_n:mux_map.src1[8]
src1[9] => mux_n:mux_map.src1[9]
src1[10] => mux_n:mux_map.src1[10]
src1[11] => mux_n:mux_map.src1[11]
src1[12] => mux_n:mux_map.src1[12]
src1[13] => mux_n:mux_map.src1[13]
src1[14] => mux_n:mux_map.src1[14]
src1[15] => mux_n:mux_map.src1[15]
src1[16] => mux_n:mux_map.src1[16]
src1[17] => mux_n:mux_map.src1[17]
src1[18] => mux_n:mux_map.src1[18]
src1[19] => mux_n:mux_map.src1[19]
src1[20] => mux_n:mux_map.src1[20]
src1[21] => mux_n:mux_map.src1[21]
src1[22] => mux_n:mux_map.src1[22]
src1[23] => mux_n:mux_map.src1[23]
src1[24] => mux_n:mux_map.src1[24]
src1[25] => mux_n:mux_map.src1[25]
src1[26] => mux_n:mux_map.src1[26]
src1[27] => mux_n:mux_map.src1[27]
src1[28] => mux_n:mux_map.src1[28]
src1[29] => mux_n:mux_map.src1[29]
src1[30] => mux_n:mux_map.src1[30]
src1[31] => mux_n:mux_map.src1[31]
z[0] <= mux_n:mux_map.z[0]
z[1] <= mux_n:mux_map.z[1]
z[2] <= mux_n:mux_map.z[2]
z[3] <= mux_n:mux_map.z[3]
z[4] <= mux_n:mux_map.z[4]
z[5] <= mux_n:mux_map.z[5]
z[6] <= mux_n:mux_map.z[6]
z[7] <= mux_n:mux_map.z[7]
z[8] <= mux_n:mux_map.z[8]
z[9] <= mux_n:mux_map.z[9]
z[10] <= mux_n:mux_map.z[10]
z[11] <= mux_n:mux_map.z[11]
z[12] <= mux_n:mux_map.z[12]
z[13] <= mux_n:mux_map.z[13]
z[14] <= mux_n:mux_map.z[14]
z[15] <= mux_n:mux_map.z[15]
z[16] <= mux_n:mux_map.z[16]
z[17] <= mux_n:mux_map.z[17]
z[18] <= mux_n:mux_map.z[18]
z[19] <= mux_n:mux_map.z[19]
z[20] <= mux_n:mux_map.z[20]
z[21] <= mux_n:mux_map.z[21]
z[22] <= mux_n:mux_map.z[22]
z[23] <= mux_n:mux_map.z[23]
z[24] <= mux_n:mux_map.z[24]
z[25] <= mux_n:mux_map.z[25]
z[26] <= mux_n:mux_map.z[26]
z[27] <= mux_n:mux_map.z[27]
z[28] <= mux_n:mux_map.z[28]
z[29] <= mux_n:mux_map.z[29]
z[30] <= mux_n:mux_map.z[30]
z[31] <= mux_n:mux_map.z[31]


|mips_cpu|mux_32:mux_after_data_mem|mux_n:mux_map
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src0[1] => z.DATAB
src0[2] => z.DATAB
src0[3] => z.DATAB
src0[4] => z.DATAB
src0[5] => z.DATAB
src0[6] => z.DATAB
src0[7] => z.DATAB
src0[8] => z.DATAB
src0[9] => z.DATAB
src0[10] => z.DATAB
src0[11] => z.DATAB
src0[12] => z.DATAB
src0[13] => z.DATAB
src0[14] => z.DATAB
src0[15] => z.DATAB
src0[16] => z.DATAB
src0[17] => z.DATAB
src0[18] => z.DATAB
src0[19] => z.DATAB
src0[20] => z.DATAB
src0[21] => z.DATAB
src0[22] => z.DATAB
src0[23] => z.DATAB
src0[24] => z.DATAB
src0[25] => z.DATAB
src0[26] => z.DATAB
src0[27] => z.DATAB
src0[28] => z.DATAB
src0[29] => z.DATAB
src0[30] => z.DATAB
src0[31] => z.DATAB
src1[0] => z.DATAA
src1[1] => z.DATAA
src1[2] => z.DATAA
src1[3] => z.DATAA
src1[4] => z.DATAA
src1[5] => z.DATAA
src1[6] => z.DATAA
src1[7] => z.DATAA
src1[8] => z.DATAA
src1[9] => z.DATAA
src1[10] => z.DATAA
src1[11] => z.DATAA
src1[12] => z.DATAA
src1[13] => z.DATAA
src1[14] => z.DATAA
src1[15] => z.DATAA
src1[16] => z.DATAA
src1[17] => z.DATAA
src1[18] => z.DATAA
src1[19] => z.DATAA
src1[20] => z.DATAA
src1[21] => z.DATAA
src1[22] => z.DATAA
src1[23] => z.DATAA
src1[24] => z.DATAA
src1[25] => z.DATAA
src1[26] => z.DATAA
src1[27] => z.DATAA
src1[28] => z.DATAA
src1[29] => z.DATAA
src1[30] => z.DATAA
src1[31] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2
x[0] => mux_32to1:mux_map0.src[0]
x[0] => mux_32to1:mux_map1.src[1]
x[0] => mux_32to1:mux_map2.src[2]
x[0] => mux_32to1:mux_map3.src[3]
x[0] => mux_32to1:mux_map4.src[4]
x[0] => mux_32to1:mux_map5.src[5]
x[0] => mux_32to1:mux_map6.src[6]
x[0] => mux_32to1:mux_map7.src[7]
x[0] => mux_32to1:mux_map8.src[8]
x[0] => mux_32to1:mux_map9.src[9]
x[0] => mux_32to1:mux_map10.src[10]
x[0] => mux_32to1:mux_map11.src[11]
x[0] => mux_32to1:mux_map12.src[12]
x[0] => mux_32to1:mux_map13.src[13]
x[0] => mux_32to1:mux_map14.src[14]
x[0] => mux_32to1:mux_map15.src[15]
x[0] => mux_32to1:mux_map16.src[16]
x[0] => mux_32to1:mux_map17.src[17]
x[0] => mux_32to1:mux_map18.src[18]
x[0] => mux_32to1:mux_map19.src[19]
x[0] => mux_32to1:mux_map20.src[20]
x[0] => mux_32to1:mux_map21.src[21]
x[0] => mux_32to1:mux_map22.src[22]
x[0] => mux_32to1:mux_map23.src[23]
x[0] => mux_32to1:mux_map24.src[24]
x[0] => mux_32to1:mux_map25.src[25]
x[0] => mux_32to1:mux_map26.src[26]
x[0] => mux_32to1:mux_map27.src[27]
x[0] => mux_32to1:mux_map28.src[28]
x[0] => mux_32to1:mux_map29.src[29]
x[0] => mux_32to1:mux_map30.src[30]
x[0] => mux_32to1:mux_map31.src[31]
x[1] => mux_32to1:mux_map1.src[0]
x[1] => mux_32to1:mux_map2.src[1]
x[1] => mux_32to1:mux_map3.src[2]
x[1] => mux_32to1:mux_map4.src[3]
x[1] => mux_32to1:mux_map5.src[4]
x[1] => mux_32to1:mux_map6.src[5]
x[1] => mux_32to1:mux_map7.src[6]
x[1] => mux_32to1:mux_map8.src[7]
x[1] => mux_32to1:mux_map9.src[8]
x[1] => mux_32to1:mux_map10.src[9]
x[1] => mux_32to1:mux_map11.src[10]
x[1] => mux_32to1:mux_map12.src[11]
x[1] => mux_32to1:mux_map13.src[12]
x[1] => mux_32to1:mux_map14.src[13]
x[1] => mux_32to1:mux_map15.src[14]
x[1] => mux_32to1:mux_map16.src[15]
x[1] => mux_32to1:mux_map17.src[16]
x[1] => mux_32to1:mux_map18.src[17]
x[1] => mux_32to1:mux_map19.src[18]
x[1] => mux_32to1:mux_map20.src[19]
x[1] => mux_32to1:mux_map21.src[20]
x[1] => mux_32to1:mux_map22.src[21]
x[1] => mux_32to1:mux_map23.src[22]
x[1] => mux_32to1:mux_map24.src[23]
x[1] => mux_32to1:mux_map25.src[24]
x[1] => mux_32to1:mux_map26.src[25]
x[1] => mux_32to1:mux_map27.src[26]
x[1] => mux_32to1:mux_map28.src[27]
x[1] => mux_32to1:mux_map29.src[28]
x[1] => mux_32to1:mux_map30.src[29]
x[1] => mux_32to1:mux_map31.src[30]
x[2] => mux_32to1:mux_map2.src[0]
x[2] => mux_32to1:mux_map3.src[1]
x[2] => mux_32to1:mux_map4.src[2]
x[2] => mux_32to1:mux_map6.src[4]
x[2] => mux_32to1:mux_map7.src[5]
x[2] => mux_32to1:mux_map8.src[6]
x[2] => mux_32to1:mux_map9.src[7]
x[2] => mux_32to1:mux_map10.src[8]
x[2] => mux_32to1:mux_map11.src[9]
x[2] => mux_32to1:mux_map12.src[10]
x[2] => mux_32to1:mux_map13.src[11]
x[2] => mux_32to1:mux_map14.src[12]
x[2] => mux_32to1:mux_map15.src[13]
x[2] => mux_32to1:mux_map16.src[14]
x[2] => mux_32to1:mux_map17.src[15]
x[2] => mux_32to1:mux_map18.src[16]
x[2] => mux_32to1:mux_map19.src[17]
x[2] => mux_32to1:mux_map20.src[18]
x[2] => mux_32to1:mux_map21.src[19]
x[2] => mux_32to1:mux_map22.src[20]
x[2] => mux_32to1:mux_map23.src[21]
x[2] => mux_32to1:mux_map24.src[22]
x[2] => mux_32to1:mux_map25.src[23]
x[2] => mux_32to1:mux_map26.src[24]
x[2] => mux_32to1:mux_map27.src[25]
x[2] => mux_32to1:mux_map28.src[26]
x[2] => mux_32to1:mux_map29.src[27]
x[2] => mux_32to1:mux_map30.src[28]
x[2] => mux_32to1:mux_map31.src[29]
x[3] => mux_32to1:mux_map3.src[0]
x[3] => mux_32to1:mux_map4.src[1]
x[3] => mux_32to1:mux_map5.src[3]
x[3] => mux_32to1:mux_map5.src[2]
x[3] => mux_32to1:mux_map6.src[3]
x[3] => mux_32to1:mux_map7.src[4]
x[3] => mux_32to1:mux_map8.src[5]
x[3] => mux_32to1:mux_map9.src[6]
x[3] => mux_32to1:mux_map10.src[7]
x[3] => mux_32to1:mux_map11.src[8]
x[3] => mux_32to1:mux_map12.src[9]
x[3] => mux_32to1:mux_map13.src[10]
x[3] => mux_32to1:mux_map14.src[11]
x[3] => mux_32to1:mux_map15.src[12]
x[3] => mux_32to1:mux_map16.src[13]
x[3] => mux_32to1:mux_map17.src[14]
x[3] => mux_32to1:mux_map18.src[15]
x[3] => mux_32to1:mux_map19.src[16]
x[3] => mux_32to1:mux_map20.src[17]
x[3] => mux_32to1:mux_map21.src[18]
x[3] => mux_32to1:mux_map22.src[19]
x[3] => mux_32to1:mux_map23.src[20]
x[3] => mux_32to1:mux_map24.src[21]
x[3] => mux_32to1:mux_map25.src[22]
x[3] => mux_32to1:mux_map26.src[23]
x[3] => mux_32to1:mux_map27.src[24]
x[3] => mux_32to1:mux_map28.src[25]
x[3] => mux_32to1:mux_map29.src[26]
x[3] => mux_32to1:mux_map30.src[27]
x[3] => mux_32to1:mux_map31.src[28]
x[4] => mux_32to1:mux_map4.src[0]
x[4] => mux_32to1:mux_map5.src[1]
x[4] => mux_32to1:mux_map6.src[2]
x[4] => mux_32to1:mux_map7.src[3]
x[4] => mux_32to1:mux_map8.src[4]
x[4] => mux_32to1:mux_map9.src[5]
x[4] => mux_32to1:mux_map10.src[6]
x[4] => mux_32to1:mux_map11.src[7]
x[4] => mux_32to1:mux_map12.src[8]
x[4] => mux_32to1:mux_map13.src[9]
x[4] => mux_32to1:mux_map14.src[10]
x[4] => mux_32to1:mux_map15.src[11]
x[4] => mux_32to1:mux_map16.src[12]
x[4] => mux_32to1:mux_map17.src[13]
x[4] => mux_32to1:mux_map18.src[14]
x[4] => mux_32to1:mux_map19.src[15]
x[4] => mux_32to1:mux_map20.src[16]
x[4] => mux_32to1:mux_map21.src[17]
x[4] => mux_32to1:mux_map22.src[18]
x[4] => mux_32to1:mux_map23.src[19]
x[4] => mux_32to1:mux_map24.src[20]
x[4] => mux_32to1:mux_map25.src[21]
x[4] => mux_32to1:mux_map26.src[22]
x[4] => mux_32to1:mux_map27.src[23]
x[4] => mux_32to1:mux_map28.src[24]
x[4] => mux_32to1:mux_map29.src[25]
x[4] => mux_32to1:mux_map30.src[26]
x[4] => mux_32to1:mux_map31.src[27]
x[5] => mux_32to1:mux_map5.src[0]
x[5] => mux_32to1:mux_map6.src[1]
x[5] => mux_32to1:mux_map7.src[2]
x[5] => mux_32to1:mux_map8.src[3]
x[5] => mux_32to1:mux_map9.src[4]
x[5] => mux_32to1:mux_map10.src[5]
x[5] => mux_32to1:mux_map11.src[6]
x[5] => mux_32to1:mux_map12.src[7]
x[5] => mux_32to1:mux_map13.src[8]
x[5] => mux_32to1:mux_map14.src[9]
x[5] => mux_32to1:mux_map15.src[10]
x[5] => mux_32to1:mux_map16.src[11]
x[5] => mux_32to1:mux_map17.src[12]
x[5] => mux_32to1:mux_map18.src[13]
x[5] => mux_32to1:mux_map19.src[14]
x[5] => mux_32to1:mux_map20.src[15]
x[5] => mux_32to1:mux_map21.src[16]
x[5] => mux_32to1:mux_map22.src[17]
x[5] => mux_32to1:mux_map23.src[18]
x[5] => mux_32to1:mux_map24.src[19]
x[5] => mux_32to1:mux_map25.src[20]
x[5] => mux_32to1:mux_map26.src[21]
x[5] => mux_32to1:mux_map27.src[22]
x[5] => mux_32to1:mux_map28.src[23]
x[5] => mux_32to1:mux_map29.src[24]
x[5] => mux_32to1:mux_map30.src[25]
x[5] => mux_32to1:mux_map31.src[26]
x[6] => mux_32to1:mux_map6.src[0]
x[6] => mux_32to1:mux_map7.src[1]
x[6] => mux_32to1:mux_map8.src[2]
x[6] => mux_32to1:mux_map9.src[3]
x[6] => mux_32to1:mux_map10.src[4]
x[6] => mux_32to1:mux_map11.src[5]
x[6] => mux_32to1:mux_map12.src[6]
x[6] => mux_32to1:mux_map13.src[7]
x[6] => mux_32to1:mux_map14.src[8]
x[6] => mux_32to1:mux_map15.src[9]
x[6] => mux_32to1:mux_map16.src[10]
x[6] => mux_32to1:mux_map17.src[11]
x[6] => mux_32to1:mux_map18.src[12]
x[6] => mux_32to1:mux_map19.src[13]
x[6] => mux_32to1:mux_map20.src[14]
x[6] => mux_32to1:mux_map21.src[15]
x[6] => mux_32to1:mux_map22.src[16]
x[6] => mux_32to1:mux_map23.src[17]
x[6] => mux_32to1:mux_map24.src[18]
x[6] => mux_32to1:mux_map25.src[19]
x[6] => mux_32to1:mux_map26.src[20]
x[6] => mux_32to1:mux_map27.src[21]
x[6] => mux_32to1:mux_map28.src[22]
x[6] => mux_32to1:mux_map29.src[23]
x[6] => mux_32to1:mux_map30.src[24]
x[6] => mux_32to1:mux_map31.src[25]
x[7] => mux_32to1:mux_map7.src[0]
x[7] => mux_32to1:mux_map8.src[1]
x[7] => mux_32to1:mux_map9.src[2]
x[7] => mux_32to1:mux_map10.src[3]
x[7] => mux_32to1:mux_map11.src[4]
x[7] => mux_32to1:mux_map12.src[5]
x[7] => mux_32to1:mux_map13.src[6]
x[7] => mux_32to1:mux_map14.src[7]
x[7] => mux_32to1:mux_map15.src[8]
x[7] => mux_32to1:mux_map16.src[9]
x[7] => mux_32to1:mux_map17.src[10]
x[7] => mux_32to1:mux_map18.src[11]
x[7] => mux_32to1:mux_map19.src[12]
x[7] => mux_32to1:mux_map20.src[13]
x[7] => mux_32to1:mux_map21.src[14]
x[7] => mux_32to1:mux_map22.src[15]
x[7] => mux_32to1:mux_map23.src[16]
x[7] => mux_32to1:mux_map24.src[17]
x[7] => mux_32to1:mux_map25.src[18]
x[7] => mux_32to1:mux_map26.src[19]
x[7] => mux_32to1:mux_map27.src[20]
x[7] => mux_32to1:mux_map28.src[21]
x[7] => mux_32to1:mux_map29.src[22]
x[7] => mux_32to1:mux_map30.src[23]
x[7] => mux_32to1:mux_map31.src[24]
x[8] => mux_32to1:mux_map8.src[0]
x[8] => mux_32to1:mux_map9.src[1]
x[8] => mux_32to1:mux_map10.src[2]
x[8] => mux_32to1:mux_map11.src[3]
x[8] => mux_32to1:mux_map12.src[4]
x[8] => mux_32to1:mux_map13.src[5]
x[8] => mux_32to1:mux_map14.src[6]
x[8] => mux_32to1:mux_map15.src[7]
x[8] => mux_32to1:mux_map16.src[8]
x[8] => mux_32to1:mux_map17.src[9]
x[8] => mux_32to1:mux_map18.src[10]
x[8] => mux_32to1:mux_map19.src[11]
x[8] => mux_32to1:mux_map20.src[12]
x[8] => mux_32to1:mux_map21.src[13]
x[8] => mux_32to1:mux_map22.src[14]
x[8] => mux_32to1:mux_map23.src[15]
x[8] => mux_32to1:mux_map24.src[16]
x[8] => mux_32to1:mux_map25.src[17]
x[8] => mux_32to1:mux_map26.src[18]
x[8] => mux_32to1:mux_map27.src[19]
x[8] => mux_32to1:mux_map28.src[20]
x[8] => mux_32to1:mux_map29.src[21]
x[8] => mux_32to1:mux_map30.src[22]
x[8] => mux_32to1:mux_map31.src[23]
x[9] => mux_32to1:mux_map9.src[0]
x[9] => mux_32to1:mux_map10.src[1]
x[9] => mux_32to1:mux_map11.src[2]
x[9] => mux_32to1:mux_map12.src[3]
x[9] => mux_32to1:mux_map13.src[4]
x[9] => mux_32to1:mux_map14.src[5]
x[9] => mux_32to1:mux_map15.src[6]
x[9] => mux_32to1:mux_map16.src[7]
x[9] => mux_32to1:mux_map17.src[8]
x[9] => mux_32to1:mux_map18.src[9]
x[9] => mux_32to1:mux_map19.src[10]
x[9] => mux_32to1:mux_map20.src[11]
x[9] => mux_32to1:mux_map21.src[12]
x[9] => mux_32to1:mux_map22.src[13]
x[9] => mux_32to1:mux_map23.src[14]
x[9] => mux_32to1:mux_map24.src[15]
x[9] => mux_32to1:mux_map25.src[16]
x[9] => mux_32to1:mux_map26.src[17]
x[9] => mux_32to1:mux_map27.src[18]
x[9] => mux_32to1:mux_map28.src[19]
x[9] => mux_32to1:mux_map29.src[20]
x[9] => mux_32to1:mux_map30.src[21]
x[9] => mux_32to1:mux_map31.src[22]
x[10] => mux_32to1:mux_map10.src[0]
x[10] => mux_32to1:mux_map11.src[1]
x[10] => mux_32to1:mux_map12.src[2]
x[10] => mux_32to1:mux_map13.src[3]
x[10] => mux_32to1:mux_map14.src[4]
x[10] => mux_32to1:mux_map15.src[5]
x[10] => mux_32to1:mux_map16.src[6]
x[10] => mux_32to1:mux_map17.src[7]
x[10] => mux_32to1:mux_map18.src[8]
x[10] => mux_32to1:mux_map19.src[9]
x[10] => mux_32to1:mux_map20.src[10]
x[10] => mux_32to1:mux_map21.src[11]
x[10] => mux_32to1:mux_map22.src[12]
x[10] => mux_32to1:mux_map23.src[13]
x[10] => mux_32to1:mux_map24.src[14]
x[10] => mux_32to1:mux_map25.src[15]
x[10] => mux_32to1:mux_map26.src[16]
x[10] => mux_32to1:mux_map27.src[17]
x[10] => mux_32to1:mux_map28.src[18]
x[10] => mux_32to1:mux_map29.src[19]
x[10] => mux_32to1:mux_map30.src[20]
x[10] => mux_32to1:mux_map31.src[21]
x[11] => mux_32to1:mux_map11.src[0]
x[11] => mux_32to1:mux_map12.src[1]
x[11] => mux_32to1:mux_map13.src[2]
x[11] => mux_32to1:mux_map14.src[3]
x[11] => mux_32to1:mux_map15.src[4]
x[11] => mux_32to1:mux_map16.src[5]
x[11] => mux_32to1:mux_map17.src[6]
x[11] => mux_32to1:mux_map18.src[7]
x[11] => mux_32to1:mux_map19.src[8]
x[11] => mux_32to1:mux_map20.src[9]
x[11] => mux_32to1:mux_map21.src[10]
x[11] => mux_32to1:mux_map22.src[11]
x[11] => mux_32to1:mux_map23.src[12]
x[11] => mux_32to1:mux_map24.src[13]
x[11] => mux_32to1:mux_map25.src[14]
x[11] => mux_32to1:mux_map26.src[15]
x[11] => mux_32to1:mux_map27.src[16]
x[11] => mux_32to1:mux_map28.src[17]
x[11] => mux_32to1:mux_map29.src[18]
x[11] => mux_32to1:mux_map30.src[19]
x[11] => mux_32to1:mux_map31.src[20]
x[12] => mux_32to1:mux_map12.src[0]
x[12] => mux_32to1:mux_map13.src[1]
x[12] => mux_32to1:mux_map14.src[2]
x[12] => mux_32to1:mux_map15.src[3]
x[12] => mux_32to1:mux_map16.src[4]
x[12] => mux_32to1:mux_map17.src[5]
x[12] => mux_32to1:mux_map18.src[6]
x[12] => mux_32to1:mux_map19.src[7]
x[12] => mux_32to1:mux_map20.src[8]
x[12] => mux_32to1:mux_map21.src[9]
x[12] => mux_32to1:mux_map22.src[10]
x[12] => mux_32to1:mux_map23.src[11]
x[12] => mux_32to1:mux_map24.src[12]
x[12] => mux_32to1:mux_map25.src[13]
x[12] => mux_32to1:mux_map26.src[14]
x[12] => mux_32to1:mux_map27.src[15]
x[12] => mux_32to1:mux_map28.src[16]
x[12] => mux_32to1:mux_map29.src[17]
x[12] => mux_32to1:mux_map30.src[18]
x[12] => mux_32to1:mux_map31.src[19]
x[13] => mux_32to1:mux_map13.src[0]
x[13] => mux_32to1:mux_map14.src[1]
x[13] => mux_32to1:mux_map15.src[2]
x[13] => mux_32to1:mux_map16.src[3]
x[13] => mux_32to1:mux_map17.src[4]
x[13] => mux_32to1:mux_map18.src[5]
x[13] => mux_32to1:mux_map19.src[6]
x[13] => mux_32to1:mux_map20.src[7]
x[13] => mux_32to1:mux_map21.src[8]
x[13] => mux_32to1:mux_map22.src[9]
x[13] => mux_32to1:mux_map23.src[10]
x[13] => mux_32to1:mux_map24.src[11]
x[13] => mux_32to1:mux_map25.src[12]
x[13] => mux_32to1:mux_map26.src[13]
x[13] => mux_32to1:mux_map27.src[14]
x[13] => mux_32to1:mux_map28.src[15]
x[13] => mux_32to1:mux_map29.src[16]
x[13] => mux_32to1:mux_map30.src[17]
x[13] => mux_32to1:mux_map31.src[18]
x[14] => mux_32to1:mux_map14.src[0]
x[14] => mux_32to1:mux_map15.src[1]
x[14] => mux_32to1:mux_map16.src[2]
x[14] => mux_32to1:mux_map17.src[3]
x[14] => mux_32to1:mux_map18.src[4]
x[14] => mux_32to1:mux_map19.src[5]
x[14] => mux_32to1:mux_map20.src[6]
x[14] => mux_32to1:mux_map21.src[7]
x[14] => mux_32to1:mux_map22.src[8]
x[14] => mux_32to1:mux_map23.src[9]
x[14] => mux_32to1:mux_map24.src[10]
x[14] => mux_32to1:mux_map25.src[11]
x[14] => mux_32to1:mux_map26.src[12]
x[14] => mux_32to1:mux_map27.src[13]
x[14] => mux_32to1:mux_map28.src[14]
x[14] => mux_32to1:mux_map29.src[15]
x[14] => mux_32to1:mux_map30.src[16]
x[14] => mux_32to1:mux_map31.src[17]
x[15] => mux_32to1:mux_map15.src[0]
x[15] => mux_32to1:mux_map16.src[1]
x[15] => mux_32to1:mux_map17.src[2]
x[15] => mux_32to1:mux_map18.src[3]
x[15] => mux_32to1:mux_map19.src[4]
x[15] => mux_32to1:mux_map20.src[5]
x[15] => mux_32to1:mux_map21.src[6]
x[15] => mux_32to1:mux_map22.src[7]
x[15] => mux_32to1:mux_map23.src[8]
x[15] => mux_32to1:mux_map24.src[9]
x[15] => mux_32to1:mux_map25.src[10]
x[15] => mux_32to1:mux_map26.src[11]
x[15] => mux_32to1:mux_map27.src[12]
x[15] => mux_32to1:mux_map28.src[13]
x[15] => mux_32to1:mux_map29.src[14]
x[15] => mux_32to1:mux_map30.src[15]
x[15] => mux_32to1:mux_map31.src[16]
x[16] => mux_32to1:mux_map16.src[0]
x[16] => mux_32to1:mux_map17.src[1]
x[16] => mux_32to1:mux_map18.src[2]
x[16] => mux_32to1:mux_map19.src[3]
x[16] => mux_32to1:mux_map20.src[4]
x[16] => mux_32to1:mux_map21.src[5]
x[16] => mux_32to1:mux_map22.src[6]
x[16] => mux_32to1:mux_map23.src[7]
x[16] => mux_32to1:mux_map24.src[8]
x[16] => mux_32to1:mux_map25.src[9]
x[16] => mux_32to1:mux_map26.src[10]
x[16] => mux_32to1:mux_map27.src[11]
x[16] => mux_32to1:mux_map28.src[12]
x[16] => mux_32to1:mux_map29.src[13]
x[16] => mux_32to1:mux_map30.src[14]
x[16] => mux_32to1:mux_map31.src[15]
x[17] => mux_32to1:mux_map17.src[0]
x[17] => mux_32to1:mux_map18.src[1]
x[17] => mux_32to1:mux_map19.src[2]
x[17] => mux_32to1:mux_map20.src[3]
x[17] => mux_32to1:mux_map21.src[4]
x[17] => mux_32to1:mux_map22.src[5]
x[17] => mux_32to1:mux_map23.src[6]
x[17] => mux_32to1:mux_map24.src[7]
x[17] => mux_32to1:mux_map25.src[8]
x[17] => mux_32to1:mux_map26.src[9]
x[17] => mux_32to1:mux_map27.src[10]
x[17] => mux_32to1:mux_map28.src[11]
x[17] => mux_32to1:mux_map29.src[12]
x[17] => mux_32to1:mux_map30.src[13]
x[17] => mux_32to1:mux_map31.src[14]
x[18] => mux_32to1:mux_map18.src[0]
x[18] => mux_32to1:mux_map19.src[1]
x[18] => mux_32to1:mux_map20.src[2]
x[18] => mux_32to1:mux_map21.src[3]
x[18] => mux_32to1:mux_map22.src[4]
x[18] => mux_32to1:mux_map23.src[5]
x[18] => mux_32to1:mux_map24.src[6]
x[18] => mux_32to1:mux_map25.src[7]
x[18] => mux_32to1:mux_map26.src[8]
x[18] => mux_32to1:mux_map27.src[9]
x[18] => mux_32to1:mux_map28.src[10]
x[18] => mux_32to1:mux_map29.src[11]
x[18] => mux_32to1:mux_map30.src[12]
x[18] => mux_32to1:mux_map31.src[13]
x[19] => mux_32to1:mux_map19.src[0]
x[19] => mux_32to1:mux_map20.src[1]
x[19] => mux_32to1:mux_map21.src[2]
x[19] => mux_32to1:mux_map22.src[3]
x[19] => mux_32to1:mux_map23.src[4]
x[19] => mux_32to1:mux_map24.src[5]
x[19] => mux_32to1:mux_map25.src[6]
x[19] => mux_32to1:mux_map26.src[7]
x[19] => mux_32to1:mux_map27.src[8]
x[19] => mux_32to1:mux_map28.src[9]
x[19] => mux_32to1:mux_map29.src[10]
x[19] => mux_32to1:mux_map30.src[11]
x[19] => mux_32to1:mux_map31.src[12]
x[20] => mux_32to1:mux_map20.src[0]
x[20] => mux_32to1:mux_map21.src[1]
x[20] => mux_32to1:mux_map22.src[2]
x[20] => mux_32to1:mux_map23.src[3]
x[20] => mux_32to1:mux_map24.src[4]
x[20] => mux_32to1:mux_map25.src[5]
x[20] => mux_32to1:mux_map26.src[6]
x[20] => mux_32to1:mux_map27.src[7]
x[20] => mux_32to1:mux_map28.src[8]
x[20] => mux_32to1:mux_map29.src[9]
x[20] => mux_32to1:mux_map30.src[10]
x[20] => mux_32to1:mux_map31.src[11]
x[21] => mux_32to1:mux_map21.src[0]
x[21] => mux_32to1:mux_map22.src[1]
x[21] => mux_32to1:mux_map23.src[2]
x[21] => mux_32to1:mux_map24.src[3]
x[21] => mux_32to1:mux_map25.src[4]
x[21] => mux_32to1:mux_map26.src[5]
x[21] => mux_32to1:mux_map27.src[6]
x[21] => mux_32to1:mux_map28.src[7]
x[21] => mux_32to1:mux_map29.src[8]
x[21] => mux_32to1:mux_map30.src[9]
x[21] => mux_32to1:mux_map31.src[10]
x[22] => mux_32to1:mux_map22.src[0]
x[22] => mux_32to1:mux_map23.src[1]
x[22] => mux_32to1:mux_map24.src[2]
x[22] => mux_32to1:mux_map25.src[3]
x[22] => mux_32to1:mux_map26.src[4]
x[22] => mux_32to1:mux_map27.src[5]
x[22] => mux_32to1:mux_map28.src[6]
x[22] => mux_32to1:mux_map29.src[7]
x[22] => mux_32to1:mux_map30.src[8]
x[22] => mux_32to1:mux_map31.src[9]
x[23] => mux_32to1:mux_map23.src[0]
x[23] => mux_32to1:mux_map24.src[1]
x[23] => mux_32to1:mux_map25.src[2]
x[23] => mux_32to1:mux_map26.src[3]
x[23] => mux_32to1:mux_map27.src[4]
x[23] => mux_32to1:mux_map28.src[5]
x[23] => mux_32to1:mux_map29.src[6]
x[23] => mux_32to1:mux_map30.src[7]
x[23] => mux_32to1:mux_map31.src[8]
x[24] => mux_32to1:mux_map24.src[0]
x[24] => mux_32to1:mux_map25.src[1]
x[24] => mux_32to1:mux_map26.src[2]
x[24] => mux_32to1:mux_map27.src[3]
x[24] => mux_32to1:mux_map28.src[4]
x[24] => mux_32to1:mux_map29.src[5]
x[24] => mux_32to1:mux_map30.src[6]
x[24] => mux_32to1:mux_map31.src[7]
x[25] => mux_32to1:mux_map25.src[0]
x[25] => mux_32to1:mux_map26.src[1]
x[25] => mux_32to1:mux_map27.src[2]
x[25] => mux_32to1:mux_map28.src[3]
x[25] => mux_32to1:mux_map29.src[4]
x[25] => mux_32to1:mux_map30.src[5]
x[25] => mux_32to1:mux_map31.src[6]
x[26] => mux_32to1:mux_map26.src[0]
x[26] => mux_32to1:mux_map27.src[1]
x[26] => mux_32to1:mux_map28.src[2]
x[26] => mux_32to1:mux_map29.src[3]
x[26] => mux_32to1:mux_map30.src[4]
x[26] => mux_32to1:mux_map31.src[5]
x[27] => mux_32to1:mux_map27.src[0]
x[27] => mux_32to1:mux_map28.src[1]
x[27] => mux_32to1:mux_map29.src[2]
x[27] => mux_32to1:mux_map30.src[3]
x[27] => mux_32to1:mux_map31.src[4]
x[28] => mux_32to1:mux_map28.src[0]
x[28] => mux_32to1:mux_map29.src[1]
x[28] => mux_32to1:mux_map30.src[2]
x[28] => mux_32to1:mux_map31.src[3]
x[29] => mux_32to1:mux_map29.src[0]
x[29] => mux_32to1:mux_map30.src[1]
x[29] => mux_32to1:mux_map31.src[2]
x[30] => mux_32to1:mux_map30.src[0]
x[30] => mux_32to1:mux_map31.src[1]
x[31] => mux_32to1:mux_map31.src[0]
shift[0] => mux_32to1:mux_map0.sel[0]
shift[0] => mux_32to1:mux_map1.sel[0]
shift[0] => mux_32to1:mux_map2.sel[0]
shift[0] => mux_32to1:mux_map3.sel[0]
shift[0] => mux_32to1:mux_map4.sel[0]
shift[0] => mux_32to1:mux_map5.sel[0]
shift[0] => mux_32to1:mux_map6.sel[0]
shift[0] => mux_32to1:mux_map7.sel[0]
shift[0] => mux_32to1:mux_map8.sel[0]
shift[0] => mux_32to1:mux_map9.sel[0]
shift[0] => mux_32to1:mux_map10.sel[0]
shift[0] => mux_32to1:mux_map11.sel[0]
shift[0] => mux_32to1:mux_map12.sel[0]
shift[0] => mux_32to1:mux_map13.sel[0]
shift[0] => mux_32to1:mux_map14.sel[0]
shift[0] => mux_32to1:mux_map15.sel[0]
shift[0] => mux_32to1:mux_map16.sel[0]
shift[0] => mux_32to1:mux_map17.sel[0]
shift[0] => mux_32to1:mux_map18.sel[0]
shift[0] => mux_32to1:mux_map19.sel[0]
shift[0] => mux_32to1:mux_map20.sel[0]
shift[0] => mux_32to1:mux_map21.sel[0]
shift[0] => mux_32to1:mux_map22.sel[0]
shift[0] => mux_32to1:mux_map23.sel[0]
shift[0] => mux_32to1:mux_map24.sel[0]
shift[0] => mux_32to1:mux_map25.sel[0]
shift[0] => mux_32to1:mux_map26.sel[0]
shift[0] => mux_32to1:mux_map27.sel[0]
shift[0] => mux_32to1:mux_map28.sel[0]
shift[0] => mux_32to1:mux_map29.sel[0]
shift[0] => mux_32to1:mux_map30.sel[0]
shift[0] => mux_32to1:mux_map31.sel[0]
shift[1] => mux_32to1:mux_map0.sel[1]
shift[1] => mux_32to1:mux_map1.sel[1]
shift[1] => mux_32to1:mux_map2.sel[1]
shift[1] => mux_32to1:mux_map3.sel[1]
shift[1] => mux_32to1:mux_map4.sel[1]
shift[1] => mux_32to1:mux_map5.sel[1]
shift[1] => mux_32to1:mux_map6.sel[1]
shift[1] => mux_32to1:mux_map7.sel[1]
shift[1] => mux_32to1:mux_map8.sel[1]
shift[1] => mux_32to1:mux_map9.sel[1]
shift[1] => mux_32to1:mux_map10.sel[1]
shift[1] => mux_32to1:mux_map11.sel[1]
shift[1] => mux_32to1:mux_map12.sel[1]
shift[1] => mux_32to1:mux_map13.sel[1]
shift[1] => mux_32to1:mux_map14.sel[1]
shift[1] => mux_32to1:mux_map15.sel[1]
shift[1] => mux_32to1:mux_map16.sel[1]
shift[1] => mux_32to1:mux_map17.sel[1]
shift[1] => mux_32to1:mux_map18.sel[1]
shift[1] => mux_32to1:mux_map19.sel[1]
shift[1] => mux_32to1:mux_map20.sel[1]
shift[1] => mux_32to1:mux_map21.sel[1]
shift[1] => mux_32to1:mux_map22.sel[1]
shift[1] => mux_32to1:mux_map23.sel[1]
shift[1] => mux_32to1:mux_map24.sel[1]
shift[1] => mux_32to1:mux_map25.sel[1]
shift[1] => mux_32to1:mux_map26.sel[1]
shift[1] => mux_32to1:mux_map27.sel[1]
shift[1] => mux_32to1:mux_map28.sel[1]
shift[1] => mux_32to1:mux_map29.sel[1]
shift[1] => mux_32to1:mux_map30.sel[1]
shift[1] => mux_32to1:mux_map31.sel[1]
shift[2] => mux_32to1:mux_map0.sel[2]
shift[2] => mux_32to1:mux_map1.sel[2]
shift[2] => mux_32to1:mux_map2.sel[2]
shift[2] => mux_32to1:mux_map3.sel[2]
shift[2] => mux_32to1:mux_map4.sel[2]
shift[2] => mux_32to1:mux_map5.sel[2]
shift[2] => mux_32to1:mux_map6.sel[2]
shift[2] => mux_32to1:mux_map7.sel[2]
shift[2] => mux_32to1:mux_map8.sel[2]
shift[2] => mux_32to1:mux_map9.sel[2]
shift[2] => mux_32to1:mux_map10.sel[2]
shift[2] => mux_32to1:mux_map11.sel[2]
shift[2] => mux_32to1:mux_map12.sel[2]
shift[2] => mux_32to1:mux_map13.sel[2]
shift[2] => mux_32to1:mux_map14.sel[2]
shift[2] => mux_32to1:mux_map15.sel[2]
shift[2] => mux_32to1:mux_map16.sel[2]
shift[2] => mux_32to1:mux_map17.sel[2]
shift[2] => mux_32to1:mux_map18.sel[2]
shift[2] => mux_32to1:mux_map19.sel[2]
shift[2] => mux_32to1:mux_map20.sel[2]
shift[2] => mux_32to1:mux_map21.sel[2]
shift[2] => mux_32to1:mux_map22.sel[2]
shift[2] => mux_32to1:mux_map23.sel[2]
shift[2] => mux_32to1:mux_map24.sel[2]
shift[2] => mux_32to1:mux_map25.sel[2]
shift[2] => mux_32to1:mux_map26.sel[2]
shift[2] => mux_32to1:mux_map27.sel[2]
shift[2] => mux_32to1:mux_map28.sel[2]
shift[2] => mux_32to1:mux_map29.sel[2]
shift[2] => mux_32to1:mux_map30.sel[2]
shift[2] => mux_32to1:mux_map31.sel[2]
shift[3] => mux_32to1:mux_map0.sel[3]
shift[3] => mux_32to1:mux_map1.sel[3]
shift[3] => mux_32to1:mux_map2.sel[3]
shift[3] => mux_32to1:mux_map3.sel[3]
shift[3] => mux_32to1:mux_map4.sel[3]
shift[3] => mux_32to1:mux_map5.sel[3]
shift[3] => mux_32to1:mux_map6.sel[3]
shift[3] => mux_32to1:mux_map7.sel[3]
shift[3] => mux_32to1:mux_map8.sel[3]
shift[3] => mux_32to1:mux_map9.sel[3]
shift[3] => mux_32to1:mux_map10.sel[3]
shift[3] => mux_32to1:mux_map11.sel[3]
shift[3] => mux_32to1:mux_map12.sel[3]
shift[3] => mux_32to1:mux_map13.sel[3]
shift[3] => mux_32to1:mux_map14.sel[3]
shift[3] => mux_32to1:mux_map15.sel[3]
shift[3] => mux_32to1:mux_map16.sel[3]
shift[3] => mux_32to1:mux_map17.sel[3]
shift[3] => mux_32to1:mux_map18.sel[3]
shift[3] => mux_32to1:mux_map19.sel[3]
shift[3] => mux_32to1:mux_map20.sel[3]
shift[3] => mux_32to1:mux_map21.sel[3]
shift[3] => mux_32to1:mux_map22.sel[3]
shift[3] => mux_32to1:mux_map23.sel[3]
shift[3] => mux_32to1:mux_map24.sel[3]
shift[3] => mux_32to1:mux_map25.sel[3]
shift[3] => mux_32to1:mux_map26.sel[3]
shift[3] => mux_32to1:mux_map27.sel[3]
shift[3] => mux_32to1:mux_map28.sel[3]
shift[3] => mux_32to1:mux_map29.sel[3]
shift[3] => mux_32to1:mux_map30.sel[3]
shift[3] => mux_32to1:mux_map31.sel[3]
shift[4] => mux_32to1:mux_map0.sel[4]
shift[4] => mux_32to1:mux_map1.sel[4]
shift[4] => mux_32to1:mux_map2.sel[4]
shift[4] => mux_32to1:mux_map3.sel[4]
shift[4] => mux_32to1:mux_map4.sel[4]
shift[4] => mux_32to1:mux_map5.sel[4]
shift[4] => mux_32to1:mux_map6.sel[4]
shift[4] => mux_32to1:mux_map7.sel[4]
shift[4] => mux_32to1:mux_map8.sel[4]
shift[4] => mux_32to1:mux_map9.sel[4]
shift[4] => mux_32to1:mux_map10.sel[4]
shift[4] => mux_32to1:mux_map11.sel[4]
shift[4] => mux_32to1:mux_map12.sel[4]
shift[4] => mux_32to1:mux_map13.sel[4]
shift[4] => mux_32to1:mux_map14.sel[4]
shift[4] => mux_32to1:mux_map15.sel[4]
shift[4] => mux_32to1:mux_map16.sel[4]
shift[4] => mux_32to1:mux_map17.sel[4]
shift[4] => mux_32to1:mux_map18.sel[4]
shift[4] => mux_32to1:mux_map19.sel[4]
shift[4] => mux_32to1:mux_map20.sel[4]
shift[4] => mux_32to1:mux_map21.sel[4]
shift[4] => mux_32to1:mux_map22.sel[4]
shift[4] => mux_32to1:mux_map23.sel[4]
shift[4] => mux_32to1:mux_map24.sel[4]
shift[4] => mux_32to1:mux_map25.sel[4]
shift[4] => mux_32to1:mux_map26.sel[4]
shift[4] => mux_32to1:mux_map27.sel[4]
shift[4] => mux_32to1:mux_map28.sel[4]
shift[4] => mux_32to1:mux_map29.sel[4]
shift[4] => mux_32to1:mux_map30.sel[4]
shift[4] => mux_32to1:mux_map31.sel[4]
shift[5] => ~NO_FANOUT~
shift[6] => ~NO_FANOUT~
shift[7] => ~NO_FANOUT~
shift[8] => ~NO_FANOUT~
shift[9] => ~NO_FANOUT~
shift[10] => ~NO_FANOUT~
shift[11] => ~NO_FANOUT~
shift[12] => ~NO_FANOUT~
shift[13] => ~NO_FANOUT~
shift[14] => ~NO_FANOUT~
shift[15] => ~NO_FANOUT~
shift[16] => ~NO_FANOUT~
shift[17] => ~NO_FANOUT~
shift[18] => ~NO_FANOUT~
shift[19] => ~NO_FANOUT~
shift[20] => ~NO_FANOUT~
shift[21] => ~NO_FANOUT~
shift[22] => ~NO_FANOUT~
shift[23] => ~NO_FANOUT~
shift[24] => ~NO_FANOUT~
shift[25] => ~NO_FANOUT~
shift[26] => ~NO_FANOUT~
shift[27] => ~NO_FANOUT~
shift[28] => ~NO_FANOUT~
shift[29] => ~NO_FANOUT~
shift[30] => ~NO_FANOUT~
shift[31] => ~NO_FANOUT~
z[0] <= mux_32to1:mux_map0.z
z[1] <= mux_32to1:mux_map1.z
z[2] <= mux_32to1:mux_map2.z
z[3] <= mux_32to1:mux_map3.z
z[4] <= mux_32to1:mux_map4.z
z[5] <= mux_32to1:mux_map5.z
z[6] <= mux_32to1:mux_map6.z
z[7] <= mux_32to1:mux_map7.z
z[8] <= mux_32to1:mux_map8.z
z[9] <= mux_32to1:mux_map9.z
z[10] <= mux_32to1:mux_map10.z
z[11] <= mux_32to1:mux_map11.z
z[12] <= mux_32to1:mux_map12.z
z[13] <= mux_32to1:mux_map13.z
z[14] <= mux_32to1:mux_map14.z
z[15] <= mux_32to1:mux_map15.z
z[16] <= mux_32to1:mux_map16.z
z[17] <= mux_32to1:mux_map17.z
z[18] <= mux_32to1:mux_map18.z
z[19] <= mux_32to1:mux_map19.z
z[20] <= mux_32to1:mux_map20.z
z[21] <= mux_32to1:mux_map21.z
z[22] <= mux_32to1:mux_map22.z
z[23] <= mux_32to1:mux_map23.z
z[24] <= mux_32to1:mux_map24.z
z[25] <= mux_32to1:mux_map25.z
z[26] <= mux_32to1:mux_map26.z
z[27] <= mux_32to1:mux_map27.z
z[28] <= mux_32to1:mux_map28.z
z[29] <= mux_32to1:mux_map29.z
z[30] <= mux_32to1:mux_map30.z
z[31] <= mux_32to1:mux_map31.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map0|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map1|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map2|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map3|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map4|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map5|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map6|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map7|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map8|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map9|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map10|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map11|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map12|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map13|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map14|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map15|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map16|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map17|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map18|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map19|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map20|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map21|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map22|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map23|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map24|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map25|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map26|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map27|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map28|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map29|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map30|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31
sel[0] => mux:mux_map4.sel
sel[1] => mux:G4:0:mux_map3.sel
sel[1] => mux:G4:1:mux_map3.sel
sel[2] => mux:G3:0:mux_map2.sel
sel[2] => mux:G3:1:mux_map2.sel
sel[2] => mux:G3:2:mux_map2.sel
sel[2] => mux:G3:3:mux_map2.sel
sel[3] => mux:G2:0:mux_map1.sel
sel[3] => mux:G2:1:mux_map1.sel
sel[3] => mux:G2:2:mux_map1.sel
sel[3] => mux:G2:3:mux_map1.sel
sel[3] => mux:G2:4:mux_map1.sel
sel[3] => mux:G2:5:mux_map1.sel
sel[3] => mux:G2:6:mux_map1.sel
sel[3] => mux:G2:7:mux_map1.sel
sel[4] => mux:G1:0:mux_map0.sel
sel[4] => mux:G1:1:mux_map0.sel
sel[4] => mux:G1:2:mux_map0.sel
sel[4] => mux:G1:3:mux_map0.sel
sel[4] => mux:G1:4:mux_map0.sel
sel[4] => mux:G1:5:mux_map0.sel
sel[4] => mux:G1:6:mux_map0.sel
sel[4] => mux:G1:7:mux_map0.sel
sel[4] => mux:G1:8:mux_map0.sel
sel[4] => mux:G1:9:mux_map0.sel
sel[4] => mux:G1:10:mux_map0.sel
sel[4] => mux:G1:11:mux_map0.sel
sel[4] => mux:G1:12:mux_map0.sel
sel[4] => mux:G1:13:mux_map0.sel
sel[4] => mux:G1:14:mux_map0.sel
sel[4] => mux:G1:15:mux_map0.sel
src[0] => mux:G1:0:mux_map0.src0
src[1] => mux:G1:1:mux_map0.src0
src[2] => mux:G1:2:mux_map0.src0
src[3] => mux:G1:3:mux_map0.src0
src[4] => mux:G1:4:mux_map0.src0
src[5] => mux:G1:5:mux_map0.src0
src[6] => mux:G1:6:mux_map0.src0
src[7] => mux:G1:7:mux_map0.src0
src[8] => mux:G1:8:mux_map0.src0
src[9] => mux:G1:9:mux_map0.src0
src[10] => mux:G1:10:mux_map0.src0
src[11] => mux:G1:11:mux_map0.src0
src[12] => mux:G1:12:mux_map0.src0
src[13] => mux:G1:13:mux_map0.src0
src[14] => mux:G1:14:mux_map0.src0
src[15] => mux:G1:15:mux_map0.src0
src[16] => mux:G1:0:mux_map0.src1
src[17] => mux:G1:1:mux_map0.src1
src[18] => mux:G1:2:mux_map0.src1
src[19] => mux:G1:3:mux_map0.src1
src[20] => mux:G1:4:mux_map0.src1
src[21] => mux:G1:5:mux_map0.src1
src[22] => mux:G1:6:mux_map0.src1
src[23] => mux:G1:7:mux_map0.src1
src[24] => mux:G1:8:mux_map0.src1
src[25] => mux:G1:9:mux_map0.src1
src[26] => mux:G1:10:mux_map0.src1
src[27] => mux:G1:11:mux_map0.src1
src[28] => mux:G1:12:mux_map0.src1
src[29] => mux:G1:13:mux_map0.src1
src[30] => mux:G1:14:mux_map0.src1
src[31] => mux:G1:15:mux_map0.src1
z <= mux:mux_map4.z


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:0:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:0:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:1:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:1:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:2:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:2:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:3:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:3:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:4:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:4:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:5:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:5:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:6:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:6:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:7:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:7:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:8:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:8:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:9:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:9:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:10:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:10:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:11:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:11:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:12:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:12:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:13:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:13:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:14:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:14:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:15:mux_map0
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G1:15:mux_map0|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G2:0:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G2:0:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G2:1:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G2:1:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G2:2:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G2:2:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G2:3:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G2:3:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G2:4:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G2:4:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G2:5:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G2:5:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G2:6:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G2:6:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G2:7:mux_map1
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G2:7:mux_map1|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G3:0:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G3:0:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G3:1:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G3:1:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G3:2:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G3:2:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G3:3:mux_map2
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G3:3:mux_map2|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G4:0:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G4:0:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G4:1:mux_map3
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:\G4:1:mux_map3|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:mux_map4
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|sll_32bit:shift_2|mux_32to1:mux_map31|mux:mux_map4|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc
a[0] => Full_Adder:adders:0:lsb:adders_lsb.A
a[1] => Full_Adder:adders:1:mid:adders_mid.A
a[2] => Full_Adder:adders:2:mid:adders_mid.A
a[3] => Full_Adder:adders:3:mid:adders_mid.A
a[4] => Full_Adder:adders:4:mid:adders_mid.A
a[5] => Full_Adder:adders:5:mid:adders_mid.A
a[6] => Full_Adder:adders:6:mid:adders_mid.A
a[7] => Full_Adder:adders:7:mid:adders_mid.A
a[8] => Full_Adder:adders:8:mid:adders_mid.A
a[9] => Full_Adder:adders:9:mid:adders_mid.A
a[10] => Full_Adder:adders:10:mid:adders_mid.A
a[11] => Full_Adder:adders:11:mid:adders_mid.A
a[12] => Full_Adder:adders:12:mid:adders_mid.A
a[13] => Full_Adder:adders:13:mid:adders_mid.A
a[14] => Full_Adder:adders:14:mid:adders_mid.A
a[15] => Full_Adder:adders:15:mid:adders_mid.A
a[16] => Full_Adder:adders:16:mid:adders_mid.A
a[17] => Full_Adder:adders:17:mid:adders_mid.A
a[18] => Full_Adder:adders:18:mid:adders_mid.A
a[19] => Full_Adder:adders:19:mid:adders_mid.A
a[20] => Full_Adder:adders:20:mid:adders_mid.A
a[21] => Full_Adder:adders:21:mid:adders_mid.A
a[22] => Full_Adder:adders:22:mid:adders_mid.A
a[23] => Full_Adder:adders:23:mid:adders_mid.A
a[24] => Full_Adder:adders:24:mid:adders_mid.A
a[25] => Full_Adder:adders:25:mid:adders_mid.A
a[26] => Full_Adder:adders:26:mid:adders_mid.A
a[27] => Full_Adder:adders:27:mid:adders_mid.A
a[28] => Full_Adder:adders:28:mid:adders_mid.A
a[29] => Full_Adder:adders:29:mid:adders_mid.A
a[30] => Full_Adder:adders:30:mid:adders_mid.A
a[31] => Full_Adder:adders:31:msb:adders_msb.A
b[0] => Full_Adder:adders:0:lsb:adders_lsb.B
b[1] => Full_Adder:adders:1:mid:adders_mid.B
b[2] => Full_Adder:adders:2:mid:adders_mid.B
b[3] => Full_Adder:adders:3:mid:adders_mid.B
b[4] => Full_Adder:adders:4:mid:adders_mid.B
b[5] => Full_Adder:adders:5:mid:adders_mid.B
b[6] => Full_Adder:adders:6:mid:adders_mid.B
b[7] => Full_Adder:adders:7:mid:adders_mid.B
b[8] => Full_Adder:adders:8:mid:adders_mid.B
b[9] => Full_Adder:adders:9:mid:adders_mid.B
b[10] => Full_Adder:adders:10:mid:adders_mid.B
b[11] => Full_Adder:adders:11:mid:adders_mid.B
b[12] => Full_Adder:adders:12:mid:adders_mid.B
b[13] => Full_Adder:adders:13:mid:adders_mid.B
b[14] => Full_Adder:adders:14:mid:adders_mid.B
b[15] => Full_Adder:adders:15:mid:adders_mid.B
b[16] => Full_Adder:adders:16:mid:adders_mid.B
b[17] => Full_Adder:adders:17:mid:adders_mid.B
b[18] => Full_Adder:adders:18:mid:adders_mid.B
b[19] => Full_Adder:adders:19:mid:adders_mid.B
b[20] => Full_Adder:adders:20:mid:adders_mid.B
b[21] => Full_Adder:adders:21:mid:adders_mid.B
b[22] => Full_Adder:adders:22:mid:adders_mid.B
b[23] => Full_Adder:adders:23:mid:adders_mid.B
b[24] => Full_Adder:adders:24:mid:adders_mid.B
b[25] => Full_Adder:adders:25:mid:adders_mid.B
b[26] => Full_Adder:adders:26:mid:adders_mid.B
b[27] => Full_Adder:adders:27:mid:adders_mid.B
b[28] => Full_Adder:adders:28:mid:adders_mid.B
b[29] => Full_Adder:adders:29:mid:adders_mid.B
b[30] => Full_Adder:adders:30:mid:adders_mid.B
b[31] => Full_Adder:adders:31:msb:adders_msb.B
z[0] <= Full_Adder:adders:0:lsb:adders_lsb.SUM
z[1] <= Full_Adder:adders:1:mid:adders_mid.SUM
z[2] <= Full_Adder:adders:2:mid:adders_mid.SUM
z[3] <= Full_Adder:adders:3:mid:adders_mid.SUM
z[4] <= Full_Adder:adders:4:mid:adders_mid.SUM
z[5] <= Full_Adder:adders:5:mid:adders_mid.SUM
z[6] <= Full_Adder:adders:6:mid:adders_mid.SUM
z[7] <= Full_Adder:adders:7:mid:adders_mid.SUM
z[8] <= Full_Adder:adders:8:mid:adders_mid.SUM
z[9] <= Full_Adder:adders:9:mid:adders_mid.SUM
z[10] <= Full_Adder:adders:10:mid:adders_mid.SUM
z[11] <= Full_Adder:adders:11:mid:adders_mid.SUM
z[12] <= Full_Adder:adders:12:mid:adders_mid.SUM
z[13] <= Full_Adder:adders:13:mid:adders_mid.SUM
z[14] <= Full_Adder:adders:14:mid:adders_mid.SUM
z[15] <= Full_Adder:adders:15:mid:adders_mid.SUM
z[16] <= Full_Adder:adders:16:mid:adders_mid.SUM
z[17] <= Full_Adder:adders:17:mid:adders_mid.SUM
z[18] <= Full_Adder:adders:18:mid:adders_mid.SUM
z[19] <= Full_Adder:adders:19:mid:adders_mid.SUM
z[20] <= Full_Adder:adders:20:mid:adders_mid.SUM
z[21] <= Full_Adder:adders:21:mid:adders_mid.SUM
z[22] <= Full_Adder:adders:22:mid:adders_mid.SUM
z[23] <= Full_Adder:adders:23:mid:adders_mid.SUM
z[24] <= Full_Adder:adders:24:mid:adders_mid.SUM
z[25] <= Full_Adder:adders:25:mid:adders_mid.SUM
z[26] <= Full_Adder:adders:26:mid:adders_mid.SUM
z[27] <= Full_Adder:adders:27:mid:adders_mid.SUM
z[28] <= Full_Adder:adders:28:mid:adders_mid.SUM
z[29] <= Full_Adder:adders:29:mid:adders_mid.SUM
z[30] <= Full_Adder:adders:30:mid:adders_mid.SUM
z[31] <= Full_Adder:adders:31:msb:adders_msb.SUM


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:0:lsb:adders_lsb
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:0:lsb:adders_lsb|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:0:lsb:adders_lsb|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:0:lsb:adders_lsb|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:0:lsb:adders_lsb|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:0:lsb:adders_lsb|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:1:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:1:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:1:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:1:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:1:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:1:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:2:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:2:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:2:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:2:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:2:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:2:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:3:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:3:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:3:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:3:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:3:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:3:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:4:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:4:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:4:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:4:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:4:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:4:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:5:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:5:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:5:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:5:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:5:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:5:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:6:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:6:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:6:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:6:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:6:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:6:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:7:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:7:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:7:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:7:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:7:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:7:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:8:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:8:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:8:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:8:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:8:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:8:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:9:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:9:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:9:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:9:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:9:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:9:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:10:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:10:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:10:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:10:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:10:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:10:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:11:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:11:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:11:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:11:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:11:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:11:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:12:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:12:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:12:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:12:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:12:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:12:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:13:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:13:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:13:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:13:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:13:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:13:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:14:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:14:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:14:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:14:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:14:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:14:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:15:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:15:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:15:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:15:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:15:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:15:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:16:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:16:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:16:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:16:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:16:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:16:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:17:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:17:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:17:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:17:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:17:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:17:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:18:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:18:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:18:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:18:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:18:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:18:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:19:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:19:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:19:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:19:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:19:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:19:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:20:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:20:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:20:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:20:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:20:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:20:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:21:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:21:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:21:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:21:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:21:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:21:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:22:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:22:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:22:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:22:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:22:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:22:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:23:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:23:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:23:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:23:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:23:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:23:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:24:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:24:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:24:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:24:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:24:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:24:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:25:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:25:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:25:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:25:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:25:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:25:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:26:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:26:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:26:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:26:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:26:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:26:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:27:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:27:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:27:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:27:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:27:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:27:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:28:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:28:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:28:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:28:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:28:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:28:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:29:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:29:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:29:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:29:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:29:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:29:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:30:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:30:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:30:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:30:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:30:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:30:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:31:msb:adders_msb
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:31:msb:adders_msb|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:31:msb:adders_msb|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:31:msb:adders_msb|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:31:msb:adders_msb|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_pc|Full_Adder:\adders:31:msb:adders_msb|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift
a[0] => Full_Adder:adders:0:lsb:adders_lsb.A
a[1] => Full_Adder:adders:1:mid:adders_mid.A
a[2] => Full_Adder:adders:2:mid:adders_mid.A
a[3] => Full_Adder:adders:3:mid:adders_mid.A
a[4] => Full_Adder:adders:4:mid:adders_mid.A
a[5] => Full_Adder:adders:5:mid:adders_mid.A
a[6] => Full_Adder:adders:6:mid:adders_mid.A
a[7] => Full_Adder:adders:7:mid:adders_mid.A
a[8] => Full_Adder:adders:8:mid:adders_mid.A
a[9] => Full_Adder:adders:9:mid:adders_mid.A
a[10] => Full_Adder:adders:10:mid:adders_mid.A
a[11] => Full_Adder:adders:11:mid:adders_mid.A
a[12] => Full_Adder:adders:12:mid:adders_mid.A
a[13] => Full_Adder:adders:13:mid:adders_mid.A
a[14] => Full_Adder:adders:14:mid:adders_mid.A
a[15] => Full_Adder:adders:15:mid:adders_mid.A
a[16] => Full_Adder:adders:16:mid:adders_mid.A
a[17] => Full_Adder:adders:17:mid:adders_mid.A
a[18] => Full_Adder:adders:18:mid:adders_mid.A
a[19] => Full_Adder:adders:19:mid:adders_mid.A
a[20] => Full_Adder:adders:20:mid:adders_mid.A
a[21] => Full_Adder:adders:21:mid:adders_mid.A
a[22] => Full_Adder:adders:22:mid:adders_mid.A
a[23] => Full_Adder:adders:23:mid:adders_mid.A
a[24] => Full_Adder:adders:24:mid:adders_mid.A
a[25] => Full_Adder:adders:25:mid:adders_mid.A
a[26] => Full_Adder:adders:26:mid:adders_mid.A
a[27] => Full_Adder:adders:27:mid:adders_mid.A
a[28] => Full_Adder:adders:28:mid:adders_mid.A
a[29] => Full_Adder:adders:29:mid:adders_mid.A
a[30] => Full_Adder:adders:30:mid:adders_mid.A
a[31] => Full_Adder:adders:31:msb:adders_msb.A
b[0] => Full_Adder:adders:0:lsb:adders_lsb.B
b[1] => Full_Adder:adders:1:mid:adders_mid.B
b[2] => Full_Adder:adders:2:mid:adders_mid.B
b[3] => Full_Adder:adders:3:mid:adders_mid.B
b[4] => Full_Adder:adders:4:mid:adders_mid.B
b[5] => Full_Adder:adders:5:mid:adders_mid.B
b[6] => Full_Adder:adders:6:mid:adders_mid.B
b[7] => Full_Adder:adders:7:mid:adders_mid.B
b[8] => Full_Adder:adders:8:mid:adders_mid.B
b[9] => Full_Adder:adders:9:mid:adders_mid.B
b[10] => Full_Adder:adders:10:mid:adders_mid.B
b[11] => Full_Adder:adders:11:mid:adders_mid.B
b[12] => Full_Adder:adders:12:mid:adders_mid.B
b[13] => Full_Adder:adders:13:mid:adders_mid.B
b[14] => Full_Adder:adders:14:mid:adders_mid.B
b[15] => Full_Adder:adders:15:mid:adders_mid.B
b[16] => Full_Adder:adders:16:mid:adders_mid.B
b[17] => Full_Adder:adders:17:mid:adders_mid.B
b[18] => Full_Adder:adders:18:mid:adders_mid.B
b[19] => Full_Adder:adders:19:mid:adders_mid.B
b[20] => Full_Adder:adders:20:mid:adders_mid.B
b[21] => Full_Adder:adders:21:mid:adders_mid.B
b[22] => Full_Adder:adders:22:mid:adders_mid.B
b[23] => Full_Adder:adders:23:mid:adders_mid.B
b[24] => Full_Adder:adders:24:mid:adders_mid.B
b[25] => Full_Adder:adders:25:mid:adders_mid.B
b[26] => Full_Adder:adders:26:mid:adders_mid.B
b[27] => Full_Adder:adders:27:mid:adders_mid.B
b[28] => Full_Adder:adders:28:mid:adders_mid.B
b[29] => Full_Adder:adders:29:mid:adders_mid.B
b[30] => Full_Adder:adders:30:mid:adders_mid.B
b[31] => Full_Adder:adders:31:msb:adders_msb.B
z[0] <= Full_Adder:adders:0:lsb:adders_lsb.SUM
z[1] <= Full_Adder:adders:1:mid:adders_mid.SUM
z[2] <= Full_Adder:adders:2:mid:adders_mid.SUM
z[3] <= Full_Adder:adders:3:mid:adders_mid.SUM
z[4] <= Full_Adder:adders:4:mid:adders_mid.SUM
z[5] <= Full_Adder:adders:5:mid:adders_mid.SUM
z[6] <= Full_Adder:adders:6:mid:adders_mid.SUM
z[7] <= Full_Adder:adders:7:mid:adders_mid.SUM
z[8] <= Full_Adder:adders:8:mid:adders_mid.SUM
z[9] <= Full_Adder:adders:9:mid:adders_mid.SUM
z[10] <= Full_Adder:adders:10:mid:adders_mid.SUM
z[11] <= Full_Adder:adders:11:mid:adders_mid.SUM
z[12] <= Full_Adder:adders:12:mid:adders_mid.SUM
z[13] <= Full_Adder:adders:13:mid:adders_mid.SUM
z[14] <= Full_Adder:adders:14:mid:adders_mid.SUM
z[15] <= Full_Adder:adders:15:mid:adders_mid.SUM
z[16] <= Full_Adder:adders:16:mid:adders_mid.SUM
z[17] <= Full_Adder:adders:17:mid:adders_mid.SUM
z[18] <= Full_Adder:adders:18:mid:adders_mid.SUM
z[19] <= Full_Adder:adders:19:mid:adders_mid.SUM
z[20] <= Full_Adder:adders:20:mid:adders_mid.SUM
z[21] <= Full_Adder:adders:21:mid:adders_mid.SUM
z[22] <= Full_Adder:adders:22:mid:adders_mid.SUM
z[23] <= Full_Adder:adders:23:mid:adders_mid.SUM
z[24] <= Full_Adder:adders:24:mid:adders_mid.SUM
z[25] <= Full_Adder:adders:25:mid:adders_mid.SUM
z[26] <= Full_Adder:adders:26:mid:adders_mid.SUM
z[27] <= Full_Adder:adders:27:mid:adders_mid.SUM
z[28] <= Full_Adder:adders:28:mid:adders_mid.SUM
z[29] <= Full_Adder:adders:29:mid:adders_mid.SUM
z[30] <= Full_Adder:adders:30:mid:adders_mid.SUM
z[31] <= Full_Adder:adders:31:msb:adders_msb.SUM


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:0:lsb:adders_lsb
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:0:lsb:adders_lsb|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:0:lsb:adders_lsb|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:0:lsb:adders_lsb|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:0:lsb:adders_lsb|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:0:lsb:adders_lsb|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:1:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:1:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:1:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:1:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:1:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:1:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:2:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:2:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:2:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:2:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:2:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:2:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:3:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:3:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:3:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:3:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:3:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:3:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:4:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:4:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:4:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:4:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:4:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:4:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:5:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:5:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:5:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:5:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:5:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:5:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:6:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:6:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:6:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:6:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:6:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:6:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:7:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:7:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:7:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:7:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:7:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:7:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:8:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:8:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:8:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:8:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:8:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:8:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:9:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:9:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:9:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:9:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:9:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:9:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:10:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:10:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:10:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:10:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:10:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:10:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:11:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:11:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:11:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:11:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:11:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:11:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:12:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:12:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:12:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:12:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:12:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:12:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:13:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:13:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:13:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:13:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:13:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:13:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:14:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:14:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:14:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:14:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:14:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:14:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:15:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:15:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:15:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:15:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:15:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:15:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:16:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:16:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:16:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:16:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:16:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:16:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:17:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:17:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:17:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:17:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:17:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:17:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:18:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:18:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:18:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:18:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:18:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:18:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:19:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:19:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:19:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:19:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:19:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:19:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:20:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:20:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:20:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:20:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:20:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:20:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:21:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:21:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:21:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:21:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:21:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:21:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:22:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:22:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:22:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:22:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:22:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:22:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:23:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:23:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:23:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:23:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:23:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:23:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:24:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:24:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:24:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:24:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:24:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:24:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:25:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:25:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:25:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:25:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:25:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:25:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:26:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:26:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:26:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:26:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:26:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:26:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:27:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:27:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:27:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:27:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:27:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:27:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:28:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:28:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:28:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:28:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:28:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:28:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:29:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:29:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:29:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:29:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:29:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:29:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:30:mid:adders_mid
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:30:mid:adders_mid|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:30:mid:adders_mid|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:30:mid:adders_mid|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:30:mid:adders_mid|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:30:mid:adders_mid|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:31:msb:adders_msb
A => xor_gate:XOR2_0.x
A => and_gate:AND2_1.x
B => xor_gate:XOR2_0.y
B => and_gate:AND2_1.y
CIN => xor_gate:XOR2_1.y
CIN => and_gate:AND2_0.y
COUT <= or_gate:OR2.z
SUM <= xor_gate:XOR2_1.z


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:31:msb:adders_msb|xor_gate:XOR2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:31:msb:adders_msb|xor_gate:XOR2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:31:msb:adders_msb|and_gate:AND2_0
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:31:msb:adders_msb|and_gate:AND2_1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|adder_32:adder_after_shift|Full_Adder:\adders:31:msb:adders_msb|or_gate:OR2
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|nand_gate:gate1
x => z.IN0
y => z.IN1
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|mips_cpu|mux:mux_after_adder
sel => mux_n:mux_map.sel
src0 => mux_n:mux_map.src0[0]
src1 => mux_n:mux_map.src1[0]
z <= mux_n:mux_map.z[0]


|mips_cpu|mux:mux_after_adder|mux_n:mux_map
sel => z.OUTPUTSELECT
src0[0] => z.DATAB
src1[0] => z.DATAA
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


