Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 02:54:49 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_134_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 SharedReg490_instance/s4_reg_c_rep__9/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg280_instance/Y_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.132ns (3.741%)  route 3.396ns (96.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 5.909 - 4.000 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.338ns (routing 0.171ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.155ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=64726, routed)       1.338     2.369    SharedReg490_instance/clk_IBUF_BUFG
    SLICE_X125Y291       FDCE                                         r  SharedReg490_instance/s4_reg_c_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y291       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.450 r  SharedReg490_instance/s4_reg_c_rep__9/Q
                         net (fo=121, routed)         3.347     5.797    SharedReg280_instance/s4_reg_c_rep__9
    SLICE_X144Y386       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     5.848 r  SharedReg280_instance/s4_reg_gate__8/O
                         net (fo=1, routed)           0.049     5.897    SharedReg280_instance/s4_reg_gate__8_n_0
    SLICE_X144Y386       FDCE                                         r  SharedReg280_instance/Y_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=64726, routed)       1.170     5.909    SharedReg280_instance/clk_IBUF_BUFG
    SLICE_X144Y386       FDCE                                         r  SharedReg280_instance/Y_reg[24]/C
                         clock pessimism              0.308     6.217    
                         clock uncertainty           -0.035     6.182    
    SLICE_X144Y386       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.207    SharedReg280_instance/Y_reg[24]
  -------------------------------------------------------------------
                         required time                          6.207    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                  0.310    




