package rvspeccore.checker

import chisel3._
import chisel3.util._
import rvspeccore.core._
import rvspeccore.core.spec.instset.csr.{CSR, CSRInfoSignal, EventSig}
import rvspeccore.core.tool.TLBMemInfo
import rvspeccore.core.tool.TLBSig

abstract class Checker()(implicit config: RVConfig) extends Module {
  implicit val XLEN: Int = config.XLEN
}

class InstCommit()(implicit XLEN: Int) extends Bundle {
  val valid = Bool()
  val inst  = UInt(32.W)
  val pc    = UInt(XLEN.W)

  val npc   = UInt(XLEN.W)
}
object InstCommit {
  def apply()(implicit XLEN: Int) = new InstCommit
}
class StoreOrLoadInfo(implicit XLEN: Int) extends Bundle {
  val addr     = UInt(XLEN.W)
  val data     = UInt(XLEN.W)
  val memWidth = UInt(log2Ceil(XLEN + 1).W)
}
class StoreOrLoadInfoTLB(implicit XLEN: Int) extends Bundle {
  val addr  = UInt(XLEN.W)
  val data  = UInt(XLEN.W)
  val level = UInt(log2Ceil(XLEN + 1).W)
}

class Queue
class QueueModule(implicit XLEN: Int) extends Module {
  val io = IO(new Bundle {
    val in  = Flipped(Decoupled(new StoreOrLoadInfo()))
    val out = Decoupled(new StoreOrLoadInfo())
  })

  val queue = Queue(io.in, 2)
  io.out <> queue
}
class QueueModuleTLB(implicit XLEN: Int) extends Module {
  val io = IO(new Bundle {
    val in  = Flipped(Decoupled(new StoreOrLoadInfoTLB()))
    val out = Decoupled(new StoreOrLoadInfoTLB())
  })

  val queue = Queue(io.in, 2)
  io.out <> queue
}

/** Checker with result port.
  *
  * Check pc of commited instruction and next value of all register. Although
  * `pc` in the result port, but it won't be checked.
  */
class CheckerWithResult(val checkMem: Boolean = true, enableReg: Boolean = false)(implicit config: RVConfig)
    extends Checker {
  val io = IO(new Bundle {
    val instCommit = Input(InstCommit())
    val result     = Input(State())
    val event      = Input(new EventSig())
    val mem        = if (checkMem) Some(Input(new MemIO)) else None
    val dtlbmem    = if (checkMem && config.functions.tlb) Some(Input(new TLBSig)) else None
    val itlbmem    = if (checkMem && config.functions.tlb) Some(Input(new TLBSig)) else None
  })
  // TODO: io.result has .internal states now, consider use it or not

  /** Delay input data by a register if `delay` is true.
    *
    * This function helps to get signal values from the counterexample that only
    * contains values of registers from model checking.
    */
  def regDelay[T <: Data](data: T): T = {
    if (enableReg) RegNext(data, 0.U.asTypeOf(data.cloneType)) else data
  }

  // link to spec core
  val specCore = Module(new RiscvCore)
  specCore.io.valid := io.instCommit.valid
  specCore.io.inst  := io.instCommit.inst

  // initial another io.mem.get.Anotherread
  if (config.functions.tlb) {
    for (i <- 0 until 6) {
      specCore.io.tlb.get.Anotherread(i).data := DontCare
    }
  }

  // assertions

  if (checkMem) {
    if (!config.functions.tlb) {
      assert(regDelay(io.mem.get.read.valid) === regDelay(specCore.io.mem.read.valid))
      when(regDelay(io.mem.get.read.valid || specCore.io.mem.read.valid)) {
        assert(regDelay(io.mem.get.read.addr) === regDelay(specCore.io.mem.read.addr))
        assert(regDelay(io.mem.get.read.memWidth) === regDelay(specCore.io.mem.read.memWidth))
      }
      assert(regDelay(io.mem.get.write.valid) === regDelay(specCore.io.mem.write.valid))
      when(regDelay(io.mem.get.write.valid || specCore.io.mem.write.valid)) {
        assert(regDelay(io.mem.get.write.addr) === regDelay(specCore.io.mem.write.addr))
        assert(regDelay(io.mem.get.write.data) === regDelay(specCore.io.mem.write.data))
        assert(regDelay(io.mem.get.write.memWidth) === regDelay(specCore.io.mem.write.memWidth))
      }
      specCore.io.mem.read.data := io.mem.get.read.data
    } else {
      // printf("[SpecCore] Valid:%x PC: %x Inst: %x\n", specCore.io.valid, specCore.io.now.pc, specCore.io.inst)
      // specCore.io.mem.read.data := { if (checkMem) io.mem.get.read.data else DontCare }
      val TLBLoadQueue = Seq.fill(3)(Module(new QueueModuleTLB()))
      // initial the queue
      for (i <- 0 until 3) {
        TLBLoadQueue(i).io.out.ready := false.B
        TLBLoadQueue(i).io.in.valid  := false.B
        TLBLoadQueue(i).io.in.bits   := 0.U.asTypeOf(new StoreOrLoadInfoTLB)
      }
      when(io.dtlbmem.get.read.valid) {

        for (i <- 0 until 3) {
          when(io.dtlbmem.get.read.level === i.U) {
            TLBLoadQueue(i).io.in.valid      := true.B
            TLBLoadQueue(i).io.in.bits.addr  := io.dtlbmem.get.read.addr
            TLBLoadQueue(i).io.in.bits.data  := io.dtlbmem.get.read.data
            TLBLoadQueue(i).io.in.bits.level := io.dtlbmem.get.read.level
          }
        }
      }
      for (i <- 0 until 3) {
        when(specCore.io.tlb.get.Anotherread(i).valid) {
          TLBLoadQueue(2 - i).io.out.ready := true.B
          // printf("[SpecCore] Load out Queue Valid: %x %x %x %x\n", LoadQueue.io.out.valid, LoadQueue.io.out.bits.addr, LoadQueue.io.out.bits.data, LoadQueue.io.out.bits.memWidth)
          specCore.io.tlb.get.Anotherread(i).data := {
            if (checkMem) TLBLoadQueue(2 - i).io.out.bits.data else DontCare
          }
        }
        when(regDelay(specCore.io.tlb.get.Anotherread(i).valid)) {
          assert(regDelay(TLBLoadQueue(2 - i).io.out.bits.addr) === regDelay(specCore.io.tlb.get.Anotherread(i).addr))
        }
      }
      val LoadQueue  = Module(new QueueModule)
      val StoreQueue = Module(new QueueModule)
      // LOAD
      when(io.mem.get.read.valid) {
        LoadQueue.io.in.valid         := true.B
        LoadQueue.io.in.bits.addr     := io.mem.get.read.addr
        LoadQueue.io.in.bits.data     := io.mem.get.read.data
        LoadQueue.io.in.bits.memWidth := io.mem.get.read.memWidth
        // printf("[SpecCore] Load into Queue Valid: %x %x %x %x\n", LoadQueue.io.in.valid, load_push.addr, load_push.data, load_push.memWidth)
      }.otherwise {
        LoadQueue.io.in.valid := false.B
        LoadQueue.io.in.bits  := 0.U.asTypeOf(new StoreOrLoadInfo)
      }
      when(regDelay(specCore.io.mem.read.valid)) {
        LoadQueue.io.out.ready := true.B
        // printf("[SpecCore] Load out Queue Valid: %x %x %x %x\n", LoadQueue.io.out.valid, LoadQueue.io.out.bits.addr, LoadQueue.io.out.bits.data, LoadQueue.io.out.bits.memWidth)
        specCore.io.mem.read.data := LoadQueue.io.out.bits.data
        assert(regDelay(LoadQueue.io.out.bits.addr) === regDelay(specCore.io.mem.read.addr))
        assert(regDelay(LoadQueue.io.out.bits.memWidth) === regDelay(specCore.io.mem.read.memWidth))
      }.otherwise {
        LoadQueue.io.out.ready    := false.B
        specCore.io.mem.read.data := 0.U
      }

      // Store
      when(io.mem.get.write.valid) {
        StoreQueue.io.in.valid         := true.B
        StoreQueue.io.in.bits.addr     := io.mem.get.write.addr
        StoreQueue.io.in.bits.data     := io.mem.get.write.data
        StoreQueue.io.in.bits.memWidth := io.mem.get.write.memWidth
        // printf("[SpecCore] Store into Queue Valid: %x %x %x %x\n", StoreQueue.io.in.valid, store_push.addr, store_push.data, store_push.memWidth)
      }.otherwise {
        StoreQueue.io.in.valid := false.B
        StoreQueue.io.in.bits  := 0.U.asTypeOf(new StoreOrLoadInfo)
      }
      when(regDelay(specCore.io.mem.write.valid)) {
        StoreQueue.io.out.ready := true.B
        // printf("[SpecCore] Store out Queue  Valid: %x %x %x %x\n", StoreQueue.io.out.valid, StoreQueue.io.out.bits.addr, StoreQueue.io.out.bits.data, StoreQueue.io.out.bits.memWidth)
        assert(regDelay(StoreQueue.io.out.bits.addr) === regDelay(specCore.io.mem.write.addr))
        assert(regDelay(StoreQueue.io.out.bits.data) === regDelay(specCore.io.mem.write.data))
        assert(regDelay(StoreQueue.io.out.bits.memWidth) === regDelay(specCore.io.mem.write.memWidth))
      }.otherwise {
        StoreQueue.io.out.ready := false.B
      }
    }
  } else {
    specCore.io.mem.read.data := DontCare
  }

  when(regDelay(io.instCommit.valid)) {
    // now pc:
    assert(regDelay(io.instCommit.pc) === regDelay(specCore.io.now.pc))
    // next pc: hard to get next pc in a pipeline, check it at next instruction
    // next csr:
     io.result.csr.table.zip(specCore.io.next.csr.table).map {
       case (result, next) => {
         assert(regDelay(result.signal) === regDelay(next.signal))
       }
     }
    // next reg
    for (i <- 0 until 32) {
      assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))
    }
  }
      
  when(regDelay(io.event.valid) || regDelay(specCore.io.event.valid)) {
    assert(
      regDelay(io.event.valid) === regDelay(specCore.io.event.valid)
    ) // Make sure DUT and specCore currently occur the same exception
    assert(regDelay(io.event.intrNO) === regDelay(specCore.io.event.intrNO))
    assert(regDelay(io.event.cause) === regDelay(specCore.io.event.cause))
    assert(regDelay(io.event.exceptionPC) === regDelay(specCore.io.event.exceptionPC))
    assert(regDelay(io.event.exceptionInst) === regDelay(specCore.io.event.exceptionInst))
  }
}

class WriteBack()(implicit XLEN: Int) extends Bundle {
  val valid = Bool()
  val dest  = UInt(5.W)
  val data  = UInt(XLEN.W)

  val r1Addr = UInt(5.W)
  val r2Addr = UInt(5.W)
  val r1Data = UInt(XLEN.W)
  val r2Data = UInt(XLEN.W)

  val csrAddr = UInt(12.W)
  val csrNdata = UInt(64.W)
  val csrWr   = Bool()
}
object WriteBack {
  def apply()(implicit XLEN: Int) = new WriteBack
}

/** Checker with write back port.
  *
  * Check pc of commited instruction and the register been write back.
  */
class CheckerWithWB(val checkMem: Boolean = true,enableReg: Boolean = true)(implicit config: RVConfig) extends Checker {
  val io = IO(new Bundle {
    val instCommit = Input(InstCommit())
    val wb         = Input(WriteBack())
    val result     = Input(State())
    val mem        = if (checkMem) Some(Input(new MemIO)) else None
  })

  def regDelay[T <: Data](data: T): T = {
    if (enableReg) RegNext(data, 0.U.asTypeOf(data.cloneType)) else data
  }

  // link to spec core
  val specCore = Module(new RiscvCoreTrans)
  specCore.io.wb.valid := io.instCommit.valid
  specCore.io.wb.inst  := io.instCommit.inst
  specCore.io.wb.pc    := io.instCommit.pc
  specCore.io.wb.rs1   := io.wb.r1Addr
  specCore.io.wb.rs2   := io.wb.r2Addr
  specCore.io.wb.rs1Data := io.wb.r1Data
  specCore.io.wb.rs2Data := io.wb.r2Data
  specCore.io.wb.csrAddr := io.wb.csrAddr
  specCore.io.now     := io.result

  val specCoreWBValid = specCore.io.next.rd_en
  val specCoreWBDest  = specCore.io.next.rd_addr
  val specCoreWBData  = specCore.io.next.rd_data
  val specCoreNpcs    = specCore.io.next.pc
  val specCoreCsrAddr = specCore.io.next.csr_addr
  val specCoreCsrWr   = specCore.io.next.csr_wr

  if (checkMem) {
    if (!config.functions.tlb) {
      when(regDelay(io.instCommit.valid)) {
        assert(regDelay(io.mem.get.read.valid) === regDelay(specCore.io.mem.read.valid))
        when(regDelay(io.mem.get.read.valid || specCore.io.mem.read.valid)) {
          assert(regDelay(io.mem.get.read.addr) === regDelay(specCore.io.mem.read.addr))
          assert(regDelay(io.mem.get.read.memWidth) === regDelay(specCore.io.mem.read.memWidth))
        }
        assert(regDelay(io.mem.get.write.valid) === regDelay(specCore.io.mem.write.valid))
        when(regDelay(io.mem.get.write.valid || specCore.io.mem.write.valid)) {
          assert(regDelay(io.mem.get.write.addr) === regDelay(specCore.io.mem.write.addr))
          assert(regDelay(io.mem.get.write.data) === regDelay(specCore.io.mem.write.data))
          assert(regDelay(io.mem.get.write.memWidth) === regDelay(specCore.io.mem.write.memWidth))
        }
      specCore.io.mem.read.data := io.mem.get.read.data
      }.otherwise {
        specCore.io.mem.read.data := 0.U
      }
    } else {
      specCore.io.mem.read.data := 0.U
    }
  } else {
    specCore.io.mem.read.data := DontCare
  }

  // assert in current clock
  when(regDelay(io.instCommit.valid)) {
    assert(regDelay(io.instCommit.npc(31,0)) === regDelay(specCoreNpcs(31,0)))
    when(regDelay(specCoreWBValid) && regDelay(io.wb.valid)) {
      // if reference and dut all raise the valid, compare the dest and the data
      assert(regDelay(io.wb.dest) === regDelay(specCoreWBDest))
      assert(regDelay(io.wb.data) === regDelay(specCoreWBData))
   }.otherwise {
      // DUT may try to write back to x0, but it should not take effect
      // if DUT dose write in x0, it will be check out at next instruction
      when(regDelay(io.wb.valid) && regDelay(io.wb.dest) =/= 0.U) {
        assert(regDelay(io.wb.data) === regDelay(specCore.io.next.reg(io.wb.dest)))
      }
      // if reference raise but dut does't and the dest is not x0, we think that it's invalid
      when(regDelay(specCoreWBValid)) {
        assert(regDelay(specCoreWBDest) === 0.U)
      }
   }
// try to verify two operands of instruction
    when(regDelay(specCore.io.next.checkrs1)) {
       when(regDelay(io.wb.r1Addr) === 0.U) {
          assert(regDelay(io.wb.r1Data) === 0.U)
       }
       assert(regDelay(io.wb.r1Addr) === regDelay(specCore.io.next.rs1_addr))
    }
    when(regDelay(specCore.io.next.checkrs2)) {
      when(regDelay(io.wb.r2Addr) === 0.U) {
          assert(regDelay(io.wb.r2Data) === 0.U)
      }
      assert(regDelay(io.wb.r2Addr) === regDelay(specCore.io.next.rs2_addr))
    }
    // try to verify csr write and read
    when(regDelay(specCoreCsrWr) || regDelay(io.wb.csrWr)) {
      assert(regDelay(specCoreCsrWr) === regDelay(io.wb.csrWr))
      assert(regDelay(specCoreCsrAddr) === regDelay(io.wb.csrAddr))
      val specCoreCsrNdata = WireInit(0.U(64.W))
      specCore.io.next.csr.table.foreach {
        case (CSRInfoSignal(info, nextCSR)) =>
          when(io.wb.csrAddr === info.addr) {
            specCoreCsrNdata := nextCSR
          }
      }
      assert(regDelay(specCoreCsrNdata) === regDelay(io.wb.csrNdata))
    }
  }
}
