.id 0xF043C012
.type MODULE
.size 0xC000
.name DIFv2
.qemu pmb887x-dif-v2
.descr DIF (Display Interface)

.irq	INT0
.irq	INT1
.irq	INT2
.irq	INT3

CLC			0x00	Clock Control Register
	*MOD_CLC

ID			0x08	Identification Register
	*MOD_ID

RUNCTRL		0x10	Run Control Register
	RUN		0	1	Enable DIF Interface

CON		0x20		Control Register
	TRI		0	2
	HB		4	1	Heading Bit Control
		LSB=0
		MSB=1
	PH		5	1	Clock Phase Control (CPHA)
		0=0
		1=1
	PO		6	1	Clock Polarity Control (CPOL)
		0=0
		1=1
	LB		7	1	Loop-Back Control
	BM		16	5	Data Width Selection
		1=0
		2=1
		3=2
		4=3
		5=4
		6=5
		7=6
		8=7
		9=8
		10=9
		11=10
		12=11
		13=12
		14=13
		15=14
		16=15

PERREG		0x24	Peripheral Function Register
	DIFPERMODE	0	1
	INBAND		1	1
	CS1POL		2	1
	CS2POL		3	1
	RDPOL		4	1
	WRPOL		5	1
	CDPOL		6	1
	CS3POL		7	1
	MIPIEN		14	1

CSREG		0x28	Chip Select and Data Configuration Register
	CD		0	1
	CS1		1	1
	CS2		2	1
	CS3		3	1
	BSCONF	4	3	Rx/Tx burst size
	GRACMD	7	1

LCDTIM1		0x2C	LCD Timing Register 1
	ADDRDELAY		0	7
	ACCESSCYCLE		8	7
	DATADELAY		16	7

LCDTIM2		0x30	LCD Timing Register 2
	CSACT			0	7
	CSDEACT			8	7
	WRRDACT			16	7
	WRRDDEACT		24	7

STARTLCDRD	0x34	Start LCD Read Register
	STARTREAD	0	1
	READBYTES	1	15

STAT		0x38	DIF Status Register
	BSY			0	1
	GRABSY		1	1
	DSIFULL		2	1
	DSIDIR		3	1
	DSILOCK		4	1

COEFF1		0x3C
COEFF2		0x40
COEFF3		0x44
OFFSET		0x48

PBCCON		0x4C	Pixel-Bit Conversion Register
	PBBCONV_MODE	0	1

BMREG0		0x50	Bit Multiplex Configuration Register 0
	MUX1	0	5
	MUX2	5	5
	MUX3	10	5
	MUX4	16	5
	MUX5	21	5
	MUX6	26	5

BMREG1		0x54	Bit Multiplex Configuration Register 1
	MUX1	0	5
	MUX2	5	5
	MUX3	10	5
	MUX4	16	5
	MUX5	21	5
	MUX6	26	5

BMREG2		0x58	Bit Multiplex Configuration Register 2
	MUX1	0	5
	MUX2	5	5
	MUX3	10	5
	MUX4	16	5
	MUX5	21	5
	MUX6	26	5

BMREG3		0x5C	Bit Multiplex Configuration Register 3
	MUX1	0	5
	MUX2	5	5
	MUX3	10	5
	MUX4	16	5
	MUX5	21	5
	MUX6	26	5

BMREG4		0x60	Bit Multiplex Configuration Register 4
	MUX1	0	5
	MUX2	5	5
	MUX3	10	5
	MUX4	16	5
	MUX5	21	5
	MUX6	26	5

BMREG5		0x64	Bit Multiplex Configuration Register 5
	MUX1	0	5
	MUX2	5	5
	MUX3	10	5
	MUX4	16	5
	MUX5	21	5
	MUX6	26	5

BCSEL0		0x68	Bit Control Register 0
BCSEL1		0x6C	Bit Control Register 1
BCREG		0x70	Bit Clamp Value Register
INVERT		0x74	Bit Inversion Register

SYNC_CONFIG	0x78	Transfer Synchronization Configuration Register
	SYNCEN		0	1
	HDPOL		1	1
	VDPOL		2	1
	SYNCCD		3	1
	SYNCCS1		4	1
	SYNCCS2		5	1
	SYNCCS3		6	1
	EXTSTART	8	2
	EXTBYTES	10	2
	EXTROWS		12	2
	COMP		16	8

SYNC_COUNT	0x7C	Transfer Synchronization Count Register
	NUMROWS		22	10
	NUMBYTES	10	12
	HDSTART		0	10

BR			0x80	Baud Rate Timer Reload Register
	VALUE	0	16

FDIV		0x84	Baud Rate Timer Fractional Register (0x84)
	VALUE	0	9

DEBUG_REG	0x8C	Transmission Data Register

RXFIFO_CFG	0x90	RX FIFO Configuration Register
	RXFIFOCFG	0	32
	RXBS	0	3
	RXFA	8	2
	RXFC	16	1

MRPS_CTRL	0x94	Maximum Received Packet Size Control Register
	MRPS	0	14	Maximum Received Packet Size

RPS_STAT	0x98	Received Packet Size Status Register
	RPS		0	14	Received Packet Size

RXFFS_STAT	0x9C	Filled RX FIFO Stages Status Register

TXFIFO_CFG	0xA0	TX FIFO Configuration Register
	TXFIFOCFG	0	32
	TXBS	0	3
	TXFA	8	2
	TXFC	16	1

TPS_CTRL	0xA4	Transmit Packet Size Register
	TPS		0	14	Transmit Packet Size

TXFFS_STAT	0xA8	Filled TX FIFO Stages Status Register

ERR_IRQSM	0xB0	Error Interrupt Request Source Mask Register
	ERRIRQSM	0	32

ERR_IRQSS	0xB4	Error Interrupt Request Source Status Register
	ERRIRQSS	0	32

ERR_IRQSC	0xB8	Error Interrupt Request Source Clear Register
	ERRIRQSC	0	32

RIS			0xC0	Raw Interrupt Status Register
	RXLSREQ		0	1
	RXSREQ		1	1
	RXLBREQ		2	1
	RXBREQ		3	1
	TXLSREQ		4	1
	TXSREQ		5	1
	TXLBREQ		6	1
	TXBREQ		7	1
	ERR			8	1
	CMD			9	1
	FRAME		10	1

IMSC		0xC4	Interrupt Mask Control Register
	RXLSREQ		0	1
	RXSREQ		1	1
	RXLBREQ		2	1
	RXBREQ		3	1
	TXLSREQ		4	1
	TXSREQ		5	1
	TXLBREQ		6	1
	TXBREQ		7	1
	ERR			8	1
	CMD			9	1
	FRAME		10	1

MIS			0xC8	Masked Interrupt Status
	RXLSREQ		0	1
	RXSREQ		1	1
	RXLBREQ		2	1
	RXBREQ		3	1
	TXLSREQ		4	1
	TXSREQ		5	1
	TXLBREQ		6	1
	TXBREQ		7	1
	ERR			8	1
	CMD			9	1
	FRAME		10	1

ICR			0xCC	Interrupt Clear Register
	RXLSREQ		0	1
	RXSREQ		1	1
	RXLBREQ		2	1
	RXBREQ		3	1
	TXLSREQ		4	1
	TXSREQ		5	1
	TXLBREQ		6	1
	TXBREQ		7	1
	ERR			8	1
	CMD			9	1
	FRAME		10	1

ISR			0xD0	Interrupt Set Register
	RXLSREQ		0	1
	RXSREQ		1	1
	RXLBREQ		2	1
	RXBREQ		3	1
	TXLSREQ		4	1
	TXSREQ		5	1
	TXLBREQ		6	1
	TXBREQ		7	1
	ERR			8	1
	CMD			9	1
	FRAME		10	1

DMAE		0xD4	DMA Control
	TX		0	1	Transmit DMA Enable. If this bit is set to 1, DMA for the transmit FIFO is enabled
	RX		1	1	Receive DMA Enable. If this bit is set to 1, DMA for the receive FIFO is enabled.

TXD			0x8000	Transmission Data Register
RXD			0xC000	Receive Data Register
