DDR2_CONTROLLER
===============

A controller for DDR2 on FPGA with vhdl, content testbeach and model.  
----The wr_num or rd_num must be less than x"0100"----  
----It means Only 1 line would be read/write per operation----  

ddr2_controller----------95%  
testbeach-------------90%  
sim----------------80%
