// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        move_type_2,
        colt,
        mul_ln165,
        mul_ln161,
        mul_ln162,
        M_e_0_address0,
        M_e_0_ce0,
        M_e_0_we0,
        M_e_0_d0,
        M_e_0_q0,
        M_e_1_address0,
        M_e_1_ce0,
        M_e_1_we0,
        M_e_1_d0,
        M_e_1_q0,
        M_e_2_address0,
        M_e_2_ce0,
        M_e_2_we0,
        M_e_2_d0,
        M_e_2_q0,
        M_e_3_address0,
        M_e_3_ce0,
        M_e_3_we0,
        M_e_3_d0,
        M_e_3_q0
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [1:0] move_type_2;
input  [31:0] colt;
input  [14:0] mul_ln165;
input  [14:0] mul_ln161;
input  [14:0] mul_ln162;
output  [14:0] M_e_0_address0;
output   M_e_0_ce0;
output   M_e_0_we0;
output  [31:0] M_e_0_d0;
input  [31:0] M_e_0_q0;
output  [14:0] M_e_1_address0;
output   M_e_1_ce0;
output   M_e_1_we0;
output  [31:0] M_e_1_d0;
input  [31:0] M_e_1_q0;
output  [14:0] M_e_2_address0;
output   M_e_2_ce0;
output   M_e_2_we0;
output  [31:0] M_e_2_d0;
input  [31:0] M_e_2_q0;
output  [14:0] M_e_3_address0;
output   M_e_3_ce0;
output   M_e_3_we0;
output  [31:0] M_e_3_d0;
input  [31:0] M_e_3_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln163_fu_234_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_state4;
wire   [0:0] cmp80_i_fu_216_p2;
reg   [0:0] cmp80_i_reg_362;
reg   [0:0] icmp_ln163_reg_367;
wire   [30:0] add_ln163_fu_240_p2;
reg   [30:0] add_ln163_reg_371;
wire   [1:0] trunc_ln163_fu_246_p1;
reg   [1:0] trunc_ln163_reg_376;
reg   [14:0] M_e_0_addr_reg_382;
wire   [14:0] add_ln168_fu_274_p2;
reg   [14:0] add_ln168_reg_387;
wire   [14:0] add_ln170_fu_280_p2;
reg   [14:0] add_ln170_reg_392;
reg   [14:0] M_e_1_addr_reg_397;
reg   [14:0] M_e_2_addr_reg_402;
reg   [14:0] M_e_3_addr_reg_407;
reg   [14:0] M_e_0_addr_4_reg_412;
wire    ap_CS_fsm_state2;
reg   [14:0] M_e_0_addr_5_reg_417;
reg   [14:0] M_e_1_addr_4_reg_422;
reg   [14:0] M_e_1_addr_5_reg_427;
reg   [14:0] M_e_2_addr_4_reg_432;
reg   [14:0] M_e_2_addr_5_reg_437;
reg   [14:0] M_e_3_addr_4_reg_442;
reg   [14:0] M_e_3_addr_5_reg_447;
wire   [31:0] v_fu_300_p11;
reg   [31:0] v_reg_452;
wire   [0:0] icmp_ln166_fu_323_p2;
reg   [0:0] icmp_ln166_reg_460;
wire   [31:0] v2_1_fu_335_p3;
reg   [31:0] v2_1_reg_464;
wire   [63:0] zext_ln165_fu_266_p1;
wire   [63:0] zext_ln168_fu_286_p1;
wire   [63:0] zext_ln170_fu_293_p1;
reg   [30:0] c_2_fu_70;
wire    ap_loop_init;
reg   [30:0] ap_sig_allocacmp_c;
reg    M_e_0_ce0_local;
reg   [14:0] M_e_0_address0_local;
reg    M_e_0_we0_local;
reg   [31:0] M_e_0_d0_local;
wire    ap_CS_fsm_state3;
reg    M_e_1_ce0_local;
reg   [14:0] M_e_1_address0_local;
reg    M_e_1_we0_local;
reg   [31:0] M_e_1_d0_local;
reg    M_e_2_ce0_local;
reg   [14:0] M_e_2_address0_local;
reg    M_e_2_we0_local;
reg   [31:0] M_e_2_d0_local;
reg    M_e_3_ce0_local;
reg   [14:0] M_e_3_address0_local;
reg    M_e_3_we0_local;
reg   [31:0] M_e_3_d0_local;
wire   [31:0] zext_ln163_fu_230_p1;
wire   [14:0] lshr_ln5_fu_250_p4;
wire   [14:0] add_ln165_fu_260_p2;
wire   [31:0] v_fu_300_p9;
wire   [31:0] v2_fu_329_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_334;
reg    ap_condition_337;
wire   [1:0] v_fu_300_p1;
wire   [1:0] v_fu_300_p3;
wire  signed [1:0] v_fu_300_p5;
wire  signed [1:0] v_fu_300_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 c_2_fu_70 = 31'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) fmm_reduce_kernel_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U82(
    .din0(M_e_0_q0),
    .din1(M_e_1_q0),
    .din2(M_e_2_q0),
    .din3(M_e_3_q0),
    .def(v_fu_300_p9),
    .sel(trunc_ln163_reg_376),
    .dout(v_fu_300_p11)
);

fmm_reduce_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (ap_loop_init == 1'b1))) begin
        c_2_fu_70 <= 31'd0;
    end else if (((icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c_2_fu_70 <= add_ln163_reg_371;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        M_e_0_addr_4_reg_412 <= zext_ln168_fu_286_p1;
        M_e_0_addr_5_reg_417 <= zext_ln170_fu_293_p1;
        M_e_1_addr_4_reg_422 <= zext_ln168_fu_286_p1;
        M_e_1_addr_5_reg_427 <= zext_ln170_fu_293_p1;
        M_e_2_addr_4_reg_432 <= zext_ln168_fu_286_p1;
        M_e_2_addr_5_reg_437 <= zext_ln170_fu_293_p1;
        M_e_3_addr_4_reg_442 <= zext_ln168_fu_286_p1;
        M_e_3_addr_5_reg_447 <= zext_ln170_fu_293_p1;
        icmp_ln166_reg_460 <= icmp_ln166_fu_323_p2;
        v2_1_reg_464 <= v2_1_fu_335_p3;
        v_reg_452 <= v_fu_300_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        M_e_0_addr_reg_382 <= zext_ln165_fu_266_p1;
        M_e_1_addr_reg_397 <= zext_ln165_fu_266_p1;
        M_e_2_addr_reg_402 <= zext_ln165_fu_266_p1;
        M_e_3_addr_reg_407 <= zext_ln165_fu_266_p1;
        add_ln163_reg_371 <= add_ln163_fu_240_p2;
        add_ln168_reg_387 <= add_ln168_fu_274_p2;
        add_ln170_reg_392 <= add_ln170_fu_280_p2;
        cmp80_i_reg_362 <= cmp80_i_fu_216_p2;
        icmp_ln163_reg_367 <= icmp_ln163_fu_234_p2;
        trunc_ln163_reg_376 <= trunc_ln163_fu_246_p1;
    end
end

always @ (*) begin
    if (((trunc_ln163_reg_376 == 2'd0) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln166_reg_460 == 1'd0))) begin
        M_e_0_address0_local = M_e_0_addr_5_reg_417;
    end else if (((trunc_ln163_reg_376 == 2'd0) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln166_reg_460 == 1'd0))) begin
        M_e_0_address0_local = M_e_0_addr_4_reg_412;
    end else if (((trunc_ln163_reg_376 == 2'd0) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_323_p2 == 1'd0))) begin
        M_e_0_address0_local = M_e_0_addr_reg_382;
    end else if (((icmp_ln163_fu_234_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        M_e_0_address0_local = zext_ln165_fu_266_p1;
    end else begin
        M_e_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln163_reg_376 == 2'd0) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_323_p2 == 1'd0)) | ((trunc_ln163_reg_376 == 2'd0) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln166_reg_460 == 1'd0)) | ((trunc_ln163_reg_376 == 2'd0) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln166_reg_460 == 1'd0)) | ((icmp_ln163_fu_234_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1)))) begin
        M_e_0_ce0_local = 1'b1;
    end else begin
        M_e_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((trunc_ln163_reg_376 == 2'd0)) begin
        if ((1'b1 == ap_condition_337)) begin
            M_e_0_d0_local = v2_1_reg_464;
        end else if ((1'b1 == ap_condition_334)) begin
            M_e_0_d0_local = v_reg_452;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_323_p2 == 1'd0))) begin
            M_e_0_d0_local = 32'd0;
        end else begin
            M_e_0_d0_local = 'bx;
        end
    end else begin
        M_e_0_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln163_reg_376 == 2'd0) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_323_p2 == 1'd0)) | ((trunc_ln163_reg_376 == 2'd0) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln166_reg_460 == 1'd0)) | ((trunc_ln163_reg_376 == 2'd0) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln166_reg_460 == 1'd0)))) begin
        M_e_0_we0_local = 1'b1;
    end else begin
        M_e_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln163_reg_376 == 2'd1) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln166_reg_460 == 1'd0))) begin
        M_e_1_address0_local = M_e_1_addr_5_reg_427;
    end else if (((trunc_ln163_reg_376 == 2'd1) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln166_reg_460 == 1'd0))) begin
        M_e_1_address0_local = M_e_1_addr_4_reg_422;
    end else if (((trunc_ln163_reg_376 == 2'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_323_p2 == 1'd0))) begin
        M_e_1_address0_local = M_e_1_addr_reg_397;
    end else if (((icmp_ln163_fu_234_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        M_e_1_address0_local = zext_ln165_fu_266_p1;
    end else begin
        M_e_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln163_reg_376 == 2'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_323_p2 == 1'd0)) | ((trunc_ln163_reg_376 == 2'd1) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln166_reg_460 == 1'd0)) | ((trunc_ln163_reg_376 == 2'd1) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln166_reg_460 == 1'd0)) | ((icmp_ln163_fu_234_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1)))) begin
        M_e_1_ce0_local = 1'b1;
    end else begin
        M_e_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((trunc_ln163_reg_376 == 2'd1)) begin
        if ((1'b1 == ap_condition_337)) begin
            M_e_1_d0_local = v2_1_reg_464;
        end else if ((1'b1 == ap_condition_334)) begin
            M_e_1_d0_local = v_reg_452;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_323_p2 == 1'd0))) begin
            M_e_1_d0_local = 32'd0;
        end else begin
            M_e_1_d0_local = 'bx;
        end
    end else begin
        M_e_1_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln163_reg_376 == 2'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_323_p2 == 1'd0)) | ((trunc_ln163_reg_376 == 2'd1) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln166_reg_460 == 1'd0)) | ((trunc_ln163_reg_376 == 2'd1) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln166_reg_460 == 1'd0)))) begin
        M_e_1_we0_local = 1'b1;
    end else begin
        M_e_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln163_reg_376 == 2'd2) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln166_reg_460 == 1'd0))) begin
        M_e_2_address0_local = M_e_2_addr_5_reg_437;
    end else if (((trunc_ln163_reg_376 == 2'd2) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln166_reg_460 == 1'd0))) begin
        M_e_2_address0_local = M_e_2_addr_4_reg_432;
    end else if (((trunc_ln163_reg_376 == 2'd2) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_323_p2 == 1'd0))) begin
        M_e_2_address0_local = M_e_2_addr_reg_402;
    end else if (((icmp_ln163_fu_234_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        M_e_2_address0_local = zext_ln165_fu_266_p1;
    end else begin
        M_e_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln163_reg_376 == 2'd2) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_323_p2 == 1'd0)) | ((trunc_ln163_reg_376 == 2'd2) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln166_reg_460 == 1'd0)) | ((trunc_ln163_reg_376 == 2'd2) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln166_reg_460 == 1'd0)) | ((icmp_ln163_fu_234_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1)))) begin
        M_e_2_ce0_local = 1'b1;
    end else begin
        M_e_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((trunc_ln163_reg_376 == 2'd2)) begin
        if ((1'b1 == ap_condition_337)) begin
            M_e_2_d0_local = v2_1_reg_464;
        end else if ((1'b1 == ap_condition_334)) begin
            M_e_2_d0_local = v_reg_452;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_323_p2 == 1'd0))) begin
            M_e_2_d0_local = 32'd0;
        end else begin
            M_e_2_d0_local = 'bx;
        end
    end else begin
        M_e_2_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln163_reg_376 == 2'd2) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_323_p2 == 1'd0)) | ((trunc_ln163_reg_376 == 2'd2) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln166_reg_460 == 1'd0)) | ((trunc_ln163_reg_376 == 2'd2) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln166_reg_460 == 1'd0)))) begin
        M_e_2_we0_local = 1'b1;
    end else begin
        M_e_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln163_reg_376 == 2'd3) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln166_reg_460 == 1'd0))) begin
        M_e_3_address0_local = M_e_3_addr_5_reg_447;
    end else if (((trunc_ln163_reg_376 == 2'd3) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln166_reg_460 == 1'd0))) begin
        M_e_3_address0_local = M_e_3_addr_4_reg_442;
    end else if (((trunc_ln163_reg_376 == 2'd3) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_323_p2 == 1'd0))) begin
        M_e_3_address0_local = M_e_3_addr_reg_407;
    end else if (((icmp_ln163_fu_234_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        M_e_3_address0_local = zext_ln165_fu_266_p1;
    end else begin
        M_e_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln163_reg_376 == 2'd3) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_323_p2 == 1'd0)) | ((trunc_ln163_reg_376 == 2'd3) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln166_reg_460 == 1'd0)) | ((trunc_ln163_reg_376 == 2'd3) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln166_reg_460 == 1'd0)) | ((icmp_ln163_fu_234_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1)))) begin
        M_e_3_ce0_local = 1'b1;
    end else begin
        M_e_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((trunc_ln163_reg_376 == 2'd3)) begin
        if ((1'b1 == ap_condition_337)) begin
            M_e_3_d0_local = v2_1_reg_464;
        end else if ((1'b1 == ap_condition_334)) begin
            M_e_3_d0_local = v_reg_452;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_323_p2 == 1'd0))) begin
            M_e_3_d0_local = 32'd0;
        end else begin
            M_e_3_d0_local = 'bx;
        end
    end else begin
        M_e_3_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln163_reg_376 == 2'd3) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln166_fu_323_p2 == 1'd0)) | ((trunc_ln163_reg_376 == 2'd3) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln166_reg_460 == 1'd0)) | ((trunc_ln163_reg_376 == 2'd3) & (icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln166_reg_460 == 1'd0)))) begin
        M_e_3_we0_local = 1'b1;
    end else begin
        M_e_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln163_fu_234_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_c = 31'd0;
    end else begin
        ap_sig_allocacmp_c = c_2_fu_70;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln163_fu_234_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign M_e_0_address0 = M_e_0_address0_local;

assign M_e_0_ce0 = M_e_0_ce0_local;

assign M_e_0_d0 = M_e_0_d0_local;

assign M_e_0_we0 = M_e_0_we0_local;

assign M_e_1_address0 = M_e_1_address0_local;

assign M_e_1_ce0 = M_e_1_ce0_local;

assign M_e_1_d0 = M_e_1_d0_local;

assign M_e_1_we0 = M_e_1_we0_local;

assign M_e_2_address0 = M_e_2_address0_local;

assign M_e_2_ce0 = M_e_2_ce0_local;

assign M_e_2_d0 = M_e_2_d0_local;

assign M_e_2_we0 = M_e_2_we0_local;

assign M_e_3_address0 = M_e_3_address0_local;

assign M_e_3_ce0 = M_e_3_ce0_local;

assign M_e_3_d0 = M_e_3_d0_local;

assign M_e_3_we0 = M_e_3_we0_local;

assign add_ln163_fu_240_p2 = (ap_sig_allocacmp_c + 31'd1);

assign add_ln165_fu_260_p2 = (mul_ln165 + lshr_ln5_fu_250_p4);

assign add_ln168_fu_274_p2 = (mul_ln161 + lshr_ln5_fu_250_p4);

assign add_ln170_fu_280_p2 = (mul_ln162 + lshr_ln5_fu_250_p4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

always @ (*) begin
    ap_condition_334 = ((icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln166_reg_460 == 1'd0));
end

always @ (*) begin
    ap_condition_337 = ((icmp_ln163_reg_367 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln166_reg_460 == 1'd0));
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign cmp80_i_fu_216_p2 = ((move_type_2 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln163_fu_234_p2 = (($signed(zext_ln163_fu_230_p1) < $signed(colt)) ? 1'b1 : 1'b0);

assign icmp_ln166_fu_323_p2 = ((v_fu_300_p11 == 32'd0) ? 1'b1 : 1'b0);

assign lshr_ln5_fu_250_p4 = {{ap_sig_allocacmp_c[16:2]}};

assign trunc_ln163_fu_246_p1 = ap_sig_allocacmp_c[1:0];

assign v2_1_fu_335_p3 = ((cmp80_i_reg_362[0:0] == 1'b1) ? v_fu_300_p11 : v2_fu_329_p2);

assign v2_fu_329_p2 = (32'd0 - v_fu_300_p11);

assign v_fu_300_p9 = 'bx;

assign zext_ln163_fu_230_p1 = ap_sig_allocacmp_c;

assign zext_ln165_fu_266_p1 = add_ln165_fu_260_p2;

assign zext_ln168_fu_286_p1 = add_ln168_reg_387;

assign zext_ln170_fu_293_p1 = add_ln170_reg_392;

endmodule //fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3
