INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/antho/Desktop/EGEE 446/lab1/lab1.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/antho/Desktop/EGEE 446/lab1/lab1.srcs/sim_1/new/TB_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_encoder
