<InterfaceSummary>
<RtlPorts>
<name>size</name>
<CType>
<TypeName>unsigned int</TypeName>
<TypeWidth>32</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>dim</name>
<CType>
<TypeName>unsigned int</TypeName>
<TypeWidth>32</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>threshold_V</name>
<CType>
<TypeName>ap_ufixed 34 10 5 3 0</TypeName>
<TypeWidth>34</TypeWidth>
<PhysicalWidth>34</PhysicalWidth>
</CType>
<CFractionWidth>24</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>data0_0_V</name>
<CType>
<TypeName>ap_ufixed 17 4 5 3 0</TypeName>
<TypeWidth>17</TypeWidth>
<PhysicalWidth>17</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>data0_1_V</name>
<CType>
<TypeName>ap_ufixed 17 4 5 3 0</TypeName>
<TypeWidth>17</TypeWidth>
<PhysicalWidth>17</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>data0_2_V</name>
<CType>
<TypeName>ap_ufixed 17 4 5 3 0</TypeName>
<TypeWidth>17</TypeWidth>
<PhysicalWidth>17</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>data0_3_V</name>
<CType>
<TypeName>ap_ufixed 17 4 5 3 0</TypeName>
<TypeWidth>17</TypeWidth>
<PhysicalWidth>17</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>data0_4_V</name>
<CType>
<TypeName>ap_ufixed 17 4 5 3 0</TypeName>
<TypeWidth>17</TypeWidth>
<PhysicalWidth>17</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>data0_5_V</name>
<CType>
<TypeName>ap_ufixed 17 4 5 3 0</TypeName>
<TypeWidth>17</TypeWidth>
<PhysicalWidth>17</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>data0_6_V</name>
<CType>
<TypeName>ap_ufixed 17 4 5 3 0</TypeName>
<TypeWidth>17</TypeWidth>
<PhysicalWidth>17</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>data0_7_V</name>
<CType>
<TypeName>ap_ufixed 17 4 5 3 0</TypeName>
<TypeWidth>17</TypeWidth>
<PhysicalWidth>17</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>data0_8_V</name>
<CType>
<TypeName>ap_ufixed 17 4 5 3 0</TypeName>
<TypeWidth>17</TypeWidth>
<PhysicalWidth>17</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>data0_9_V</name>
<CType>
<TypeName>ap_ufixed 17 4 5 3 0</TypeName>
<TypeWidth>17</TypeWidth>
<PhysicalWidth>17</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>data0_10_V</name>
<CType>
<TypeName>ap_ufixed 17 4 5 3 0</TypeName>
<TypeWidth>17</TypeWidth>
<PhysicalWidth>17</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>data0_11_V</name>
<CType>
<TypeName>ap_ufixed 17 4 5 3 0</TypeName>
<TypeWidth>17</TypeWidth>
<PhysicalWidth>17</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>data0_12_V</name>
<CType>
<TypeName>ap_ufixed 17 4 5 3 0</TypeName>
<TypeWidth>17</TypeWidth>
<PhysicalWidth>17</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>data0_13_V</name>
<CType>
<TypeName>ap_ufixed 17 4 5 3 0</TypeName>
<TypeWidth>17</TypeWidth>
<PhysicalWidth>17</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>data0_14_V</name>
<CType>
<TypeName>ap_ufixed 17 4 5 3 0</TypeName>
<TypeWidth>17</TypeWidth>
<PhysicalWidth>17</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>data0_15_V</name>
<CType>
<TypeName>ap_ufixed 17 4 5 3 0</TypeName>
<TypeWidth>17</TypeWidth>
<PhysicalWidth>17</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>my_input1_V</name>
<CType>
<TypeName>ap_ufixed 17 4 5 3 0</TypeName>
<TypeWidth>17</TypeWidth>
<PhysicalWidth>24</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>my_output_V</name>
<CType>
<TypeName>ap_ufixed 34 10 5 3 0</TypeName>
<TypeWidth>34</TypeWidth>
<PhysicalWidth>40</PhysicalWidth>
</CType>
<CFractionWidth>24</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
</InterfaceSummary>

