Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 27 11:54:18 2025
| Host         : DESKTOP-MM0UG2B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file C:/Users/Adrian/Desktop/timing_report.txt
| Design       : Critical_Path_Test
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

rst

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

sum[0]
sum[10]
sum[11]
sum[12]
sum[13]
sum[14]
sum[15]
sum[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.513        0.000                      0                    8        0.181        0.000                      0                    8        4.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             8.513        0.000                      0                    8        0.181        0.000                      0                    8        4.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.513ns  (required time - arrival time)
  Source:                 A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[0]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.456ns (33.335%)  route 0.912ns (66.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.637ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.875     5.637    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDRE (Prop_fdre_C_Q)         0.456     6.093 r  A_reg[6]/Q
                         net (fo=8, routed)           0.912     7.005    A[6]
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.694    15.177    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_7/C
                         clock pessimism              0.434    15.611    
                         clock uncertainty           -0.035    15.576    
    SLICE_X113Y13        FDRE (Setup_fdre_C_D)       -0.058    15.518    sum_reg[0]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         15.518    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  8.513    

Slack (MET) :             8.699ns  (required time - arrival time)
  Source:                 A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[0]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.456ns (38.687%)  route 0.723ns (61.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.637ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.875     5.637    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDRE (Prop_fdre_C_Q)         0.456     6.093 r  A_reg[6]/Q
                         net (fo=8, routed)           0.723     6.816    A[6]
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.694    15.177    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_6/C
                         clock pessimism              0.434    15.611    
                         clock uncertainty           -0.035    15.576    
    SLICE_X113Y13        FDRE (Setup_fdre_C_D)       -0.061    15.515    sum_reg[0]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         15.515    
                         arrival time                          -6.816    
  -------------------------------------------------------------------
                         slack                                  8.699    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.456ns (39.952%)  route 0.685ns (60.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.637ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.875     5.637    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDRE (Prop_fdre_C_Q)         0.456     6.093 r  A_reg[6]/Q
                         net (fo=8, routed)           0.685     6.779    A[6]
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.697    15.180    clk_IBUF_BUFG
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]_lopt_replica/C
                         clock pessimism              0.434    15.614    
                         clock uncertainty           -0.035    15.579    
    SLICE_X113Y9         FDRE (Setup_fdre_C_D)       -0.081    15.498    sum_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.498    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.861ns  (required time - arrival time)
  Source:                 A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.456ns (45.676%)  route 0.542ns (54.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.637ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.875     5.637    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDRE (Prop_fdre_C_Q)         0.456     6.093 r  A_reg[6]/Q
                         net (fo=8, routed)           0.542     6.636    A[6]
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.696    15.179    clk_IBUF_BUFG
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_3/C
                         clock pessimism              0.434    15.613    
                         clock uncertainty           -0.035    15.578    
    SLICE_X113Y11        FDRE (Setup_fdre_C_D)       -0.081    15.497    sum_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.497    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                  8.861    

Slack (MET) :             8.868ns  (required time - arrival time)
  Source:                 A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[0]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.456ns (46.088%)  route 0.533ns (53.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.637ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.875     5.637    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDRE (Prop_fdre_C_Q)         0.456     6.093 r  A_reg[6]/Q
                         net (fo=8, routed)           0.533     6.627    A[6]
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.694    15.177    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_5/C
                         clock pessimism              0.434    15.611    
                         clock uncertainty           -0.035    15.576    
    SLICE_X113Y13        FDRE (Setup_fdre_C_D)       -0.081    15.495    sum_reg[0]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         15.495    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                  8.868    

Slack (MET) :             8.923ns  (required time - arrival time)
  Source:                 A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.456ns (47.893%)  route 0.496ns (52.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.637ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.875     5.637    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDRE (Prop_fdre_C_Q)         0.456     6.093 r  A_reg[6]/Q
                         net (fo=8, routed)           0.496     6.590    A[6]
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.697    15.180    clk_IBUF_BUFG
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]/C
                         clock pessimism              0.434    15.614    
                         clock uncertainty           -0.035    15.579    
    SLICE_X113Y9         FDRE (Setup_fdre_C_D)       -0.067    15.512    sum_reg[0]
  -------------------------------------------------------------------
                         required time                         15.512    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                  8.923    

Slack (MET) :             9.065ns  (required time - arrival time)
  Source:                 A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.456ns (56.361%)  route 0.353ns (43.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.637ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.875     5.637    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDRE (Prop_fdre_C_Q)         0.456     6.093 r  A_reg[6]/Q
                         net (fo=8, routed)           0.353     6.446    A[6]
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.696    15.179    clk_IBUF_BUFG
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_2/C
                         clock pessimism              0.434    15.613    
                         clock uncertainty           -0.035    15.578    
    SLICE_X113Y11        FDRE (Setup_fdre_C_D)       -0.067    15.511    sum_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.511    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  9.065    

Slack (MET) :             9.072ns  (required time - arrival time)
  Source:                 A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[0]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.456ns (56.990%)  route 0.344ns (43.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.637ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.875     5.637    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDRE (Prop_fdre_C_Q)         0.456     6.093 r  A_reg[6]/Q
                         net (fo=8, routed)           0.344     6.438    A[6]
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.694    15.177    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_4/C
                         clock pessimism              0.434    15.611    
                         clock uncertainty           -0.035    15.576    
    SLICE_X113Y13        FDRE (Setup_fdre_C_D)       -0.067    15.509    sum_reg[0]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         15.509    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  9.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[0]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.637     1.584    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  A_reg[6]/Q
                         net (fo=8, routed)           0.124     1.849    A[6]
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.906     2.100    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_4/C
                         clock pessimism             -0.502     1.598    
    SLICE_X113Y13        FDRE (Hold_fdre_C_D)         0.070     1.668    sum_reg[0]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.636%)  route 0.132ns (48.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.637     1.584    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  A_reg[6]/Q
                         net (fo=8, routed)           0.132     1.857    A[6]
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.909     2.103    clk_IBUF_BUFG
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_2/C
                         clock pessimism             -0.502     1.601    
    SLICE_X113Y11        FDRE (Hold_fdre_C_D)         0.070     1.671    sum_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.456%)  route 0.191ns (57.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.637     1.584    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  A_reg[6]/Q
                         net (fo=8, routed)           0.191     1.916    A[6]
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.910     2.104    clk_IBUF_BUFG
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X113Y9         FDRE (Hold_fdre_C_D)         0.070     1.672    sum_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[0]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.330%)  route 0.184ns (56.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.637     1.584    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  A_reg[6]/Q
                         net (fo=8, routed)           0.184     1.909    A[6]
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.906     2.100    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_5/C
                         clock pessimism             -0.502     1.598    
    SLICE_X113Y13        FDRE (Hold_fdre_C_D)         0.066     1.664    sum_reg[0]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.300%)  route 0.192ns (57.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.637     1.584    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  A_reg[6]/Q
                         net (fo=8, routed)           0.192     1.917    A[6]
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.909     2.103    clk_IBUF_BUFG
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_3/C
                         clock pessimism             -0.502     1.601    
    SLICE_X113Y11        FDRE (Hold_fdre_C_D)         0.066     1.667    sum_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[0]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.559%)  route 0.245ns (63.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.637     1.584    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  A_reg[6]/Q
                         net (fo=8, routed)           0.245     1.970    A[6]
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.906     2.100    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_6/C
                         clock pessimism             -0.502     1.598    
    SLICE_X113Y13        FDRE (Hold_fdre_C_D)         0.070     1.668    sum_reg[0]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.934%)  route 0.251ns (64.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.637     1.584    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  A_reg[6]/Q
                         net (fo=8, routed)           0.251     1.976    A[6]
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.910     2.104    clk_IBUF_BUFG
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]_lopt_replica/C
                         clock pessimism             -0.502     1.602    
    SLICE_X113Y9         FDRE (Hold_fdre_C_D)         0.066     1.668    sum_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[0]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.618%)  route 0.305ns (68.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.637     1.584    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  A_reg[6]/Q
                         net (fo=8, routed)           0.305     2.030    A[6]
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.906     2.100    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_7/C
                         clock pessimism             -0.502     1.598    
    SLICE_X113Y13        FDRE (Hold_fdre_C_D)         0.072     1.670    sum_reg[0]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.360    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y12  A_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y9   sum_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y9   sum_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y11  sum_reg[0]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y11  sum_reg[0]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y13  sum_reg[0]_lopt_replica_4/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y13  sum_reg[0]_lopt_replica_5/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y13  sum_reg[0]_lopt_replica_6/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y13  sum_reg[0]_lopt_replica_7/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y12  A_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y12  A_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y9   sum_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y9   sum_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y9   sum_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y9   sum_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y11  sum_reg[0]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y11  sum_reg[0]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y11  sum_reg[0]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y11  sum_reg[0]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y12  A_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y12  A_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y9   sum_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y9   sum_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y9   sum_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y9   sum_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y11  sum_reg[0]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y11  sum_reg[0]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y11  sum_reg[0]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y11  sum_reg[0]_lopt_replica_3/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sum_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.952ns  (logic 3.077ns (62.134%)  route 1.875ns (37.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.877     5.639    clk_IBUF_BUFG
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y9         FDRE (Prop_fdre_C_Q)         0.456     6.095 r  sum_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.875     7.970    sum_reg[0]_lopt_replica_1
    AB15                                                              r  sum_OBUF[0]_inst/I
    AB15                 OBUF (Prop_obuf_I_O)         2.621    10.591 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.591    sum[0]
    AB15                                                              r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.943ns  (logic 3.088ns (62.465%)  route 1.855ns (37.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.874     5.636    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y13        FDRE (Prop_fdre_C_Q)         0.456     6.092 r  sum_reg[0]_lopt_replica_7/Q
                         net (fo=1, routed)           1.855     7.948    sum_reg[0]_lopt_replica_7_1
    AA17                                                              r  sum_OBUF[15]_inst/I
    AA17                 OBUF (Prop_obuf_I_O)         2.632    10.580 r  sum_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.580    sum[15]
    AA17                                                              r  sum[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.888ns  (logic 3.085ns (63.107%)  route 1.803ns (36.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.874     5.636    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y13        FDRE (Prop_fdre_C_Q)         0.456     6.092 r  sum_reg[0]_lopt_replica_6/Q
                         net (fo=1, routed)           1.803     7.896    sum_reg[0]_lopt_replica_6_1
    AB17                                                              r  sum_OBUF[14]_inst/I
    AB17                 OBUF (Prop_obuf_I_O)         2.629    10.525 r  sum_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.525    sum[14]
    AB17                                                              r  sum[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.767ns  (logic 3.094ns (64.902%)  route 1.673ns (35.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.877     5.639    clk_IBUF_BUFG
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y9         FDRE (Prop_fdre_C_Q)         0.456     6.095 r  sum_reg[0]/Q
                         net (fo=1, routed)           1.673     7.768    sum_OBUF[0]
    V13                                                               r  sum_OBUF[9]_inst/I
    V13                  OBUF (Prop_obuf_I_O)         2.638    10.406 r  sum_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.406    sum[9]
    V13                                                               r  sum[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.759ns  (logic 3.094ns (65.006%)  route 1.665ns (34.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.874     5.636    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y13        FDRE (Prop_fdre_C_Q)         0.456     6.092 r  sum_reg[0]_lopt_replica_4/Q
                         net (fo=1, routed)           1.665     7.758    sum_reg[0]_lopt_replica_4_1
    AB16                                                              r  sum_OBUF[12]_inst/I
    AB16                 OBUF (Prop_obuf_I_O)         2.638    10.395 r  sum_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.395    sum[12]
    AB16                                                              r  sum[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.750ns  (logic 3.083ns (64.892%)  route 1.668ns (35.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.876     5.638    clk_IBUF_BUFG
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y11        FDRE (Prop_fdre_C_Q)         0.456     6.094 r  sum_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           1.668     7.762    sum_reg[0]_lopt_replica_3_1
    V14                                                               r  sum_OBUF[11]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.627    10.389 r  sum_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.389    sum[11]
    V14                                                               r  sum[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.747ns  (logic 3.079ns (64.867%)  route 1.668ns (35.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.874     5.636    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y13        FDRE (Prop_fdre_C_Q)         0.456     6.092 r  sum_reg[0]_lopt_replica_5/Q
                         net (fo=1, routed)           1.668     7.760    sum_reg[0]_lopt_replica_5_1
    AA16                                                              r  sum_OBUF[13]_inst/I
    AA16                 OBUF (Prop_obuf_I_O)         2.623    10.383 r  sum_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.383    sum[13]
    AA16                                                              r  sum[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.732ns  (logic 3.067ns (64.809%)  route 1.665ns (35.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.876     5.638    clk_IBUF_BUFG
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y11        FDRE (Prop_fdre_C_Q)         0.456     6.094 r  sum_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           1.665     7.760    sum_reg[0]_lopt_replica_2_1
    V15                                                               r  sum_OBUF[10]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.611    10.371 r  sum_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.371    sum[10]
    V15                                                               r  sum[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sum_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.601ns  (logic 1.269ns (79.247%)  route 0.332ns (20.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.638     1.585    clk_IBUF_BUFG
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y11        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  sum_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.332     2.058    sum_reg[0]_lopt_replica_2_1
    V15                                                               r  sum_OBUF[10]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         1.128     3.186 r  sum_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.186    sum[10]
    V15                                                               r  sum[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.618ns  (logic 1.281ns (79.185%)  route 0.337ns (20.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.636     1.583    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y13        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  sum_reg[0]_lopt_replica_5/Q
                         net (fo=1, routed)           0.337     2.061    sum_reg[0]_lopt_replica_5_1
    AA16                                                              r  sum_OBUF[13]_inst/I
    AA16                 OBUF (Prop_obuf_I_O)         1.140     3.201 r  sum_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.201    sum[13]
    AA16                                                              r  sum[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.621ns  (logic 1.284ns (79.228%)  route 0.337ns (20.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.638     1.585    clk_IBUF_BUFG
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y11        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  sum_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           0.337     2.063    sum_reg[0]_lopt_replica_3_1
    V14                                                               r  sum_OBUF[11]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         1.143     3.206 r  sum_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.206    sum[11]
    V14                                                               r  sum[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.623ns  (logic 1.295ns (79.794%)  route 0.328ns (20.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.639     1.586    clk_IBUF_BUFG
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y9         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  sum_reg[0]/Q
                         net (fo=1, routed)           0.328     2.055    sum_OBUF[0]
    V13                                                               r  sum_OBUF[9]_inst/I
    V13                  OBUF (Prop_obuf_I_O)         1.154     3.209 r  sum_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.209    sum[9]
    V13                                                               r  sum[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.628ns  (logic 1.295ns (79.583%)  route 0.332ns (20.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.636     1.583    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y13        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  sum_reg[0]_lopt_replica_4/Q
                         net (fo=1, routed)           0.332     2.056    sum_reg[0]_lopt_replica_4_1
    AB16                                                              r  sum_OBUF[12]_inst/I
    AB16                 OBUF (Prop_obuf_I_O)         1.154     3.210 r  sum_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.210    sum[12]
    AB16                                                              r  sum[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.287ns (76.674%)  route 0.391ns (23.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.636     1.583    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y13        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  sum_reg[0]_lopt_replica_6/Q
                         net (fo=1, routed)           0.391     2.115    sum_reg[0]_lopt_replica_6_1
    AB17                                                              r  sum_OBUF[14]_inst/I
    AB17                 OBUF (Prop_obuf_I_O)         1.146     3.261 r  sum_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.261    sum[14]
    AB17                                                              r  sum[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 1.290ns (75.723%)  route 0.413ns (24.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.636     1.583    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y13        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  sum_reg[0]_lopt_replica_7/Q
                         net (fo=1, routed)           0.413     2.137    sum_reg[0]_lopt_replica_7_1
    AA17                                                              r  sum_OBUF[15]_inst/I
    AA17                 OBUF (Prop_obuf_I_O)         1.149     3.286 r  sum_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.286    sum[15]
    AA17                                                              r  sum[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.279ns (74.964%)  route 0.427ns (25.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.639     1.586    clk_IBUF_BUFG
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y9         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  sum_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.427     2.154    sum_reg[0]_lopt_replica_1
    AB15                                                              r  sum_OBUF[0]_inst/I
    AB15                 OBUF (Prop_obuf_I_O)         1.138     3.291 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.291    sum[0]
    AB15                                                              r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[0]_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.585ns  (logic 0.932ns (36.062%)  route 1.653ns (63.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.653     2.585    rst_IBUF
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.694     5.177    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_4/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[0]_lopt_replica_5/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.585ns  (logic 0.932ns (36.062%)  route 1.653ns (63.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.653     2.585    rst_IBUF
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_5/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.694     5.177    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_5/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[0]_lopt_replica_6/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.585ns  (logic 0.932ns (36.062%)  route 1.653ns (63.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.653     2.585    rst_IBUF
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_6/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.694     5.177    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_6/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[0]_lopt_replica_7/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.585ns  (logic 0.932ns (36.062%)  route 1.653ns (63.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.653     2.585    rst_IBUF
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_7/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.694     5.177    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_7/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.534ns  (logic 1.056ns (41.684%)  route 1.478ns (58.316%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               f  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 f  rst_IBUF_inst/O
                         net (fo=9, routed)           1.478     2.410    rst_IBUF
    SLICE_X113Y12                                                     f  A[6]_i_1/I0
    SLICE_X113Y12        LUT1 (Prop_lut1_I0_O)        0.124     2.534 r  A[6]_i_1/O
                         net (fo=1, routed)           0.000     2.534    A[6]_i_1_n_0
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.695     5.178    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[0]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 0.932ns (38.125%)  route 1.513ns (61.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.513     2.445    rst_IBUF
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.696     5.179    clk_IBUF_BUFG
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_2/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[0]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 0.932ns (38.125%)  route 1.513ns (61.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.513     2.445    rst_IBUF
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.696     5.179    clk_IBUF_BUFG
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_3/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.284ns  (logic 0.932ns (40.819%)  route 1.351ns (59.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.351     2.284    rst_IBUF
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.697     5.180    clk_IBUF_BUFG
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.284ns  (logic 0.932ns (40.819%)  route 1.351ns (59.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.351     2.284    rst_IBUF
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.697     5.180    clk_IBUF_BUFG
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.161ns (23.183%)  route 0.534ns (76.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  rst_IBUF_inst/O
                         net (fo=9, routed)           0.534     0.696    rst_IBUF
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.910     2.104    clk_IBUF_BUFG
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.161ns (23.183%)  route 0.534ns (76.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  rst_IBUF_inst/O
                         net (fo=9, routed)           0.534     0.696    rst_IBUF
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.910     2.104    clk_IBUF_BUFG
    SLICE_X113Y9         FDRE                                         r  sum_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[0]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.161ns (20.810%)  route 0.614ns (79.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  rst_IBUF_inst/O
                         net (fo=9, routed)           0.614     0.775    rst_IBUF
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.909     2.103    clk_IBUF_BUFG
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_2/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[0]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.161ns (20.810%)  route 0.614ns (79.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  rst_IBUF_inst/O
                         net (fo=9, routed)           0.614     0.775    rst_IBUF
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.909     2.103    clk_IBUF_BUFG
    SLICE_X113Y11        FDRE                                         r  sum_reg[0]_lopt_replica_3/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.206ns (25.728%)  route 0.596ns (74.272%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               f  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.596     0.757    rst_IBUF
    SLICE_X113Y12                                                     f  A[6]_i_1/I0
    SLICE_X113Y12        LUT1 (Prop_lut1_I0_O)        0.045     0.802 r  A[6]_i_1/O
                         net (fo=1, routed)           0.000     0.802    A[6]_i_1_n_0
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.907     2.101    clk_IBUF_BUFG
    SLICE_X113Y12        FDRE                                         r  A_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[0]_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.161ns (19.457%)  route 0.668ns (80.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  rst_IBUF_inst/O
                         net (fo=9, routed)           0.668     0.829    rst_IBUF
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.906     2.100    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_4/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[0]_lopt_replica_5/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.161ns (19.457%)  route 0.668ns (80.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  rst_IBUF_inst/O
                         net (fo=9, routed)           0.668     0.829    rst_IBUF
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_5/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.906     2.100    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_5/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[0]_lopt_replica_6/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.161ns (19.457%)  route 0.668ns (80.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  rst_IBUF_inst/O
                         net (fo=9, routed)           0.668     0.829    rst_IBUF
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_6/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.906     2.100    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_6/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sum_reg[0]_lopt_replica_7/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.161ns (19.457%)  route 0.668ns (80.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                                                               r  rst_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  rst_IBUF_inst/O
                         net (fo=9, routed)           0.668     0.829    rst_IBUF
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_7/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                                                                r  clk_IBUF_inst/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.906     2.100    clk_IBUF_BUFG
    SLICE_X113Y13        FDRE                                         r  sum_reg[0]_lopt_replica_7/C





