The survivability of design-specific spare placement in FPGA architectures with high defect rates