
---------- Begin Simulation Statistics ----------
final_tick                                23508538000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  51757                       # Simulator instruction rate (inst/s)
host_mem_usage                                 950372                       # Number of bytes of host memory used
host_op_rate                                   103382                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   579.63                       # Real time elapsed on the host
host_tick_rate                               40557954                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      59923262                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023509                       # Number of seconds simulated
sim_ticks                                 23508538000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  32637503                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 19686850                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      59923262                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.567236                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.567236                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1830398                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   905524                       # number of floating regfile writes
system.cpu.idleCycles                         2573887                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               738366                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7176322                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.553944                       # Inst execution rate
system.cpu.iew.exec_refs                     15332129                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5648292                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2926574                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              10555385                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1299                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             52480                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              6258276                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            80063946                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               9683837                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1107048                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              73061897                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  17378                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1092311                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 648394                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1114571                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           5997                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       534898                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         203468                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  81573850                       # num instructions consuming a value
system.cpu.iew.wb_count                      72412183                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.625245                       # average fanout of values written-back
system.cpu.iew.wb_producers                  51003647                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.540125                       # insts written-back per cycle
system.cpu.iew.wb_sent                       72712516                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                109608714                       # number of integer regfile reads
system.cpu.int_regfile_writes                58162569                       # number of integer regfile writes
system.cpu.ipc                               0.638066                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.638066                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1227394      1.65%      1.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              56406167     76.05%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               121952      0.16%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 84365      0.11%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               55720      0.08%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                22024      0.03%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               258034      0.35%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   70      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               103954      0.14%     78.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              176134      0.24%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              15762      0.02%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             111      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             54      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9548994     12.87%     91.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5152289      6.95%     98.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          377647      0.51%     99.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         618162      0.83%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               74168945                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1764458                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3438955                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1561166                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2623371                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1176701                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015865                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  975329     82.89%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      7      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  20795      1.77%     84.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    399      0.03%     84.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   924      0.08%     84.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  414      0.04%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  57169      4.86%     89.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 44288      3.76%     93.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             39648      3.37%     96.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            37728      3.21%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               72353794                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          190640027                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     70851017                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          97586936                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   80050753                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  74168945                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               13193                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        20140661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            121201                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          10016                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     24593979                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      44443190                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.668848                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.294056                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            24659584     55.49%     55.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3129178      7.04%     62.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3373605      7.59%     70.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3229996      7.27%     77.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2991155      6.73%     84.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2471010      5.56%     89.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2530915      5.69%     95.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1364567      3.07%     98.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              693180      1.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        44443190                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.577489                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            320853                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           573407                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             10555385                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6258276                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                30798848                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         47017077                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          332052                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        88268                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        184726                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4094                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1077417                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1500                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2155954                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1502                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 9409069                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6685327                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            747221                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4183008                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3630666                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             86.795579                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  785863                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               5757                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          458161                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             199043                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           259118                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        86193                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        19826193                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3177                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            633896                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     41538281                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.442603                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.413076                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        25478748     61.34%     61.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3815611      9.19%     70.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2542587      6.12%     76.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3649731      8.79%     85.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1161118      2.80%     88.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          684389      1.65%     89.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          618769      1.49%     91.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          404371      0.97%     92.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         3182957      7.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     41538281                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               59923262                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12596804                       # Number of memory references committed
system.cpu.commit.loads                       7867876                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1584                       # Number of memory barriers committed
system.cpu.commit.branches                    6210706                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1192933                       # Number of committed floating point instructions.
system.cpu.commit.integer                    58730374                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                572664                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       718544      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     45877833     76.56%     77.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       116091      0.19%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        73694      0.12%     78.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42397      0.07%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        17886      0.03%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       221136      0.37%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        89042      0.15%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       163779      0.27%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         5737      0.01%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7682438     12.82%     91.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4295092      7.17%     98.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       185438      0.31%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       433836      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     59923262                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       3182957                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     13065547                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13065547                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13097340                       # number of overall hits
system.cpu.dcache.overall_hits::total        13097340                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       415374                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         415374                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       416928                       # number of overall misses
system.cpu.dcache.overall_misses::total        416928                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15157255489                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15157255489                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15157255489                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15157255489                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     13480921                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13480921                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13514268                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13514268                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030812                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030812                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030851                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030851                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36490.621678                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36490.621678                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36354.611561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36354.611561                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       160091                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          272                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3854                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.538921                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           68                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       142241                       # number of writebacks
system.cpu.dcache.writebacks::total            142241                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       175248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       175248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       175248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       175248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       240126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       240126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       241024                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       241024                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8094489490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8094489490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8120053990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8120053990                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017812                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017812                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017835                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017835                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33709.342137                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33709.342137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33689.815081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33689.815081                       # average overall mshr miss latency
system.cpu.dcache.replacements                 240440                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      8409103                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8409103                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       338707                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        338707                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10943288500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10943288500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8747810                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8747810                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038719                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038719                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32309.011919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32309.011919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       174731                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       174731                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       163976                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       163976                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3972474000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3972474000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24225.947700                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24225.947700                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4656444                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4656444                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        76667                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        76667                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4213966989                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4213966989                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016198                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016198                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54964.547837                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54964.547837                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          517                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          517                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        76150                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76150                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4122015490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4122015490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016089                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016089                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54130.209980                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54130.209980                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        31793                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         31793                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1554                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1554                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        33347                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        33347                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.046601                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.046601                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          898                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          898                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25564500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25564500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.026929                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.026929                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28468.262806                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28468.262806                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  23508538000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.302121                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13338378                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            240952                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.356992                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.302121                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998637                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998637                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27269488                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27269488                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23508538000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 20992041                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               9754380                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  12307734                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                740641                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 648394                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3546834                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                117815                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               85731835                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                538207                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     9687535                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5652735                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         76937                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16551                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23508538000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  23508538000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23508538000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           22482292                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       45074693                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     9409069                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4615572                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      21178135                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1526684                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        206                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 2800                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         16032                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          357                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   6840129                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                394249                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           44443190                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.023451                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.227232                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 30274031     68.12%     68.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   734163      1.65%     69.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   808004      1.82%     71.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   724564      1.63%     73.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   982752      2.21%     75.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1018870      2.29%     77.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   957192      2.15%     79.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   912672      2.05%     81.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  8030942     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             44443190                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.200120                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.958688                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      5930242                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5930242                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5930242                       # number of overall hits
system.cpu.icache.overall_hits::total         5930242                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       909878                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         909878                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       909878                       # number of overall misses
system.cpu.icache.overall_misses::total        909878                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12707946988                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12707946988                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12707946988                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12707946988                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6840120                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6840120                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6840120                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6840120                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.133021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.133021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13966.649362                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13966.649362                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13966.649362                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13966.649362                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7558                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               332                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.765060                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       836953                       # number of writebacks
system.cpu.icache.writebacks::total            836953                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        72342                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        72342                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        72342                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        72342                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       837536                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       837536                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       837536                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       837536                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11213612493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11213612493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11213612493                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11213612493                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.122445                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.122445                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.122445                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.122445                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13388.812532                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13388.812532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13388.812532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13388.812532                       # average overall mshr miss latency
system.cpu.icache.replacements                 836953                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5930242                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5930242                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       909878                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        909878                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12707946988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12707946988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6840120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6840120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.133021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13966.649362                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13966.649362                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        72342                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        72342                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       837536                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       837536                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11213612493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11213612493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.122445                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.122445                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13388.812532                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13388.812532                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  23508538000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.838375                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6767778                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            837536                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.080582                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.838375                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          267                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14517776                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14517776                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23508538000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     6842625                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         82017                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23508538000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  23508538000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23508538000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      883416                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 2687508                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 6452                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                5997                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                1529348                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                13394                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2950                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  23508538000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 648394                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 21501264                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4762911                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3496                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  12467075                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5060050                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               83759296                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 39679                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 356786                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  69338                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4516678                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             587                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            91796153                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   207705594                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                129273965                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2314430                       # Number of floating rename lookups
system.cpu.rename.committedMaps              65521355                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 26274755                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      83                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  65                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2489040                       # count of insts added to the skid buffer
system.cpu.rob.reads                        117976924                       # The number of ROB reads
system.cpu.rob.writes                       162425679                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   59923262                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               821214                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               160659                       # number of demand (read+write) hits
system.l2.demand_hits::total                   981873                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              821214                       # number of overall hits
system.l2.overall_hits::.cpu.data              160659                       # number of overall hits
system.l2.overall_hits::total                  981873                       # number of overall hits
system.l2.demand_misses::.cpu.inst              16180                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              80293                       # number of demand (read+write) misses
system.l2.demand_misses::total                  96473                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             16180                       # number of overall misses
system.l2.overall_misses::.cpu.data             80293                       # number of overall misses
system.l2.overall_misses::total                 96473                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   1259845000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6040730000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7300575000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   1259845000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6040730000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7300575000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           837394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           240952                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1078346                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          837394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          240952                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1078346                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.019322                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.333232                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.089464                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.019322                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.333232                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.089464                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77864.338690                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75233.582006                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75674.800203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77864.338690                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75233.582006                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75674.800203                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53836                       # number of writebacks
system.l2.writebacks::total                     53836                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         16168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         80293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             96461                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        16168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        80293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            96461                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   1093807750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5222139750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6315947500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   1093807750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5222139750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6315947500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.019308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.333232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.089453                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.019308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.333232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.089453                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67652.631742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65038.543210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65476.695245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67652.631742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65038.543210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65476.695245                       # average overall mshr miss latency
system.l2.replacements                          89663                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       142241                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           142241                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       142241                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       142241                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       836140                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           836140                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       836140                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       836140                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           78                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            78                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               71                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   71                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data           73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.027397                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.027397                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        27000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        27000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.027397                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.027397                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             24936                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24936                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           51277                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51277                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3737878500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3737878500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         76213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             76213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.672812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.672812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72895.810987                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72895.810987                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        51277                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51277                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3214593500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3214593500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.672812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.672812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62690.748289                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62690.748289                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         821214                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             821214                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        16180                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16180                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1259845000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1259845000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       837394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         837394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.019322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.019322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77864.338690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77864.338690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        16168                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16168                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   1093807750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1093807750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.019308                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.019308                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67652.631742                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67652.631742                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        135723                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            135723                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29016                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29016                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2302851500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2302851500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       164739                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        164739                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.176133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.176133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79364.884891                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79364.884891                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29016                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29016                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2007546250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2007546250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.176133                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.176133                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69187.560312                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69187.560312                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  23508538000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8127.289407                       # Cycle average of tags in use
system.l2.tags.total_refs                     2154416                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     97855                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.016412                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     222.226011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2406.993795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5498.069601                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.293822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.671151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992101                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          955                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6059                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1045                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17333919                       # Number of tag accesses
system.l2.tags.data_accesses                 17333919                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23508538000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     53836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     16168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     80235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000615892500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3230                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3230                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246618                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              50632                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       96461                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53836                       # Number of write requests accepted
system.mem_ctrls.readBursts                     96461                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    53836                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     58                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 96461                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                53836                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   74541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.843653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.848563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    134.664887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3228     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3230                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.660991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.632479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.993286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2198     68.05%     68.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      1.15%     69.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              902     27.93%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               82      2.54%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.25%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3230                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6173504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3445504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    262.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    146.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   23507016000                       # Total gap between requests
system.mem_ctrls.avgGap                     156403.76                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      1034752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5135040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3444160                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 44016008.141382507980                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 218432979.541305392981                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 146506771.284543514252                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        16168                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        80293                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        53836                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    560235250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2572975000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 556291093000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34650.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32044.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10333068.82                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      1034752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5138752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6173504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      1034752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      1034752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3445504                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3445504                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        16168                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        80293                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          96461                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        53836                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         53836                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     44016008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    218590880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        262606888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     44016008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     44016008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    146563942                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       146563942                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    146563942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     44016008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    218590880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       409170830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                96403                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               53815                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6521                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         6051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3056                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3613                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3596                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3542                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2917                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3061                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3521                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1325654000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             482015000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3133210250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13751.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32501.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               65928                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              31843                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.39                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.17                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        52446                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   183.310224                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   121.166020                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   222.448803                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        26829     51.16%     51.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14764     28.15%     79.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4634      8.84%     88.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1847      3.52%     91.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1025      1.95%     93.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          586      1.12%     94.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          438      0.84%     95.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          254      0.48%     96.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2069      3.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        52446                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6169792                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3444160                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              262.448988                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              146.506771                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.19                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  23508538000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       193372620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       102776190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      351787800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     142213680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1855598160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8180377230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2138540160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   12964665840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   551.487542                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5477300250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    784940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17246297750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       181098960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        96256380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      336529620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     138700620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1855598160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   8065683540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2235124320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   12908991600                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   549.119286                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5725669750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    784940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  16997928250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  23508538000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              45184                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53836                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34427                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51277                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51277                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         45184                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       281187                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       281187                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 281187                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9619008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9619008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9619008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             96463                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   96463    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               96463                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  23508538000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           100017500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120576250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1002275                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       196077                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       836953                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          134026                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              73                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             73                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            76213                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           76213                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        837536                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       164739                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2511883                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       722490                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3234373                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    107158208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     24524352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              131682560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           89805                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3454592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1168224                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004799                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.069131                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1162620     99.52%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5602      0.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1168224                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  23508538000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2057171000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1256575955                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         361654619                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
