{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543376294661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543376294661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 22:38:14 2018 " "Processing started: Tue Nov 27 22:38:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543376294661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376294661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off super_guitar_boy -c super_guitar_boy " "Command: quartus_map --read_settings_files=on --write_settings_files=off super_guitar_boy -c super_guitar_boy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376294661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543376296226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543376296226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drop_keys_safety.v 2 2 " "Found 2 design units, including 2 entities, in source file drop_keys_safety.v" { { "Info" "ISGN_ENTITY_NAME" "1 drop_notes " "Found entity 1: drop_notes" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_safety.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313393 ""} { "Info" "ISGN_ENTITY_NAME" "2 rate_driver " "Found entity 2: rate_driver" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_safety.v" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drop_notes/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file drop_notes/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "drop_notes/vga_pll.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_notes/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drop_notes/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file drop_notes/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "drop_notes/vga_controller.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_notes/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drop_notes/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file drop_notes/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "drop_notes/vga_address_translator.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_notes/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drop_notes/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file drop_notes/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "drop_notes/vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_notes/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplay/audio_output/avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplay/audio_output/avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "gameplay/audio_output/avconf/I2C_Controller.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/gameplay/audio_output/avconf/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplay/audio_output/avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplay/audio_output/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "gameplay/audio_output/avconf/avconf.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/gameplay/audio_output/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplay/audio_output/audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplay/audio_output/audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "gameplay/audio_output/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/gameplay/audio_output/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplay/audio_output/audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplay/audio_output/audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "gameplay/audio_output/Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/gameplay/audio_output/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplay/audio_output/audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplay/audio_output/audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "gameplay/audio_output/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/gameplay/audio_output/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplay/audio_output/audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplay/audio_output/audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "gameplay/audio_output/Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/gameplay/audio_output/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplay/audio_output/audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplay/audio_output/audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "gameplay/audio_output/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/gameplay/audio_output/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplay/audio_output/audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplay/audio_output/audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "gameplay/audio_output/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/gameplay/audio_output/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplay/audio_output/audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplay/audio_output/audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "gameplay/audio_output/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/gameplay/audio_output/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplay/audio_output/audio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplay/audio_output/audio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_in " "Found entity 1: audio_in" {  } { { "gameplay/audio_output/audio_in.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/gameplay/audio_output/audio_in.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplay/gameplay.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplay/gameplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameplay " "Found entity 1: gameplay" {  } { { "gameplay/gameplay.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/gameplay/gameplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313643 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bcd_converter.v(11) " "Verilog HDL information at bcd_converter.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "gameplay/bcd_converter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/gameplay/bcd_converter.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543376313658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplay/bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplay/bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter " "Found entity 1: bcd_converter" {  } { { "gameplay/bcd_converter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/gameplay/bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplay/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplay/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_Display " "Found entity 1: HEX_Display" {  } { { "gameplay/HEX_Display.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/gameplay/HEX_Display.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplay/scoring.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplay/scoring.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoring " "Found entity 1: scoring" {  } { { "gameplay/scoring.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/gameplay/scoring.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplay/note_sender/note_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplay/note_sender/note_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 note_sender " "Found entity 1: note_sender" {  } { { "gameplay/note_sender/note_sender.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/gameplay/note_sender/note_sender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplay/gpio_input/gpio_input.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplay/gpio_input/gpio_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO_input " "Found entity 1: GPIO_input" {  } { { "gameplay/GPIO_input/GPIO_input.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/gameplay/GPIO_input/GPIO_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplay/audio_output/play_song.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplay/audio_output/play_song.v" { { "Info" "ISGN_ENTITY_NAME" "1 play_song " "Found entity 1: play_song" {  } { { "gameplay/audio_output/play_song.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/gameplay/audio_output/play_song.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 super_guitar_boy.v(7) " "Verilog HDL Declaration information at super_guitar_boy.v(7): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "super_guitar_boy.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/super_guitar_boy.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543376313752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 super_guitar_boy.v(8) " "Verilog HDL Declaration information at super_guitar_boy.v(8): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "super_guitar_boy.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/super_guitar_boy.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543376313752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 super_guitar_boy.v(9) " "Verilog HDL Declaration information at super_guitar_boy.v(9): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "super_guitar_boy.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/super_guitar_boy.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543376313752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 super_guitar_boy.v(10) " "Verilog HDL Declaration information at super_guitar_boy.v(10): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "super_guitar_boy.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/super_guitar_boy.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543376313752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 super_guitar_boy.v(11) " "Verilog HDL Declaration information at super_guitar_boy.v(11): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "super_guitar_boy.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/super_guitar_boy.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543376313752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 super_guitar_boy.v(12) " "Verilog HDL Declaration information at super_guitar_boy.v(12): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "super_guitar_boy.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/super_guitar_boy.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543376313752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_guitar_boy.v 1 1 " "Found 1 design units, including 1 entities, in source file super_guitar_boy.v" { { "Info" "ISGN_ENTITY_NAME" "1 super_guitar_boy " "Found entity 1: super_guitar_boy" {  } { { "super_guitar_boy.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/super_guitar_boy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/control.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313752 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "plotter.v(41) " "Verilog HDL information at plotter.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "plotter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/plotter.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543376313768 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "plotter.v(76) " "Verilog HDL information at plotter.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "plotter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/plotter.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543376313768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plotter.v 4 4 " "Found 4 design units, including 4 entities, in source file plotter.v" { { "Info" "ISGN_ENTITY_NAME" "1 find_x_and_y " "Found entity 1: find_x_and_y" {  } { { "plotter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/plotter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313783 ""} { "Info" "ISGN_ENTITY_NAME" "2 plotter " "Found entity 2: plotter" {  } { { "plotter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/plotter.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313783 ""} { "Info" "ISGN_ENTITY_NAME" "3 y_counter " "Found entity 3: y_counter" {  } { { "plotter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/plotter.v" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313783 ""} { "Info" "ISGN_ENTITY_NAME" "4 x_counter " "Found entity 4: x_counter" {  } { { "plotter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/plotter.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notes_register.v 2 2 " "Found 2 design units, including 2 entities, in source file notes_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 notes_register " "Found entity 1: notes_register" {  } { { "notes_register.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/notes_register.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313783 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_register " "Found entity 2: shift_register" {  } { { "notes_register.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/notes_register.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543376313783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 drop_keys_safety.v(121) " "Verilog HDL Implicit Net warning at drop_keys_safety.v(121): created implicit net for \"CLOCK_50\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_safety.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543376313783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_out_real drop_keys_safety.v(232) " "Verilog HDL Implicit Net warning at drop_keys_safety.v(232): created implicit net for \"colour_out_real\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_safety.v" 232 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543376313783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_ADCDAT super_guitar_boy.v(58) " "Verilog HDL Implicit Net warning at super_guitar_boy.v(58): created implicit net for \"AUD_ADCDAT\"" {  } { { "super_guitar_boy.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/super_guitar_boy.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543376313783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_BCLK super_guitar_boy.v(60) " "Verilog HDL Implicit Net warning at super_guitar_boy.v(60): created implicit net for \"AUD_BCLK\"" {  } { { "super_guitar_boy.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/super_guitar_boy.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543376313783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_ADCLRCK super_guitar_boy.v(61) " "Verilog HDL Implicit Net warning at super_guitar_boy.v(61): created implicit net for \"AUD_ADCLRCK\"" {  } { { "super_guitar_boy.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/super_guitar_boy.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543376313783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_DACLRCK super_guitar_boy.v(62) " "Verilog HDL Implicit Net warning at super_guitar_boy.v(62): created implicit net for \"AUD_DACLRCK\"" {  } { { "super_guitar_boy.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/super_guitar_boy.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543376313783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FPGA_I2C_SDAT super_guitar_boy.v(64) " "Verilog HDL Implicit Net warning at super_guitar_boy.v(64): created implicit net for \"FPGA_I2C_SDAT\"" {  } { { "super_guitar_boy.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/super_guitar_boy.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543376313783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_XCK super_guitar_boy.v(66) " "Verilog HDL Implicit Net warning at super_guitar_boy.v(66): created implicit net for \"AUD_XCK\"" {  } { { "super_guitar_boy.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/super_guitar_boy.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543376313783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_DACDAT super_guitar_boy.v(67) " "Verilog HDL Implicit Net warning at super_guitar_boy.v(67): created implicit net for \"AUD_DACDAT\"" {  } { { "super_guitar_boy.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/super_guitar_boy.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543376313783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FPGA_I2C_SCLK super_guitar_boy.v(69) " "Verilog HDL Implicit Net warning at super_guitar_boy.v(69): created implicit net for \"FPGA_I2C_SCLK\"" {  } { { "super_guitar_boy.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/super_guitar_boy.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543376313783 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_location plotter.v(138) " "Verilog HDL error at plotter.v(138): object \"x_location\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "plotter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/plotter.v" 138 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1543376313801 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jaden Reimer/Documents/GitHub/241-project/output_files/super_guitar_boy.map.smsg " "Generated suppressed messages file C:/Users/Jaden Reimer/Documents/GitHub/241-project/output_files/super_guitar_boy.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376313871 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543376314063 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 27 22:38:34 2018 " "Processing ended: Tue Nov 27 22:38:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543376314063 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543376314063 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543376314063 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376314063 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543376314766 ""}
