# Reading D:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/data/Homework/FPGA/Exp/Exp3/ALU {D:/data/Homework/FPGA/Exp/Exp3/ALU/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:00 on Sep 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/data/Homework/FPGA/Exp/Exp3/ALU" D:/data/Homework/FPGA/Exp/Exp3/ALU/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:01:00 on Sep 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/data/Homework/FPGA/Exp/Exp3/ALU/simulation/modelsim {D:/data/Homework/FPGA/Exp/Exp3/ALU/simulation/modelsim/ALU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:00 on Sep 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/data/Homework/FPGA/Exp/Exp3/ALU/simulation/modelsim" D:/data/Homework/FPGA/Exp/Exp3/ALU/simulation/modelsim/ALU.vt 
# -- Compiling module ALU_vlg_tst
# 
# Top level modules:
# 	ALU_vlg_tst
# End time: 15:01:01 on Sep 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ALU_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ALU_vlg_tst 
# Start time: 15:01:01 on Sep 21,2020
# Loading work.ALU_vlg_tst
# Loading work.ALU
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MECHREVO  Hostname: DESKTOP-NLU4QHJ  ProcessID: 17500
#           Attempting to use alternate WLF file "./wlft54jimy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft54jimy
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# End time: 15:26:59 on Sep 21,2020, Elapsed time: 0:25:58
# Errors: 0, Warnings: 2
