Information: The stitching and editing of coupling caps is turned OFF for design 'SerDes.dlib:SerDes_pl.design'. (TIM-125)
Information: Design Average RC for design SerDes_pl  (NEX-011)
Information: r = 0.523977 ohm/um, via_r = 0.866965 ohm/cut, c = 0.084271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.875991 ohm/cut, c = 0.096246 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'system'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1508, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 10, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : system
Version: O-2018.06-SP1
Date   : Tue Aug 26 08:22:57 2025
****************************************

  Startpoint: receiver/ds/bit_count_reg[1] (rising edge-triggered flip-flop clocked by fun_sclk)
  Endpoint: receiver/ds/datout_reg[2] (rising edge-triggered flip-flop clocked by fun_sclk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: fun_sclk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_sclk (rise edge)                       0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  receiver/ds/bit_count_reg[1]/CLK (SDFFARX1)      0.00      0.00 r
  receiver/ds/bit_count_reg[1]/Q (SDFFARX1)        0.69      0.69 r
  receiver/ds/U88/ZN (INVX0)                       0.14      0.83 f
  receiver/ds/U90/ZN (INVX0)                       0.11      0.94 r
  receiver/ds/U69/ZN (INVX0)                       0.10      1.04 f
  receiver/ds/U78/ZN (INVX0)                       0.11      1.15 r
  receiver/ds/U118/Q (OA21X1)                      0.31      1.46 r
  receiver/ds/U98/ZN (INVX0)                       0.09      1.55 f
  receiver/ds/U99/ZN (INVX0)                       0.10      1.65 r
  receiver/ds/U115/ZN (INVX0)                      0.12      1.77 f
  receiver/ds/U30/Q (AND2X4)                       0.31      2.08 f
  receiver/ds/U31/ZN (INVX0)                       0.11      2.19 r
  receiver/ds/U117/ZN (INVX0)                      0.12      2.31 f
  receiver/ds/U79/ZN (INVX0)                       0.12      2.43 r
  receiver/ds/U106/ZN (INVX0)                      0.12      2.55 f
  receiver/ds/U48/Q (AND2X4)                       0.33      2.88 f
  receiver/ds/U60/ZN (INVX0)                       0.09      2.97 r
  receiver/ds/U49/QN (OAI22X1)                     0.39      3.36 f
  receiver/ds/datout_reg[2]/D (SDFFARX1)           0.00      3.36 f
  data arrival time                                          3.36

  clock fun_sclk (rise edge)                      25.00     25.00
  clock network delay (ideal)                      0.00     25.00
  receiver/ds/datout_reg[2]/CLK (SDFFARX1)         0.00     25.00 r
  clock uncertainty                               -0.10     24.90
  library setup time                              -0.64     24.26
  data required time                                        24.26
  ------------------------------------------------------------------------
  data required time                                        24.26
  data arrival time                                         -3.36
  ------------------------------------------------------------------------
  slack (MET)                                               20.90


1
