(---------------------------------------------------------------------)
(                                                                     )
(    Technology File READ                                             )
(                                                                     )
(    Drawing          : newBoardNetEdit.brd                           )
(    Software Version : 16.6S006                                      )
(    Date/Time        : Mon Jul 20 18:50:57 2015                      )
(                                                                     )
(---------------------------------------------------------------------)


techfile name: /n/homeserver2/user2a/ajjarapu/quibit_qed_III_info/techfile_quibit_iii.tcf
  layout name: newBoardNetEdit.brd

Technology Difference Report
============================

Design        : newBoardNetEdit
Input File    : /n/homeserver2/user2a/ajjarapu/quibit_qed_III_info/techfile_quibit_iii.tcf
Update Mode   : Merge (no deletions will be done)
Constraint Information : CrossSection, Electrical, Physical, Spacing, Same Net Spacing, Properties
Notes:
------
  - Attribute updates are reported as additions, deletions, or changes.
  - Association updates are reported as additions or deletions. Associations
    are the members of a MatchGroup, Constraint Set references, the PinPairs
    of a Net, the members of a Differential Pair, etc.
  - Clearing an object implies that the object does not exist so all attributes
    and associations for the object will be deleted. These attribute and association
    deletions are not included in the Summary totals. Objects are Constraint Sets,
    Buses, XNets, Nets, etc.


---------------------------------------------------------
Clear Layer: LAYER2
---------------------------------------------------------
Clear Layer: DIELECTRIC_BELOW_LAYER2
---------------------------------------------------------
Clear Layer: LAYER3
---------------------------------------------------------
Clear Layer: DIELECTRIC_BELOW_LAYER3
---------------------------------------------------------
Layer: DIELECTRIC_BELOW_TOP
	Changing: CDS_LAYER_THERMAL_CONDUCTIVITY to "0.01200" from "0.0000"
---------------------------------------------------------
Create Layer: 02_GND
	Adding: CDS_LAYER_IS_NAMED value "1"
	Adding: CDS_LAYER_TYPE value "PLANE"
	Adding: CDS_LAYER_MATERIAL value "COPPER"
	Adding: CDS_LAYER_NEGATIVE_ARTWORK value "TRUE"
	Adding: CDS_LAYER_IS_SHIELD value "TRUE"
	Adding: CDS_LAYER_THICKNESS value "1.20"
	Adding: CDS_LAYER_ELECTRICAL_CONDUCTIVITY value "595900"
	Adding: CDS_LAYER_DIELECTRIC_CONSTANT value "4.500"
	Adding: CDS_LAYER_LOSS_TANGENT value "0.03500"
	Adding: CDS_LAYER_THERMAL_CONDUCTIVITY value "0.01200"
	Adding: CDS_LAYER_ETCH_FACTOR value "90.00"
	Adding: CDS_LAYER_EMBEDDED_STATUS value "NOT_EMBEDDED"
---------------------------------------------------------
Create Layer: DIELECTRIC_BELOW_02_GND
	Adding: CDS_LAYER_TYPE value "DIELECTRIC"
	Adding: CDS_LAYER_MATERIAL value "FR-4"
	Adding: CDS_LAYER_NEGATIVE_ARTWORK value "FALSE"
	Adding: CDS_LAYER_IS_SHIELD value "FALSE"
	Adding: CDS_LAYER_THICKNESS value "8.00"
	Adding: CDS_LAYER_ELECTRICAL_CONDUCTIVITY value "0.0000"
	Adding: CDS_LAYER_DIELECTRIC_CONSTANT value "4.500"
	Adding: CDS_LAYER_LOSS_TANGENT value "0.03500"
	Adding: CDS_LAYER_THERMAL_CONDUCTIVITY value "0.01200"
---------------------------------------------------------
Create Layer: 03_SIG
	Adding: CDS_LAYER_IS_NAMED value "1"
	Adding: CDS_LAYER_TYPE value "CONDUCTOR"
	Adding: CDS_LAYER_MATERIAL value "COPPER"
	Adding: CDS_LAYER_NEGATIVE_ARTWORK value "FALSE"
	Adding: CDS_LAYER_IS_SHIELD value "FALSE"
	Adding: CDS_LAYER_THICKNESS value "1.20"
	Adding: CDS_LAYER_ELECTRICAL_CONDUCTIVITY value "595900"
	Adding: CDS_LAYER_DIELECTRIC_CONSTANT value "4.500"
	Adding: CDS_LAYER_LOSS_TANGENT value "0.03500"
	Adding: CDS_LAYER_THERMAL_CONDUCTIVITY value "0.01200"
	Adding: CDS_LAYER_ETCH_FACTOR value "90.00"
	Adding: CDS_LAYER_EMBEDDED_STATUS value "NOT_EMBEDDED"
---------------------------------------------------------
Create Layer: DIELECTRIC_BELOW_03_SIG
	Adding: CDS_LAYER_TYPE value "DIELECTRIC"
	Adding: CDS_LAYER_MATERIAL value "FR-4"
	Adding: CDS_LAYER_NEGATIVE_ARTWORK value "FALSE"
	Adding: CDS_LAYER_IS_SHIELD value "FALSE"
	Adding: CDS_LAYER_THICKNESS value "8.00"
	Adding: CDS_LAYER_ELECTRICAL_CONDUCTIVITY value "0.0000"
	Adding: CDS_LAYER_DIELECTRIC_CONSTANT value "4.500"
	Adding: CDS_LAYER_LOSS_TANGENT value "0.03500"
	Adding: CDS_LAYER_THERMAL_CONDUCTIVITY value "0.0000"
---------------------------------------------------------
Design: newBoardNetEdit
	Changing: DRAWING_LOWER_LEFT to "-10844.89,-9025.84" from "-17000.00,-11000.00"
	Changing: PROPAGATION_DELAY_MIN_VMODE to "ON" from "OFF"
	Changing: MVIA_TO_MVIA_SPACING_VMODE to "OFF" from "ON"
	Changing: MVIA_TO_THRUPIN_SPACING_VMODE to "OFF" from "ON"
	Changing: MVIA_TO_SMDPIN_SPACING_VMODE to "OFF" from "ON"
	Changing: MVIA_TO_THRUVIA_SPACING_VMODE to "OFF" from "ON"
	Changing: MVIA_TO_BBV_SPACING_VMODE to "OFF" from "ON"
	Changing: MVIA_TO_LINE_SPACING_VMODE to "OFF" from "ON"
	Changing: MVIA_TO_SHAPE_SPACING_VMODE to "OFF" from "ON"
	Changing: MVIA_TO_TESTPIN_SPACING_VMODE to "OFF" from "ON"
	Changing: MVIA_TO_TESTVIA_SPACING_VMODE to "OFF" from "ON"
	Changing: BONDPAD_TO_MVIA_SPACING_VMODE to "OFF" from "ON"
---------------------------------------------------------
PhysicalCSet: DEFAULT
	Changing: VIA_LIST to "VIA10,VIA18,BBVIA-15,VIA25" from "VIA,VIA10"
---------------------------------------------------------
SameNetSpacingCSet: DEFAULT
	Changing: SAME_NET to "FALSE" from "TRUE"
---------------------------------------------------------

Summary:

Constraint changes found: 42 additions, 0 deletions, 15 changes.

No association changes done.




