<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/X86InstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">13.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">X86InstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86InstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- X86InstrInfo.h - X86 Instruction Information ------------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the X86 implementation of the TargetInstrInfo class.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_X86_X86INSTRINFO_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_X86_X86INSTRINFO_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86BaseInfo_8h.html">MCTargetDesc/X86BaseInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86InstrFMA3Info_8h.html">X86InstrFMA3Info.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86RegisterInfo_8h.html">X86RegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ISDOpcodes_8h.html">llvm/CodeGen/ISDOpcodes.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="X86InstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   23</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;X86GenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">class </span>X86Subtarget;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">namespace </span><a class="code" href="lib_2Target_2README_8txt.html#afdf2770d4d0e00f3875afd6e7c61aa9d">X86</a> {</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#ac6417d5ffb5083fa98bcae081c2c75aa">   31</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1X86.html#ac6417d5ffb5083fa98bcae081c2c75aa">AsmComments</a> {</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="comment">// For instr that was compressed from EVEX to VEX.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <a class="code" href="namespacellvm_1_1X86.html#ac6417d5ffb5083fa98bcae081c2c75aaa8bd2d6952c01be113164446873c84c66">AC_EVEX_2_VEX</a> = <a class="code" href="classllvm_1_1MachineInstr.html#a0ac990e2b3f7973d16c33555e9adf9aea4752d20baac7b6876b6cc5c7d46a29a9">MachineInstr::TAsmComments</a></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#ac6417d5ffb5083fa98bcae081c2c75aaa8bd2d6952c01be113164446873c84c66">   34</a></span>&#160;};</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/// Return a pair of condition code for the given predicate and whether</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/// the instruction operands should be swaped to match the condition code.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span>std::pair&lt;CondCode, bool&gt; <a class="code" href="namespacellvm_1_1X86.html#a973a0a53d9270a750d4c8a117fa71317">getX86ConditionCode</a>(<a class="code" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a>);</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/// Return a setcc opcode based on whether it has a memory operand.</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86.html#a115e8139a169f88394b402aa49bf6162">getSETOpc</a>(<span class="keywordtype">bool</span> HasMemoryOperand = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/// Return a cmov opcode for the given register size in bytes, and operand type.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86.html#ac8a693a45afc9781cf2dcb482cba5781">getCMovOpcode</a>(<span class="keywordtype">unsigned</span> RegBytes, <span class="keywordtype">bool</span> HasMemoryOperand = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// Turn jCC instruction into condition code.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">CondCode</a> <a class="code" href="namespacellvm_1_1X86.html#a0f2b2ef8f4560ffd46c7966e8315142f">getCondFromBranch</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// Turn setCC instruction into condition code.</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">CondCode</a> <a class="code" href="namespacellvm_1_1X86.html#aa4843a98a8b18a9d745dfe2a882ccf3b">getCondFromSETCC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// Turn CMov instruction into condition code.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">CondCode</a> <a class="code" href="namespacellvm_1_1X86.html#aff28d9a4811f627c5254a305f36b55cd">getCondFromCMov</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/// GetOppositeBranchCondition - Return the inverse of the specified cond,</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/// e.g. turning COND_E to COND_NE.</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span><a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">CondCode</a> <a class="code" href="namespacellvm_1_1X86.html#a5c06f5a972e8a78052103840a8c98a3f">GetOppositeBranchCondition</a>(<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">CondCode</a> CC);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/// Get the VPCMP immediate for the given condition.</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86.html#a8fcee8e11458a08892fc937a9f428966">getVPCMPImmForCond</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/// Get the VPCMP immediate if the opcodes are swapped.</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86.html#aa640b399dea5c08e52b71c3a2736d61c">getSwappedVPCMPImm</a>(<span class="keywordtype">unsigned</span> Imm);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/// Get the VPCOM immediate if the opcodes are swapped.</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86.html#a654d8db751a92fed6c83508010b3de64">getSwappedVPCOMImm</a>(<span class="keywordtype">unsigned</span> Imm);</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/// Get the VCMP immediate if the opcodes are swapped.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86.html#a4da6ce26c64d4eaea82afb6f37f4125a">getSwappedVCMPImm</a>(<span class="keywordtype">unsigned</span> Imm);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;} <span class="comment">// namespace X86</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/// isGlobalStubReference - Return true if the specified TargetFlag operand is</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/// a reference to a stub for a global, not the global itself.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespacellvm.html#a029305779c4671cfa47263aae5ed18cc">   75</a></span>&#160;<span class="comment"></span><span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a029305779c4671cfa47263aae5ed18cc">isGlobalStubReference</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> TargetFlag) {</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordflow">switch</span> (TargetFlag) {</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84ac7366ddd1a9010fa97b002cad95c3044">X86II::MO_DLLIMPORT</a>:               <span class="comment">// dllimport stub.</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84ae39565b585476b7142228e439e80372e">X86II::MO_GOTPCREL</a>:                <span class="comment">// rip-relative GOT reference.</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a9763861fde2dabda42072fbf46424e4c">X86II::MO_GOT</a>:                     <span class="comment">// normal GOT reference.</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a4ce2d9504cacb290d7ff8ac3bfdab373">X86II::MO_DARWIN_NONLAZY_PIC_BASE</a>: <span class="comment">// Normal $non_lazy_ptr ref.</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a67e336d92dced7f5d76b7c82c0df184b">X86II::MO_DARWIN_NONLAZY</a>:          <span class="comment">// Normal $non_lazy_ptr ref.</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a59da9a9089b55f8b8353fda32a609457">X86II::MO_COFFSTUB</a>:                <span class="comment">// COFF .refptr stub.</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  }</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;}</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/// isGlobalRelativeToPICBase - Return true if the specified global value</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/// reference is relative to a 32-bit PIC base (X86ISD::GlobalBaseReg).  If this</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/// is true, the addressing mode has the PIC base register added in (e.g. EBX).</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="namespacellvm.html#a0a17fba293567ee7ac6bb0ff0843d9e4">   92</a></span>&#160;<span class="comment"></span><span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a0a17fba293567ee7ac6bb0ff0843d9e4">isGlobalRelativeToPICBase</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> TargetFlag) {</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordflow">switch</span> (TargetFlag) {</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a23bf757b117faacb20d4521a6ab42e51">X86II::MO_GOTOFF</a>:                  <span class="comment">// isPICStyleGOT: local global.</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a9763861fde2dabda42072fbf46424e4c">X86II::MO_GOT</a>:                     <span class="comment">// isPICStyleGOT: other global.</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84adca1e9b1551356bed7c8ef8cb0f1c471">X86II::MO_PIC_BASE_OFFSET</a>:         <span class="comment">// Darwin local global.</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a4ce2d9504cacb290d7ff8ac3bfdab373">X86II::MO_DARWIN_NONLAZY_PIC_BASE</a>: <span class="comment">// Darwin/32 external global.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84abc06b946fa50ffaa09a13fdd648b4dbb">X86II::MO_TLVP</a>:                    <span class="comment">// ??? Pretty sure..</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  }</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;}</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="namespacellvm.html#a8e3efa3451510c4dd3b0360251dd5128">  105</a></span>&#160;<span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a8e3efa3451510c4dd3b0360251dd5128">isScale</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) {</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordflow">return</span> MO.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 1 || MO.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 2 ||</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                        MO.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 4 || MO.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 8);</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;}</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="namespacellvm.html#ab0a66bc2b3ab29a67123bb33aabe4d23">  110</a></span>&#160;<span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#ab0a66bc2b3ab29a67123bb33aabe4d23">isLeaMem</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>).isFI())</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> + <a class="code" href="namespacellvm_1_1X86.html#a5632e7a44ad0718cc7aa18efba078991a8fed367c46e025e4269e9725a94391b6">X86::AddrSegmentReg</a> &lt;= <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &amp;&amp;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;         <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> + <a class="code" href="namespacellvm_1_1X86.html#a5632e7a44ad0718cc7aa18efba078991a319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>).isReg() &amp;&amp;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;         <a class="code" href="namespacellvm.html#a8e3efa3451510c4dd3b0360251dd5128">isScale</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> + <a class="code" href="namespacellvm_1_1X86.html#a5632e7a44ad0718cc7aa18efba078991a353f20f0404222671129b3d31f7ffc7b">X86::AddrScaleAmt</a>)) &amp;&amp;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;         <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> + <a class="code" href="namespacellvm_1_1X86.html#a5632e7a44ad0718cc7aa18efba078991aba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>).isReg() &amp;&amp;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;         (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> + <a class="code" href="namespacellvm_1_1X86.html#a5632e7a44ad0718cc7aa18efba078991a93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>).isImm() ||</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;          <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> + <a class="code" href="namespacellvm_1_1X86.html#a5632e7a44ad0718cc7aa18efba078991a93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>).isGlobal() ||</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;          <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> + <a class="code" href="namespacellvm_1_1X86.html#a5632e7a44ad0718cc7aa18efba078991a93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>).isCPI() ||</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;          <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> + <a class="code" href="namespacellvm_1_1X86.html#a5632e7a44ad0718cc7aa18efba078991a93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>).isJTI());</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;}</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1eb2e33eb1a7368945a838c85438b040">  123</a></span>&#160;<span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a1eb2e33eb1a7368945a838c85438b040">isMem</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>).isFI())</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> + <a class="code" href="namespacellvm_1_1X86.html#a5632e7a44ad0718cc7aa18efba078991ac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a> &lt;= <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &amp;&amp;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;         <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> + <a class="code" href="namespacellvm_1_1X86.html#a5632e7a44ad0718cc7aa18efba078991a8fed367c46e025e4269e9725a94391b6">X86::AddrSegmentReg</a>).isReg() &amp;&amp; <a class="code" href="namespacellvm.html#ab0a66bc2b3ab29a67123bb33aabe4d23">isLeaMem</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;}</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html">  130</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> final : <span class="keyword">public</span> <a class="code" href="classX86GenInstrInfo.html">X86GenInstrInfo</a> {</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html">X86RegisterInfo</a> RI;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordtype">bool</span> AnalyzeBranchImpl(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                         <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;CondBranches,</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                         <span class="keywordtype">bool</span> AllowModify) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a5a4eef9d22e5039b95e52892c6656f95">X86InstrInfo</a>(<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;STI);</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">  /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">  /// such, whenever a client has an instance of instruction info, it should</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">  /// always be able to get register info as well (through this method).</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">  149</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html">X86RegisterInfo</a> &amp;<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RI; }</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">  /// Returns the stack pointer adjustment that happens inside the frame</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">  /// setup..destroy sequence (e.g. by pushes, or inside the callee).</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#ae41024903c1885994dd8cf8a878b0fef">  153</a></span>&#160;<span class="comment"></span>  int64_t <a class="code" href="classllvm_1_1X86InstrInfo.html#ae41024903c1885994dd8cf8a878b0fef">getFrameAdjustment</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isFrameInstr(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>));</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordflow">if</span> (isFrameSetup(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getImm();</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getImm();</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  }</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">  /// Sets the stack pointer adjustment made inside the frame made up by this</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">  /// instruction.</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#ac94765076554779b2ae89b40d3a256c2">  162</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ac94765076554779b2ae89b40d3a256c2">setFrameAdjustment</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, int64_t V)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isFrameInstr(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>));</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">if</span> (isFrameSetup(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).setImm(V);</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).setImm(V);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  }</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">  /// getSPAdjust - This returns the stack pointer adjustment made by</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">  /// this instruction. For x86, we need to handle more complex call</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">  /// sequences involving PUSHes.</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ab6432ebba31ce9e456ad54b2b277d678">getSPAdjust</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">  /// isCoalescableExtInstr - Return true if the instruction is a &quot;coalescable&quot;</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">  /// extension instruction. That is, it&#39;s like a copy where it&#39;s legal for the</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">  /// source to overlap the destination. e.g. X86::MOVSX64rr32. If this returns</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">  /// true, then it&#39;s expected the pre-extension value is available as a subreg</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">  /// of the result register. This also returns the sub-register index in</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">  /// SubIdx.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#acae9d8928bb20f31f8c38ad023283e44">isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg,</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                             <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;DstReg, <span class="keywordtype">unsigned</span> &amp;SubIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">  /// Returns true if the instruction has no behavior (specified or otherwise)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  /// that is based on the value of any of its register operands</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">  /// Instructions are considered data invariant even if they set EFLAGS.</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">  /// A classical example of something that is inherently not data invariant is</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">  /// an indirect jump -- the destination is loaded into icache based on the</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">  /// bits set in the jump destination register.</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">  /// FIXME: This should become part of our instruction tables.</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ad4539ba2bb699c968f710984d188246f">isDataInvariant</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">  /// Returns true if the instruction has no behavior (specified or otherwise)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">  /// that is based on the value loaded from memory or the value of any</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">  /// non-address register operands.</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">  /// For example, if the latency of the instruction is dependent on the</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">  /// particular bits set in any of the registers *or* any of the bits loaded</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">  /// from memory.</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">  /// Instructions are considered data invariant even if they set EFLAGS.</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">  /// A classical example of something that is inherently not data invariant is</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">  /// an indirect jump -- the destination is loaded into icache based on the</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">  /// bits set in the jump destination register.</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">  /// FIXME: This should become part of our instruction tables.</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a34662990aab5992b0b1ee00a4dd4ad34">isDataInvariantLoad</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a6368ef2530729128fc2510ed5a2c3f04">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                               <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a6368ef2530729128fc2510ed5a2c3f04">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                               <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                               <span class="keywordtype">unsigned</span> &amp;MemBytes) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">  /// isLoadFromStackSlotPostFE - Check for post-frame ptr elimination</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">  /// stack locations as well.  This uses a heuristic so it isn&#39;t</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">  /// reliable for correctness.</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#af2a59eee92c1fd8725e4cdcdd2c52e97">isLoadFromStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                                     <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a4d98443fd30b525106fef2ec68109579">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                              <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a4d98443fd30b525106fef2ec68109579">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                              <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                              <span class="keywordtype">unsigned</span> &amp;MemBytes) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">  /// isStoreToStackSlotPostFE - Check for post-frame ptr elimination</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">  /// stack locations as well.  This uses a heuristic so it isn&#39;t</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">  /// reliable for correctness.</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a2da9f36c923f6d843b1bc13c35b75c16">isStoreToStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                                    <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160; </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a30af1b275ba200a0978e0842803e30ec">isReallyTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                         <a class="code" href="classllvm_1_1AAResults.html">AAResults</a> *AA) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a220e5ab986bbeae53290cfb49f913fed">reMaterialize</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                     <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg, <span class="keywordtype">unsigned</span> SubIdx,</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig,</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">  /// Given an operand within a MachineInstr, insert preceding code to put it</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">  /// into the right format for a particular kind of LEA instruction. This may</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">  /// involve using an appropriate super-register instead (with an implicit use</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">  /// of the original) or creating a new virtual register and inserting COPY</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">  /// instructions to get the data into the right class.</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">  /// Reference parameters are set to indicate how caller should add this</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">  /// operand to the LEA instruction.</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#af696329e4903052f2b1a9990cea89f66">classifyLEAReg</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src,</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                      <span class="keywordtype">unsigned</span> LEAOpcode, <span class="keywordtype">bool</span> AllowSP, <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;NewSrc,</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                      <span class="keywordtype">bool</span> &amp;isKill, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImplicitOp,</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                      <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">  /// convertToThreeAddress - This method must be implemented by targets that</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">  /// set the M_CONVERTIBLE_TO_3_ADDR flag.  When this flag is set, the target</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">  /// may be able to convert a two-address instruction into a true</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">  /// three-address instruction on demand.  This allows the X86 target (for</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">  /// example) to convert ADD and SHL instructions into LEA instructions if they</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">  /// would require register copies due to two-addressness.</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">  /// This method returns a null pointer if the transformation cannot be</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">  /// performed, otherwise it returns the new instruction.</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1X86InstrInfo.html#a0b3591e2a20de8234495e77aa709e7e8">convertToThreeAddress</a>(<a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::iterator</a> &amp;MFI,</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                      <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">  /// Returns true iff the routine could find two commutable operands in the</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">  /// given machine instruction.</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">  /// The &#39;SrcOpIdx1&#39; and &#39;SrcOpIdx2&#39; are INPUT and OUTPUT arguments. Their</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">  /// input values can be re-defined in this method only if the input values</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">  /// are not pre-defined, which is designated by the special value</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">  /// &#39;CommuteAnyOperandIndex&#39; assigned to it.</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">  /// If both of indices are pre-defined and refer to some operands, then the</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">  /// method simply returns true if the corresponding operands are commutable</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">  /// and returns false otherwise.</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">  /// For example, calling this method this way:</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">  ///     unsigned Op1 = 1, Op2 = CommuteAnyOperandIndex;</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">  ///     findCommutedOpIndices(MI, Op1, Op2);</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">  /// can be interpreted as a query asking to find an operand that would be</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">  /// commutable with the operand#1.</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a2c3415ef8f310c64d20ff8772825e0b5">findCommutedOpIndices</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1,</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;SrcOpIdx2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">  /// Returns true if we have preference on the operands order in MI, the</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">  /// commute decision is returned in Commute.</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a3b65c0bf6477dffcdeba0d231795e645">hasCommutePreference</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> &amp;Commute) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">  /// Returns an adjusted FMA opcode that must be used in FMA instruction that</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">  /// performs the same computations as the given \p MI but which has the</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">  /// operands \p SrcOpIdx1 and \p SrcOpIdx2 commuted.</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">  /// It may return 0 if it is unsafe to commute the operands.</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">  /// Note that a machine instruction (instead of its opcode) is passed as the</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">  /// first parameter to make it possible to analyze the instruction&#39;s uses and</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">  /// commute the first operand of FMA even when it seems unsafe when you look</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">  /// at the opcode. For example, it is Ok to commute the first operand of</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">  /// VFMADD*SD_Int, if ONLY the lowest 64-bit element of the result is used.</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">  /// The returned FMA opcode may differ from the opcode in the given \p MI.</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">  /// For example, commuting the operands #1 and #3 in the following FMA</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">  ///     FMA213 #1, #2, #3</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">  /// results into instruction with adjusted opcode:</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">  ///     FMA231 #3, #2, #1</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="classllvm_1_1X86InstrInfo.html#af39f85bc7795ab54bd45481cb6fbd7ef">getFMA3OpcodeToCommuteOperands</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> SrcOpIdx1,</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                                 <span class="keywordtype">unsigned</span> SrcOpIdx2,</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="structllvm_1_1X86InstrFMA3Group.html">X86InstrFMA3Group</a> &amp;FMA3Group) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="comment">// Branch analysis.</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a954d49c8741a7d74c34288593f9bd164">isUnconditionalTailCall</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a411b83001c7fb0aa941c0f6daef18f05">canMakeTailCallConditional</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba84922260d1582a0d4f6f0925cef648d7">TailCall</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a20d1f65e3dcb870550c1c8340fc7a286">replaceBranchWithTailCall</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba84922260d1582a0d4f6f0925cef648d7">TailCall</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a2614cbac72424860cd741485ef972ab6">analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                     <span class="keywordtype">bool</span> AllowModify) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160; </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;ExtAddrMode&gt;</a></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="classllvm_1_1X86InstrInfo.html#a309beb8965c250d431ee533049a0f7b9">getAddrModeFromMemoryOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemI,</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160; </div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a8c64e87ab3dd6ef5ea0c229712f1fd63">getConstValDefinedInReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                               int64_t &amp;ImmVal) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160; </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#af4af3417d2f18e72f3b26416f7c4997c">preservesZeroValueInReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> NullValueReg,</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160; </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a4125ec9a2f3c7f1e555fa0bd28e20f3d">getMemOperandsWithOffsetWidth</a>(</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt,</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineOperand *&gt;</a> &amp;BaseOps, int64_t &amp;<a class="code" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>,</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;      <span class="keywordtype">bool</span> &amp;OffsetIsScalable, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>,</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ad304b10479d6791deee8ad1b157fb37f">analyzeBranchPredicate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                              <a class="code" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">TargetInstrInfo::MachineBranchPredicate</a> &amp;MBP,</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                              <span class="keywordtype">bool</span> AllowModify = <span class="keyword">false</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160; </div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#af0257906f462ffadf000fbdcdd4ecabd">removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                        <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ab1f5181c16c1e183fdccc4f4552ba887">insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                        <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a27b93518b1c96108cff8a9a58eb9e53a">canInsertSelect</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                       <a class="code" href="classllvm_1_1Register.html">Register</a>, <a class="code" href="classllvm_1_1Register.html">Register</a>, <a class="code" href="classllvm_1_1Register.html">Register</a>, <span class="keywordtype">int</span> &amp;, <span class="keywordtype">int</span> &amp;,</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                       <span class="keywordtype">int</span> &amp;) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a29c37970b1c079bbbc4515cb00e112fe">insertSelect</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg,</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> TrueReg,</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                    <a class="code" href="classllvm_1_1Register.html">Register</a> FalseReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a0a2f7f58e13ef845dec03afe1e85e64d">copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a46df4c3e322deb552f9c5bb760d96988">storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                           <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160; </div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#afb6d1522ec56908e740d5382cbc8a964">loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg,</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                            <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160; </div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a5ba48cabad5945f96c69984f907e4fa0">expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">  /// Check whether the target can fold a load that feeds a subreg operand</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">  /// (or a subreg operand that feeds a store).</span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#ae7ff6ef44018306bc8ee929b12ae5590">  375</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ae7ff6ef44018306bc8ee929b12ae5590">isSubregFoldable</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">  /// foldMemoryOperand - If this target supports it, fold a load or store of</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">  /// the specified stack slot into the specified machine instruction for the</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">  /// specified operand(s).  If this is possible, the target should perform the</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">  /// folding and return true, otherwise it should return false.  If it folds</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">  /// the instruction, it is likely that the MachineInstruction the iterator</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">  /// references has been changed.</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <a class="code" href="classllvm_1_1X86InstrInfo.html#a7cfc0ecfec922ebf19bd023f3b675604">foldMemoryOperandImpl</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                        <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                        <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>,</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                        <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">  /// foldMemoryOperand - Same as the previous version except it allows folding</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">  /// of any load and store from / to any address, not just from a specific</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">  /// stack slot.</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1X86InstrInfo.html#a7cfc0ecfec922ebf19bd023f3b675604">foldMemoryOperandImpl</a>(</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI,</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;      <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">  /// unfoldMemoryOperand - Separate a single instruction which folded a load or</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">  /// a store or a load and a store into two or more instruction. If this is</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">  /// possible, returns true as well as the new instructions by reference.</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <a class="code" href="classllvm_1_1X86InstrInfo.html#a755fb78188a206380ebf96d5211b1696">unfoldMemoryOperand</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                      <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160; </div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a755fb78188a206380ebf96d5211b1696">unfoldMemoryOperand</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode *&gt;</a> &amp;NewNodes) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">  /// getOpcodeAfterMemoryUnfold - Returns the opcode of the would be new</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">  /// instruction after load / store are unfolded from an instruction of the</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">  /// specified opcode. It returns zero if the specified unfolding is not</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">  /// possible. If LoadRegIndex is non-null, it is filled in with the operand</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">  /// index of the operand which will hold the register holding the loaded</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">  /// value.</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <a class="code" href="classllvm_1_1X86InstrInfo.html#a2bd8dfcca0e920d494a5d995bdb5001b">getOpcodeAfterMemoryUnfold</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                             <span class="keywordtype">unsigned</span> *LoadRegIndex = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">  /// areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">  /// to determine if two loads are loading from the same base address. It</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">  /// should only return true if the base pointers are the same and the</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">  /// only differences between the two addresses are the offset. It also returns</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">  /// the offsets by reference.</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a2d2ea6e61626afee21fc7752c9affa05">areLoadsFromSameBasePtr</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t &amp;Offset1,</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                               int64_t &amp;Offset2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">  /// isSchedulingBoundary - Overrides the isSchedulingBoundary from</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">  /// Codegen/TargetInstrInfo.cpp to make it capable of identifying ENDBR</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">  /// intructions and prevent it from being re-scheduled.</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a1349e02190639b9dd3c8563ab8cf7f8e">isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">  /// shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">  /// determine (in conjunction with areLoadsFromSameBasePtr) if two loads</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">  /// should be scheduled togther. On some targets if two loads are loading from</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">  /// addresses in the same cache line, it&#39;s better if they are scheduled</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">  /// together. This function takes two integers that represent the load offsets</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">  /// from the common base address. It returns true if it decides it&#39;s desirable</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">  /// to schedule the two loads together. &quot;NumLoads&quot; is the number of loads that</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">  /// have already been scheduled after Load1.</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a72ba34ed2a0e75181bfecf7d463156f8">shouldScheduleLoadsNear</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t Offset1,</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                               int64_t Offset2,</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                               <span class="keywordtype">unsigned</span> NumLoads) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160; </div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> <a class="code" href="classllvm_1_1X86InstrInfo.html#a6aebc34b52d6a52c5a08dd457716115c">getNop</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160; </div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <a class="code" href="classllvm_1_1X86InstrInfo.html#a9d0e9be1df5eea2fce3507a03ec42c79">reverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">  /// isSafeToMoveRegClassDefs - Return true if it&#39;s safe to move a machine</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">  /// instruction that defines the specified register class.</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ae72eac92efac9eb39757874451949d8f">isSafeToMoveRegClassDefs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">  /// True if MI has a condition code def, e.g. EFLAGS, that is</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">  /// not marked dead.</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a3b6c6dbd22e08b9d63503932a637b0fe">hasLiveCondCodeDef</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">  /// getGlobalBaseReg - Return a virtual register initialized with the</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">  /// the global base register value. Output instructions required to</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">  /// initialize the register in the function entry block, if necessary.</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a22361ec9d8730e3f4b55ca39260e47f0">getGlobalBaseReg</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160; </div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  std::pair&lt;uint16_t, uint16_t&gt;</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <a class="code" href="classllvm_1_1X86InstrInfo.html#ac94862da33ca9821ea2321bf87645526">getExecutionDomain</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160; </div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="classllvm_1_1X86InstrInfo.html#aebdbc4870afe5ec3f03acd91e0ce4aa8">getExecutionDomainCustom</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160; </div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#aa391568da257769298bd1a405148c5bb">setExecutionDomain</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="CorrelatedValuePropagation_8cpp.html#aad75d6f4f14a7b791076c6785aa59be4">Domain</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160; </div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ab54b3f7d3fa59aeeb9c5c46e44ee0163">setExecutionDomainCustom</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="CorrelatedValuePropagation_8cpp.html#aad75d6f4f14a7b791076c6785aa59be4">Domain</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160; </div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordtype">unsigned</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <a class="code" href="classllvm_1_1X86InstrInfo.html#af94193776566ea8e90fc662cb038b0a1">getPartialRegUpdateClearance</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNum,</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ad526a98b9842792511d37f5499693349">getUndefRegClearance</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNum,</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ad8756402b6bd331b493dc7c0b3efd984">breakPartialRegDependency</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNum,</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160; </div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1X86InstrInfo.html#a7cfc0ecfec922ebf19bd023f3b675604">foldMemoryOperandImpl</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                                      <span class="keywordtype">unsigned</span> OpNum,</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                                      <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> MOs,</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt,</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                                      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a>, <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment,</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                                      <span class="keywordtype">bool</span> AllowCommute) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160; </div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#aec70b28b64b3aa57dc8cc1820113bc15">isHighLatencyDef</a>(<span class="keywordtype">int</span> opc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160; </div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ae6d780628c548ae14b087f4cc6b816be">hasHighOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel,</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;                             <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160; </div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#aabab361a12dcd365c09953e8fdae66cc">  497</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#aabab361a12dcd365c09953e8fdae66cc">useMachineCombiner</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160; </div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a11888db1b554aaa7ba9ef88752f6a66d">isAssociativeAndCommutative</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160; </div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#acf735f22db2a6cb417e73392e0934bb1">hasReassociableOperands</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160; </div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ac671c3b34aac49144d2688fd6ed160bc">setSpecialOperandAttr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI1, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI2,</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                             <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI1,</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                             <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">  /// analyzeCompare - For a comparison instruction, return the source registers</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">  /// in SrcReg and SrcReg2 if having two register operands, and the value it</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">  /// compares against in CmpValue. Return true if the comparison instruction</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">  /// can be analyzed.</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a47192afe6f21dc52895c2f1a83ef39d5">analyzeCompare</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg,</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                      <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg2, <span class="keywordtype">int</span> &amp;CmpMask,</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                      <span class="keywordtype">int</span> &amp;CmpValue) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">  /// optimizeCompareInstr - Check if there exists an earlier instruction that</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">  /// operates on the same source operands and sets flags in the same way as</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">  /// Compare; remove Compare if possible.</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a5d31764f67c3b472dac20f80e96126a9">optimizeCompareInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;                            <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg2, <span class="keywordtype">int</span> CmpMask, <span class="keywordtype">int</span> CmpValue,</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">  /// optimizeLoadInstr - Try to remove the load by folding it to a register</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">  /// operand at the use. We fold the load instructions if and only if the</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">  /// def and use are in the same BB. We only look at one load and see</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">  /// whether it can be folded into MI. FoldAsLoadDefReg is the virtual register</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">  /// defined by the load we are trying to fold. DefMI returns the machine</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">  /// instruction that defines FoldAsLoadDefReg, and the function returns</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">  /// the machine instruction generated due to folding.</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1X86InstrInfo.html#afbc1088fd64459bec1157940aa59eb69">optimizeLoadInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                                  <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;FoldAsLoadDefReg,</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                                  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160; </div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <a class="code" href="classllvm_1_1X86InstrInfo.html#a5b2d40eb1da9c585ca08c3e61fc44728">decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160; </div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <a class="code" href="classllvm_1_1X86InstrInfo.html#ab3c0d813d20fa6c4d57db5317cc70449">getSerializableDirectMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160; </div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> <a class="code" href="classllvm_1_1X86InstrInfo.html#ad950ab3614fe5133202f89da02dc2220">getOutliningCandidateInfo</a>(</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;      std::vector&lt;outliner::Candidate&gt; &amp;RepeatedSequenceLocs) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160; </div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a377e3edcd6fff2b8154c0b78e64f09e7">isFunctionSafeToOutlineFrom</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                                   <span class="keywordtype">bool</span> OutlineFromLinkOnceODRs) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160; </div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <a class="code" href="classllvm_1_1X86InstrInfo.html#aeaf2a63cb45a1dc4b5c788e057354ffa">getOutliningType</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MIT, <span class="keywordtype">unsigned</span> Flags) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160; </div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#aecce6c4ade64d8c1cda4d66a35f74aa4">buildOutlinedFrame</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;                          <span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;OF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160; </div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <a class="code" href="classllvm_1_1X86InstrInfo.html#a572252cd0c7aa3beaa6fe0b1527ce18a">insertOutlinedCall</a>(<a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;It, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                     <span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160; </div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="X86InstrInfo_8h.html#ae3a5564e9b47164e48b07656ac0e2098">  558</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HELPER_DECLS</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#include &quot;X86GenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160; </div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a596d3b23b10cdb15b77139b1ac500f98">  561</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a596d3b23b10cdb15b77139b1ac500f98">hasLockPrefix</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a15cbb72b959838d6e0f002ce58bc4bb2a7d42cf62fdc04de0252fec0978ca907c">X86II::LOCK</a>;</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  }</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160; </div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;ParamLoadedValue&gt;</a> <a class="code" href="classllvm_1_1X86InstrInfo.html#abe100fd3252fd692e010169ff89303e9">describeLoadedValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                                                 <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160; </div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">  /// Commutes the operands in the given instruction by changing the operands</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">  /// order and/or changing the instruction&#39;s opcode and/or the immediate value</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">  /// operand.</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">  /// The arguments &#39;CommuteOpIdx1&#39; and &#39;CommuteOpIdx2&#39; specify the operands</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">  /// to be commuted.</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">  /// Do not call this method for a non-commutable instruction or</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">  /// non-commutable operands.</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">  /// Even though the instruction is commutable, the method may still</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">  /// fail to commute the operands, null pointer is returned in such cases.</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1X86InstrInfo.html#a36ea25402e8a11de5c94bfeb152ea063">commuteInstructionImpl</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> NewMI,</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                                       <span class="keywordtype">unsigned</span> CommuteOpIdx1,</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;                                       <span class="keywordtype">unsigned</span> CommuteOpIdx2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">  /// If the specific machine instruction is a instruction that moves/copies</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">  /// value from one register to another register return destination and source</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">  /// registers as machine operands.</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;DestSourcePair&gt;</a></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <a class="code" href="classllvm_1_1X86InstrInfo.html#a053f70c6f37604da3536209e2b86a05c">isCopyInstrImpl</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160; </div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">  /// This is a helper for convertToThreeAddress for 8 and 16-bit instructions.</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">  /// We use 32-bit LEA to form 3-address code by promoting to a 32-bit</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">  /// super-register and then truncating back down to a 8/16-bit sub-register.</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *convertToThreeAddressWithLEA(<span class="keywordtype">unsigned</span> MIOpc,</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;                                             <a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::iterator</a> &amp;MFI,</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                                             <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                                             <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV,</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                                             <span class="keywordtype">bool</span> Is8BitOp) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">  /// Handles memory folding for special case instructions, for instance those</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">  /// requiring custom manipulation of the address.</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *foldMemoryOperandCustom(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;                                        <span class="keywordtype">unsigned</span> OpNum,</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;                                        <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> MOs,</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;                                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt,</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                                        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a>, <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">  /// isFrameOperand - Return true and the FrameIndex if the specified</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">  /// operand and follow operands form a reference to the stack frame.</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> isFrameOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;                      <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">  /// Returns true iff the routine could find two commutable operands in the</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">  /// given machine instruction with 3 vector inputs.</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">  /// The &#39;SrcOpIdx1&#39; and &#39;SrcOpIdx2&#39; are INPUT and OUTPUT arguments. Their</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">  /// input values can be re-defined in this method only if the input values</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">  /// are not pre-defined, which is designated by the special value</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">  /// &#39;CommuteAnyOperandIndex&#39; assigned to it.</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">  /// If both of indices are pre-defined and refer to some operands, then the</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">  /// method simply returns true if the corresponding operands are commutable</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">  /// and returns false otherwise.</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">  /// For example, calling this method this way:</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">  ///     unsigned Op1 = 1, Op2 = CommuteAnyOperandIndex;</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">  ///     findThreeSrcCommutedOpIndices(MI, Op1, Op2);</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">  /// can be interpreted as a query asking to find an operand that would be</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">  /// commutable with the operand#1.</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">  /// If IsIntrinsic is set, operand 1 will be ignored for commuting.</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> findThreeSrcCommutedOpIndices(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;                                     <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1,</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;                                     <span class="keywordtype">unsigned</span> &amp;SrcOpIdx2,</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;                                     <span class="keywordtype">bool</span> IsIntrinsic = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;};</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; </div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;} <span class="comment">// namespace llvm</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160; </div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1Check_html_a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396"><div class="ttname"><a href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">llvm::Check::Size</a></div><div class="ttdeci">@ Size</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8h_source.html#l00074">FileCheck.h:73</a></div></div>
<div class="ttc" id="aX86InstrFMA3Info_8h_html"><div class="ttname"><a href="X86InstrFMA3Info_8h.html">X86InstrFMA3Info.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84abc06b946fa50ffaa09a13fdd648b4dbb"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84abc06b946fa50ffaa09a13fdd648b4dbb">llvm::X86II::MO_TLVP</a></div><div class="ttdeci">@ MO_TLVP</div><div class="ttdoc">MO_TLVP - On a symbol operand this indicates that the immediate is some TLS offset.</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00548">X86BaseInfo.h:548</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a67e336d92dced7f5d76b7c82c0df184b"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a67e336d92dced7f5d76b7c82c0df184b">llvm::X86II::MO_DARWIN_NONLAZY</a></div><div class="ttdeci">@ MO_DARWIN_NONLAZY</div><div class="ttdoc">MO_DARWIN_NONLAZY - On a symbol operand &quot;FOO&quot;, this indicates that the reference is actually to the &quot;...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00537">X86BaseInfo.h:537</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a5b2d40eb1da9c585ca08c3e61fc44728"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a5b2d40eb1da9c585ca08c3e61fc44728">llvm::X86InstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l08657">X86InstrInfo.cpp:8657</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_ad4539ba2bb699c968f710984d188246f"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ad4539ba2bb699c968f710984d188246f">llvm::X86InstrInfo::isDataInvariant</a></div><div class="ttdeci">static bool isDataInvariant(MachineInstr &amp;MI)</div><div class="ttdoc">Returns true if the instruction has no behavior (specified or otherwise) that is based on the value o...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00138">X86InstrInfo.cpp:138</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00102">IRTranslator.cpp:102</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">---------------------— PointerInfo ------------------------------------—</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01566">MachineSink.cpp:1566</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a2614cbac72424860cd741485ef972ab6"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a2614cbac72424860cd741485ef972ab6">llvm::X86InstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03198">X86InstrInfo.cpp:3198</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00102">AArch64ExpandPseudoInsts.cpp:102</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a0ac990e2b3f7973d16c33555e9adf9aea4752d20baac7b6876b6cc5c7d46a29a9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0ac990e2b3f7973d16c33555e9adf9aea4752d20baac7b6876b6cc5c7d46a29a9">llvm::MachineInstr::TAsmComments</a></div><div class="ttdeci">@ TAsmComments</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00078">MachineInstr.h:77</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78b"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">llvm::CmpInst::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">This enumeration lists the possible predicates for CmpInst subclasses.</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00720">InstrTypes.h:720</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">llvm::TargetInstrInfo::MachineBranchPredicate</a></div><div class="ttdoc">Represents a predicate at the MachineFunction level.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00638">TargetInstrInfo.h:638</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_ac6417d5ffb5083fa98bcae081c2c75aa"><div class="ttname"><a href="namespacellvm_1_1X86.html#ac6417d5ffb5083fa98bcae081c2c75aa">llvm::X86::AsmComments</a></div><div class="ttdeci">AsmComments</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00031">X86InstrInfo.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a6368ef2530729128fc2510ed5a2c3f04"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a6368ef2530729128fc2510ed5a2c3f04">llvm::X86InstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00880">X86InstrInfo.cpp:880</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a4d98443fd30b525106fef2ec68109579"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a4d98443fd30b525106fef2ec68109579">llvm::X86InstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00914">X86InstrInfo.cpp:914</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_aec70b28b64b3aa57dc8cc1820113bc15"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#aec70b28b64b3aa57dc8cc1820113bc15">llvm::X86InstrInfo::isHighLatencyDef</a></div><div class="ttdeci">bool isHighLatencyDef(int opc) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l07786">X86InstrInfo.cpp:7786</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86Subtarget_html"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html">llvm::X86Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00052">X86Subtarget.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a5632e7a44ad0718cc7aa18efba078991a93474770cf1401679ba37e1833632e58"><div class="ttname"><a href="namespacellvm_1_1X86.html#a5632e7a44ad0718cc7aa18efba078991a93474770cf1401679ba37e1833632e58">llvm::X86::AddrDisp</a></div><div class="ttdeci">@ AddrDisp</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00035">X86BaseInfo.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_ab3c0d813d20fa6c4d57db5317cc70449"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ab3c0d813d20fa6c4d57db5317cc70449">llvm::X86InstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l08662">X86InstrInfo.cpp:8662</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00455">SelectionDAGNodes.h:455</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a11888db1b554aaa7ba9ef88752f6a66d"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a11888db1b554aaa7ba9ef88752f6a66d">llvm::X86InstrInfo::isAssociativeAndCommutative</a></div><div class="ttdeci">bool isAssociativeAndCommutative(const MachineInstr &amp;Inst) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l08129">X86InstrInfo.cpp:8129</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_acf735f22db2a6cb417e73392e0934bb1"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#acf735f22db2a6cb417e73392e0934bb1">llvm::X86InstrInfo::hasReassociableOperands</a></div><div class="ttdeci">bool hasReassociableOperands(const MachineInstr &amp;Inst, const MachineBasicBlock *MBB) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l08105">X86InstrInfo.cpp:8105</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00231">TargetRegisterInfo.h:231</a></div></div>
<div class="ttc" id="anamespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">llvm::outliner::InstrType</a></div><div class="ttdeci">InstrType</div><div class="ttdoc">Represents how an instruction should be mapped by the outliner.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00034">MachineOutliner.h:34</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_aebdbc4870afe5ec3f03acd91e0ce4aa8"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#aebdbc4870afe5ec3f03acd91e0ce4aa8">llvm::X86InstrInfo::getExecutionDomainCustom</a></div><div class="ttdeci">uint16_t getExecutionDomainCustom(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l07458">X86InstrInfo.cpp:7458</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a4125ec9a2f3c7f1e555fa0bd28e20f3d"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a4125ec9a2f3c7f1e555fa0bd28e20f3d">llvm::X86InstrInfo::getMemOperandsWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandsWithOffsetWidth(const MachineInstr &amp;LdSt, SmallVectorImpl&lt; const MachineOperand * &gt; &amp;BaseOps, int64_t &amp;Offset, bool &amp;OffsetIsScalable, unsigned &amp;Width, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03787">X86InstrInfo.cpp:3787</a></div></div>
<div class="ttc" id="aclassllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional</a></div><div class="ttdef"><b>Definition:</b> <a href="Optional_8h_source.html#l00238">Optional.h:238</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a5632e7a44ad0718cc7aa18efba078991ac4169d78e1c6de9b189f31b90f1c2691"><div class="ttname"><a href="namespacellvm_1_1X86.html#a5632e7a44ad0718cc7aa18efba078991ac4169d78e1c6de9b189f31b90f1c2691">llvm::X86::AddrNumOperands</a></div><div class="ttdeci">@ AddrNumOperands</div><div class="ttdoc">AddrNumOperands - Total number of operands in a memory reference.</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00042">X86BaseInfo.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a6aebc34b52d6a52c5a08dd457716115c"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a6aebc34b52d6a52c5a08dd457716115c">llvm::X86InstrInfo::getNop</a></div><div class="ttdeci">MCInst getNop() const override</div><div class="ttdoc">Return the noop instruction to use for a noop.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l07780">X86InstrInfo.cpp:7780</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a250e66aa31a03567cc345ca1bc463b8c"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a></div><div class="ttdeci">uint64_t Offset</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00081">ELFObjHandler.cpp:81</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a34662990aab5992b0b1ee00a4dd4ad34"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a34662990aab5992b0b1ee00a4dd4ad34">llvm::X86InstrInfo::isDataInvariantLoad</a></div><div class="ttdeci">static bool isDataInvariantLoad(MachineInstr &amp;MI)</div><div class="ttdoc">Returns true if the instruction has no behavior (specified or otherwise) that is based on the value l...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00433">X86InstrInfo.cpp:433</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a0f2b2ef8f4560ffd46c7966e8315142f"><div class="ttname"><a href="namespacellvm_1_1X86.html#a0f2b2ef8f4560ffd46c7966e8315142f">llvm::X86::getCondFromBranch</a></div><div class="ttdeci">CondCode getCondFromBranch(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02725">X86InstrInfo.cpp:2725</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a2da9f36c923f6d843b1bc13c35b75c16"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a2da9f36c923f6d843b1bc13c35b75c16">llvm::X86InstrInfo::isStoreToStackSlotPostFE</a></div><div class="ttdeci">unsigned isStoreToStackSlotPostFE(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdoc">isStoreToStackSlotPostFE - Check for post-frame ptr elimination stack locations as well.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00930">X86InstrInfo.cpp:930</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_af39f85bc7795ab54bd45481cb6fbd7ef"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#af39f85bc7795ab54bd45481cb6fbd7ef">llvm::X86InstrInfo::getFMA3OpcodeToCommuteOperands</a></div><div class="ttdeci">unsigned getFMA3OpcodeToCommuteOperands(const MachineInstr &amp;MI, unsigned SrcOpIdx1, unsigned SrcOpIdx2, const X86InstrFMA3Group &amp;FMA3Group) const</div><div class="ttdoc">Returns an adjusted FMA opcode that must be used in FMA instruction that performs the same computatio...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l01841">X86InstrInfo.cpp:1841</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2e"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">llvm::X86::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00080">X86BaseInfo.h:80</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1OutlinedFunction_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1OutlinedFunction.html">llvm::outliner::OutlinedFunction</a></div><div class="ttdoc">The information necessary to create an outlined function for some class of candidate.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00164">MachineOutliner.h:164</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a23bf757b117faacb20d4521a6ab42e51"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a23bf757b117faacb20d4521a6ab42e51">llvm::X86II::MO_GOTOFF</a></div><div class="ttdeci">@ MO_GOTOFF</div><div class="ttdoc">MO_GOTOFF - On a symbol operand this indicates that the immediate is the offset to the location of th...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00434">X86BaseInfo.h:434</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01567">MachineSink.cpp:1567</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab0a66bc2b3ab29a67123bb33aabe4d23"><div class="ttname"><a href="namespacellvm.html#ab0a66bc2b3ab29a67123bb33aabe4d23">llvm::isLeaMem</a></div><div class="ttdeci">static bool isLeaMem(const MachineInstr &amp;MI, unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00110">X86InstrInfo.h:110</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_aa640b399dea5c08e52b71c3a2736d61c"><div class="ttname"><a href="namespacellvm_1_1X86.html#aa640b399dea5c08e52b71c3a2736d61c">llvm::X86::getSwappedVPCMPImm</a></div><div class="ttdeci">unsigned getSwappedVPCMPImm(unsigned Imm)</div><div class="ttdoc">Get the VPCMP immediate if the opcodes are swapped.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02870">X86InstrInfo.cpp:2870</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a755fb78188a206380ebf96d5211b1696"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a755fb78188a206380ebf96d5211b1696">llvm::X86InstrInfo::unfoldMemoryOperand</a></div><div class="ttdeci">bool unfoldMemoryOperand(MachineFunction &amp;MF, MachineInstr &amp;MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt; MachineInstr * &gt; &amp;NewMIs) const override</div><div class="ttdoc">unfoldMemoryOperand - Separate a single instruction which folded a load or a store or a load and a st...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06307">X86InstrInfo.cpp:6307</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a9763861fde2dabda42072fbf46424e4c"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a9763861fde2dabda42072fbf46424e4c">llvm::X86II::MO_GOT</a></div><div class="ttdeci">@ MO_GOT</div><div class="ttdoc">MO_GOT - On a symbol operand this indicates that the immediate is the offset to the GOT entry for the...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00427">X86BaseInfo.h:427</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a377e3edcd6fff2b8154c0b78e64f09e7"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a377e3edcd6fff2b8154c0b78e64f09e7">llvm::X86InstrInfo::isFunctionSafeToOutlineFrom</a></div><div class="ttdeci">bool isFunctionSafeToOutlineFrom(MachineFunction &amp;MF, bool OutlineFromLinkOnceODRs) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l09013">X86InstrInfo.cpp:9013</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_aff28d9a4811f627c5254a305f36b55cd"><div class="ttname"><a href="namespacellvm_1_1X86.html#aff28d9a4811f627c5254a305f36b55cd">llvm::X86::getCondFromCMov</a></div><div class="ttdeci">CondCode getCondFromCMov(const MachineInstr &amp;MI)</div><div class="ttdoc">Return condition code of a CMov opcode.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02745">X86InstrInfo.cpp:2745</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a0b3591e2a20de8234495e77aa709e7e8"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a0b3591e2a20de8234495e77aa709e7e8">llvm::X86InstrInfo::convertToThreeAddress</a></div><div class="ttdeci">MachineInstr * convertToThreeAddress(MachineFunction::iterator &amp;MFI, MachineInstr &amp;MI, LiveVariables *LV) const override</div><div class="ttdoc">convertToThreeAddress - This method must be implemented by targets that set the M_CONVERTIBLE_TO_3_AD...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l01377">X86InstrInfo.cpp:1377</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a59da9a9089b55f8b8353fda32a609457"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a59da9a9089b55f8b8353fda32a609457">llvm::X86II::MO_COFFSTUB</a></div><div class="ttdeci">@ MO_COFFSTUB</div><div class="ttdoc">MO_COFFSTUB - On a symbol operand &quot;FOO&quot;, this indicates that the reference is actually to the &quot;....</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00570">X86BaseInfo.h:570</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_ac6417d5ffb5083fa98bcae081c2c75aaa8bd2d6952c01be113164446873c84c66"><div class="ttname"><a href="namespacellvm_1_1X86.html#ac6417d5ffb5083fa98bcae081c2c75aaa8bd2d6952c01be113164446873c84c66">llvm::X86::AC_EVEX_2_VEX</a></div><div class="ttdeci">@ AC_EVEX_2_VEX</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00034">X86InstrInfo.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_acae9d8928bb20f31f8c38ad023283e44"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#acae9d8928bb20f31f8c38ad023283e44">llvm::X86InstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">bool isCoalescableExtInstr(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;DstReg, unsigned &amp;SubIdx) const override</div><div class="ttdoc">isCoalescableExtInstr - Return true if the instruction is a &quot;coalescable&quot; extension instruction.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00090">X86InstrInfo.cpp:90</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00216">SelectionDAG.h:216</a></div></div>
<div class="ttc" id="aclassllvm_1_1AAResults_html"><div class="ttname"><a href="classllvm_1_1AAResults.html">llvm::AAResults</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00456">AliasAnalysis.h:456</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a29c37970b1c079bbbc4515cb00e112fe"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a29c37970b1c079bbbc4515cb00e112fe">llvm::X86InstrInfo::insertSelect</a></div><div class="ttdeci">void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, Register DstReg, ArrayRef&lt; MachineOperand &gt; Cond, Register TrueReg, Register FalseReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03395">X86InstrInfo.cpp:3395</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_ac94862da33ca9821ea2321bf87645526"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ac94862da33ca9821ea2321bf87645526">llvm::X86InstrInfo::getExecutionDomain</a></div><div class="ttdeci">std::pair&lt; uint16_t, uint16_t &gt; getExecutionDomain(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l07689">X86InstrInfo.cpp:7689</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00537">MachineOperand.h:537</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A, *B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00086">README_ALTIVEC.txt:86</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a27b93518b1c96108cff8a9a58eb9e53a"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a27b93518b1c96108cff8a9a58eb9e53a">llvm::X86InstrInfo::canInsertSelect</a></div><div class="ttdeci">bool canInsertSelect(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, Register, Register, Register, int &amp;, int &amp;, int &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03358">X86InstrInfo.cpp:3358</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_ac94765076554779b2ae89b40d3a256c2"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ac94765076554779b2ae89b40d3a256c2">llvm::X86InstrInfo::setFrameAdjustment</a></div><div class="ttdeci">void setFrameAdjustment(MachineInstr &amp;I, int64_t V) const</div><div class="ttdoc">Sets the stack pointer adjustment made inside the frame made up by this instruction.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00162">X86InstrInfo.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_aa391568da257769298bd1a405148c5bb"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#aa391568da257769298bd1a405148c5bb">llvm::X86InstrInfo::setExecutionDomain</a></div><div class="ttdeci">void setExecutionDomain(MachineInstr &amp;MI, unsigned Domain) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l07729">X86InstrInfo.cpp:7729</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84ae39565b585476b7142228e439e80372e"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84ae39565b585476b7142228e439e80372e">llvm::X86II::MO_GOTPCREL</a></div><div class="ttdeci">@ MO_GOTPCREL</div><div class="ttdoc">MO_GOTPCREL - On a symbol operand this indicates that the immediate is offset to the GOT entry for th...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00442">X86BaseInfo.h:442</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_aa4843a98a8b18a9d745dfe2a882ccf3b"><div class="ttname"><a href="namespacellvm_1_1X86.html#aa4843a98a8b18a9d745dfe2a882ccf3b">llvm::X86::getCondFromSETCC</a></div><div class="ttdeci">CondCode getCondFromSETCC(const MachineInstr &amp;MI)</div><div class="ttdoc">Return condition code of a SETCC opcode.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02735">X86InstrInfo.cpp:2735</a></div></div>
<div class="ttc" id="aclassX86GenInstrInfo_html"><div class="ttname"><a href="classX86GenInstrInfo.html">X86GenInstrInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00046">TargetRegisterInfo.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a8fcee8e11458a08892fc937a9f428966"><div class="ttname"><a href="namespacellvm_1_1X86.html#a8fcee8e11458a08892fc937a9f428966">llvm::X86::getVPCMPImmForCond</a></div><div class="ttdeci">unsigned getVPCMPImmForCond(ISD::CondCode CC)</div><div class="ttdoc">Get the VPCMP immediate for the given condition.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02853">X86InstrInfo.cpp:2853</a></div></div>
<div class="ttc" id="aCorrelatedValuePropagation_8cpp_html_aad75d6f4f14a7b791076c6785aa59be4"><div class="ttname"><a href="CorrelatedValuePropagation_8cpp.html#aad75d6f4f14a7b791076c6785aa59be4">Domain</a></div><div class="ttdeci">Domain</div><div class="ttdef"><b>Definition:</b> <a href="CorrelatedValuePropagation_8cpp_source.html#l00660">CorrelatedValuePropagation.cpp:660</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a3b6c6dbd22e08b9d63503932a637b0fe"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a3b6c6dbd22e08b9d63503932a637b0fe">llvm::X86InstrInfo::hasLiveCondCodeDef</a></div><div class="ttdeci">bool hasLiveCondCodeDef(MachineInstr &amp;MI) const</div><div class="ttdoc">True if MI has a condition code def, e.g.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l01158">X86InstrInfo.cpp:1158</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_af0257906f462ffadf000fbdcdd4ecabd"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#af0257906f462ffadf000fbdcdd4ecabd">llvm::X86InstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03276">X86InstrInfo.cpp:3276</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a30af1b275ba200a0978e0842803e30ec"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a30af1b275ba200a0978e0842803e30ec">llvm::X86InstrInfo::isReallyTriviallyReMaterializable</a></div><div class="ttdeci">bool isReallyTriviallyReMaterializable(const MachineInstr &amp;MI, AAResults *AA) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00966">X86InstrInfo.cpp:966</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a654d8db751a92fed6c83508010b3de64"><div class="ttname"><a href="namespacellvm_1_1X86.html#a654d8db751a92fed6c83508010b3de64">llvm::X86::getSwappedVPCOMImm</a></div><div class="ttdeci">unsigned getSwappedVPCOMImm(unsigned Imm)</div><div class="ttdoc">Get the VPCOM immediate if the opcodes are swapped.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02888">X86InstrInfo.cpp:2888</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a4da6ce26c64d4eaea82afb6f37f4125a"><div class="ttname"><a href="namespacellvm_1_1X86.html#a4da6ce26c64d4eaea82afb6f37f4125a">llvm::X86::getSwappedVCMPImm</a></div><div class="ttdeci">unsigned getSwappedVCMPImm(unsigned Imm)</div><div class="ttdoc">Get the VCMP immediate if the opcodes are swapped.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02906">X86InstrInfo.cpp:2906</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a5632e7a44ad0718cc7aa18efba078991a353f20f0404222671129b3d31f7ffc7b"><div class="ttname"><a href="namespacellvm_1_1X86.html#a5632e7a44ad0718cc7aa18efba078991a353f20f0404222671129b3d31f7ffc7b">llvm::X86::AddrScaleAmt</a></div><div class="ttdeci">@ AddrScaleAmt</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00033">X86BaseInfo.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a46df4c3e322deb552f9c5bb760d96988"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a46df4c3e322deb552f9c5bb760d96988">llvm::X86InstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03844">X86InstrInfo.cpp:3844</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_abe100fd3252fd692e010169ff89303e9"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#abe100fd3252fd692e010169ff89303e9">llvm::X86InstrInfo::describeLoadedValue</a></div><div class="ttdeci">Optional&lt; ParamLoadedValue &gt; describeLoadedValue(const MachineInstr &amp;MI, Register Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l08468">X86InstrInfo.cpp:8468</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_af4af3417d2f18e72f3b26416f7c4997c"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#af4af3417d2f18e72f3b26416f7c4997c">llvm::X86InstrInfo::preservesZeroValueInReg</a></div><div class="ttdeci">bool preservesZeroValueInReg(const MachineInstr *MI, const Register NullValueReg, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03759">X86InstrInfo.cpp:3759</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a572252cd0c7aa3beaa6fe0b1527ce18a"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a572252cd0c7aa3beaa6fe0b1527ce18a">llvm::X86InstrInfo::insertOutlinedCall</a></div><div class="ttdeci">MachineBasicBlock::iterator insertOutlinedCall(Module &amp;M, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF, const outliner::Candidate &amp;C) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l09110">X86InstrInfo.cpp:9110</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1X86InstrFMA3Group_html"><div class="ttname"><a href="structllvm_1_1X86InstrFMA3Group.html">llvm::X86InstrFMA3Group</a></div><div class="ttdoc">This class is used to group {132, 213, 231} forms of FMA opcodes together.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFMA3Info_8h_source.html#l00024">X86InstrFMA3Info.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a3b65c0bf6477dffcdeba0d231795e645"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a3b65c0bf6477dffcdeba0d231795e645">llvm::X86InstrInfo::hasCommutePreference</a></div><div class="ttdeci">bool hasCommutePreference(MachineInstr &amp;MI, bool &amp;Commute) const override</div><div class="ttdoc">Returns true if we have preference on the operands order in MI, the commute decision is returned in C...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02690">X86InstrInfo.cpp:2690</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_ad8756402b6bd331b493dc7c0b3efd984"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ad8756402b6bd331b493dc7c0b3efd984">llvm::X86InstrInfo::breakPartialRegDependency</a></div><div class="ttdeci">void breakPartialRegDependency(MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l05299">X86InstrInfo.cpp:5299</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00095">MachineBasicBlock.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a2c3415ef8f310c64d20ff8772825e0b5"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a2c3415ef8f310c64d20ff8772825e0b5">llvm::X86InstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">bool findCommutedOpIndices(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const override</div><div class="ttdoc">Returns true iff the routine could find two commutable operands in the given machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02462">X86InstrInfo.cpp:2462</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_ab54b3f7d3fa59aeeb9c5c46e44ee0163"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ab54b3f7d3fa59aeeb9c5c46e44ee0163">llvm::X86InstrInfo::setExecutionDomainCustom</a></div><div class="ttdeci">bool setExecutionDomainCustom(MachineInstr &amp;MI, unsigned Domain) const</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l07556">X86InstrInfo.cpp:7556</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_ab1f5181c16c1e183fdccc4f4552ba887"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ab1f5181c16c1e183fdccc4f4552ba887">llvm::X86InstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03299">X86InstrInfo.cpp:3299</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a5632e7a44ad0718cc7aa18efba078991a319f0e99a1ac9396659683d2638d4f45"><div class="ttname"><a href="namespacellvm_1_1X86.html#a5632e7a44ad0718cc7aa18efba078991a319f0e99a1ac9396659683d2638d4f45">llvm::X86::AddrBaseReg</a></div><div class="ttdeci">@ AddrBaseReg</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00032">X86BaseInfo.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_ae72eac92efac9eb39757874451949d8f"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ae72eac92efac9eb39757874451949d8f">llvm::X86InstrInfo::isSafeToMoveRegClassDefs</a></div><div class="ttdeci">bool isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const override</div><div class="ttdoc">isSafeToMoveRegClassDefs - Return true if it's safe to move a machine instruction that defines the sp...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06869">X86InstrInfo.cpp:6870</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a596d3b23b10cdb15b77139b1ac500f98"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a596d3b23b10cdb15b77139b1ac500f98">llvm::X86InstrInfo::hasLockPrefix</a></div><div class="ttdeci">static bool hasLockPrefix(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00561">X86InstrInfo.h:561</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">llvm::PPC::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">Predicate - These are &quot;(BI &lt;&lt; 5) | BO&quot; for various predicates.</div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00026">PPCPredicates.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a954d49c8741a7d74c34288593f9bd164"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a954d49c8741a7d74c34288593f9bd164">llvm::X86InstrInfo::isUnconditionalTailCall</a></div><div class="ttdeci">bool isUnconditionalTailCall(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02922">X86InstrInfo.cpp:2922</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a4ce2d9504cacb290d7ff8ac3bfdab373"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a4ce2d9504cacb290d7ff8ac3bfdab373">llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE</a></div><div class="ttdeci">@ MO_DARWIN_NONLAZY_PIC_BASE</div><div class="ttdoc">MO_DARWIN_NONLAZY_PIC_BASE - On a symbol operand &quot;FOO&quot;, this indicates that the reference is actually...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00542">X86BaseInfo.h:542</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00031">TargetSchedule.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_html_a029305779c4671cfa47263aae5ed18cc"><div class="ttname"><a href="namespacellvm.html#a029305779c4671cfa47263aae5ed18cc">llvm::isGlobalStubReference</a></div><div class="ttdeci">static bool isGlobalStubReference(unsigned char TargetFlag)</div><div class="ttdoc">isGlobalStubReference - Return true if the specified TargetFlag operand is a reference to a stub for ...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00075">X86InstrInfo.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a5ba48cabad5945f96c69984f907e4fa0"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a5ba48cabad5945f96c69984f907e4fa0">llvm::X86InstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04723">X86InstrInfo.cpp:4723</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a053f70c6f37604da3536209e2b86a05c"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a053f70c6f37604da3536209e2b86a05c">llvm::X86InstrInfo::isCopyInstrImpl</a></div><div class="ttdeci">Optional&lt; DestSourcePair &gt; isCopyInstrImpl(const MachineInstr &amp;MI) const override</div><div class="ttdoc">If the specific machine instruction is a instruction that moves/copies value from one register to ano...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03580">X86InstrInfo.cpp:3580</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84adca1e9b1551356bed7c8ef8cb0f1c471"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84adca1e9b1551356bed7c8ef8cb0f1c471">llvm::X86II::MO_PIC_BASE_OFFSET</a></div><div class="ttdeci">@ MO_PIC_BASE_OFFSET</div><div class="ttdoc">MO_PIC_BASE_OFFSET - On a symbol operand this indicates that the immediate should get the value of th...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00420">X86BaseInfo.h:420</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_aeaf2a63cb45a1dc4b5c788e057354ffa"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#aeaf2a63cb45a1dc4b5c788e057354ffa">llvm::X86InstrInfo::getOutliningType</a></div><div class="ttdeci">outliner::InstrType getOutliningType(MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l09036">X86InstrInfo.cpp:9036</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a2d2ea6e61626afee21fc7752c9affa05"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a2d2ea6e61626afee21fc7752c9affa05">llvm::X86InstrInfo::areLoadsFromSameBasePtr</a></div><div class="ttdeci">bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) const override</div><div class="ttdoc">areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to determine if two loads are lo...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06602">X86InstrInfo.cpp:6602</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a5632e7a44ad0718cc7aa18efba078991a8fed367c46e025e4269e9725a94391b6"><div class="ttname"><a href="namespacellvm_1_1X86.html#a5632e7a44ad0718cc7aa18efba078991a8fed367c46e025e4269e9725a94391b6">llvm::X86::AddrSegmentReg</a></div><div class="ttdeci">@ AddrSegmentReg</div><div class="ttdoc">AddrSegmentReg - The operand # of the segment in the memory operand.</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00038">X86BaseInfo.h:38</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1Candidate_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html">llvm::outliner::Candidate</a></div><div class="ttdoc">An individual sequence of instructions to be replaced with a call to an outlined function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00038">MachineOutliner.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a0a2f7f58e13ef845dec03afe1e85e64d"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a0a2f7f58e13ef845dec03afe1e85e64d">llvm::X86InstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03494">X86InstrInfo.cpp:3494</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00059">MD5.cpp:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_afb6d1522ec56908e740d5382cbc8a964"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#afb6d1522ec56908e740d5382cbc8a964">llvm::X86InstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03876">X86InstrInfo.cpp:3876</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_ad304b10479d6791deee8ad1b157fb37f"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ad304b10479d6791deee8ad1b157fb37f">llvm::X86InstrInfo::analyzeBranchPredicate</a></div><div class="ttdeci">bool analyzeBranchPredicate(MachineBasicBlock &amp;MBB, TargetInstrInfo::MachineBranchPredicate &amp;MBP, bool AllowModify=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03207">X86InstrInfo.cpp:3207</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a5d31764f67c3b472dac20f80e96126a9"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a5d31764f67c3b472dac20f80e96126a9">llvm::X86InstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, Register SrcReg, Register SrcReg2, int CmpMask, int CmpValue, const MachineRegisterInfo *MRI) const override</div><div class="ttdoc">optimizeCompareInstr - Check if there exists an earlier instruction that operates on the same source ...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04191">X86InstrInfo.cpp:4191</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_ac671c3b34aac49144d2688fd6ed160bc"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ac671c3b34aac49144d2688fd6ed160bc">llvm::X86InstrInfo::setSpecialOperandAttr</a></div><div class="ttdeci">void setSpecialOperandAttr(MachineInstr &amp;OldMI1, MachineInstr &amp;OldMI2, MachineInstr &amp;NewMI1, MachineInstr &amp;NewMI2) const override</div><div class="ttdoc">This is an architecture-specific helper function of reassociateOps.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l08611">X86InstrInfo.cpp:8611</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">llvm::ISD::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdoc">ISD::CondCode enum - These are ordered carefully to make the bitfields below work out,...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01355">ISDOpcodes.h:1355</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8e3efa3451510c4dd3b0360251dd5128"><div class="ttname"><a href="namespacellvm.html#a8e3efa3451510c4dd3b0360251dd5128">llvm::isScale</a></div><div class="ttdeci">static bool isScale(const MachineOperand &amp;MO)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00105">X86InstrInfo.h:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a1349e02190639b9dd3c8563ab8cf7f8e"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a1349e02190639b9dd3c8563ab8cf7f8e">llvm::X86InstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</div><div class="ttdoc">isSchedulingBoundary - Overrides the isSchedulingBoundary from Codegen/TargetInstrInfo....</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06848">X86InstrInfo.cpp:6848</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a20d1f65e3dcb870550c1c8340fc7a286"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a20d1f65e3dcb870550c1c8340fc7a286">llvm::X86InstrInfo::replaceBranchWithTailCall</a></div><div class="ttdeci">void replaceBranchWithTailCall(MachineBasicBlock &amp;MBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, const MachineInstr &amp;TailCall) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02967">X86InstrInfo.cpp:2967</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00067">Module.h:67</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a5c06f5a972e8a78052103840a8c98a3f"><div class="ttname"><a href="namespacellvm_1_1X86.html#a5c06f5a972e8a78052103840a8c98a3f">llvm::X86::GetOppositeBranchCondition</a></div><div class="ttdeci">CondCode GetOppositeBranchCondition(CondCode CC)</div><div class="ttdoc">GetOppositeBranchCondition - Return the inverse of the specified cond, e.g.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02757">X86InstrInfo.cpp:2757</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a7cfc0ecfec922ebf19bd023f3b675604"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a7cfc0ecfec922ebf19bd023f3b675604">llvm::X86InstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</div><div class="ttdoc">foldMemoryOperand - If this target supports it, fold a load or store of the specified stack slot into...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l05743">X86InstrInfo.cpp:5743</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00230">MachineFunction.h:230</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00130">X86InstrInfo.h:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a309beb8965c250d431ee533049a0f7b9"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a309beb8965c250d431ee533049a0f7b9">llvm::X86InstrInfo::getAddrModeFromMemoryOp</a></div><div class="ttdeci">Optional&lt; ExtAddrMode &gt; getAddrModeFromMemoryOp(const MachineInstr &amp;MemI, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03721">X86InstrInfo.cpp:3721</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84ac7366ddd1a9010fa97b002cad95c3044"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84ac7366ddd1a9010fa97b002cad95c3044">llvm::X86II::MO_DLLIMPORT</a></div><div class="ttdeci">@ MO_DLLIMPORT</div><div class="ttdoc">MO_DLLIMPORT - On a symbol operand &quot;FOO&quot;, this indicates that the reference is actually to the &quot;__imp...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00532">X86BaseInfo.h:532</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_ad526a98b9842792511d37f5499693349"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ad526a98b9842792511d37f5499693349">llvm::X86InstrInfo::getUndefRegClearance</a></div><div class="ttdeci">unsigned getUndefRegClearance(const MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo *TRI) const override</div><div class="ttdoc">Inform the BreakFalseDeps pass how many idle instructions we would like before certain undef register...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l05289">X86InstrInfo.cpp:5289</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00043">ArrayRef.h:43</a></div></div>
<div class="ttc" id="aBasicBlockSections_8cpp_html_a5fd0741d696f28faf65b33f6c6af8fda"><div class="ttname"><a href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a></div><div class="ttdeci">SmallVector&lt; MachineOperand, 4 &gt; Cond</div><div class="ttdef"><b>Definition:</b> <a href="BasicBlockSections_8cpp_source.html#l00167">BasicBlockSections.cpp:167</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a411b83001c7fb0aa941c0f6daef18f05"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a411b83001c7fb0aa941c0f6daef18f05">llvm::X86InstrInfo::canMakeTailCallConditional</a></div><div class="ttdeci">bool canMakeTailCallConditional(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, const MachineInstr &amp;TailCall) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02936">X86InstrInfo.cpp:2936</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0a17fba293567ee7ac6bb0ff0843d9e4"><div class="ttname"><a href="namespacellvm.html#a0a17fba293567ee7ac6bb0ff0843d9e4">llvm::isGlobalRelativeToPICBase</a></div><div class="ttdeci">static bool isGlobalRelativeToPICBase(unsigned char TargetFlag)</div><div class="ttdoc">isGlobalRelativeToPICBase - Return true if the specified global value reference is relative to a 32-b...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00092">X86InstrInfo.h:92</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_ab6432ebba31ce9e456ad54b2b277d678"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ab6432ebba31ce9e456ad54b2b277d678">llvm::X86InstrInfo::getSPAdjust</a></div><div class="ttdeci">int getSPAdjust(const MachineInstr &amp;MI) const override</div><div class="ttdoc">getSPAdjust - This returns the stack pointer adjustment made by this instruction.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00623">X86InstrInfo.cpp:623</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86II_html_a15cbb72b959838d6e0f002ce58bc4bb2a7d42cf62fdc04de0252fec0978ca907c"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a15cbb72b959838d6e0f002ce58bc4bb2a7d42cf62fdc04de0252fec0978ca907c">llvm::X86II::LOCK</a></div><div class="ttdeci">@ LOCK</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00884">X86BaseInfo.h:884</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_af2a59eee92c1fd8725e4cdcdd2c52e97"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#af2a59eee92c1fd8725e4cdcdd2c52e97">llvm::X86InstrInfo::isLoadFromStackSlotPostFE</a></div><div class="ttdeci">unsigned isLoadFromStackSlotPostFE(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdoc">isLoadFromStackSlotPostFE - Check for post-frame ptr elimination stack locations as well.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00895">X86InstrInfo.cpp:895</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_af94193776566ea8e90fc662cb038b0a1"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#af94193776566ea8e90fc662cb038b0a1">llvm::X86InstrInfo::getPartialRegUpdateClearance</a></div><div class="ttdeci">unsigned getPartialRegUpdateClearance(const MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo *TRI) const override</div><div class="ttdoc">Inform the BreakFalseDeps pass how many idle instructions we would like before a partial register upd...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04982">X86InstrInfo.cpp:4982</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a166c01b8220e205da9138b331f7475ae"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">llvm::X86InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const X86RegisterInfo &amp; getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00149">X86InstrInfo.h:149</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_af696329e4903052f2b1a9990cea89f66"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#af696329e4903052f2b1a9990cea89f66">llvm::X86InstrInfo::classifyLEAReg</a></div><div class="ttdeci">bool classifyLEAReg(MachineInstr &amp;MI, const MachineOperand &amp;Src, unsigned LEAOpcode, bool AllowSP, Register &amp;NewSrc, bool &amp;isKill, MachineOperand &amp;ImplicitOp, LiveVariables *LV) const</div><div class="ttdoc">Given an operand within a MachineInstr, insert preceding code to put it into the right format for a p...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l01189">X86InstrInfo.cpp:1189</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a36ea25402e8a11de5c94bfeb152ea063"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a36ea25402e8a11de5c94bfeb152ea063">llvm::X86InstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned CommuteOpIdx1, unsigned CommuteOpIdx2) const override</div><div class="ttdoc">Commutes the operands in the given instruction by changing the operands order and/or changing the ins...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02011">X86InstrInfo.cpp:2011</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a5a4eef9d22e5039b95e52892c6656f95"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a5a4eef9d22e5039b95e52892c6656f95">llvm::X86InstrInfo::X86InstrInfo</a></div><div class="ttdeci">X86InstrInfo(X86Subtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00079">X86InstrInfo.cpp:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a47192afe6f21dc52895c2f1a83ef39d5"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a47192afe6f21dc52895c2f1a83ef39d5">llvm::X86InstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) const override</div><div class="ttdoc">analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2 if h...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03906">X86InstrInfo.cpp:3906</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba84922260d1582a0d4f6f0925cef648d7"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba84922260d1582a0d4f6f0925cef648d7">llvm::MipsISD::TailCall</a></div><div class="ttdeci">@ TailCall</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00065">MipsISelLowering.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a8c64e87ab3dd6ef5ea0c229712f1fd63"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a8c64e87ab3dd6ef5ea0c229712f1fd63">llvm::X86InstrInfo::getConstValDefinedInReg</a></div><div class="ttdeci">bool getConstValDefinedInReg(const MachineInstr &amp;MI, const Register Reg, int64_t &amp;ImmVal) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03747">X86InstrInfo.cpp:3747</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a220e5ab986bbeae53290cfb49f913fed"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a220e5ab986bbeae53290cfb49f913fed">llvm::X86InstrInfo::reMaterialize</a></div><div class="ttdeci">void reMaterialize(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register DestReg, unsigned SubIdx, const MachineInstr &amp;Orig, const TargetRegisterInfo &amp;TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l01125">X86InstrInfo.cpp:1125</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_ae41024903c1885994dd8cf8a878b0fef"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ae41024903c1885994dd8cf8a878b0fef">llvm::X86InstrInfo::getFrameAdjustment</a></div><div class="ttdeci">int64_t getFrameAdjustment(const MachineInstr &amp;I) const</div><div class="ttdoc">Returns the stack pointer adjustment that happens inside the frame setup..destroy sequence (e....</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00153">X86InstrInfo.h:153</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdeci">@ FrameIndex</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00080">ISDOpcodes.h:80</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_aabab361a12dcd365c09953e8fdae66cc"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#aabab361a12dcd365c09953e8fdae66cc">llvm::X86InstrInfo::useMachineCombiner</a></div><div class="ttdeci">bool useMachineCombiner() const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00497">X86InstrInfo.h:497</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_ad950ab3614fe5133202f89da02dc2220"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ad950ab3614fe5133202f89da02dc2220">llvm::X86InstrInfo::getOutliningCandidateInfo</a></div><div class="ttdeci">virtual outliner::OutlinedFunction getOutliningCandidateInfo(std::vector&lt; outliner::Candidate &gt; &amp;RepeatedSequenceLocs) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l08949">X86InstrInfo.cpp:8949</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a2bd8dfcca0e920d494a5d995bdb5001b"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a2bd8dfcca0e920d494a5d995bdb5001b">llvm::X86InstrInfo::getOpcodeAfterMemoryUnfold</a></div><div class="ttdeci">unsigned getOpcodeAfterMemoryUnfold(unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=nullptr) const override</div><div class="ttdoc">getOpcodeAfterMemoryUnfold - Returns the opcode of the would be new instruction after load / store ar...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06584">X86InstrInfo.cpp:6584</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_aecce6c4ade64d8c1cda4d66a35f74aa4"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#aecce6c4ade64d8c1cda4d66a35f74aa4">llvm::X86InstrInfo::buildOutlinedFrame</a></div><div class="ttdeci">void buildOutlinedFrame(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF, const outliner::OutlinedFunction &amp;OF) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l09095">X86InstrInfo.cpp:9095</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_ae7ff6ef44018306bc8ee929b12ae5590"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ae7ff6ef44018306bc8ee929b12ae5590">llvm::X86InstrInfo::isSubregFoldable</a></div><div class="ttdeci">bool isSubregFoldable() const override</div><div class="ttdoc">Check whether the target can fold a load that feeds a subreg operand (or a subreg operand that feeds ...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00375">X86InstrInfo.h:375</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a9d0e9be1df5eea2fce3507a03ec42c79"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a9d0e9be1df5eea2fce3507a03ec42c79">llvm::X86InstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06861">X86InstrInfo.cpp:6862</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00314">SIDefines.h:314</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__iterator_html"><div class="ttname"><a href="classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdoc">Iterator for intrusive lists based on ilist_node.</div><div class="ttdef"><b>Definition:</b> <a href="ilist__iterator_8h_source.html#l00057">ilist_iterator.h:57</a></div></div>
<div class="ttc" id="aISDOpcodes_8h_html"><div class="ttname"><a href="ISDOpcodes_8h.html">ISDOpcodes.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_ae6d780628c548ae14b087f4cc6b816be"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ae6d780628c548ae14b087f4cc6b816be">llvm::X86InstrInfo::hasHighOperandLatency</a></div><div class="ttdeci">bool hasHighOperandLatency(const TargetSchedModel &amp;SchedModel, const MachineRegisterInfo *MRI, const MachineInstr &amp;DefMI, unsigned DefIdx, const MachineInstr &amp;UseMI, unsigned UseIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l08096">X86InstrInfo.cpp:8096</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_ac8a693a45afc9781cf2dcb482cba5781"><div class="ttname"><a href="namespacellvm_1_1X86.html#ac8a693a45afc9781cf2dcb482cba5781">llvm::X86::getCMovOpcode</a></div><div class="ttdeci">unsigned getCMovOpcode(unsigned RegBytes, bool HasMemoryOperand=false)</div><div class="ttdoc">Return a cmov opcode for the given register size in bytes, and operand type.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02843">X86InstrInfo.cpp:2843</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00323">MachineOperand.h:323</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00403">SIDefines.h:403</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a115e8139a169f88394b402aa49bf6162"><div class="ttname"><a href="namespacellvm_1_1X86.html#a115e8139a169f88394b402aa49bf6162">llvm::X86::getSETOpc</a></div><div class="ttdeci">unsigned getSETOpc(bool HasMemoryOperand=false)</div><div class="ttdoc">Return a setcc opcode based on whether it has a memory operand.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02838">X86InstrInfo.cpp:2838</a></div></div>
<div class="ttc" id="aX86RegisterInfo_8h_html"><div class="ttname"><a href="X86RegisterInfo_8h.html">X86RegisterInfo.h</a></div></div>
<div class="ttc" id="aX86BaseInfo_8h_html"><div class="ttname"><a href="X86BaseInfo_8h.html">X86BaseInfo.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a5632e7a44ad0718cc7aa18efba078991aba7ebe0e28a2c1c4c14343f549c01462"><div class="ttname"><a href="namespacellvm_1_1X86.html#a5632e7a44ad0718cc7aa18efba078991aba7ebe0e28a2c1c4c14343f549c01462">llvm::X86::AddrIndexReg</a></div><div class="ttdeci">@ AddrIndexReg</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00034">X86BaseInfo.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a973a0a53d9270a750d4c8a117fa71317"><div class="ttname"><a href="namespacellvm_1_1X86.html#a973a0a53d9270a750d4c8a117fa71317">llvm::X86::getX86ConditionCode</a></div><div class="ttdeci">std::pair&lt; CondCode, bool &gt; getX86ConditionCode(CmpInst::Predicate Predicate)</div><div class="ttdoc">Return a pair of condition code for the given predicate and whether the instruction operands should b...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02800">X86InstrInfo.cpp:2800</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a22361ec9d8730e3f4b55ca39260e47f0"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a22361ec9d8730e3f4b55ca39260e47f0">llvm::X86InstrInfo::getGlobalBaseReg</a></div><div class="ttdeci">unsigned getGlobalBaseReg(MachineFunction *MF) const</div><div class="ttdoc">getGlobalBaseReg - Return a virtual register initialized with the the global base register value.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06884">X86InstrInfo.cpp:6884</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00103">AArch64ExpandPseudoInsts.cpp:103</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb2e33eb1a7368945a838c85438b040"><div class="ttname"><a href="namespacellvm.html#a1eb2e33eb1a7368945a838c85438b040">llvm::isMem</a></div><div class="ttdeci">static bool isMem(const MachineInstr &amp;MI, unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00123">X86InstrInfo.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00558">SmallVector.h:558</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_afbc1088fd64459bec1157940aa59eb69"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#afbc1088fd64459bec1157940aa59eb69">llvm::X86InstrInfo::optimizeLoadInstr</a></div><div class="ttdeci">MachineInstr * optimizeLoadInstr(MachineInstr &amp;MI, const MachineRegisterInfo *MRI, Register &amp;FoldAsLoadDefReg, MachineInstr *&amp;DefMI) const override</div><div class="ttdoc">optimizeLoadInstr - Try to remove the load by folding it to a register operand at the use.</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04479">X86InstrInfo.cpp:4479</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00046">LiveVariables.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html_a72ba34ed2a0e75181bfecf7d463156f8"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a72ba34ed2a0e75181bfecf7d463156f8">llvm::X86InstrInfo::shouldScheduleLoadsNear</a></div><div class="ttdeci">bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const override</div><div class="ttdoc">shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to determine (in conjunction w...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06800">X86InstrInfo.cpp:6800</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_afdf2770d4d0e00f3875afd6e7c61aa9d"><div class="ttname"><a href="lib_2Target_2README_8txt.html#afdf2770d4d0e00f3875afd6e7c61aa9d">X86</a></div><div class="ttdeci">Unrolling by would eliminate the &amp;in both leading to a net reduction in code size The resultant code would then also be suitable for exit value computation We miss a bunch of rotate opportunities on various including etc On X86</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00568">README.txt:568</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00023">MCRegister.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html">llvm::X86RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8h_source.html#l00024">X86RegisterInfo.h:24</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 8 2022 04:52:41 for LLVM by&#160;<a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
</small></address>
</body>
</html>
