AR dds_compiler_v4_0 xilinx "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/dds_compiler_v4_0.vhd" sub00/vhpl25 1408291221
AR accum synth "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/accum.vhd" sub00/vhpl15 1408291211
EN pipe_add NULL "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/pipe_add.vhd" sub00/vhpl06 1408291202
AR sin_cos synth "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/sin_cos.vhd" sub00/vhpl11 1408291207
AR dither_wrap synth "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/dither_wrap.vhd" sub00/vhpl05 1408291201
AR dsp48_wrap synth "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/dsp48_wrap.vhd" sub00/vhpl13 1408291209
EN sin_cos NULL "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/sin_cos.vhd" sub00/vhpl10 1408291206
PH dds_compiler_v4_0_xst_comp NULL "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/dds_compiler_v4_0_xst_comp.vhd" sub00/vhpl02 1408291198
EN dsp48_wrap NULL "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/dsp48_wrap.vhd" sub00/vhpl12 1408291208
EN dds_compiler_v4_0_xst NULL "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/dds_compiler_v4_0_xst.vhd" sub00/vhpl22 1408291218
AR lut_ram synth "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/lut_ram.vhd" sub00/vhpl09 1408291205
PB pkg_dds_compiler_v4_0 pkg_dds_compiler_v4_0 "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/pkg_dds_compiler_v4_0.vhd" sub00/vhpl01 1408291197
EN accum NULL "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/accum.vhd" sub00/vhpl14 1408291210
EN dds_compiler_v4_0_eff_lut NULL "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/dds_compiler_v4_0_eff_lut.vhd" sub00/vhpl18 1408291214
AR dds_compiler_v4_0_multadd_wrapper synth "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/dds_compiler_v4_0_multadd_wrapper.vhd" sub00/vhpl17 1408291213
AR dds_compiler_v4_0_eff_lut rtl "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/dds_compiler_v4_0_eff_lut.vhd" sub00/vhpl19 1408291215
EN dither_wrap NULL "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/dither_wrap.vhd" sub00/vhpl04 1408291200
EN dds_compiler_v4_0_eff NULL "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/dds_compiler_v4_0_eff.vhd" sub00/vhpl20 1408291216
EN dds_compiler_v4_0 NULL "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/dds_compiler_v4_0.vhd" sub00/vhpl24 1408291220
PH dds_compiler_v4_0_hdl_comps NULL "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/dds_compiler_v4_0_hdl_comps.vhd" sub00/vhpl03 1408291199
PH pkg_dds_compiler_v4_0 NULL "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/pkg_dds_compiler_v4_0.vhd" sub00/vhpl00 1408291196
AR dds_compiler_v4_0_eff synth "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/dds_compiler_v4_0_eff.vhd" sub00/vhpl21 1408291217
AR dds_compiler_v4_0_xst synth "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/dds_compiler_v4_0_xst.vhd" sub00/vhpl23 1408291219
EN dds_compiler_v4_0_multadd_wrapper NULL "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/dds_compiler_v4_0_multadd_wrapper.vhd" sub00/vhpl16 1408291212
EN lut_ram NULL "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/lut_ram.vhd" sub00/vhpl08 1408291204
AR pipe_add synth "D:/GitHub/VHDL_Modules/Digital Snake Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/pipe_add.vhd" sub00/vhpl07 1408291203
