EESchema-DOCLIB  Version 2.0
#
$CMP XC7Z007S-CLG225
D Xilinx Zynq-7000 FPGA, XC7Z007S, CLG225
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z007S-CLG400
D Xilinx Zynq-7000 FPGA, XC7Z007S, CLG400
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z010-CLG225
D Xilinx Zynq-7000 FPGA, XC7Z010, CLG225
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z010-CLG400
D Xilinx Zynq-7000 FPGA, XC7Z010, CLG400
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z012S-CLG485
D Xilinx Zynq-7000 FPGA, XC7Z012S, CLG485
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z014S-CLG400
D Xilinx Zynq-7000 FPGA, XC7Z014S, CLG400
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z014S-CLG484
D Xilinx Zynq-7000 FPGA, XC7Z014S, CLG484
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z015-CLG485
D Xilinx Zynq-7000 FPGA, XC7Z015, CLG485
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z020-CLG400
D Xilinx Zynq-7000 FPGA, XC7Z020, CLG400
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z020-CLG484
D Xilinx Zynq-7000 FPGA, XC7Z020, CLG484
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z030-FBG484
D Xilinx Zynq-7000 FPGA, XC7Z030, FBG484
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z030-FBG676
D Xilinx Zynq-7000 FPGA, XC7Z030, FBG676
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z030-FFG676
D Xilinx Zynq-7000 FPGA, XC7Z030, FFG676
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z030S-BG485
D Xilinx Zynq-7000 FPGA, XC7Z030S, BG485
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z035-FBG676
D Xilinx Zynq-7000 FPGA, XC7Z035, FBG676
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z035-FFG676
D Xilinx Zynq-7000 FPGA, XC7Z035, FFG676
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z035-FFG900
D Xilinx Zynq-7000 FPGA, XC7Z035, FFG900
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z045-FBG676
D Xilinx Zynq-7000 FPGA, XC7Z045, FBG676
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z045-FFG676
D Xilinx Zynq-7000 FPGA, XC7Z045, FFG676
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z045-FFG900
D Xilinx Zynq-7000 FPGA, XC7Z045, FFG900
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z100-FFG1156
D Xilinx Zynq-7000 FPGA, XC7Z100, FFG1156
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
$CMP XC7Z100-FFG900
D Xilinx Zynq-7000 FPGA, XC7Z100, FFG900
K Xilinx FPGA Zynq-7000
F https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
$ENDCMP
#
#End Doc Library
