$date
	Fri Apr 21 22:55:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DFF_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ rstn $end
$scope module DFF_dut $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ rstn $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#5000
1$
1#
#10000
1"
0#
#15000
1!
1#
#20000
0#
#25000
1#
#26000
0"
#30000
0#
#35000
0!
1#
#36000
1"
#40000
0#
#41000
0"
#45000
1#
#50000
0#
#55000
1#
#56000
1"
#60000
0#
#65000
1!
1#
#70000
0#
#75000
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#96000
0"
#100000
0#
#105000
0!
1#
#110000
0#
#115000
1#
#116000
