[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3678925 heartbeat IPC: 2.718 cumulative IPC: 2.718 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3678925 cumulative IPC: 2.718 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3678925 cumulative IPC: 2.718 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12697584 heartbeat IPC: 1.109 cumulative IPC: 1.109 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22773891 heartbeat IPC: 0.9924 cumulative IPC: 1.047 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33869276 heartbeat IPC: 0.9013 cumulative IPC: 0.9937 (Simulation time: 00 hr 03 min 11 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39081518 cumulative IPC: 1.024 (Simulation time: 00 hr 04 min 00 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39081518 cumulative IPC: 1.024 (Simulation time: 00 hr 04 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.024 instructions: 40000000 cycles: 39081518
CPU 0 Branch Prediction Accuracy: 96.19% MPKI: 10.62 Average ROB Occupancy at Mispredict: 36.46
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.077
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457630 HIT:     419904 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457630 HIT:     419904 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 307.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685287 HIT:     467325 MISS:     217962 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359645 HIT:     291672 MISS:      67973 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96858 HIT:       6425 MISS:      90433 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142876 HIT:     142553 MISS:        323 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85908 HIT:      26675 MISS:      59233 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6671588 HIT:    6586759 MISS:      84829 MSHR_MERGE:      27687
cpu0->cpu0_L1I LOAD         ACCESS:    6671588 HIT:    6586759 MISS:      84829 MSHR_MERGE:      27687
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.39 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13137173 HIT:   12124294 MISS:    1012879 MSHR_MERGE:     527605
cpu0->cpu0_L1D LOAD         ACCESS:    8051613 HIT:    7522755 MISS:     528858 MSHR_MERGE:     226351
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4991960 HIT:    4595362 MISS:     396598 MSHR_MERGE:     299739
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93600 HIT:       6177 MISS:      87423 MSHR_MERGE:       1515
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.73 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5708798 HIT:    5596879 MISS:     111919 MSHR_MERGE:      50750
cpu0->cpu0_ITLB LOAD         ACCESS:    5708798 HIT:    5596879 MISS:     111919 MSHR_MERGE:      50750
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.421 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12437764 HIT:   11718590 MISS:     719174 MSHR_MERGE:     322713
cpu0->cpu0_DTLB LOAD         ACCESS:   12437764 HIT:   11718590 MISS:     719174 MSHR_MERGE:     322713
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.96 cycles
cpu0->LLC TOTAL        ACCESS:     335690 HIT:     194642 MISS:     141048 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67973 HIT:      36926 MISS:      31047 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90433 HIT:      10845 MISS:      79588 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118051 HIT:     117964 MISS:         87 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59233 HIT:      28907 MISS:      30326 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1340
  ROW_BUFFER_MISS:     139614
  AVG DBUS CONGESTED CYCLE: 11.58
Channel 0 WQ ROW_BUFFER_HIT:      11381
  ROW_BUFFER_MISS:      73492
  FULL:          0
Channel 0 REFRESHES ISSUED:       3257
