
Inzynierka.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b8c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00015bf0  08007d1c  08007d1c  00008d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d90c  0801d90c  0001f06c  2**0
                  CONTENTS
  4 .ARM          00000008  0801d90c  0801d90c  0001e90c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d914  0801d914  0001f06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d914  0801d914  0001e914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801d918  0801d918  0001e918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0801d91c  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000124c  2000006c  0801d988  0001f06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200012b8  0801d988  0001f2b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000124c8  00000000  00000000  0001f09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cf8  00000000  00000000  00031564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f38  00000000  00000000  00034260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bb2  00000000  00000000  00035198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028169  00000000  00000000  00035d4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001457a  00000000  00000000  0005deb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ede82  00000000  00000000  0007242d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001602af  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004560  00000000  00000000  001602f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  00164854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007d04 	.word	0x08007d04

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08007d04 	.word	0x08007d04

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b08a      	sub	sp, #40	@ 0x28
 8000564:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000566:	f107 0314 	add.w	r3, r7, #20
 800056a:	2200      	movs	r2, #0
 800056c:	601a      	str	r2, [r3, #0]
 800056e:	605a      	str	r2, [r3, #4]
 8000570:	609a      	str	r2, [r3, #8]
 8000572:	60da      	str	r2, [r3, #12]
 8000574:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000576:	4b36      	ldr	r3, [pc, #216]	@ (8000650 <MX_GPIO_Init+0xf0>)
 8000578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800057a:	4a35      	ldr	r2, [pc, #212]	@ (8000650 <MX_GPIO_Init+0xf0>)
 800057c:	f043 0304 	orr.w	r3, r3, #4
 8000580:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000582:	4b33      	ldr	r3, [pc, #204]	@ (8000650 <MX_GPIO_Init+0xf0>)
 8000584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000586:	f003 0304 	and.w	r3, r3, #4
 800058a:	613b      	str	r3, [r7, #16]
 800058c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800058e:	4b30      	ldr	r3, [pc, #192]	@ (8000650 <MX_GPIO_Init+0xf0>)
 8000590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000592:	4a2f      	ldr	r2, [pc, #188]	@ (8000650 <MX_GPIO_Init+0xf0>)
 8000594:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000598:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800059a:	4b2d      	ldr	r3, [pc, #180]	@ (8000650 <MX_GPIO_Init+0xf0>)
 800059c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800059e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005a2:	60fb      	str	r3, [r7, #12]
 80005a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005a6:	4b2a      	ldr	r3, [pc, #168]	@ (8000650 <MX_GPIO_Init+0xf0>)
 80005a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005aa:	4a29      	ldr	r2, [pc, #164]	@ (8000650 <MX_GPIO_Init+0xf0>)
 80005ac:	f043 0301 	orr.w	r3, r3, #1
 80005b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005b2:	4b27      	ldr	r3, [pc, #156]	@ (8000650 <MX_GPIO_Init+0xf0>)
 80005b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005b6:	f003 0301 	and.w	r3, r3, #1
 80005ba:	60bb      	str	r3, [r7, #8]
 80005bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005be:	4b24      	ldr	r3, [pc, #144]	@ (8000650 <MX_GPIO_Init+0xf0>)
 80005c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005c2:	4a23      	ldr	r2, [pc, #140]	@ (8000650 <MX_GPIO_Init+0xf0>)
 80005c4:	f043 0302 	orr.w	r3, r3, #2
 80005c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005ca:	4b21      	ldr	r3, [pc, #132]	@ (8000650 <MX_GPIO_Init+0xf0>)
 80005cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ce:	f003 0302 	and.w	r3, r3, #2
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005d6:	2200      	movs	r2, #0
 80005d8:	2120      	movs	r1, #32
 80005da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005de:	f001 f957 	bl	8001890 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80005e2:	2200      	movs	r2, #0
 80005e4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005e8:	481a      	ldr	r0, [pc, #104]	@ (8000654 <MX_GPIO_Init+0xf4>)
 80005ea:	f001 f951 	bl	8001890 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80005ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80005f4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80005f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fa:	2300      	movs	r3, #0
 80005fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80005fe:	f107 0314 	add.w	r3, r7, #20
 8000602:	4619      	mov	r1, r3
 8000604:	4813      	ldr	r0, [pc, #76]	@ (8000654 <MX_GPIO_Init+0xf4>)
 8000606:	f000 ff99 	bl	800153c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800060a:	2320      	movs	r3, #32
 800060c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800060e:	2301      	movs	r3, #1
 8000610:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000612:	2300      	movs	r3, #0
 8000614:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000616:	2300      	movs	r3, #0
 8000618:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800061a:	f107 0314 	add.w	r3, r7, #20
 800061e:	4619      	mov	r1, r3
 8000620:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000624:	f000 ff8a 	bl	800153c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000628:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800062c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800062e:	2301      	movs	r3, #1
 8000630:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000632:	2300      	movs	r3, #0
 8000634:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000636:	2300      	movs	r3, #0
 8000638:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800063a:	f107 0314 	add.w	r3, r7, #20
 800063e:	4619      	mov	r1, r3
 8000640:	4804      	ldr	r0, [pc, #16]	@ (8000654 <MX_GPIO_Init+0xf4>)
 8000642:	f000 ff7b 	bl	800153c <HAL_GPIO_Init>

}
 8000646:	bf00      	nop
 8000648:	3728      	adds	r7, #40	@ 0x28
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	40021000 	.word	0x40021000
 8000654:	48000800 	.word	0x48000800

08000658 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800065c:	4b1b      	ldr	r3, [pc, #108]	@ (80006cc <MX_I2C1_Init+0x74>)
 800065e:	4a1c      	ldr	r2, [pc, #112]	@ (80006d0 <MX_I2C1_Init+0x78>)
 8000660:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B; // This timing value should be set for 400kHz I2C speed
 8000662:	4b1a      	ldr	r3, [pc, #104]	@ (80006cc <MX_I2C1_Init+0x74>)
 8000664:	4a1b      	ldr	r2, [pc, #108]	@ (80006d4 <MX_I2C1_Init+0x7c>)
 8000666:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000668:	4b18      	ldr	r3, [pc, #96]	@ (80006cc <MX_I2C1_Init+0x74>)
 800066a:	2200      	movs	r2, #0
 800066c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800066e:	4b17      	ldr	r3, [pc, #92]	@ (80006cc <MX_I2C1_Init+0x74>)
 8000670:	2201      	movs	r2, #1
 8000672:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000674:	4b15      	ldr	r3, [pc, #84]	@ (80006cc <MX_I2C1_Init+0x74>)
 8000676:	2200      	movs	r2, #0
 8000678:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800067a:	4b14      	ldr	r3, [pc, #80]	@ (80006cc <MX_I2C1_Init+0x74>)
 800067c:	2200      	movs	r2, #0
 800067e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000680:	4b12      	ldr	r3, [pc, #72]	@ (80006cc <MX_I2C1_Init+0x74>)
 8000682:	2200      	movs	r2, #0
 8000684:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000686:	4b11      	ldr	r3, [pc, #68]	@ (80006cc <MX_I2C1_Init+0x74>)
 8000688:	2200      	movs	r2, #0
 800068a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800068c:	4b0f      	ldr	r3, [pc, #60]	@ (80006cc <MX_I2C1_Init+0x74>)
 800068e:	2200      	movs	r2, #0
 8000690:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000692:	480e      	ldr	r0, [pc, #56]	@ (80006cc <MX_I2C1_Init+0x74>)
 8000694:	f001 f914 	bl	80018c0 <HAL_I2C_Init>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800069e:	f000 fa4f 	bl	8000b40 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006a2:	2100      	movs	r1, #0
 80006a4:	4809      	ldr	r0, [pc, #36]	@ (80006cc <MX_I2C1_Init+0x74>)
 80006a6:	f002 f8b9 	bl	800281c <HAL_I2CEx_ConfigAnalogFilter>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80006b0:	f000 fa46 	bl	8000b40 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80006b4:	2100      	movs	r1, #0
 80006b6:	4805      	ldr	r0, [pc, #20]	@ (80006cc <MX_I2C1_Init+0x74>)
 80006b8:	f002 f8fb 	bl	80028b2 <HAL_I2CEx_ConfigDigitalFilter>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80006c2:	f000 fa3d 	bl	8000b40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006c6:	bf00      	nop
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	20000088 	.word	0x20000088
 80006d0:	40005400 	.word	0x40005400
 80006d4:	00303d5b 	.word	0x00303d5b

080006d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b0ac      	sub	sp, #176	@ 0xb0
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80006e4:	2200      	movs	r2, #0
 80006e6:	601a      	str	r2, [r3, #0]
 80006e8:	605a      	str	r2, [r3, #4]
 80006ea:	609a      	str	r2, [r3, #8]
 80006ec:	60da      	str	r2, [r3, #12]
 80006ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006f0:	f107 0314 	add.w	r3, r7, #20
 80006f4:	2288      	movs	r2, #136	@ 0x88
 80006f6:	2100      	movs	r1, #0
 80006f8:	4618      	mov	r0, r3
 80006fa:	f006 fc9b 	bl	8007034 <memset>
  if(i2cHandle->Instance==I2C1)
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	4a21      	ldr	r2, [pc, #132]	@ (8000788 <HAL_I2C_MspInit+0xb0>)
 8000704:	4293      	cmp	r3, r2
 8000706:	d13b      	bne.n	8000780 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000708:	2340      	movs	r3, #64	@ 0x40
 800070a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800070c:	2300      	movs	r3, #0
 800070e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000710:	f107 0314 	add.w	r3, r7, #20
 8000714:	4618      	mov	r0, r3
 8000716:	f002 ff7d 	bl	8003614 <HAL_RCCEx_PeriphCLKConfig>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000720:	f000 fa0e 	bl	8000b40 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000724:	4b19      	ldr	r3, [pc, #100]	@ (800078c <HAL_I2C_MspInit+0xb4>)
 8000726:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000728:	4a18      	ldr	r2, [pc, #96]	@ (800078c <HAL_I2C_MspInit+0xb4>)
 800072a:	f043 0302 	orr.w	r3, r3, #2
 800072e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000730:	4b16      	ldr	r3, [pc, #88]	@ (800078c <HAL_I2C_MspInit+0xb4>)
 8000732:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000734:	f003 0302 	and.w	r3, r3, #2
 8000738:	613b      	str	r3, [r7, #16]
 800073a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800073c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000740:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000744:	2312      	movs	r3, #18
 8000746:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074a:	2300      	movs	r3, #0
 800074c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000750:	2303      	movs	r3, #3
 8000752:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000756:	2304      	movs	r3, #4
 8000758:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800075c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000760:	4619      	mov	r1, r3
 8000762:	480b      	ldr	r0, [pc, #44]	@ (8000790 <HAL_I2C_MspInit+0xb8>)
 8000764:	f000 feea 	bl	800153c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000768:	4b08      	ldr	r3, [pc, #32]	@ (800078c <HAL_I2C_MspInit+0xb4>)
 800076a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800076c:	4a07      	ldr	r2, [pc, #28]	@ (800078c <HAL_I2C_MspInit+0xb4>)
 800076e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000772:	6593      	str	r3, [r2, #88]	@ 0x58
 8000774:	4b05      	ldr	r3, [pc, #20]	@ (800078c <HAL_I2C_MspInit+0xb4>)
 8000776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000778:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800077c:	60fb      	str	r3, [r7, #12]
 800077e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000780:	bf00      	nop
 8000782:	37b0      	adds	r7, #176	@ 0xb0
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	40005400 	.word	0x40005400
 800078c:	40021000 	.word	0x40021000
 8000790:	48000400 	.word	0x48000400

08000794 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char* ptr, int len){
 8000794:	b580      	push	{r7, lr}
 8000796:	b084      	sub	sp, #16
 8000798:	af00      	add	r7, sp, #0
 800079a:	60f8      	str	r0, [r7, #12]
 800079c:	60b9      	str	r1, [r7, #8]
 800079e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	b29a      	uxth	r2, r3
 80007a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007a8:	68b9      	ldr	r1, [r7, #8]
 80007aa:	4804      	ldr	r0, [pc, #16]	@ (80007bc <_write+0x28>)
 80007ac:	f003 fc3c 	bl	8004028 <HAL_UART_Transmit>
    return len;
 80007b0:	687b      	ldr	r3, [r7, #4]
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3710      	adds	r7, #16
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	200010e0 	.word	0x200010e0

080007c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007c6:	f000 fc89 	bl	80010dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ca:	f000 f849 	bl	8000860 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007ce:	f7ff fec7 	bl	8000560 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80007d2:	f000 fbc5 	bl	8000f60 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80007d6:	f7ff ff3f 	bl	8000658 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  // Test UART
  printf("UART działa poprawnie\r\n");
 80007da:	481a      	ldr	r0, [pc, #104]	@ (8000844 <main+0x84>)
 80007dc:	f006 fc22 	bl	8007024 <puts>

  Scan_I2C_Devices();
 80007e0:	f000 f97c 	bl	8000adc <Scan_I2C_Devices>

  // Initialize the sensor
  Initialize_Sensor();
 80007e4:	f000 f8d8 	bl	8000998 <Initialize_Sensor>

  // Start measurements for the sensor
  printf("Rozpoczynanie pomiarów...\r\n");
 80007e8:	4817      	ldr	r0, [pc, #92]	@ (8000848 <main+0x88>)
 80007ea:	f006 fc1b 	bl	8007024 <puts>
  int status = vl53l5cx_start_ranging(&dev);
 80007ee:	4817      	ldr	r0, [pc, #92]	@ (800084c <main+0x8c>)
 80007f0:	f005 fd90 	bl	8006314 <vl53l5cx_start_ranging>
 80007f4:	4603      	mov	r3, r0
 80007f6:	607b      	str	r3, [r7, #4]
  if (status == VL53L5CX_STATUS_OK) {
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d103      	bne.n	8000806 <main+0x46>
      printf("Pomiary rozpoczęte pomyślnie\r\n");
 80007fe:	4814      	ldr	r0, [pc, #80]	@ (8000850 <main+0x90>)
 8000800:	f006 fc10 	bl	8007024 <puts>
 8000804:	e003      	b.n	800080e <main+0x4e>
  } else {
      printf("Błąd rozpoczynania pomiarów, kod błędu: %d\r\n", status);
 8000806:	6879      	ldr	r1, [r7, #4]
 8000808:	4812      	ldr	r0, [pc, #72]	@ (8000854 <main+0x94>)
 800080a:	f006 fba3 	bl	8006f54 <iprintf>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    uint8_t isReady;
    if (vl53l5cx_check_data_ready(&dev, &isReady) == VL53L5CX_STATUS_OK && isReady) {
 800080e:	1cfb      	adds	r3, r7, #3
 8000810:	4619      	mov	r1, r3
 8000812:	480e      	ldr	r0, [pc, #56]	@ (800084c <main+0x8c>)
 8000814:	f005 fef8 	bl	8006608 <vl53l5cx_check_data_ready>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d10a      	bne.n	8000834 <main+0x74>
 800081e:	78fb      	ldrb	r3, [r7, #3]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d007      	beq.n	8000834 <main+0x74>
        vl53l5cx_get_ranging_data(&dev, &results);
 8000824:	490c      	ldr	r1, [pc, #48]	@ (8000858 <main+0x98>)
 8000826:	4809      	ldr	r0, [pc, #36]	@ (800084c <main+0x8c>)
 8000828:	f005 ff3e 	bl	80066a8 <vl53l5cx_get_ranging_data>
        ProcessData(&results);
 800082c:	480a      	ldr	r0, [pc, #40]	@ (8000858 <main+0x98>)
 800082e:	f000 f869 	bl	8000904 <ProcessData>
 8000832:	e002      	b.n	800083a <main+0x7a>
    } else {
        printf("Czujnik nie ma nowych danych do odczytu\r\n");
 8000834:	4809      	ldr	r0, [pc, #36]	@ (800085c <main+0x9c>)
 8000836:	f006 fbf5 	bl	8007024 <puts>
    }
    HAL_Delay(5000);
 800083a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800083e:	f000 fcc9 	bl	80011d4 <HAL_Delay>
  {
 8000842:	e7e4      	b.n	800080e <main+0x4e>
 8000844:	08007d1c 	.word	0x08007d1c
 8000848:	08007d34 	.word	0x08007d34
 800084c:	200000dc 	.word	0x200000dc
 8000850:	08007d50 	.word	0x08007d50
 8000854:	08007d70 	.word	0x08007d70
 8000858:	20000b8c 	.word	0x20000b8c
 800085c:	08007da4 	.word	0x08007da4

08000860 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b096      	sub	sp, #88	@ 0x58
 8000864:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000866:	f107 0314 	add.w	r3, r7, #20
 800086a:	2244      	movs	r2, #68	@ 0x44
 800086c:	2100      	movs	r1, #0
 800086e:	4618      	mov	r0, r3
 8000870:	f006 fbe0 	bl	8007034 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000874:	463b      	mov	r3, r7
 8000876:	2200      	movs	r2, #0
 8000878:	601a      	str	r2, [r3, #0]
 800087a:	605a      	str	r2, [r3, #4]
 800087c:	609a      	str	r2, [r3, #8]
 800087e:	60da      	str	r2, [r3, #12]
 8000880:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000882:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000886:	f002 f86f 	bl	8002968 <HAL_PWREx_ControlVoltageScaling>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000890:	f000 f956 	bl	8000b40 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000894:	2302      	movs	r3, #2
 8000896:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000898:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800089c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800089e:	2310      	movs	r3, #16
 80008a0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008a2:	2302      	movs	r3, #2
 80008a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008a6:	2302      	movs	r3, #2
 80008a8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008aa:	2301      	movs	r3, #1
 80008ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80008ae:	230a      	movs	r3, #10
 80008b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80008b2:	2307      	movs	r3, #7
 80008b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008b6:	2302      	movs	r3, #2
 80008b8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008ba:	2302      	movs	r3, #2
 80008bc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008be:	f107 0314 	add.w	r3, r7, #20
 80008c2:	4618      	mov	r0, r3
 80008c4:	f002 f8a6 	bl	8002a14 <HAL_RCC_OscConfig>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80008ce:	f000 f937 	bl	8000b40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008d2:	230f      	movs	r3, #15
 80008d4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008d6:	2303      	movs	r3, #3
 80008d8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008da:	2300      	movs	r3, #0
 80008dc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008de:	2300      	movs	r3, #0
 80008e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008e2:	2300      	movs	r3, #0
 80008e4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008e6:	463b      	mov	r3, r7
 80008e8:	2104      	movs	r1, #4
 80008ea:	4618      	mov	r0, r3
 80008ec:	f002 fc6e 	bl	80031cc <HAL_RCC_ClockConfig>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80008f6:	f000 f923 	bl	8000b40 <Error_Handler>
  }
}
 80008fa:	bf00      	nop
 80008fc:	3758      	adds	r7, #88	@ 0x58
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
	...

08000904 <ProcessData>:

/* USER CODE BEGIN 4 */
void ProcessData(VL53L5CX_ResultsData *results) {
 8000904:	b5b0      	push	{r4, r5, r7, lr}
 8000906:	b088      	sub	sp, #32
 8000908:	af04      	add	r7, sp, #16
 800090a:	6078      	str	r0, [r7, #4]
    printf("Sensor:\n\r");
 800090c:	4820      	ldr	r0, [pc, #128]	@ (8000990 <ProcessData+0x8c>)
 800090e:	f006 fb21 	bl	8006f54 <iprintf>
    for (int i = 0; i < 16; i += 4) { // Displaying 4 measurements per line
 8000912:	2300      	movs	r3, #0
 8000914:	60fb      	str	r3, [r7, #12]
 8000916:	e033      	b.n	8000980 <ProcessData+0x7c>
        printf("Distance %d-%d: %d mm, %d mm, %d mm, %d mm\n\r",
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	1cd9      	adds	r1, r3, #3
               i, i+3,
               results->distance_mm[i],
 800091c:	687a      	ldr	r2, [r7, #4]
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8000924:	005b      	lsls	r3, r3, #1
 8000926:	4413      	add	r3, r2
 8000928:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
        printf("Distance %d-%d: %d mm, %d mm, %d mm, %d mm\n\r",
 800092c:	461d      	mov	r5, r3
               results->distance_mm[i+1],
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	3301      	adds	r3, #1
 8000932:	687a      	ldr	r2, [r7, #4]
 8000934:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8000938:	005b      	lsls	r3, r3, #1
 800093a:	4413      	add	r3, r2
 800093c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
        printf("Distance %d-%d: %d mm, %d mm, %d mm, %d mm\n\r",
 8000940:	4618      	mov	r0, r3
               results->distance_mm[i+2],
 8000942:	68fb      	ldr	r3, [r7, #12]
 8000944:	3302      	adds	r3, #2
 8000946:	687a      	ldr	r2, [r7, #4]
 8000948:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 800094c:	005b      	lsls	r3, r3, #1
 800094e:	4413      	add	r3, r2
 8000950:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
        printf("Distance %d-%d: %d mm, %d mm, %d mm, %d mm\n\r",
 8000954:	461c      	mov	r4, r3
               results->distance_mm[i+3]);
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	3303      	adds	r3, #3
 800095a:	687a      	ldr	r2, [r7, #4]
 800095c:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8000960:	005b      	lsls	r3, r3, #1
 8000962:	4413      	add	r3, r2
 8000964:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
        printf("Distance %d-%d: %d mm, %d mm, %d mm, %d mm\n\r",
 8000968:	9302      	str	r3, [sp, #8]
 800096a:	9401      	str	r4, [sp, #4]
 800096c:	9000      	str	r0, [sp, #0]
 800096e:	462b      	mov	r3, r5
 8000970:	460a      	mov	r2, r1
 8000972:	68f9      	ldr	r1, [r7, #12]
 8000974:	4807      	ldr	r0, [pc, #28]	@ (8000994 <ProcessData+0x90>)
 8000976:	f006 faed 	bl	8006f54 <iprintf>
    for (int i = 0; i < 16; i += 4) { // Displaying 4 measurements per line
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	3304      	adds	r3, #4
 800097e:	60fb      	str	r3, [r7, #12]
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	2b0f      	cmp	r3, #15
 8000984:	ddc8      	ble.n	8000918 <ProcessData+0x14>
    }
}
 8000986:	bf00      	nop
 8000988:	bf00      	nop
 800098a:	3710      	adds	r7, #16
 800098c:	46bd      	mov	sp, r7
 800098e:	bdb0      	pop	{r4, r5, r7, pc}
 8000990:	08007dd0 	.word	0x08007dd0
 8000994:	08007ddc 	.word	0x08007ddc

08000998 <Initialize_Sensor>:

void Initialize_Sensor(void) {
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
    uint8_t status;
    uint8_t is_alive = 0;
 800099e:	2300      	movs	r3, #0
 80009a0:	70bb      	strb	r3, [r7, #2]

    for (int attempts = 0; attempts < 3; attempts++) {
 80009a2:	2300      	movs	r3, #0
 80009a4:	607b      	str	r3, [r7, #4]
 80009a6:	e07a      	b.n	8000a9e <Initialize_Sensor+0x106>
        printf("Inicjalizacja czujnika, próba %d...\r\n", attempts + 1);
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	3301      	adds	r3, #1
 80009ac:	4619      	mov	r1, r3
 80009ae:	4840      	ldr	r0, [pc, #256]	@ (8000ab0 <Initialize_Sensor+0x118>)
 80009b0:	f006 fad0 	bl	8006f54 <iprintf>

        // Reset I2C from sensor library
        VL53L5CX_Reset_Sensor(&dev.platform);
 80009b4:	483f      	ldr	r0, [pc, #252]	@ (8000ab4 <Initialize_Sensor+0x11c>)
 80009b6:	f000 f977 	bl	8000ca8 <VL53L5CX_Reset_Sensor>

        dev.platform.address = VL53L5CX_DEFAULT_ADDRESS << 1;
 80009ba:	4b3e      	ldr	r3, [pc, #248]	@ (8000ab4 <Initialize_Sensor+0x11c>)
 80009bc:	2260      	movs	r2, #96	@ 0x60
 80009be:	801a      	strh	r2, [r3, #0]

        // Check if sensor is alive at default address
        status = vl53l5cx_is_alive(&dev, &is_alive);
 80009c0:	1cbb      	adds	r3, r7, #2
 80009c2:	4619      	mov	r1, r3
 80009c4:	483b      	ldr	r0, [pc, #236]	@ (8000ab4 <Initialize_Sensor+0x11c>)
 80009c6:	f004 ff83 	bl	80058d0 <vl53l5cx_is_alive>
 80009ca:	4603      	mov	r3, r0
 80009cc:	70fb      	strb	r3, [r7, #3]
        printf("Status czujnika (domyślny adres): %d, is_alive: %d\r\n", status, is_alive);
 80009ce:	78fb      	ldrb	r3, [r7, #3]
 80009d0:	78ba      	ldrb	r2, [r7, #2]
 80009d2:	4619      	mov	r1, r3
 80009d4:	4838      	ldr	r0, [pc, #224]	@ (8000ab8 <Initialize_Sensor+0x120>)
 80009d6:	f006 fabd 	bl	8006f54 <iprintf>

        if (status == VL53L5CX_STATUS_OK && is_alive) {
 80009da:	78fb      	ldrb	r3, [r7, #3]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d151      	bne.n	8000a84 <Initialize_Sensor+0xec>
 80009e0:	78bb      	ldrb	r3, [r7, #2]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d04e      	beq.n	8000a84 <Initialize_Sensor+0xec>
            // Change sensor I2C address
            status = vl53l5cx_set_i2c_address(&dev, sensor_address << 1);
 80009e6:	4b35      	ldr	r3, [pc, #212]	@ (8000abc <Initialize_Sensor+0x124>)
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	005b      	lsls	r3, r3, #1
 80009ec:	b29b      	uxth	r3, r3
 80009ee:	4619      	mov	r1, r3
 80009f0:	4830      	ldr	r0, [pc, #192]	@ (8000ab4 <Initialize_Sensor+0x11c>)
 80009f2:	f005 fc59 	bl	80062a8 <vl53l5cx_set_i2c_address>
 80009f6:	4603      	mov	r3, r0
 80009f8:	70fb      	strb	r3, [r7, #3]
            if (status == VL53L5CX_STATUS_OK) {
 80009fa:	78fb      	ldrb	r3, [r7, #3]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d11c      	bne.n	8000a3a <Initialize_Sensor+0xa2>
                dev.platform.address = sensor_address << 1;
 8000a00:	4b2e      	ldr	r3, [pc, #184]	@ (8000abc <Initialize_Sensor+0x124>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	005b      	lsls	r3, r3, #1
 8000a06:	b29a      	uxth	r2, r3
 8000a08:	4b2a      	ldr	r3, [pc, #168]	@ (8000ab4 <Initialize_Sensor+0x11c>)
 8000a0a:	801a      	strh	r2, [r3, #0]
                printf("Adres I2C czujnika zmieniony na 0x%02X\r\n", sensor_address);
 8000a0c:	4b2b      	ldr	r3, [pc, #172]	@ (8000abc <Initialize_Sensor+0x124>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	4619      	mov	r1, r3
 8000a12:	482b      	ldr	r0, [pc, #172]	@ (8000ac0 <Initialize_Sensor+0x128>)
 8000a14:	f006 fa9e 	bl	8006f54 <iprintf>
                printf("Błąd ustawienia adresu dla czujnika, kod błędu: %d\r\n", status);
                continue;
            }

            // Check if sensor is alive at new address
            status = vl53l5cx_is_alive(&dev, &is_alive);
 8000a18:	1cbb      	adds	r3, r7, #2
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4825      	ldr	r0, [pc, #148]	@ (8000ab4 <Initialize_Sensor+0x11c>)
 8000a1e:	f004 ff57 	bl	80058d0 <vl53l5cx_is_alive>
 8000a22:	4603      	mov	r3, r0
 8000a24:	70fb      	strb	r3, [r7, #3]
            printf("Status czujnika (nowy adres): %d, is_alive: %d\r\n", status, is_alive);
 8000a26:	78fb      	ldrb	r3, [r7, #3]
 8000a28:	78ba      	ldrb	r2, [r7, #2]
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4825      	ldr	r0, [pc, #148]	@ (8000ac4 <Initialize_Sensor+0x12c>)
 8000a2e:	f006 fa91 	bl	8006f54 <iprintf>
            if (status != VL53L5CX_STATUS_OK || !is_alive) {
 8000a32:	78fb      	ldrb	r3, [r7, #3]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d109      	bne.n	8000a4c <Initialize_Sensor+0xb4>
 8000a38:	e005      	b.n	8000a46 <Initialize_Sensor+0xae>
                printf("Błąd ustawienia adresu dla czujnika, kod błędu: %d\r\n", status);
 8000a3a:	78fb      	ldrb	r3, [r7, #3]
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	4822      	ldr	r0, [pc, #136]	@ (8000ac8 <Initialize_Sensor+0x130>)
 8000a40:	f006 fa88 	bl	8006f54 <iprintf>
                continue;
 8000a44:	e028      	b.n	8000a98 <Initialize_Sensor+0x100>
            if (status != VL53L5CX_STATUS_OK || !is_alive) {
 8000a46:	78bb      	ldrb	r3, [r7, #2]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d106      	bne.n	8000a5a <Initialize_Sensor+0xc2>
                printf("Czujnik nie jest żywy po zmianie adresu, status: %d, is_alive: %d\r\n", status, is_alive);
 8000a4c:	78fb      	ldrb	r3, [r7, #3]
 8000a4e:	78ba      	ldrb	r2, [r7, #2]
 8000a50:	4619      	mov	r1, r3
 8000a52:	481e      	ldr	r0, [pc, #120]	@ (8000acc <Initialize_Sensor+0x134>)
 8000a54:	f006 fa7e 	bl	8006f54 <iprintf>
                continue;
 8000a58:	e01e      	b.n	8000a98 <Initialize_Sensor+0x100>
            }

            // Initialize sensor
            status = vl53l5cx_init(&dev);
 8000a5a:	4816      	ldr	r0, [pc, #88]	@ (8000ab4 <Initialize_Sensor+0x11c>)
 8000a5c:	f004 ffb8 	bl	80059d0 <vl53l5cx_init>
 8000a60:	4603      	mov	r3, r0
 8000a62:	70fb      	strb	r3, [r7, #3]
            if (status == VL53L5CX_STATUS_OK) {
 8000a64:	78fb      	ldrb	r3, [r7, #3]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d106      	bne.n	8000a78 <Initialize_Sensor+0xe0>
                printf("Czujnik zainicjalizowany z adresem 0x%02X\r\n", sensor_address);
 8000a6a:	4b14      	ldr	r3, [pc, #80]	@ (8000abc <Initialize_Sensor+0x124>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	4619      	mov	r1, r3
 8000a70:	4817      	ldr	r0, [pc, #92]	@ (8000ad0 <Initialize_Sensor+0x138>)
 8000a72:	f006 fa6f 	bl	8006f54 <iprintf>
                break; // Initialization successful, break the loop
 8000a76:	e016      	b.n	8000aa6 <Initialize_Sensor+0x10e>
            } else {
                printf("Błąd inicjalizacji czujnika, kod błędu: %d\r\n", status);
 8000a78:	78fb      	ldrb	r3, [r7, #3]
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4815      	ldr	r0, [pc, #84]	@ (8000ad4 <Initialize_Sensor+0x13c>)
 8000a7e:	f006 fa69 	bl	8006f54 <iprintf>
            if (status == VL53L5CX_STATUS_OK) {
 8000a82:	e005      	b.n	8000a90 <Initialize_Sensor+0xf8>
            }
        } else {
            printf("Czujnik nie jest żywy przy domyślnym adresie, status: %d, is_alive: %d\r\n", status, is_alive);
 8000a84:	78fb      	ldrb	r3, [r7, #3]
 8000a86:	78ba      	ldrb	r2, [r7, #2]
 8000a88:	4619      	mov	r1, r3
 8000a8a:	4813      	ldr	r0, [pc, #76]	@ (8000ad8 <Initialize_Sensor+0x140>)
 8000a8c:	f006 fa62 	bl	8006f54 <iprintf>
        }

        // Delay before retrying
        HAL_Delay(1000);
 8000a90:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a94:	f000 fb9e 	bl	80011d4 <HAL_Delay>
    for (int attempts = 0; attempts < 3; attempts++) {
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	3301      	adds	r3, #1
 8000a9c:	607b      	str	r3, [r7, #4]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	2b02      	cmp	r3, #2
 8000aa2:	dd81      	ble.n	80009a8 <Initialize_Sensor+0x10>
    }
}
 8000aa4:	bf00      	nop
 8000aa6:	bf00      	nop
 8000aa8:	3708      	adds	r7, #8
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	08007e0c 	.word	0x08007e0c
 8000ab4:	200000dc 	.word	0x200000dc
 8000ab8:	08007e34 	.word	0x08007e34
 8000abc:	20000000 	.word	0x20000000
 8000ac0:	08007e6c 	.word	0x08007e6c
 8000ac4:	08007ed4 	.word	0x08007ed4
 8000ac8:	08007e98 	.word	0x08007e98
 8000acc:	08007f08 	.word	0x08007f08
 8000ad0:	08007f50 	.word	0x08007f50
 8000ad4:	08007f7c 	.word	0x08007f7c
 8000ad8:	08007fb0 	.word	0x08007fb0

08000adc <Scan_I2C_Devices>:

void Scan_I2C_Devices() {
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
    printf("Skanowanie urządzeń I2C...\r\n");
 8000ae2:	4813      	ldr	r0, [pc, #76]	@ (8000b30 <Scan_I2C_Devices+0x54>)
 8000ae4:	f006 fa9e 	bl	8007024 <puts>
    HAL_StatusTypeDef result;
    uint8_t i;
    for (i = 1; i < 128; i++) {
 8000ae8:	2301      	movs	r3, #1
 8000aea:	71fb      	strb	r3, [r7, #7]
 8000aec:	e015      	b.n	8000b1a <Scan_I2C_Devices+0x3e>
        result = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i << 1), 3, 5);
 8000aee:	79fb      	ldrb	r3, [r7, #7]
 8000af0:	b29b      	uxth	r3, r3
 8000af2:	005b      	lsls	r3, r3, #1
 8000af4:	b299      	uxth	r1, r3
 8000af6:	2305      	movs	r3, #5
 8000af8:	2203      	movs	r2, #3
 8000afa:	480e      	ldr	r0, [pc, #56]	@ (8000b34 <Scan_I2C_Devices+0x58>)
 8000afc:	f001 fa9e 	bl	800203c <HAL_I2C_IsDeviceReady>
 8000b00:	4603      	mov	r3, r0
 8000b02:	71bb      	strb	r3, [r7, #6]
        if (result == HAL_OK) {
 8000b04:	79bb      	ldrb	r3, [r7, #6]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d104      	bne.n	8000b14 <Scan_I2C_Devices+0x38>
            printf("Urządzenie znalezione pod adresem: 0x%02X\r\n", i);
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	480a      	ldr	r0, [pc, #40]	@ (8000b38 <Scan_I2C_Devices+0x5c>)
 8000b10:	f006 fa20 	bl	8006f54 <iprintf>
    for (i = 1; i < 128; i++) {
 8000b14:	79fb      	ldrb	r3, [r7, #7]
 8000b16:	3301      	adds	r3, #1
 8000b18:	71fb      	strb	r3, [r7, #7]
 8000b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	dae5      	bge.n	8000aee <Scan_I2C_Devices+0x12>
        }
    }
    printf("Skanowanie zakończone.\r\n");
 8000b22:	4806      	ldr	r0, [pc, #24]	@ (8000b3c <Scan_I2C_Devices+0x60>)
 8000b24:	f006 fa7e 	bl	8007024 <puts>
}
 8000b28:	bf00      	nop
 8000b2a:	3708      	adds	r7, #8
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	08007ffc 	.word	0x08007ffc
 8000b34:	20000088 	.word	0x20000088
 8000b38:	0800801c 	.word	0x0800801c
 8000b3c:	0800804c 	.word	0x0800804c

08000b40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b44:	b672      	cpsid	i
}
 8000b46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 8000b48:	bf00      	nop
 8000b4a:	e7fd      	b.n	8000b48 <Error_Handler+0x8>

08000b4c <VL53L5CX_RdByte>:

uint8_t VL53L5CX_RdByte(
		VL53L5CX_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t *p_value)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b088      	sub	sp, #32
 8000b50:	af02      	add	r7, sp, #8
 8000b52:	60f8      	str	r0, [r7, #12]
 8000b54:	460b      	mov	r3, r1
 8000b56:	607a      	str	r2, [r7, #4]
 8000b58:	817b      	strh	r3, [r7, #10]
	uint8_t status = 0;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	75fb      	strb	r3, [r7, #23]
	uint8_t data_write[2];
	uint8_t data_read[1];

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 8000b5e:	897b      	ldrh	r3, [r7, #10]
 8000b60:	0a1b      	lsrs	r3, r3, #8
 8000b62:	b29b      	uxth	r3, r3
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	753b      	strb	r3, [r7, #20]
	data_write[1] = RegisterAdress & 0xFF;
 8000b68:	897b      	ldrh	r3, [r7, #10]
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	757b      	strb	r3, [r7, #21]
	status = HAL_I2C_Master_Transmit(&hi2c1, p_platform->address, data_write, 2, 100);
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	8819      	ldrh	r1, [r3, #0]
 8000b72:	f107 0214 	add.w	r2, r7, #20
 8000b76:	2364      	movs	r3, #100	@ 0x64
 8000b78:	9300      	str	r3, [sp, #0]
 8000b7a:	2302      	movs	r3, #2
 8000b7c:	480c      	ldr	r0, [pc, #48]	@ (8000bb0 <VL53L5CX_RdByte+0x64>)
 8000b7e:	f000 ff3b 	bl	80019f8 <HAL_I2C_Master_Transmit>
 8000b82:	4603      	mov	r3, r0
 8000b84:	75fb      	strb	r3, [r7, #23]
	status = HAL_I2C_Master_Receive(&hi2c1, p_platform->address, data_read, 1, 100);
 8000b86:	68fb      	ldr	r3, [r7, #12]
 8000b88:	8819      	ldrh	r1, [r3, #0]
 8000b8a:	f107 0210 	add.w	r2, r7, #16
 8000b8e:	2364      	movs	r3, #100	@ 0x64
 8000b90:	9300      	str	r3, [sp, #0]
 8000b92:	2301      	movs	r3, #1
 8000b94:	4806      	ldr	r0, [pc, #24]	@ (8000bb0 <VL53L5CX_RdByte+0x64>)
 8000b96:	f001 f847 	bl	8001c28 <HAL_I2C_Master_Receive>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	75fb      	strb	r3, [r7, #23]
	*p_value = data_read[0];
 8000b9e:	7c3a      	ldrb	r2, [r7, #16]
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	701a      	strb	r2, [r3, #0]

	return status;
 8000ba4:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	3718      	adds	r7, #24
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	20000088 	.word	0x20000088

08000bb4 <VL53L5CX_WrByte>:

uint8_t VL53L5CX_WrByte(
		VL53L5CX_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t value)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b086      	sub	sp, #24
 8000bb8:	af02      	add	r7, sp, #8
 8000bba:	6078      	str	r0, [r7, #4]
 8000bbc:	460b      	mov	r3, r1
 8000bbe:	807b      	strh	r3, [r7, #2]
 8000bc0:	4613      	mov	r3, r2
 8000bc2:	707b      	strb	r3, [r7, #1]
	uint8_t data_write[3];
	uint8_t status = 0;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	73fb      	strb	r3, [r7, #15]

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 8000bc8:	887b      	ldrh	r3, [r7, #2]
 8000bca:	0a1b      	lsrs	r3, r3, #8
 8000bcc:	b29b      	uxth	r3, r3
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	733b      	strb	r3, [r7, #12]
	data_write[1] = RegisterAdress & 0xFF;
 8000bd2:	887b      	ldrh	r3, [r7, #2]
 8000bd4:	b2db      	uxtb	r3, r3
 8000bd6:	737b      	strb	r3, [r7, #13]
	data_write[2] = value & 0xFF;
 8000bd8:	787b      	ldrb	r3, [r7, #1]
 8000bda:	73bb      	strb	r3, [r7, #14]
	status = HAL_I2C_Master_Transmit(&hi2c1,p_platform->address, data_write, 3, 100);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	8819      	ldrh	r1, [r3, #0]
 8000be0:	f107 020c 	add.w	r2, r7, #12
 8000be4:	2364      	movs	r3, #100	@ 0x64
 8000be6:	9300      	str	r3, [sp, #0]
 8000be8:	2303      	movs	r3, #3
 8000bea:	4805      	ldr	r0, [pc, #20]	@ (8000c00 <VL53L5CX_WrByte+0x4c>)
 8000bec:	f000 ff04 	bl	80019f8 <HAL_I2C_Master_Transmit>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	73fb      	strb	r3, [r7, #15]

	return status;
 8000bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3710      	adds	r7, #16
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20000088 	.word	0x20000088

08000c04 <VL53L5CX_WrMulti>:
uint8_t VL53L5CX_WrMulti(
		VL53L5CX_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t *p_values,
		uint32_t size)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b08a      	sub	sp, #40	@ 0x28
 8000c08:	af04      	add	r7, sp, #16
 8000c0a:	60f8      	str	r0, [r7, #12]
 8000c0c:	607a      	str	r2, [r7, #4]
 8000c0e:	603b      	str	r3, [r7, #0]
 8000c10:	460b      	mov	r3, r1
 8000c12:	817b      	strh	r3, [r7, #10]
	uint8_t status = HAL_I2C_Mem_Write(&hi2c1, p_platform->address, RegisterAdress,
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	8819      	ldrh	r1, [r3, #0]
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	b29b      	uxth	r3, r3
 8000c1c:	897a      	ldrh	r2, [r7, #10]
 8000c1e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000c22:	9002      	str	r0, [sp, #8]
 8000c24:	9301      	str	r3, [sp, #4]
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	9300      	str	r3, [sp, #0]
 8000c2a:	2302      	movs	r3, #2
 8000c2c:	4804      	ldr	r0, [pc, #16]	@ (8000c40 <VL53L5CX_WrMulti+0x3c>)
 8000c2e:	f001 f8f1 	bl	8001e14 <HAL_I2C_Mem_Write>
 8000c32:	4603      	mov	r3, r0
 8000c34:	75fb      	strb	r3, [r7, #23]
									I2C_MEMADD_SIZE_16BIT, p_values, size, 65535);
	return status;
 8000c36:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3718      	adds	r7, #24
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	20000088 	.word	0x20000088

08000c44 <VL53L5CX_RdMulti>:
uint8_t VL53L5CX_RdMulti(
		VL53L5CX_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t *p_values,
		uint32_t size)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b088      	sub	sp, #32
 8000c48:	af02      	add	r7, sp, #8
 8000c4a:	60f8      	str	r0, [r7, #12]
 8000c4c:	607a      	str	r2, [r7, #4]
 8000c4e:	603b      	str	r3, [r7, #0]
 8000c50:	460b      	mov	r3, r1
 8000c52:	817b      	strh	r3, [r7, #10]
	uint8_t status;
	uint8_t data_write[2];
	data_write[0] = (RegisterAdress>>8) & 0xFF;
 8000c54:	897b      	ldrh	r3, [r7, #10]
 8000c56:	0a1b      	lsrs	r3, r3, #8
 8000c58:	b29b      	uxth	r3, r3
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	753b      	strb	r3, [r7, #20]
	data_write[1] = RegisterAdress & 0xFF;
 8000c5e:	897b      	ldrh	r3, [r7, #10]
 8000c60:	b2db      	uxtb	r3, r3
 8000c62:	757b      	strb	r3, [r7, #21]
	status = HAL_I2C_Master_Transmit(&hi2c1, p_platform->address, data_write, 2, 100);
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	8819      	ldrh	r1, [r3, #0]
 8000c68:	f107 0214 	add.w	r2, r7, #20
 8000c6c:	2364      	movs	r3, #100	@ 0x64
 8000c6e:	9300      	str	r3, [sp, #0]
 8000c70:	2302      	movs	r3, #2
 8000c72:	480c      	ldr	r0, [pc, #48]	@ (8000ca4 <VL53L5CX_RdMulti+0x60>)
 8000c74:	f000 fec0 	bl	80019f8 <HAL_I2C_Master_Transmit>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	75fb      	strb	r3, [r7, #23]
	status += HAL_I2C_Master_Receive(&hi2c1, p_platform->address, p_values, size, 100);
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	8819      	ldrh	r1, [r3, #0]
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	b29b      	uxth	r3, r3
 8000c84:	2264      	movs	r2, #100	@ 0x64
 8000c86:	9200      	str	r2, [sp, #0]
 8000c88:	687a      	ldr	r2, [r7, #4]
 8000c8a:	4806      	ldr	r0, [pc, #24]	@ (8000ca4 <VL53L5CX_RdMulti+0x60>)
 8000c8c:	f000 ffcc 	bl	8001c28 <HAL_I2C_Master_Receive>
 8000c90:	4603      	mov	r3, r0
 8000c92:	461a      	mov	r2, r3
 8000c94:	7dfb      	ldrb	r3, [r7, #23]
 8000c96:	4413      	add	r3, r2
 8000c98:	75fb      	strb	r3, [r7, #23]

	return status;
 8000c9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3718      	adds	r7, #24
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	20000088 	.word	0x20000088

08000ca8 <VL53L5CX_Reset_Sensor>:

uint8_t VL53L5CX_Reset_Sensor(VL53L5CX_Platform *p_platform)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]


    /* Set PC9 to LOW */
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cb6:	480b      	ldr	r0, [pc, #44]	@ (8000ce4 <VL53L5CX_Reset_Sensor+0x3c>)
 8000cb8:	f000 fdea 	bl	8001890 <HAL_GPIO_WritePin>
    VL53L5CX_WaitMs(p_platform, 100);
 8000cbc:	2164      	movs	r1, #100	@ 0x64
 8000cbe:	6878      	ldr	r0, [r7, #4]
 8000cc0:	f000 f848 	bl	8000d54 <VL53L5CX_WaitMs>

    /* Set PC9 to HIGH */
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cca:	4806      	ldr	r0, [pc, #24]	@ (8000ce4 <VL53L5CX_Reset_Sensor+0x3c>)
 8000ccc:	f000 fde0 	bl	8001890 <HAL_GPIO_WritePin>
    VL53L5CX_WaitMs(p_platform, 100);
 8000cd0:	2164      	movs	r1, #100	@ 0x64
 8000cd2:	6878      	ldr	r0, [r7, #4]
 8000cd4:	f000 f83e 	bl	8000d54 <VL53L5CX_WaitMs>



    return 0;
 8000cd8:	2300      	movs	r3, #0
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	48000800 	.word	0x48000800

08000ce8 <VL53L5CX_SwapBuffer>:


void VL53L5CX_SwapBuffer(
		uint8_t 		*buffer,
		uint16_t 	 	 size)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b085      	sub	sp, #20
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	460b      	mov	r3, r1
 8000cf2:	807b      	strh	r3, [r7, #2]
	uint32_t i, tmp;

	/* Example of possible implementation using <string.h> */
	for(i = 0; i < size; i = i + 4)
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	60fb      	str	r3, [r7, #12]
 8000cf8:	e021      	b.n	8000d3e <VL53L5CX_SwapBuffer+0x56>
	{
		tmp = (
		  buffer[i]<<24)
 8000cfa:	687a      	ldr	r2, [r7, #4]
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	4413      	add	r3, r2
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	061a      	lsls	r2, r3, #24
		|(buffer[i+1]<<16)
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	3301      	adds	r3, #1
 8000d08:	6879      	ldr	r1, [r7, #4]
 8000d0a:	440b      	add	r3, r1
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	041b      	lsls	r3, r3, #16
 8000d10:	431a      	orrs	r2, r3
		|(buffer[i+2]<<8)
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	3302      	adds	r3, #2
 8000d16:	6879      	ldr	r1, [r7, #4]
 8000d18:	440b      	add	r3, r1
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	021b      	lsls	r3, r3, #8
 8000d1e:	4313      	orrs	r3, r2
		|(buffer[i+3]);
 8000d20:	68fa      	ldr	r2, [r7, #12]
 8000d22:	3203      	adds	r2, #3
 8000d24:	6879      	ldr	r1, [r7, #4]
 8000d26:	440a      	add	r2, r1
 8000d28:	7812      	ldrb	r2, [r2, #0]
 8000d2a:	4313      	orrs	r3, r2
		tmp = (
 8000d2c:	60bb      	str	r3, [r7, #8]

		memcpy(&(buffer[i]), &tmp, 4);
 8000d2e:	687a      	ldr	r2, [r7, #4]
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	4413      	add	r3, r2
 8000d34:	68ba      	ldr	r2, [r7, #8]
 8000d36:	601a      	str	r2, [r3, #0]
	for(i = 0; i < size; i = i + 4)
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	3304      	adds	r3, #4
 8000d3c:	60fb      	str	r3, [r7, #12]
 8000d3e:	887b      	ldrh	r3, [r7, #2]
 8000d40:	68fa      	ldr	r2, [r7, #12]
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d3d9      	bcc.n	8000cfa <VL53L5CX_SwapBuffer+0x12>
	}
}
 8000d46:	bf00      	nop
 8000d48:	bf00      	nop
 8000d4a:	3714      	adds	r7, #20
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr

08000d54 <VL53L5CX_WaitMs>:

uint8_t VL53L5CX_WaitMs(
		VL53L5CX_Platform *p_platform,
               uint32_t TimeMs)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
 8000d5c:	6039      	str	r1, [r7, #0]
	HAL_Delay(TimeMs);
 8000d5e:	6838      	ldr	r0, [r7, #0]
 8000d60:	f000 fa38 	bl	80011d4 <HAL_Delay>
	return 0;
 8000d64:	2300      	movs	r3, #0
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	3708      	adds	r7, #8
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
	...

08000d70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d76:	4b0f      	ldr	r3, [pc, #60]	@ (8000db4 <HAL_MspInit+0x44>)
 8000d78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d7a:	4a0e      	ldr	r2, [pc, #56]	@ (8000db4 <HAL_MspInit+0x44>)
 8000d7c:	f043 0301 	orr.w	r3, r3, #1
 8000d80:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d82:	4b0c      	ldr	r3, [pc, #48]	@ (8000db4 <HAL_MspInit+0x44>)
 8000d84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d86:	f003 0301 	and.w	r3, r3, #1
 8000d8a:	607b      	str	r3, [r7, #4]
 8000d8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d8e:	4b09      	ldr	r3, [pc, #36]	@ (8000db4 <HAL_MspInit+0x44>)
 8000d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d92:	4a08      	ldr	r2, [pc, #32]	@ (8000db4 <HAL_MspInit+0x44>)
 8000d94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d98:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d9a:	4b06      	ldr	r3, [pc, #24]	@ (8000db4 <HAL_MspInit+0x44>)
 8000d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000da2:	603b      	str	r3, [r7, #0]
 8000da4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000da6:	bf00      	nop
 8000da8:	370c      	adds	r7, #12
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	40021000 	.word	0x40021000

08000db8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dbc:	bf00      	nop
 8000dbe:	e7fd      	b.n	8000dbc <NMI_Handler+0x4>

08000dc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dc4:	bf00      	nop
 8000dc6:	e7fd      	b.n	8000dc4 <HardFault_Handler+0x4>

08000dc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dcc:	bf00      	nop
 8000dce:	e7fd      	b.n	8000dcc <MemManage_Handler+0x4>

08000dd0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dd4:	bf00      	nop
 8000dd6:	e7fd      	b.n	8000dd4 <BusFault_Handler+0x4>

08000dd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ddc:	bf00      	nop
 8000dde:	e7fd      	b.n	8000ddc <UsageFault_Handler+0x4>

08000de0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000de4:	bf00      	nop
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr

08000dee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dee:	b480      	push	{r7}
 8000df0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000df2:	bf00      	nop
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr

08000dfc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr

08000e0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e0a:	b580      	push	{r7, lr}
 8000e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e0e:	f000 f9c1 	bl	8001194 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}
	...

08000e18 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e1c:	4802      	ldr	r0, [pc, #8]	@ (8000e28 <USART2_IRQHandler+0x10>)
 8000e1e:	f003 f98d 	bl	800413c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e22:	bf00      	nop
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	200010e0 	.word	0x200010e0

08000e2c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b086      	sub	sp, #24
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	60f8      	str	r0, [r7, #12]
 8000e34:	60b9      	str	r1, [r7, #8]
 8000e36:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e38:	2300      	movs	r3, #0
 8000e3a:	617b      	str	r3, [r7, #20]
 8000e3c:	e00a      	b.n	8000e54 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e3e:	f3af 8000 	nop.w
 8000e42:	4601      	mov	r1, r0
 8000e44:	68bb      	ldr	r3, [r7, #8]
 8000e46:	1c5a      	adds	r2, r3, #1
 8000e48:	60ba      	str	r2, [r7, #8]
 8000e4a:	b2ca      	uxtb	r2, r1
 8000e4c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	3301      	adds	r3, #1
 8000e52:	617b      	str	r3, [r7, #20]
 8000e54:	697a      	ldr	r2, [r7, #20]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	dbf0      	blt.n	8000e3e <_read+0x12>
  }

  return len;
 8000e5c:	687b      	ldr	r3, [r7, #4]
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3718      	adds	r7, #24
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}

08000e66 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000e66:	b480      	push	{r7}
 8000e68:	b083      	sub	sp, #12
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	370c      	adds	r7, #12
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr

08000e7e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	b083      	sub	sp, #12
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	6078      	str	r0, [r7, #4]
 8000e86:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e8e:	605a      	str	r2, [r3, #4]
  return 0;
 8000e90:	2300      	movs	r3, #0
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr

08000e9e <_isatty>:

int _isatty(int file)
{
 8000e9e:	b480      	push	{r7}
 8000ea0:	b083      	sub	sp, #12
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ea6:	2301      	movs	r3, #1
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	370c      	adds	r7, #12
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b085      	sub	sp, #20
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ec0:	2300      	movs	r3, #0
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3714      	adds	r7, #20
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
	...

08000ed0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ed8:	4a14      	ldr	r2, [pc, #80]	@ (8000f2c <_sbrk+0x5c>)
 8000eda:	4b15      	ldr	r3, [pc, #84]	@ (8000f30 <_sbrk+0x60>)
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ee4:	4b13      	ldr	r3, [pc, #76]	@ (8000f34 <_sbrk+0x64>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d102      	bne.n	8000ef2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000eec:	4b11      	ldr	r3, [pc, #68]	@ (8000f34 <_sbrk+0x64>)
 8000eee:	4a12      	ldr	r2, [pc, #72]	@ (8000f38 <_sbrk+0x68>)
 8000ef0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ef2:	4b10      	ldr	r3, [pc, #64]	@ (8000f34 <_sbrk+0x64>)
 8000ef4:	681a      	ldr	r2, [r3, #0]
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4413      	add	r3, r2
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	d207      	bcs.n	8000f10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f00:	f006 f8a0 	bl	8007044 <__errno>
 8000f04:	4603      	mov	r3, r0
 8000f06:	220c      	movs	r2, #12
 8000f08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f0e:	e009      	b.n	8000f24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f10:	4b08      	ldr	r3, [pc, #32]	@ (8000f34 <_sbrk+0x64>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f16:	4b07      	ldr	r3, [pc, #28]	@ (8000f34 <_sbrk+0x64>)
 8000f18:	681a      	ldr	r2, [r3, #0]
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	4a05      	ldr	r2, [pc, #20]	@ (8000f34 <_sbrk+0x64>)
 8000f20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f22:	68fb      	ldr	r3, [r7, #12]
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3718      	adds	r7, #24
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	20018000 	.word	0x20018000
 8000f30:	00000400 	.word	0x00000400
 8000f34:	200010dc 	.word	0x200010dc
 8000f38:	200012b8 	.word	0x200012b8

08000f3c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <SystemInit+0x20>)
 8000f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f46:	4a05      	ldr	r2, [pc, #20]	@ (8000f5c <SystemInit+0x20>)
 8000f48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	e000ed00 	.word	0xe000ed00

08000f60 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f64:	4b14      	ldr	r3, [pc, #80]	@ (8000fb8 <MX_USART2_UART_Init+0x58>)
 8000f66:	4a15      	ldr	r2, [pc, #84]	@ (8000fbc <MX_USART2_UART_Init+0x5c>)
 8000f68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f6a:	4b13      	ldr	r3, [pc, #76]	@ (8000fb8 <MX_USART2_UART_Init+0x58>)
 8000f6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f72:	4b11      	ldr	r3, [pc, #68]	@ (8000fb8 <MX_USART2_UART_Init+0x58>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f78:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb8 <MX_USART2_UART_Init+0x58>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb8 <MX_USART2_UART_Init+0x58>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f84:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb8 <MX_USART2_UART_Init+0x58>)
 8000f86:	220c      	movs	r2, #12
 8000f88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb8 <MX_USART2_UART_Init+0x58>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f90:	4b09      	ldr	r3, [pc, #36]	@ (8000fb8 <MX_USART2_UART_Init+0x58>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f96:	4b08      	ldr	r3, [pc, #32]	@ (8000fb8 <MX_USART2_UART_Init+0x58>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f9c:	4b06      	ldr	r3, [pc, #24]	@ (8000fb8 <MX_USART2_UART_Init+0x58>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fa2:	4805      	ldr	r0, [pc, #20]	@ (8000fb8 <MX_USART2_UART_Init+0x58>)
 8000fa4:	f002 fff2 	bl	8003f8c <HAL_UART_Init>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000fae:	f7ff fdc7 	bl	8000b40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	200010e0 	.word	0x200010e0
 8000fbc:	40004400 	.word	0x40004400

08000fc0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b0ac      	sub	sp, #176	@ 0xb0
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
 8000fd4:	60da      	str	r2, [r3, #12]
 8000fd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fd8:	f107 0314 	add.w	r3, r7, #20
 8000fdc:	2288      	movs	r2, #136	@ 0x88
 8000fde:	2100      	movs	r1, #0
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f006 f827 	bl	8007034 <memset>
  if(uartHandle->Instance==USART2)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a25      	ldr	r2, [pc, #148]	@ (8001080 <HAL_UART_MspInit+0xc0>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d143      	bne.n	8001078 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ff8:	f107 0314 	add.w	r3, r7, #20
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f002 fb09 	bl	8003614 <HAL_RCCEx_PeriphCLKConfig>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001008:	f7ff fd9a 	bl	8000b40 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800100c:	4b1d      	ldr	r3, [pc, #116]	@ (8001084 <HAL_UART_MspInit+0xc4>)
 800100e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001010:	4a1c      	ldr	r2, [pc, #112]	@ (8001084 <HAL_UART_MspInit+0xc4>)
 8001012:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001016:	6593      	str	r3, [r2, #88]	@ 0x58
 8001018:	4b1a      	ldr	r3, [pc, #104]	@ (8001084 <HAL_UART_MspInit+0xc4>)
 800101a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800101c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001020:	613b      	str	r3, [r7, #16]
 8001022:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001024:	4b17      	ldr	r3, [pc, #92]	@ (8001084 <HAL_UART_MspInit+0xc4>)
 8001026:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001028:	4a16      	ldr	r2, [pc, #88]	@ (8001084 <HAL_UART_MspInit+0xc4>)
 800102a:	f043 0301 	orr.w	r3, r3, #1
 800102e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001030:	4b14      	ldr	r3, [pc, #80]	@ (8001084 <HAL_UART_MspInit+0xc4>)
 8001032:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001034:	f003 0301 	and.w	r3, r3, #1
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800103c:	230c      	movs	r3, #12
 800103e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001042:	2302      	movs	r3, #2
 8001044:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001048:	2300      	movs	r3, #0
 800104a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800104e:	2303      	movs	r3, #3
 8001050:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001054:	2307      	movs	r3, #7
 8001056:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800105a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800105e:	4619      	mov	r1, r3
 8001060:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001064:	f000 fa6a 	bl	800153c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001068:	2200      	movs	r2, #0
 800106a:	2100      	movs	r1, #0
 800106c:	2026      	movs	r0, #38	@ 0x26
 800106e:	f000 f9b0 	bl	80013d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001072:	2026      	movs	r0, #38	@ 0x26
 8001074:	f000 f9c9 	bl	800140a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001078:	bf00      	nop
 800107a:	37b0      	adds	r7, #176	@ 0xb0
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	40004400 	.word	0x40004400
 8001084:	40021000 	.word	0x40021000

08001088 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001088:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010c0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800108c:	f7ff ff56 	bl	8000f3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001090:	480c      	ldr	r0, [pc, #48]	@ (80010c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001092:	490d      	ldr	r1, [pc, #52]	@ (80010c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001094:	4a0d      	ldr	r2, [pc, #52]	@ (80010cc <LoopForever+0xe>)
  movs r3, #0
 8001096:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001098:	e002      	b.n	80010a0 <LoopCopyDataInit>

0800109a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800109a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800109c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800109e:	3304      	adds	r3, #4

080010a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010a4:	d3f9      	bcc.n	800109a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010a6:	4a0a      	ldr	r2, [pc, #40]	@ (80010d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010a8:	4c0a      	ldr	r4, [pc, #40]	@ (80010d4 <LoopForever+0x16>)
  movs r3, #0
 80010aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010ac:	e001      	b.n	80010b2 <LoopFillZerobss>

080010ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010b0:	3204      	adds	r2, #4

080010b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010b4:	d3fb      	bcc.n	80010ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010b6:	f005 ffcb 	bl	8007050 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80010ba:	f7ff fb81 	bl	80007c0 <main>

080010be <LoopForever>:

LoopForever:
    b LoopForever
 80010be:	e7fe      	b.n	80010be <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80010c0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80010c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010c8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80010cc:	0801d91c 	.word	0x0801d91c
  ldr r2, =_sbss
 80010d0:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80010d4:	200012b8 	.word	0x200012b8

080010d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80010d8:	e7fe      	b.n	80010d8 <ADC1_2_IRQHandler>
	...

080010dc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80010e2:	2300      	movs	r3, #0
 80010e4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001118 <HAL_Init+0x3c>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a0b      	ldr	r2, [pc, #44]	@ (8001118 <HAL_Init+0x3c>)
 80010ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010f0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010f2:	2003      	movs	r0, #3
 80010f4:	f000 f962 	bl	80013bc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010f8:	2000      	movs	r0, #0
 80010fa:	f000 f80f 	bl	800111c <HAL_InitTick>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d002      	beq.n	800110a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001104:	2301      	movs	r3, #1
 8001106:	71fb      	strb	r3, [r7, #7]
 8001108:	e001      	b.n	800110e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800110a:	f7ff fe31 	bl	8000d70 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800110e:	79fb      	ldrb	r3, [r7, #7]
}
 8001110:	4618      	mov	r0, r3
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	40022000 	.word	0x40022000

0800111c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001124:	2300      	movs	r3, #0
 8001126:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001128:	4b17      	ldr	r3, [pc, #92]	@ (8001188 <HAL_InitTick+0x6c>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d023      	beq.n	8001178 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001130:	4b16      	ldr	r3, [pc, #88]	@ (800118c <HAL_InitTick+0x70>)
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	4b14      	ldr	r3, [pc, #80]	@ (8001188 <HAL_InitTick+0x6c>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	4619      	mov	r1, r3
 800113a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800113e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001142:	fbb2 f3f3 	udiv	r3, r2, r3
 8001146:	4618      	mov	r0, r3
 8001148:	f000 f96d 	bl	8001426 <HAL_SYSTICK_Config>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d10f      	bne.n	8001172 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2b0f      	cmp	r3, #15
 8001156:	d809      	bhi.n	800116c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001158:	2200      	movs	r2, #0
 800115a:	6879      	ldr	r1, [r7, #4]
 800115c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001160:	f000 f937 	bl	80013d2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001164:	4a0a      	ldr	r2, [pc, #40]	@ (8001190 <HAL_InitTick+0x74>)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6013      	str	r3, [r2, #0]
 800116a:	e007      	b.n	800117c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800116c:	2301      	movs	r3, #1
 800116e:	73fb      	strb	r3, [r7, #15]
 8001170:	e004      	b.n	800117c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	73fb      	strb	r3, [r7, #15]
 8001176:	e001      	b.n	800117c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001178:	2301      	movs	r3, #1
 800117a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800117c:	7bfb      	ldrb	r3, [r7, #15]
}
 800117e:	4618      	mov	r0, r3
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	2000000c 	.word	0x2000000c
 800118c:	20000004 	.word	0x20000004
 8001190:	20000008 	.word	0x20000008

08001194 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001198:	4b06      	ldr	r3, [pc, #24]	@ (80011b4 <HAL_IncTick+0x20>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	461a      	mov	r2, r3
 800119e:	4b06      	ldr	r3, [pc, #24]	@ (80011b8 <HAL_IncTick+0x24>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4413      	add	r3, r2
 80011a4:	4a04      	ldr	r2, [pc, #16]	@ (80011b8 <HAL_IncTick+0x24>)
 80011a6:	6013      	str	r3, [r2, #0]
}
 80011a8:	bf00      	nop
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	2000000c 	.word	0x2000000c
 80011b8:	20001168 	.word	0x20001168

080011bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  return uwTick;
 80011c0:	4b03      	ldr	r3, [pc, #12]	@ (80011d0 <HAL_GetTick+0x14>)
 80011c2:	681b      	ldr	r3, [r3, #0]
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	20001168 	.word	0x20001168

080011d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011dc:	f7ff ffee 	bl	80011bc <HAL_GetTick>
 80011e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80011ec:	d005      	beq.n	80011fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80011ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001218 <HAL_Delay+0x44>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	461a      	mov	r2, r3
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	4413      	add	r3, r2
 80011f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011fa:	bf00      	nop
 80011fc:	f7ff ffde 	bl	80011bc <HAL_GetTick>
 8001200:	4602      	mov	r2, r0
 8001202:	68bb      	ldr	r3, [r7, #8]
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	68fa      	ldr	r2, [r7, #12]
 8001208:	429a      	cmp	r2, r3
 800120a:	d8f7      	bhi.n	80011fc <HAL_Delay+0x28>
  {
  }
}
 800120c:	bf00      	nop
 800120e:	bf00      	nop
 8001210:	3710      	adds	r7, #16
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	2000000c 	.word	0x2000000c

0800121c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800121c:	b480      	push	{r7}
 800121e:	b085      	sub	sp, #20
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	f003 0307 	and.w	r3, r3, #7
 800122a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800122c:	4b0c      	ldr	r3, [pc, #48]	@ (8001260 <__NVIC_SetPriorityGrouping+0x44>)
 800122e:	68db      	ldr	r3, [r3, #12]
 8001230:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001232:	68ba      	ldr	r2, [r7, #8]
 8001234:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001238:	4013      	ands	r3, r2
 800123a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001244:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001248:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800124c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800124e:	4a04      	ldr	r2, [pc, #16]	@ (8001260 <__NVIC_SetPriorityGrouping+0x44>)
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	60d3      	str	r3, [r2, #12]
}
 8001254:	bf00      	nop
 8001256:	3714      	adds	r7, #20
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr
 8001260:	e000ed00 	.word	0xe000ed00

08001264 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001268:	4b04      	ldr	r3, [pc, #16]	@ (800127c <__NVIC_GetPriorityGrouping+0x18>)
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	0a1b      	lsrs	r3, r3, #8
 800126e:	f003 0307 	and.w	r3, r3, #7
}
 8001272:	4618      	mov	r0, r3
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	e000ed00 	.word	0xe000ed00

08001280 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800128a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800128e:	2b00      	cmp	r3, #0
 8001290:	db0b      	blt.n	80012aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001292:	79fb      	ldrb	r3, [r7, #7]
 8001294:	f003 021f 	and.w	r2, r3, #31
 8001298:	4907      	ldr	r1, [pc, #28]	@ (80012b8 <__NVIC_EnableIRQ+0x38>)
 800129a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800129e:	095b      	lsrs	r3, r3, #5
 80012a0:	2001      	movs	r0, #1
 80012a2:	fa00 f202 	lsl.w	r2, r0, r2
 80012a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012aa:	bf00      	nop
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	e000e100 	.word	0xe000e100

080012bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	4603      	mov	r3, r0
 80012c4:	6039      	str	r1, [r7, #0]
 80012c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	db0a      	blt.n	80012e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	b2da      	uxtb	r2, r3
 80012d4:	490c      	ldr	r1, [pc, #48]	@ (8001308 <__NVIC_SetPriority+0x4c>)
 80012d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012da:	0112      	lsls	r2, r2, #4
 80012dc:	b2d2      	uxtb	r2, r2
 80012de:	440b      	add	r3, r1
 80012e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012e4:	e00a      	b.n	80012fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	b2da      	uxtb	r2, r3
 80012ea:	4908      	ldr	r1, [pc, #32]	@ (800130c <__NVIC_SetPriority+0x50>)
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	f003 030f 	and.w	r3, r3, #15
 80012f2:	3b04      	subs	r3, #4
 80012f4:	0112      	lsls	r2, r2, #4
 80012f6:	b2d2      	uxtb	r2, r2
 80012f8:	440b      	add	r3, r1
 80012fa:	761a      	strb	r2, [r3, #24]
}
 80012fc:	bf00      	nop
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	e000e100 	.word	0xe000e100
 800130c:	e000ed00 	.word	0xe000ed00

08001310 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001310:	b480      	push	{r7}
 8001312:	b089      	sub	sp, #36	@ 0x24
 8001314:	af00      	add	r7, sp, #0
 8001316:	60f8      	str	r0, [r7, #12]
 8001318:	60b9      	str	r1, [r7, #8]
 800131a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	f003 0307 	and.w	r3, r3, #7
 8001322:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	f1c3 0307 	rsb	r3, r3, #7
 800132a:	2b04      	cmp	r3, #4
 800132c:	bf28      	it	cs
 800132e:	2304      	movcs	r3, #4
 8001330:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	3304      	adds	r3, #4
 8001336:	2b06      	cmp	r3, #6
 8001338:	d902      	bls.n	8001340 <NVIC_EncodePriority+0x30>
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	3b03      	subs	r3, #3
 800133e:	e000      	b.n	8001342 <NVIC_EncodePriority+0x32>
 8001340:	2300      	movs	r3, #0
 8001342:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001344:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001348:	69bb      	ldr	r3, [r7, #24]
 800134a:	fa02 f303 	lsl.w	r3, r2, r3
 800134e:	43da      	mvns	r2, r3
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	401a      	ands	r2, r3
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001358:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	fa01 f303 	lsl.w	r3, r1, r3
 8001362:	43d9      	mvns	r1, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001368:	4313      	orrs	r3, r2
         );
}
 800136a:	4618      	mov	r0, r3
 800136c:	3724      	adds	r7, #36	@ 0x24
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
	...

08001378 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	3b01      	subs	r3, #1
 8001384:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001388:	d301      	bcc.n	800138e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800138a:	2301      	movs	r3, #1
 800138c:	e00f      	b.n	80013ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800138e:	4a0a      	ldr	r2, [pc, #40]	@ (80013b8 <SysTick_Config+0x40>)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	3b01      	subs	r3, #1
 8001394:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001396:	210f      	movs	r1, #15
 8001398:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800139c:	f7ff ff8e 	bl	80012bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013a0:	4b05      	ldr	r3, [pc, #20]	@ (80013b8 <SysTick_Config+0x40>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013a6:	4b04      	ldr	r3, [pc, #16]	@ (80013b8 <SysTick_Config+0x40>)
 80013a8:	2207      	movs	r2, #7
 80013aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013ac:	2300      	movs	r3, #0
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	e000e010 	.word	0xe000e010

080013bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f7ff ff29 	bl	800121c <__NVIC_SetPriorityGrouping>
}
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b086      	sub	sp, #24
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	4603      	mov	r3, r0
 80013da:	60b9      	str	r1, [r7, #8]
 80013dc:	607a      	str	r2, [r7, #4]
 80013de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80013e0:	2300      	movs	r3, #0
 80013e2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013e4:	f7ff ff3e 	bl	8001264 <__NVIC_GetPriorityGrouping>
 80013e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013ea:	687a      	ldr	r2, [r7, #4]
 80013ec:	68b9      	ldr	r1, [r7, #8]
 80013ee:	6978      	ldr	r0, [r7, #20]
 80013f0:	f7ff ff8e 	bl	8001310 <NVIC_EncodePriority>
 80013f4:	4602      	mov	r2, r0
 80013f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013fa:	4611      	mov	r1, r2
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff ff5d 	bl	80012bc <__NVIC_SetPriority>
}
 8001402:	bf00      	nop
 8001404:	3718      	adds	r7, #24
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}

0800140a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	b082      	sub	sp, #8
 800140e:	af00      	add	r7, sp, #0
 8001410:	4603      	mov	r3, r0
 8001412:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001414:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff ff31 	bl	8001280 <__NVIC_EnableIRQ>
}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}

08001426 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001426:	b580      	push	{r7, lr}
 8001428:	b082      	sub	sp, #8
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f7ff ffa2 	bl	8001378 <SysTick_Config>
 8001434:	4603      	mov	r3, r0
}
 8001436:	4618      	mov	r0, r3
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}

0800143e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800143e:	b480      	push	{r7}
 8001440:	b085      	sub	sp, #20
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001446:	2300      	movs	r3, #0
 8001448:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001450:	b2db      	uxtb	r3, r3
 8001452:	2b02      	cmp	r3, #2
 8001454:	d008      	beq.n	8001468 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2204      	movs	r2, #4
 800145a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2200      	movs	r2, #0
 8001460:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001464:	2301      	movs	r3, #1
 8001466:	e022      	b.n	80014ae <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f022 020e 	bic.w	r2, r2, #14
 8001476:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f022 0201 	bic.w	r2, r2, #1
 8001486:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800148c:	f003 021c 	and.w	r2, r3, #28
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001494:	2101      	movs	r1, #1
 8001496:	fa01 f202 	lsl.w	r2, r1, r2
 800149a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2201      	movs	r2, #1
 80014a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2200      	movs	r2, #0
 80014a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80014ac:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3714      	adds	r7, #20
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr

080014ba <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b084      	sub	sp, #16
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014c2:	2300      	movs	r3, #0
 80014c4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d005      	beq.n	80014de <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2204      	movs	r2, #4
 80014d6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	73fb      	strb	r3, [r7, #15]
 80014dc:	e029      	b.n	8001532 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f022 020e 	bic.w	r2, r2, #14
 80014ec:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f022 0201 	bic.w	r2, r2, #1
 80014fc:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001502:	f003 021c 	and.w	r2, r3, #28
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150a:	2101      	movs	r1, #1
 800150c:	fa01 f202 	lsl.w	r2, r1, r2
 8001510:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2201      	movs	r2, #1
 8001516:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2200      	movs	r2, #0
 800151e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001526:	2b00      	cmp	r3, #0
 8001528:	d003      	beq.n	8001532 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	4798      	blx	r3
    }
  }
  return status;
 8001532:	7bfb      	ldrb	r3, [r7, #15]
}
 8001534:	4618      	mov	r0, r3
 8001536:	3710      	adds	r7, #16
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}

0800153c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800153c:	b480      	push	{r7}
 800153e:	b087      	sub	sp, #28
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001546:	2300      	movs	r3, #0
 8001548:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800154a:	e17f      	b.n	800184c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	2101      	movs	r1, #1
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	fa01 f303 	lsl.w	r3, r1, r3
 8001558:	4013      	ands	r3, r2
 800155a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2b00      	cmp	r3, #0
 8001560:	f000 8171 	beq.w	8001846 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	f003 0303 	and.w	r3, r3, #3
 800156c:	2b01      	cmp	r3, #1
 800156e:	d005      	beq.n	800157c <HAL_GPIO_Init+0x40>
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	f003 0303 	and.w	r3, r3, #3
 8001578:	2b02      	cmp	r3, #2
 800157a:	d130      	bne.n	80015de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	2203      	movs	r2, #3
 8001588:	fa02 f303 	lsl.w	r3, r2, r3
 800158c:	43db      	mvns	r3, r3
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	4013      	ands	r3, r2
 8001592:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	68da      	ldr	r2, [r3, #12]
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	fa02 f303 	lsl.w	r3, r2, r3
 80015a0:	693a      	ldr	r2, [r7, #16]
 80015a2:	4313      	orrs	r3, r2
 80015a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	693a      	ldr	r2, [r7, #16]
 80015aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80015b2:	2201      	movs	r2, #1
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ba:	43db      	mvns	r3, r3
 80015bc:	693a      	ldr	r2, [r7, #16]
 80015be:	4013      	ands	r3, r2
 80015c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	091b      	lsrs	r3, r3, #4
 80015c8:	f003 0201 	and.w	r2, r3, #1
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	fa02 f303 	lsl.w	r3, r2, r3
 80015d2:	693a      	ldr	r2, [r7, #16]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	f003 0303 	and.w	r3, r3, #3
 80015e6:	2b03      	cmp	r3, #3
 80015e8:	d118      	bne.n	800161c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80015f0:	2201      	movs	r2, #1
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	fa02 f303 	lsl.w	r3, r2, r3
 80015f8:	43db      	mvns	r3, r3
 80015fa:	693a      	ldr	r2, [r7, #16]
 80015fc:	4013      	ands	r3, r2
 80015fe:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	08db      	lsrs	r3, r3, #3
 8001606:	f003 0201 	and.w	r2, r3, #1
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	fa02 f303 	lsl.w	r3, r2, r3
 8001610:	693a      	ldr	r2, [r7, #16]
 8001612:	4313      	orrs	r3, r2
 8001614:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f003 0303 	and.w	r3, r3, #3
 8001624:	2b03      	cmp	r3, #3
 8001626:	d017      	beq.n	8001658 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	68db      	ldr	r3, [r3, #12]
 800162c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	2203      	movs	r2, #3
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	43db      	mvns	r3, r3
 800163a:	693a      	ldr	r2, [r7, #16]
 800163c:	4013      	ands	r3, r2
 800163e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	689a      	ldr	r2, [r3, #8]
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	005b      	lsls	r3, r3, #1
 8001648:	fa02 f303 	lsl.w	r3, r2, r3
 800164c:	693a      	ldr	r2, [r7, #16]
 800164e:	4313      	orrs	r3, r2
 8001650:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	693a      	ldr	r2, [r7, #16]
 8001656:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f003 0303 	and.w	r3, r3, #3
 8001660:	2b02      	cmp	r3, #2
 8001662:	d123      	bne.n	80016ac <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	08da      	lsrs	r2, r3, #3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	3208      	adds	r2, #8
 800166c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001670:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	f003 0307 	and.w	r3, r3, #7
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	220f      	movs	r2, #15
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	43db      	mvns	r3, r3
 8001682:	693a      	ldr	r2, [r7, #16]
 8001684:	4013      	ands	r3, r2
 8001686:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	691a      	ldr	r2, [r3, #16]
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	f003 0307 	and.w	r3, r3, #7
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	fa02 f303 	lsl.w	r3, r2, r3
 8001698:	693a      	ldr	r2, [r7, #16]
 800169a:	4313      	orrs	r3, r2
 800169c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	08da      	lsrs	r2, r3, #3
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	3208      	adds	r2, #8
 80016a6:	6939      	ldr	r1, [r7, #16]
 80016a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	2203      	movs	r2, #3
 80016b8:	fa02 f303 	lsl.w	r3, r2, r3
 80016bc:	43db      	mvns	r3, r3
 80016be:	693a      	ldr	r2, [r7, #16]
 80016c0:	4013      	ands	r3, r2
 80016c2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f003 0203 	and.w	r2, r3, #3
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	005b      	lsls	r3, r3, #1
 80016d0:	fa02 f303 	lsl.w	r3, r2, r3
 80016d4:	693a      	ldr	r2, [r7, #16]
 80016d6:	4313      	orrs	r3, r2
 80016d8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	693a      	ldr	r2, [r7, #16]
 80016de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	f000 80ac 	beq.w	8001846 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ee:	4b5f      	ldr	r3, [pc, #380]	@ (800186c <HAL_GPIO_Init+0x330>)
 80016f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016f2:	4a5e      	ldr	r2, [pc, #376]	@ (800186c <HAL_GPIO_Init+0x330>)
 80016f4:	f043 0301 	orr.w	r3, r3, #1
 80016f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80016fa:	4b5c      	ldr	r3, [pc, #368]	@ (800186c <HAL_GPIO_Init+0x330>)
 80016fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	60bb      	str	r3, [r7, #8]
 8001704:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001706:	4a5a      	ldr	r2, [pc, #360]	@ (8001870 <HAL_GPIO_Init+0x334>)
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	089b      	lsrs	r3, r3, #2
 800170c:	3302      	adds	r3, #2
 800170e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001712:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	f003 0303 	and.w	r3, r3, #3
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	220f      	movs	r2, #15
 800171e:	fa02 f303 	lsl.w	r3, r2, r3
 8001722:	43db      	mvns	r3, r3
 8001724:	693a      	ldr	r2, [r7, #16]
 8001726:	4013      	ands	r3, r2
 8001728:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001730:	d025      	beq.n	800177e <HAL_GPIO_Init+0x242>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4a4f      	ldr	r2, [pc, #316]	@ (8001874 <HAL_GPIO_Init+0x338>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d01f      	beq.n	800177a <HAL_GPIO_Init+0x23e>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a4e      	ldr	r2, [pc, #312]	@ (8001878 <HAL_GPIO_Init+0x33c>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d019      	beq.n	8001776 <HAL_GPIO_Init+0x23a>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4a4d      	ldr	r2, [pc, #308]	@ (800187c <HAL_GPIO_Init+0x340>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d013      	beq.n	8001772 <HAL_GPIO_Init+0x236>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4a4c      	ldr	r2, [pc, #304]	@ (8001880 <HAL_GPIO_Init+0x344>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d00d      	beq.n	800176e <HAL_GPIO_Init+0x232>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4a4b      	ldr	r2, [pc, #300]	@ (8001884 <HAL_GPIO_Init+0x348>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d007      	beq.n	800176a <HAL_GPIO_Init+0x22e>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4a4a      	ldr	r2, [pc, #296]	@ (8001888 <HAL_GPIO_Init+0x34c>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d101      	bne.n	8001766 <HAL_GPIO_Init+0x22a>
 8001762:	2306      	movs	r3, #6
 8001764:	e00c      	b.n	8001780 <HAL_GPIO_Init+0x244>
 8001766:	2307      	movs	r3, #7
 8001768:	e00a      	b.n	8001780 <HAL_GPIO_Init+0x244>
 800176a:	2305      	movs	r3, #5
 800176c:	e008      	b.n	8001780 <HAL_GPIO_Init+0x244>
 800176e:	2304      	movs	r3, #4
 8001770:	e006      	b.n	8001780 <HAL_GPIO_Init+0x244>
 8001772:	2303      	movs	r3, #3
 8001774:	e004      	b.n	8001780 <HAL_GPIO_Init+0x244>
 8001776:	2302      	movs	r3, #2
 8001778:	e002      	b.n	8001780 <HAL_GPIO_Init+0x244>
 800177a:	2301      	movs	r3, #1
 800177c:	e000      	b.n	8001780 <HAL_GPIO_Init+0x244>
 800177e:	2300      	movs	r3, #0
 8001780:	697a      	ldr	r2, [r7, #20]
 8001782:	f002 0203 	and.w	r2, r2, #3
 8001786:	0092      	lsls	r2, r2, #2
 8001788:	4093      	lsls	r3, r2
 800178a:	693a      	ldr	r2, [r7, #16]
 800178c:	4313      	orrs	r3, r2
 800178e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001790:	4937      	ldr	r1, [pc, #220]	@ (8001870 <HAL_GPIO_Init+0x334>)
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	089b      	lsrs	r3, r3, #2
 8001796:	3302      	adds	r3, #2
 8001798:	693a      	ldr	r2, [r7, #16]
 800179a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800179e:	4b3b      	ldr	r3, [pc, #236]	@ (800188c <HAL_GPIO_Init+0x350>)
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	43db      	mvns	r3, r3
 80017a8:	693a      	ldr	r2, [r7, #16]
 80017aa:	4013      	ands	r3, r2
 80017ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d003      	beq.n	80017c2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80017ba:	693a      	ldr	r2, [r7, #16]
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	4313      	orrs	r3, r2
 80017c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80017c2:	4a32      	ldr	r2, [pc, #200]	@ (800188c <HAL_GPIO_Init+0x350>)
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80017c8:	4b30      	ldr	r3, [pc, #192]	@ (800188c <HAL_GPIO_Init+0x350>)
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	43db      	mvns	r3, r3
 80017d2:	693a      	ldr	r2, [r7, #16]
 80017d4:	4013      	ands	r3, r2
 80017d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d003      	beq.n	80017ec <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80017e4:	693a      	ldr	r2, [r7, #16]
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80017ec:	4a27      	ldr	r2, [pc, #156]	@ (800188c <HAL_GPIO_Init+0x350>)
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80017f2:	4b26      	ldr	r3, [pc, #152]	@ (800188c <HAL_GPIO_Init+0x350>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	43db      	mvns	r3, r3
 80017fc:	693a      	ldr	r2, [r7, #16]
 80017fe:	4013      	ands	r3, r2
 8001800:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d003      	beq.n	8001816 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	4313      	orrs	r3, r2
 8001814:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001816:	4a1d      	ldr	r2, [pc, #116]	@ (800188c <HAL_GPIO_Init+0x350>)
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800181c:	4b1b      	ldr	r3, [pc, #108]	@ (800188c <HAL_GPIO_Init+0x350>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	43db      	mvns	r3, r3
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	4013      	ands	r3, r2
 800182a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001834:	2b00      	cmp	r3, #0
 8001836:	d003      	beq.n	8001840 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001838:	693a      	ldr	r2, [r7, #16]
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	4313      	orrs	r3, r2
 800183e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001840:	4a12      	ldr	r2, [pc, #72]	@ (800188c <HAL_GPIO_Init+0x350>)
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	3301      	adds	r3, #1
 800184a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	fa22 f303 	lsr.w	r3, r2, r3
 8001856:	2b00      	cmp	r3, #0
 8001858:	f47f ae78 	bne.w	800154c <HAL_GPIO_Init+0x10>
  }
}
 800185c:	bf00      	nop
 800185e:	bf00      	nop
 8001860:	371c      	adds	r7, #28
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	40021000 	.word	0x40021000
 8001870:	40010000 	.word	0x40010000
 8001874:	48000400 	.word	0x48000400
 8001878:	48000800 	.word	0x48000800
 800187c:	48000c00 	.word	0x48000c00
 8001880:	48001000 	.word	0x48001000
 8001884:	48001400 	.word	0x48001400
 8001888:	48001800 	.word	0x48001800
 800188c:	40010400 	.word	0x40010400

08001890 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	460b      	mov	r3, r1
 800189a:	807b      	strh	r3, [r7, #2]
 800189c:	4613      	mov	r3, r2
 800189e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80018a0:	787b      	ldrb	r3, [r7, #1]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d003      	beq.n	80018ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80018a6:	887a      	ldrh	r2, [r7, #2]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80018ac:	e002      	b.n	80018b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80018ae:	887a      	ldrh	r2, [r7, #2]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80018b4:	bf00      	nop
 80018b6:	370c      	adds	r7, #12
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr

080018c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d101      	bne.n	80018d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e08d      	b.n	80019ee <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d106      	bne.n	80018ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2200      	movs	r2, #0
 80018e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f7fe fef6 	bl	80006d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2224      	movs	r2, #36	@ 0x24
 80018f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f022 0201 	bic.w	r2, r2, #1
 8001902:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	685a      	ldr	r2, [r3, #4]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001910:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	689a      	ldr	r2, [r3, #8]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001920:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	68db      	ldr	r3, [r3, #12]
 8001926:	2b01      	cmp	r3, #1
 8001928:	d107      	bne.n	800193a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	689a      	ldr	r2, [r3, #8]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001936:	609a      	str	r2, [r3, #8]
 8001938:	e006      	b.n	8001948 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	689a      	ldr	r2, [r3, #8]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001946:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	2b02      	cmp	r3, #2
 800194e:	d108      	bne.n	8001962 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	685a      	ldr	r2, [r3, #4]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800195e:	605a      	str	r2, [r3, #4]
 8001960:	e007      	b.n	8001972 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	685a      	ldr	r2, [r3, #4]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001970:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	6812      	ldr	r2, [r2, #0]
 800197c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001980:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001984:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	68da      	ldr	r2, [r3, #12]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001994:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	691a      	ldr	r2, [r3, #16]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	695b      	ldr	r3, [r3, #20]
 800199e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	699b      	ldr	r3, [r3, #24]
 80019a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	430a      	orrs	r2, r1
 80019ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	69d9      	ldr	r1, [r3, #28]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6a1a      	ldr	r2, [r3, #32]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	430a      	orrs	r2, r1
 80019be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f042 0201 	orr.w	r2, r2, #1
 80019ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2200      	movs	r2, #0
 80019d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2220      	movs	r2, #32
 80019da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2200      	movs	r2, #0
 80019e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2200      	movs	r2, #0
 80019e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80019ec:	2300      	movs	r3, #0
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
	...

080019f8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b088      	sub	sp, #32
 80019fc:	af02      	add	r7, sp, #8
 80019fe:	60f8      	str	r0, [r7, #12]
 8001a00:	607a      	str	r2, [r7, #4]
 8001a02:	461a      	mov	r2, r3
 8001a04:	460b      	mov	r3, r1
 8001a06:	817b      	strh	r3, [r7, #10]
 8001a08:	4613      	mov	r3, r2
 8001a0a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	2b20      	cmp	r3, #32
 8001a16:	f040 80fd 	bne.w	8001c14 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d101      	bne.n	8001a28 <HAL_I2C_Master_Transmit+0x30>
 8001a24:	2302      	movs	r3, #2
 8001a26:	e0f6      	b.n	8001c16 <HAL_I2C_Master_Transmit+0x21e>
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001a30:	f7ff fbc4 	bl	80011bc <HAL_GetTick>
 8001a34:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	9300      	str	r3, [sp, #0]
 8001a3a:	2319      	movs	r3, #25
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a42:	68f8      	ldr	r0, [r7, #12]
 8001a44:	f000 fc7c 	bl	8002340 <I2C_WaitOnFlagUntilTimeout>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e0e1      	b.n	8001c16 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	2221      	movs	r2, #33	@ 0x21
 8001a56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	2210      	movs	r2, #16
 8001a5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	2200      	movs	r2, #0
 8001a66:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	687a      	ldr	r2, [r7, #4]
 8001a6c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	893a      	ldrh	r2, [r7, #8]
 8001a72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	2200      	movs	r2, #0
 8001a78:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a7e:	b29b      	uxth	r3, r3
 8001a80:	2bff      	cmp	r3, #255	@ 0xff
 8001a82:	d906      	bls.n	8001a92 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	22ff      	movs	r2, #255	@ 0xff
 8001a88:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001a8a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001a8e:	617b      	str	r3, [r7, #20]
 8001a90:	e007      	b.n	8001aa2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a96:	b29a      	uxth	r2, r3
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001a9c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001aa0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d024      	beq.n	8001af4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aae:	781a      	ldrb	r2, [r3, #0]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aba:	1c5a      	adds	r2, r3, #1
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	b29a      	uxth	r2, r3
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ad2:	3b01      	subs	r3, #1
 8001ad4:	b29a      	uxth	r2, r3
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	b2da      	uxtb	r2, r3
 8001ae4:	8979      	ldrh	r1, [r7, #10]
 8001ae6:	4b4e      	ldr	r3, [pc, #312]	@ (8001c20 <HAL_I2C_Master_Transmit+0x228>)
 8001ae8:	9300      	str	r3, [sp, #0]
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	68f8      	ldr	r0, [r7, #12]
 8001aee:	f000 fe63 	bl	80027b8 <I2C_TransferConfig>
 8001af2:	e066      	b.n	8001bc2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001af8:	b2da      	uxtb	r2, r3
 8001afa:	8979      	ldrh	r1, [r7, #10]
 8001afc:	4b48      	ldr	r3, [pc, #288]	@ (8001c20 <HAL_I2C_Master_Transmit+0x228>)
 8001afe:	9300      	str	r3, [sp, #0]
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	68f8      	ldr	r0, [r7, #12]
 8001b04:	f000 fe58 	bl	80027b8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001b08:	e05b      	b.n	8001bc2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b0a:	693a      	ldr	r2, [r7, #16]
 8001b0c:	6a39      	ldr	r1, [r7, #32]
 8001b0e:	68f8      	ldr	r0, [r7, #12]
 8001b10:	f000 fc65 	bl	80023de <I2C_WaitOnTXISFlagUntilTimeout>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e07b      	b.n	8001c16 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b22:	781a      	ldrb	r2, [r3, #0]
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b2e:	1c5a      	adds	r2, r3, #1
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b38:	b29b      	uxth	r3, r3
 8001b3a:	3b01      	subs	r3, #1
 8001b3c:	b29a      	uxth	r2, r3
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b46:	3b01      	subs	r3, #1
 8001b48:	b29a      	uxth	r2, r3
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d034      	beq.n	8001bc2 <HAL_I2C_Master_Transmit+0x1ca>
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d130      	bne.n	8001bc2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	9300      	str	r3, [sp, #0]
 8001b64:	6a3b      	ldr	r3, [r7, #32]
 8001b66:	2200      	movs	r2, #0
 8001b68:	2180      	movs	r1, #128	@ 0x80
 8001b6a:	68f8      	ldr	r0, [r7, #12]
 8001b6c:	f000 fbe8 	bl	8002340 <I2C_WaitOnFlagUntilTimeout>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e04d      	b.n	8001c16 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	2bff      	cmp	r3, #255	@ 0xff
 8001b82:	d90e      	bls.n	8001ba2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	22ff      	movs	r2, #255	@ 0xff
 8001b88:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b8e:	b2da      	uxtb	r2, r3
 8001b90:	8979      	ldrh	r1, [r7, #10]
 8001b92:	2300      	movs	r3, #0
 8001b94:	9300      	str	r3, [sp, #0]
 8001b96:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001b9a:	68f8      	ldr	r0, [r7, #12]
 8001b9c:	f000 fe0c 	bl	80027b8 <I2C_TransferConfig>
 8001ba0:	e00f      	b.n	8001bc2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ba6:	b29a      	uxth	r2, r3
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bb0:	b2da      	uxtb	r2, r3
 8001bb2:	8979      	ldrh	r1, [r7, #10]
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	9300      	str	r3, [sp, #0]
 8001bb8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001bbc:	68f8      	ldr	r0, [r7, #12]
 8001bbe:	f000 fdfb 	bl	80027b8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d19e      	bne.n	8001b0a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	6a39      	ldr	r1, [r7, #32]
 8001bd0:	68f8      	ldr	r0, [r7, #12]
 8001bd2:	f000 fc4b 	bl	800246c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e01a      	b.n	8001c16 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2220      	movs	r2, #32
 8001be6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	6859      	ldr	r1, [r3, #4]
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8001c24 <HAL_I2C_Master_Transmit+0x22c>)
 8001bf4:	400b      	ands	r3, r1
 8001bf6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	2220      	movs	r2, #32
 8001bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	2200      	movs	r2, #0
 8001c04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001c10:	2300      	movs	r3, #0
 8001c12:	e000      	b.n	8001c16 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001c14:	2302      	movs	r3, #2
  }
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3718      	adds	r7, #24
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	80002000 	.word	0x80002000
 8001c24:	fe00e800 	.word	0xfe00e800

08001c28 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b088      	sub	sp, #32
 8001c2c:	af02      	add	r7, sp, #8
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	607a      	str	r2, [r7, #4]
 8001c32:	461a      	mov	r2, r3
 8001c34:	460b      	mov	r3, r1
 8001c36:	817b      	strh	r3, [r7, #10]
 8001c38:	4613      	mov	r3, r2
 8001c3a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	2b20      	cmp	r3, #32
 8001c46:	f040 80db 	bne.w	8001e00 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d101      	bne.n	8001c58 <HAL_I2C_Master_Receive+0x30>
 8001c54:	2302      	movs	r3, #2
 8001c56:	e0d4      	b.n	8001e02 <HAL_I2C_Master_Receive+0x1da>
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001c60:	f7ff faac 	bl	80011bc <HAL_GetTick>
 8001c64:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	9300      	str	r3, [sp, #0]
 8001c6a:	2319      	movs	r3, #25
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c72:	68f8      	ldr	r0, [r7, #12]
 8001c74:	f000 fb64 	bl	8002340 <I2C_WaitOnFlagUntilTimeout>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e0bf      	b.n	8001e02 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	2222      	movs	r2, #34	@ 0x22
 8001c86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	2210      	movs	r2, #16
 8001c8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2200      	movs	r2, #0
 8001c96:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	687a      	ldr	r2, [r7, #4]
 8001c9c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	893a      	ldrh	r2, [r7, #8]
 8001ca2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	2bff      	cmp	r3, #255	@ 0xff
 8001cb2:	d90e      	bls.n	8001cd2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	22ff      	movs	r2, #255	@ 0xff
 8001cb8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cbe:	b2da      	uxtb	r2, r3
 8001cc0:	8979      	ldrh	r1, [r7, #10]
 8001cc2:	4b52      	ldr	r3, [pc, #328]	@ (8001e0c <HAL_I2C_Master_Receive+0x1e4>)
 8001cc4:	9300      	str	r3, [sp, #0]
 8001cc6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001cca:	68f8      	ldr	r0, [r7, #12]
 8001ccc:	f000 fd74 	bl	80027b8 <I2C_TransferConfig>
 8001cd0:	e06d      	b.n	8001dae <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cd6:	b29a      	uxth	r2, r3
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ce0:	b2da      	uxtb	r2, r3
 8001ce2:	8979      	ldrh	r1, [r7, #10]
 8001ce4:	4b49      	ldr	r3, [pc, #292]	@ (8001e0c <HAL_I2C_Master_Receive+0x1e4>)
 8001ce6:	9300      	str	r3, [sp, #0]
 8001ce8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001cec:	68f8      	ldr	r0, [r7, #12]
 8001cee:	f000 fd63 	bl	80027b8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001cf2:	e05c      	b.n	8001dae <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001cf4:	697a      	ldr	r2, [r7, #20]
 8001cf6:	6a39      	ldr	r1, [r7, #32]
 8001cf8:	68f8      	ldr	r0, [r7, #12]
 8001cfa:	f000 fbfb 	bl	80024f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e07c      	b.n	8001e02 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d12:	b2d2      	uxtb	r2, r2
 8001d14:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d1a:	1c5a      	adds	r2, r3, #1
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d24:	3b01      	subs	r3, #1
 8001d26:	b29a      	uxth	r2, r3
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d30:	b29b      	uxth	r3, r3
 8001d32:	3b01      	subs	r3, #1
 8001d34:	b29a      	uxth	r2, r3
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d034      	beq.n	8001dae <HAL_I2C_Master_Receive+0x186>
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d130      	bne.n	8001dae <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	9300      	str	r3, [sp, #0]
 8001d50:	6a3b      	ldr	r3, [r7, #32]
 8001d52:	2200      	movs	r2, #0
 8001d54:	2180      	movs	r1, #128	@ 0x80
 8001d56:	68f8      	ldr	r0, [r7, #12]
 8001d58:	f000 faf2 	bl	8002340 <I2C_WaitOnFlagUntilTimeout>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e04d      	b.n	8001e02 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d6a:	b29b      	uxth	r3, r3
 8001d6c:	2bff      	cmp	r3, #255	@ 0xff
 8001d6e:	d90e      	bls.n	8001d8e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	22ff      	movs	r2, #255	@ 0xff
 8001d74:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d7a:	b2da      	uxtb	r2, r3
 8001d7c:	8979      	ldrh	r1, [r7, #10]
 8001d7e:	2300      	movs	r3, #0
 8001d80:	9300      	str	r3, [sp, #0]
 8001d82:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001d86:	68f8      	ldr	r0, [r7, #12]
 8001d88:	f000 fd16 	bl	80027b8 <I2C_TransferConfig>
 8001d8c:	e00f      	b.n	8001dae <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d9c:	b2da      	uxtb	r2, r3
 8001d9e:	8979      	ldrh	r1, [r7, #10]
 8001da0:	2300      	movs	r3, #0
 8001da2:	9300      	str	r3, [sp, #0]
 8001da4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001da8:	68f8      	ldr	r0, [r7, #12]
 8001daa:	f000 fd05 	bl	80027b8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d19d      	bne.n	8001cf4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001db8:	697a      	ldr	r2, [r7, #20]
 8001dba:	6a39      	ldr	r1, [r7, #32]
 8001dbc:	68f8      	ldr	r0, [r7, #12]
 8001dbe:	f000 fb55 	bl	800246c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e01a      	b.n	8001e02 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2220      	movs	r2, #32
 8001dd2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	6859      	ldr	r1, [r3, #4]
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	4b0c      	ldr	r3, [pc, #48]	@ (8001e10 <HAL_I2C_Master_Receive+0x1e8>)
 8001de0:	400b      	ands	r3, r1
 8001de2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	2220      	movs	r2, #32
 8001de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	2200      	movs	r2, #0
 8001df0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2200      	movs	r2, #0
 8001df8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	e000      	b.n	8001e02 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8001e00:	2302      	movs	r3, #2
  }
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3718      	adds	r7, #24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	80002400 	.word	0x80002400
 8001e10:	fe00e800 	.word	0xfe00e800

08001e14 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b088      	sub	sp, #32
 8001e18:	af02      	add	r7, sp, #8
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	4608      	mov	r0, r1
 8001e1e:	4611      	mov	r1, r2
 8001e20:	461a      	mov	r2, r3
 8001e22:	4603      	mov	r3, r0
 8001e24:	817b      	strh	r3, [r7, #10]
 8001e26:	460b      	mov	r3, r1
 8001e28:	813b      	strh	r3, [r7, #8]
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	2b20      	cmp	r3, #32
 8001e38:	f040 80f9 	bne.w	800202e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e3c:	6a3b      	ldr	r3, [r7, #32]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d002      	beq.n	8001e48 <HAL_I2C_Mem_Write+0x34>
 8001e42:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d105      	bne.n	8001e54 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e4e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e0ed      	b.n	8002030 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d101      	bne.n	8001e62 <HAL_I2C_Mem_Write+0x4e>
 8001e5e:	2302      	movs	r3, #2
 8001e60:	e0e6      	b.n	8002030 <HAL_I2C_Mem_Write+0x21c>
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2201      	movs	r2, #1
 8001e66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001e6a:	f7ff f9a7 	bl	80011bc <HAL_GetTick>
 8001e6e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	9300      	str	r3, [sp, #0]
 8001e74:	2319      	movs	r3, #25
 8001e76:	2201      	movs	r2, #1
 8001e78:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001e7c:	68f8      	ldr	r0, [r7, #12]
 8001e7e:	f000 fa5f 	bl	8002340 <I2C_WaitOnFlagUntilTimeout>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e0d1      	b.n	8002030 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2221      	movs	r2, #33	@ 0x21
 8001e90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	2240      	movs	r2, #64	@ 0x40
 8001e98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	6a3a      	ldr	r2, [r7, #32]
 8001ea6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001eac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001eb4:	88f8      	ldrh	r0, [r7, #6]
 8001eb6:	893a      	ldrh	r2, [r7, #8]
 8001eb8:	8979      	ldrh	r1, [r7, #10]
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	9301      	str	r3, [sp, #4]
 8001ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ec0:	9300      	str	r3, [sp, #0]
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	68f8      	ldr	r0, [r7, #12]
 8001ec6:	f000 f9c3 	bl	8002250 <I2C_RequestMemoryWrite>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d005      	beq.n	8001edc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e0a9      	b.n	8002030 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	2bff      	cmp	r3, #255	@ 0xff
 8001ee4:	d90e      	bls.n	8001f04 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	22ff      	movs	r2, #255	@ 0xff
 8001eea:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ef0:	b2da      	uxtb	r2, r3
 8001ef2:	8979      	ldrh	r1, [r7, #10]
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	9300      	str	r3, [sp, #0]
 8001ef8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001efc:	68f8      	ldr	r0, [r7, #12]
 8001efe:	f000 fc5b 	bl	80027b8 <I2C_TransferConfig>
 8001f02:	e00f      	b.n	8001f24 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f08:	b29a      	uxth	r2, r3
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f12:	b2da      	uxtb	r2, r3
 8001f14:	8979      	ldrh	r1, [r7, #10]
 8001f16:	2300      	movs	r3, #0
 8001f18:	9300      	str	r3, [sp, #0]
 8001f1a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f1e:	68f8      	ldr	r0, [r7, #12]
 8001f20:	f000 fc4a 	bl	80027b8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f24:	697a      	ldr	r2, [r7, #20]
 8001f26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001f28:	68f8      	ldr	r0, [r7, #12]
 8001f2a:	f000 fa58 	bl	80023de <I2C_WaitOnTXISFlagUntilTimeout>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e07b      	b.n	8002030 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f3c:	781a      	ldrb	r2, [r3, #0]
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f48:	1c5a      	adds	r2, r3, #1
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	3b01      	subs	r3, #1
 8001f56:	b29a      	uxth	r2, r3
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f60:	3b01      	subs	r3, #1
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f6c:	b29b      	uxth	r3, r3
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d034      	beq.n	8001fdc <HAL_I2C_Mem_Write+0x1c8>
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d130      	bne.n	8001fdc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	9300      	str	r3, [sp, #0]
 8001f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f80:	2200      	movs	r2, #0
 8001f82:	2180      	movs	r1, #128	@ 0x80
 8001f84:	68f8      	ldr	r0, [r7, #12]
 8001f86:	f000 f9db 	bl	8002340 <I2C_WaitOnFlagUntilTimeout>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e04d      	b.n	8002030 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	2bff      	cmp	r3, #255	@ 0xff
 8001f9c:	d90e      	bls.n	8001fbc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	22ff      	movs	r2, #255	@ 0xff
 8001fa2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fa8:	b2da      	uxtb	r2, r3
 8001faa:	8979      	ldrh	r1, [r7, #10]
 8001fac:	2300      	movs	r3, #0
 8001fae:	9300      	str	r3, [sp, #0]
 8001fb0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001fb4:	68f8      	ldr	r0, [r7, #12]
 8001fb6:	f000 fbff 	bl	80027b8 <I2C_TransferConfig>
 8001fba:	e00f      	b.n	8001fdc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fc0:	b29a      	uxth	r2, r3
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fca:	b2da      	uxtb	r2, r3
 8001fcc:	8979      	ldrh	r1, [r7, #10]
 8001fce:	2300      	movs	r3, #0
 8001fd0:	9300      	str	r3, [sp, #0]
 8001fd2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001fd6:	68f8      	ldr	r0, [r7, #12]
 8001fd8:	f000 fbee 	bl	80027b8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d19e      	bne.n	8001f24 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fe6:	697a      	ldr	r2, [r7, #20]
 8001fe8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001fea:	68f8      	ldr	r0, [r7, #12]
 8001fec:	f000 fa3e 	bl	800246c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e01a      	b.n	8002030 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	2220      	movs	r2, #32
 8002000:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	6859      	ldr	r1, [r3, #4]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	4b0a      	ldr	r3, [pc, #40]	@ (8002038 <HAL_I2C_Mem_Write+0x224>)
 800200e:	400b      	ands	r3, r1
 8002010:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2220      	movs	r2, #32
 8002016:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2200      	movs	r2, #0
 800201e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	2200      	movs	r2, #0
 8002026:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800202a:	2300      	movs	r3, #0
 800202c:	e000      	b.n	8002030 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800202e:	2302      	movs	r3, #2
  }
}
 8002030:	4618      	mov	r0, r3
 8002032:	3718      	adds	r7, #24
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	fe00e800 	.word	0xfe00e800

0800203c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b08a      	sub	sp, #40	@ 0x28
 8002040:	af02      	add	r7, sp, #8
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	607a      	str	r2, [r7, #4]
 8002046:	603b      	str	r3, [r7, #0]
 8002048:	460b      	mov	r3, r1
 800204a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800204c:	2300      	movs	r3, #0
 800204e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002056:	b2db      	uxtb	r3, r3
 8002058:	2b20      	cmp	r3, #32
 800205a:	f040 80f3 	bne.w	8002244 <HAL_I2C_IsDeviceReady+0x208>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	699b      	ldr	r3, [r3, #24]
 8002064:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002068:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800206c:	d101      	bne.n	8002072 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800206e:	2302      	movs	r3, #2
 8002070:	e0e9      	b.n	8002246 <HAL_I2C_IsDeviceReady+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002078:	2b01      	cmp	r3, #1
 800207a:	d101      	bne.n	8002080 <HAL_I2C_IsDeviceReady+0x44>
 800207c:	2302      	movs	r3, #2
 800207e:	e0e2      	b.n	8002246 <HAL_I2C_IsDeviceReady+0x20a>
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2224      	movs	r2, #36	@ 0x24
 800208c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2200      	movs	r2, #0
 8002094:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	68db      	ldr	r3, [r3, #12]
 800209a:	2b01      	cmp	r3, #1
 800209c:	d107      	bne.n	80020ae <HAL_I2C_IsDeviceReady+0x72>
 800209e:	897b      	ldrh	r3, [r7, #10]
 80020a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80020a4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80020a8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80020ac:	e006      	b.n	80020bc <HAL_I2C_IsDeviceReady+0x80>
 80020ae:	897b      	ldrh	r3, [r7, #10]
 80020b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80020b4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80020b8:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 80020bc:	68fa      	ldr	r2, [r7, #12]
 80020be:	6812      	ldr	r2, [r2, #0]
 80020c0:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80020c2:	f7ff f87b 	bl	80011bc <HAL_GetTick>
 80020c6:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	699b      	ldr	r3, [r3, #24]
 80020ce:	f003 0320 	and.w	r3, r3, #32
 80020d2:	2b20      	cmp	r3, #32
 80020d4:	bf0c      	ite	eq
 80020d6:	2301      	moveq	r3, #1
 80020d8:	2300      	movne	r3, #0
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	699b      	ldr	r3, [r3, #24]
 80020e4:	f003 0310 	and.w	r3, r3, #16
 80020e8:	2b10      	cmp	r3, #16
 80020ea:	bf0c      	ite	eq
 80020ec:	2301      	moveq	r3, #1
 80020ee:	2300      	movne	r3, #0
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80020f4:	e034      	b.n	8002160 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80020fc:	d01a      	beq.n	8002134 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80020fe:	f7ff f85d 	bl	80011bc <HAL_GetTick>
 8002102:	4602      	mov	r2, r0
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	683a      	ldr	r2, [r7, #0]
 800210a:	429a      	cmp	r2, r3
 800210c:	d302      	bcc.n	8002114 <HAL_I2C_IsDeviceReady+0xd8>
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d10f      	bne.n	8002134 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2220      	movs	r2, #32
 8002118:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002120:	f043 0220 	orr.w	r2, r3, #32
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2200      	movs	r2, #0
 800212c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e088      	b.n	8002246 <HAL_I2C_IsDeviceReady+0x20a>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	f003 0320 	and.w	r3, r3, #32
 800213e:	2b20      	cmp	r3, #32
 8002140:	bf0c      	ite	eq
 8002142:	2301      	moveq	r3, #1
 8002144:	2300      	movne	r3, #0
 8002146:	b2db      	uxtb	r3, r3
 8002148:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	699b      	ldr	r3, [r3, #24]
 8002150:	f003 0310 	and.w	r3, r3, #16
 8002154:	2b10      	cmp	r3, #16
 8002156:	bf0c      	ite	eq
 8002158:	2301      	moveq	r3, #1
 800215a:	2300      	movne	r3, #0
 800215c:	b2db      	uxtb	r3, r3
 800215e:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002160:	7ffb      	ldrb	r3, [r7, #31]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d102      	bne.n	800216c <HAL_I2C_IsDeviceReady+0x130>
 8002166:	7fbb      	ldrb	r3, [r7, #30]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d0c4      	beq.n	80020f6 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	699b      	ldr	r3, [r3, #24]
 8002172:	f003 0310 	and.w	r3, r3, #16
 8002176:	2b10      	cmp	r3, #16
 8002178:	d01a      	beq.n	80021b0 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	9300      	str	r3, [sp, #0]
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	2200      	movs	r2, #0
 8002182:	2120      	movs	r1, #32
 8002184:	68f8      	ldr	r0, [r7, #12]
 8002186:	f000 f8db 	bl	8002340 <I2C_WaitOnFlagUntilTimeout>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e058      	b.n	8002246 <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	2220      	movs	r2, #32
 800219a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2220      	movs	r2, #32
 80021a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 80021ac:	2300      	movs	r3, #0
 80021ae:	e04a      	b.n	8002246 <HAL_I2C_IsDeviceReady+0x20a>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	9300      	str	r3, [sp, #0]
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	2200      	movs	r2, #0
 80021b8:	2120      	movs	r1, #32
 80021ba:	68f8      	ldr	r0, [r7, #12]
 80021bc:	f000 f8c0 	bl	8002340 <I2C_WaitOnFlagUntilTimeout>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e03d      	b.n	8002246 <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2210      	movs	r2, #16
 80021d0:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2220      	movs	r2, #32
 80021d8:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	687a      	ldr	r2, [r7, #4]
 80021de:	429a      	cmp	r2, r3
 80021e0:	d118      	bne.n	8002214 <HAL_I2C_IsDeviceReady+0x1d8>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	685a      	ldr	r2, [r3, #4]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80021f0:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80021f2:	69bb      	ldr	r3, [r7, #24]
 80021f4:	9300      	str	r3, [sp, #0]
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	2200      	movs	r2, #0
 80021fa:	2120      	movs	r1, #32
 80021fc:	68f8      	ldr	r0, [r7, #12]
 80021fe:	f000 f89f 	bl	8002340 <I2C_WaitOnFlagUntilTimeout>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <HAL_I2C_IsDeviceReady+0x1d0>
        {
          return HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e01c      	b.n	8002246 <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	2220      	movs	r2, #32
 8002212:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	3301      	adds	r3, #1
 8002218:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	429a      	cmp	r2, r3
 8002220:	f63f af39 	bhi.w	8002096 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2220      	movs	r2, #32
 8002228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002230:	f043 0220 	orr.w	r2, r3, #32
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2200      	movs	r2, #0
 800223c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e000      	b.n	8002246 <HAL_I2C_IsDeviceReady+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8002244:	2302      	movs	r3, #2
  }
}
 8002246:	4618      	mov	r0, r3
 8002248:	3720      	adds	r7, #32
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
	...

08002250 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b086      	sub	sp, #24
 8002254:	af02      	add	r7, sp, #8
 8002256:	60f8      	str	r0, [r7, #12]
 8002258:	4608      	mov	r0, r1
 800225a:	4611      	mov	r1, r2
 800225c:	461a      	mov	r2, r3
 800225e:	4603      	mov	r3, r0
 8002260:	817b      	strh	r3, [r7, #10]
 8002262:	460b      	mov	r3, r1
 8002264:	813b      	strh	r3, [r7, #8]
 8002266:	4613      	mov	r3, r2
 8002268:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800226a:	88fb      	ldrh	r3, [r7, #6]
 800226c:	b2da      	uxtb	r2, r3
 800226e:	8979      	ldrh	r1, [r7, #10]
 8002270:	4b20      	ldr	r3, [pc, #128]	@ (80022f4 <I2C_RequestMemoryWrite+0xa4>)
 8002272:	9300      	str	r3, [sp, #0]
 8002274:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002278:	68f8      	ldr	r0, [r7, #12]
 800227a:	f000 fa9d 	bl	80027b8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800227e:	69fa      	ldr	r2, [r7, #28]
 8002280:	69b9      	ldr	r1, [r7, #24]
 8002282:	68f8      	ldr	r0, [r7, #12]
 8002284:	f000 f8ab 	bl	80023de <I2C_WaitOnTXISFlagUntilTimeout>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e02c      	b.n	80022ec <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002292:	88fb      	ldrh	r3, [r7, #6]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d105      	bne.n	80022a4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002298:	893b      	ldrh	r3, [r7, #8]
 800229a:	b2da      	uxtb	r2, r3
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	629a      	str	r2, [r3, #40]	@ 0x28
 80022a2:	e015      	b.n	80022d0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80022a4:	893b      	ldrh	r3, [r7, #8]
 80022a6:	0a1b      	lsrs	r3, r3, #8
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	b2da      	uxtb	r2, r3
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80022b2:	69fa      	ldr	r2, [r7, #28]
 80022b4:	69b9      	ldr	r1, [r7, #24]
 80022b6:	68f8      	ldr	r0, [r7, #12]
 80022b8:	f000 f891 	bl	80023de <I2C_WaitOnTXISFlagUntilTimeout>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e012      	b.n	80022ec <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80022c6:	893b      	ldrh	r3, [r7, #8]
 80022c8:	b2da      	uxtb	r2, r3
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	9300      	str	r3, [sp, #0]
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	2200      	movs	r2, #0
 80022d8:	2180      	movs	r1, #128	@ 0x80
 80022da:	68f8      	ldr	r0, [r7, #12]
 80022dc:	f000 f830 	bl	8002340 <I2C_WaitOnFlagUntilTimeout>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e000      	b.n	80022ec <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80022ea:	2300      	movs	r3, #0
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3710      	adds	r7, #16
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	80002000 	.word	0x80002000

080022f8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	699b      	ldr	r3, [r3, #24]
 8002306:	f003 0302 	and.w	r3, r3, #2
 800230a:	2b02      	cmp	r3, #2
 800230c:	d103      	bne.n	8002316 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2200      	movs	r2, #0
 8002314:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	699b      	ldr	r3, [r3, #24]
 800231c:	f003 0301 	and.w	r3, r3, #1
 8002320:	2b01      	cmp	r3, #1
 8002322:	d007      	beq.n	8002334 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	699a      	ldr	r2, [r3, #24]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f042 0201 	orr.w	r2, r2, #1
 8002332:	619a      	str	r2, [r3, #24]
  }
}
 8002334:	bf00      	nop
 8002336:	370c      	adds	r7, #12
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr

08002340 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	603b      	str	r3, [r7, #0]
 800234c:	4613      	mov	r3, r2
 800234e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002350:	e031      	b.n	80023b6 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002358:	d02d      	beq.n	80023b6 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800235a:	f7fe ff2f 	bl	80011bc <HAL_GetTick>
 800235e:	4602      	mov	r2, r0
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	683a      	ldr	r2, [r7, #0]
 8002366:	429a      	cmp	r2, r3
 8002368:	d302      	bcc.n	8002370 <I2C_WaitOnFlagUntilTimeout+0x30>
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d122      	bne.n	80023b6 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	699a      	ldr	r2, [r3, #24]
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	4013      	ands	r3, r2
 800237a:	68ba      	ldr	r2, [r7, #8]
 800237c:	429a      	cmp	r2, r3
 800237e:	bf0c      	ite	eq
 8002380:	2301      	moveq	r3, #1
 8002382:	2300      	movne	r3, #0
 8002384:	b2db      	uxtb	r3, r3
 8002386:	461a      	mov	r2, r3
 8002388:	79fb      	ldrb	r3, [r7, #7]
 800238a:	429a      	cmp	r2, r3
 800238c:	d113      	bne.n	80023b6 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002392:	f043 0220 	orr.w	r2, r3, #32
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2220      	movs	r2, #32
 800239e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2200      	movs	r2, #0
 80023a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2200      	movs	r2, #0
 80023ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e00f      	b.n	80023d6 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	699a      	ldr	r2, [r3, #24]
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	4013      	ands	r3, r2
 80023c0:	68ba      	ldr	r2, [r7, #8]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	bf0c      	ite	eq
 80023c6:	2301      	moveq	r3, #1
 80023c8:	2300      	movne	r3, #0
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	461a      	mov	r2, r3
 80023ce:	79fb      	ldrb	r3, [r7, #7]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d0be      	beq.n	8002352 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3710      	adds	r7, #16
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}

080023de <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80023de:	b580      	push	{r7, lr}
 80023e0:	b084      	sub	sp, #16
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	60f8      	str	r0, [r7, #12]
 80023e6:	60b9      	str	r1, [r7, #8]
 80023e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80023ea:	e033      	b.n	8002454 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80023ec:	687a      	ldr	r2, [r7, #4]
 80023ee:	68b9      	ldr	r1, [r7, #8]
 80023f0:	68f8      	ldr	r0, [r7, #12]
 80023f2:	f000 f901 	bl	80025f8 <I2C_IsErrorOccurred>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e031      	b.n	8002464 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002406:	d025      	beq.n	8002454 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002408:	f7fe fed8 	bl	80011bc <HAL_GetTick>
 800240c:	4602      	mov	r2, r0
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	68ba      	ldr	r2, [r7, #8]
 8002414:	429a      	cmp	r2, r3
 8002416:	d302      	bcc.n	800241e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d11a      	bne.n	8002454 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	699b      	ldr	r3, [r3, #24]
 8002424:	f003 0302 	and.w	r3, r3, #2
 8002428:	2b02      	cmp	r3, #2
 800242a:	d013      	beq.n	8002454 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002430:	f043 0220 	orr.w	r2, r3, #32
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2220      	movs	r2, #32
 800243c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2200      	movs	r2, #0
 8002444:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2200      	movs	r2, #0
 800244c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e007      	b.n	8002464 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	699b      	ldr	r3, [r3, #24]
 800245a:	f003 0302 	and.w	r3, r3, #2
 800245e:	2b02      	cmp	r3, #2
 8002460:	d1c4      	bne.n	80023ec <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002462:	2300      	movs	r3, #0
}
 8002464:	4618      	mov	r0, r3
 8002466:	3710      	adds	r7, #16
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}

0800246c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	60b9      	str	r1, [r7, #8]
 8002476:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002478:	e02f      	b.n	80024da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	68b9      	ldr	r1, [r7, #8]
 800247e:	68f8      	ldr	r0, [r7, #12]
 8002480:	f000 f8ba 	bl	80025f8 <I2C_IsErrorOccurred>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e02d      	b.n	80024ea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800248e:	f7fe fe95 	bl	80011bc <HAL_GetTick>
 8002492:	4602      	mov	r2, r0
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	68ba      	ldr	r2, [r7, #8]
 800249a:	429a      	cmp	r2, r3
 800249c:	d302      	bcc.n	80024a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d11a      	bne.n	80024da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	699b      	ldr	r3, [r3, #24]
 80024aa:	f003 0320 	and.w	r3, r3, #32
 80024ae:	2b20      	cmp	r3, #32
 80024b0:	d013      	beq.n	80024da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b6:	f043 0220 	orr.w	r2, r3, #32
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2220      	movs	r2, #32
 80024c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e007      	b.n	80024ea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	699b      	ldr	r3, [r3, #24]
 80024e0:	f003 0320 	and.w	r3, r3, #32
 80024e4:	2b20      	cmp	r3, #32
 80024e6:	d1c8      	bne.n	800247a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80024e8:	2300      	movs	r3, #0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3710      	adds	r7, #16
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
	...

080024f4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002500:	e06b      	b.n	80025da <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	68b9      	ldr	r1, [r7, #8]
 8002506:	68f8      	ldr	r0, [r7, #12]
 8002508:	f000 f876 	bl	80025f8 <I2C_IsErrorOccurred>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e069      	b.n	80025ea <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	699b      	ldr	r3, [r3, #24]
 800251c:	f003 0320 	and.w	r3, r3, #32
 8002520:	2b20      	cmp	r3, #32
 8002522:	d138      	bne.n	8002596 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	f003 0304 	and.w	r3, r3, #4
 800252e:	2b04      	cmp	r3, #4
 8002530:	d105      	bne.n	800253e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800253a:	2300      	movs	r3, #0
 800253c:	e055      	b.n	80025ea <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	699b      	ldr	r3, [r3, #24]
 8002544:	f003 0310 	and.w	r3, r3, #16
 8002548:	2b10      	cmp	r3, #16
 800254a:	d107      	bne.n	800255c <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2210      	movs	r2, #16
 8002552:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2204      	movs	r2, #4
 8002558:	645a      	str	r2, [r3, #68]	@ 0x44
 800255a:	e002      	b.n	8002562 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2200      	movs	r2, #0
 8002560:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2220      	movs	r2, #32
 8002568:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	6859      	ldr	r1, [r3, #4]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	4b1f      	ldr	r3, [pc, #124]	@ (80025f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8002576:	400b      	ands	r3, r1
 8002578:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2220      	movs	r2, #32
 800257e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2200      	movs	r2, #0
 8002586:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2200      	movs	r2, #0
 800258e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e029      	b.n	80025ea <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002596:	f7fe fe11 	bl	80011bc <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	68ba      	ldr	r2, [r7, #8]
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d302      	bcc.n	80025ac <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d116      	bne.n	80025da <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	699b      	ldr	r3, [r3, #24]
 80025b2:	f003 0304 	and.w	r3, r3, #4
 80025b6:	2b04      	cmp	r3, #4
 80025b8:	d00f      	beq.n	80025da <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025be:	f043 0220 	orr.w	r2, r3, #32
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2220      	movs	r2, #32
 80025ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e007      	b.n	80025ea <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	699b      	ldr	r3, [r3, #24]
 80025e0:	f003 0304 	and.w	r3, r3, #4
 80025e4:	2b04      	cmp	r3, #4
 80025e6:	d18c      	bne.n	8002502 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	fe00e800 	.word	0xfe00e800

080025f8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b08a      	sub	sp, #40	@ 0x28
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002604:	2300      	movs	r3, #0
 8002606:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002612:	2300      	movs	r3, #0
 8002614:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800261a:	69bb      	ldr	r3, [r7, #24]
 800261c:	f003 0310 	and.w	r3, r3, #16
 8002620:	2b00      	cmp	r3, #0
 8002622:	d068      	beq.n	80026f6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2210      	movs	r2, #16
 800262a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800262c:	e049      	b.n	80026c2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002634:	d045      	beq.n	80026c2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002636:	f7fe fdc1 	bl	80011bc <HAL_GetTick>
 800263a:	4602      	mov	r2, r0
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	1ad3      	subs	r3, r2, r3
 8002640:	68ba      	ldr	r2, [r7, #8]
 8002642:	429a      	cmp	r2, r3
 8002644:	d302      	bcc.n	800264c <I2C_IsErrorOccurred+0x54>
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d13a      	bne.n	80026c2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002656:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800265e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	699b      	ldr	r3, [r3, #24]
 8002666:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800266a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800266e:	d121      	bne.n	80026b4 <I2C_IsErrorOccurred+0xbc>
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002676:	d01d      	beq.n	80026b4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002678:	7cfb      	ldrb	r3, [r7, #19]
 800267a:	2b20      	cmp	r3, #32
 800267c:	d01a      	beq.n	80026b4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	685a      	ldr	r2, [r3, #4]
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800268c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800268e:	f7fe fd95 	bl	80011bc <HAL_GetTick>
 8002692:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002694:	e00e      	b.n	80026b4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002696:	f7fe fd91 	bl	80011bc <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b19      	cmp	r3, #25
 80026a2:	d907      	bls.n	80026b4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80026a4:	6a3b      	ldr	r3, [r7, #32]
 80026a6:	f043 0320 	orr.w	r3, r3, #32
 80026aa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80026b2:	e006      	b.n	80026c2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	699b      	ldr	r3, [r3, #24]
 80026ba:	f003 0320 	and.w	r3, r3, #32
 80026be:	2b20      	cmp	r3, #32
 80026c0:	d1e9      	bne.n	8002696 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	699b      	ldr	r3, [r3, #24]
 80026c8:	f003 0320 	and.w	r3, r3, #32
 80026cc:	2b20      	cmp	r3, #32
 80026ce:	d003      	beq.n	80026d8 <I2C_IsErrorOccurred+0xe0>
 80026d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d0aa      	beq.n	800262e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80026d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d103      	bne.n	80026e8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2220      	movs	r2, #32
 80026e6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80026e8:	6a3b      	ldr	r3, [r7, #32]
 80026ea:	f043 0304 	orr.w	r3, r3, #4
 80026ee:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	699b      	ldr	r3, [r3, #24]
 80026fc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80026fe:	69bb      	ldr	r3, [r7, #24]
 8002700:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002704:	2b00      	cmp	r3, #0
 8002706:	d00b      	beq.n	8002720 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002708:	6a3b      	ldr	r3, [r7, #32]
 800270a:	f043 0301 	orr.w	r3, r3, #1
 800270e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002718:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002726:	2b00      	cmp	r3, #0
 8002728:	d00b      	beq.n	8002742 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800272a:	6a3b      	ldr	r3, [r7, #32]
 800272c:	f043 0308 	orr.w	r3, r3, #8
 8002730:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800273a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002742:	69bb      	ldr	r3, [r7, #24]
 8002744:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002748:	2b00      	cmp	r3, #0
 800274a:	d00b      	beq.n	8002764 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800274c:	6a3b      	ldr	r3, [r7, #32]
 800274e:	f043 0302 	orr.w	r3, r3, #2
 8002752:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800275c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002764:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002768:	2b00      	cmp	r3, #0
 800276a:	d01c      	beq.n	80027a6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800276c:	68f8      	ldr	r0, [r7, #12]
 800276e:	f7ff fdc3 	bl	80022f8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	6859      	ldr	r1, [r3, #4]
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	4b0d      	ldr	r3, [pc, #52]	@ (80027b4 <I2C_IsErrorOccurred+0x1bc>)
 800277e:	400b      	ands	r3, r1
 8002780:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002786:	6a3b      	ldr	r3, [r7, #32]
 8002788:	431a      	orrs	r2, r3
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2220      	movs	r2, #32
 8002792:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2200      	movs	r2, #0
 800279a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2200      	movs	r2, #0
 80027a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80027a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3728      	adds	r7, #40	@ 0x28
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	fe00e800 	.word	0xfe00e800

080027b8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b087      	sub	sp, #28
 80027bc:	af00      	add	r7, sp, #0
 80027be:	60f8      	str	r0, [r7, #12]
 80027c0:	607b      	str	r3, [r7, #4]
 80027c2:	460b      	mov	r3, r1
 80027c4:	817b      	strh	r3, [r7, #10]
 80027c6:	4613      	mov	r3, r2
 80027c8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80027ca:	897b      	ldrh	r3, [r7, #10]
 80027cc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80027d0:	7a7b      	ldrb	r3, [r7, #9]
 80027d2:	041b      	lsls	r3, r3, #16
 80027d4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80027d8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80027de:	6a3b      	ldr	r3, [r7, #32]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80027e6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	685a      	ldr	r2, [r3, #4]
 80027ee:	6a3b      	ldr	r3, [r7, #32]
 80027f0:	0d5b      	lsrs	r3, r3, #21
 80027f2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80027f6:	4b08      	ldr	r3, [pc, #32]	@ (8002818 <I2C_TransferConfig+0x60>)
 80027f8:	430b      	orrs	r3, r1
 80027fa:	43db      	mvns	r3, r3
 80027fc:	ea02 0103 	and.w	r1, r2, r3
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	697a      	ldr	r2, [r7, #20]
 8002806:	430a      	orrs	r2, r1
 8002808:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800280a:	bf00      	nop
 800280c:	371c      	adds	r7, #28
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	03ff63ff 	.word	0x03ff63ff

0800281c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b20      	cmp	r3, #32
 8002830:	d138      	bne.n	80028a4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002838:	2b01      	cmp	r3, #1
 800283a:	d101      	bne.n	8002840 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800283c:	2302      	movs	r3, #2
 800283e:	e032      	b.n	80028a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2224      	movs	r2, #36	@ 0x24
 800284c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f022 0201 	bic.w	r2, r2, #1
 800285e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800286e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	6819      	ldr	r1, [r3, #0]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	683a      	ldr	r2, [r7, #0]
 800287c:	430a      	orrs	r2, r1
 800287e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f042 0201 	orr.w	r2, r2, #1
 800288e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2220      	movs	r2, #32
 8002894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2200      	movs	r2, #0
 800289c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80028a0:	2300      	movs	r3, #0
 80028a2:	e000      	b.n	80028a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80028a4:	2302      	movs	r3, #2
  }
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	370c      	adds	r7, #12
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr

080028b2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80028b2:	b480      	push	{r7}
 80028b4:	b085      	sub	sp, #20
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	6078      	str	r0, [r7, #4]
 80028ba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	2b20      	cmp	r3, #32
 80028c6:	d139      	bne.n	800293c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d101      	bne.n	80028d6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80028d2:	2302      	movs	r3, #2
 80028d4:	e033      	b.n	800293e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2201      	movs	r2, #1
 80028da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2224      	movs	r2, #36	@ 0x24
 80028e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f022 0201 	bic.w	r2, r2, #1
 80028f4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002904:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	021b      	lsls	r3, r3, #8
 800290a:	68fa      	ldr	r2, [r7, #12]
 800290c:	4313      	orrs	r3, r2
 800290e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	68fa      	ldr	r2, [r7, #12]
 8002916:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f042 0201 	orr.w	r2, r2, #1
 8002926:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2220      	movs	r2, #32
 800292c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002938:	2300      	movs	r3, #0
 800293a:	e000      	b.n	800293e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800293c:	2302      	movs	r3, #2
  }
}
 800293e:	4618      	mov	r0, r3
 8002940:	3714      	adds	r7, #20
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
	...

0800294c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002950:	4b04      	ldr	r3, [pc, #16]	@ (8002964 <HAL_PWREx_GetVoltageRange+0x18>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002958:	4618      	mov	r0, r3
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	40007000 	.word	0x40007000

08002968 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002968:	b480      	push	{r7}
 800296a:	b085      	sub	sp, #20
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002976:	d130      	bne.n	80029da <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002978:	4b23      	ldr	r3, [pc, #140]	@ (8002a08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002980:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002984:	d038      	beq.n	80029f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002986:	4b20      	ldr	r3, [pc, #128]	@ (8002a08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800298e:	4a1e      	ldr	r2, [pc, #120]	@ (8002a08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002990:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002994:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002996:	4b1d      	ldr	r3, [pc, #116]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2232      	movs	r2, #50	@ 0x32
 800299c:	fb02 f303 	mul.w	r3, r2, r3
 80029a0:	4a1b      	ldr	r2, [pc, #108]	@ (8002a10 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80029a2:	fba2 2303 	umull	r2, r3, r2, r3
 80029a6:	0c9b      	lsrs	r3, r3, #18
 80029a8:	3301      	adds	r3, #1
 80029aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029ac:	e002      	b.n	80029b4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	3b01      	subs	r3, #1
 80029b2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029b4:	4b14      	ldr	r3, [pc, #80]	@ (8002a08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029b6:	695b      	ldr	r3, [r3, #20]
 80029b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029c0:	d102      	bne.n	80029c8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d1f2      	bne.n	80029ae <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80029c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002a08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029ca:	695b      	ldr	r3, [r3, #20]
 80029cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029d4:	d110      	bne.n	80029f8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e00f      	b.n	80029fa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80029da:	4b0b      	ldr	r3, [pc, #44]	@ (8002a08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80029e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029e6:	d007      	beq.n	80029f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80029e8:	4b07      	ldr	r3, [pc, #28]	@ (8002a08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80029f0:	4a05      	ldr	r2, [pc, #20]	@ (8002a08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80029f6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80029f8:	2300      	movs	r3, #0
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3714      	adds	r7, #20
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	40007000 	.word	0x40007000
 8002a0c:	20000004 	.word	0x20000004
 8002a10:	431bde83 	.word	0x431bde83

08002a14 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b088      	sub	sp, #32
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d101      	bne.n	8002a26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e3ca      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a26:	4b97      	ldr	r3, [pc, #604]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	f003 030c 	and.w	r3, r3, #12
 8002a2e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a30:	4b94      	ldr	r3, [pc, #592]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	f003 0303 	and.w	r3, r3, #3
 8002a38:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0310 	and.w	r3, r3, #16
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	f000 80e4 	beq.w	8002c10 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a48:	69bb      	ldr	r3, [r7, #24]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d007      	beq.n	8002a5e <HAL_RCC_OscConfig+0x4a>
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	2b0c      	cmp	r3, #12
 8002a52:	f040 808b 	bne.w	8002b6c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	f040 8087 	bne.w	8002b6c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a5e:	4b89      	ldr	r3, [pc, #548]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0302 	and.w	r3, r3, #2
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d005      	beq.n	8002a76 <HAL_RCC_OscConfig+0x62>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	699b      	ldr	r3, [r3, #24]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d101      	bne.n	8002a76 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e3a2      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6a1a      	ldr	r2, [r3, #32]
 8002a7a:	4b82      	ldr	r3, [pc, #520]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0308 	and.w	r3, r3, #8
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d004      	beq.n	8002a90 <HAL_RCC_OscConfig+0x7c>
 8002a86:	4b7f      	ldr	r3, [pc, #508]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a8e:	e005      	b.n	8002a9c <HAL_RCC_OscConfig+0x88>
 8002a90:	4b7c      	ldr	r3, [pc, #496]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002a92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a96:	091b      	lsrs	r3, r3, #4
 8002a98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d223      	bcs.n	8002ae8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a1b      	ldr	r3, [r3, #32]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f000 fd55 	bl	8003554 <RCC_SetFlashLatencyFromMSIRange>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d001      	beq.n	8002ab4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e383      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ab4:	4b73      	ldr	r3, [pc, #460]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a72      	ldr	r2, [pc, #456]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002aba:	f043 0308 	orr.w	r3, r3, #8
 8002abe:	6013      	str	r3, [r2, #0]
 8002ac0:	4b70      	ldr	r3, [pc, #448]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a1b      	ldr	r3, [r3, #32]
 8002acc:	496d      	ldr	r1, [pc, #436]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ad2:	4b6c      	ldr	r3, [pc, #432]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	69db      	ldr	r3, [r3, #28]
 8002ade:	021b      	lsls	r3, r3, #8
 8002ae0:	4968      	ldr	r1, [pc, #416]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	604b      	str	r3, [r1, #4]
 8002ae6:	e025      	b.n	8002b34 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ae8:	4b66      	ldr	r3, [pc, #408]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a65      	ldr	r2, [pc, #404]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002aee:	f043 0308 	orr.w	r3, r3, #8
 8002af2:	6013      	str	r3, [r2, #0]
 8002af4:	4b63      	ldr	r3, [pc, #396]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6a1b      	ldr	r3, [r3, #32]
 8002b00:	4960      	ldr	r1, [pc, #384]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002b02:	4313      	orrs	r3, r2
 8002b04:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b06:	4b5f      	ldr	r3, [pc, #380]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	69db      	ldr	r3, [r3, #28]
 8002b12:	021b      	lsls	r3, r3, #8
 8002b14:	495b      	ldr	r1, [pc, #364]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002b16:	4313      	orrs	r3, r2
 8002b18:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b1a:	69bb      	ldr	r3, [r7, #24]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d109      	bne.n	8002b34 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a1b      	ldr	r3, [r3, #32]
 8002b24:	4618      	mov	r0, r3
 8002b26:	f000 fd15 	bl	8003554 <RCC_SetFlashLatencyFromMSIRange>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d001      	beq.n	8002b34 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	e343      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b34:	f000 fc4a 	bl	80033cc <HAL_RCC_GetSysClockFreq>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	4b52      	ldr	r3, [pc, #328]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	091b      	lsrs	r3, r3, #4
 8002b40:	f003 030f 	and.w	r3, r3, #15
 8002b44:	4950      	ldr	r1, [pc, #320]	@ (8002c88 <HAL_RCC_OscConfig+0x274>)
 8002b46:	5ccb      	ldrb	r3, [r1, r3]
 8002b48:	f003 031f 	and.w	r3, r3, #31
 8002b4c:	fa22 f303 	lsr.w	r3, r2, r3
 8002b50:	4a4e      	ldr	r2, [pc, #312]	@ (8002c8c <HAL_RCC_OscConfig+0x278>)
 8002b52:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002b54:	4b4e      	ldr	r3, [pc, #312]	@ (8002c90 <HAL_RCC_OscConfig+0x27c>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f7fe fadf 	bl	800111c <HAL_InitTick>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002b62:	7bfb      	ldrb	r3, [r7, #15]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d052      	beq.n	8002c0e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002b68:	7bfb      	ldrb	r3, [r7, #15]
 8002b6a:	e327      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	699b      	ldr	r3, [r3, #24]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d032      	beq.n	8002bda <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002b74:	4b43      	ldr	r3, [pc, #268]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a42      	ldr	r2, [pc, #264]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002b7a:	f043 0301 	orr.w	r3, r3, #1
 8002b7e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b80:	f7fe fb1c 	bl	80011bc <HAL_GetTick>
 8002b84:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b86:	e008      	b.n	8002b9a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b88:	f7fe fb18 	bl	80011bc <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d901      	bls.n	8002b9a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e310      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b9a:	4b3a      	ldr	r3, [pc, #232]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0302 	and.w	r3, r3, #2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d0f0      	beq.n	8002b88 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ba6:	4b37      	ldr	r3, [pc, #220]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a36      	ldr	r2, [pc, #216]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002bac:	f043 0308 	orr.w	r3, r3, #8
 8002bb0:	6013      	str	r3, [r2, #0]
 8002bb2:	4b34      	ldr	r3, [pc, #208]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6a1b      	ldr	r3, [r3, #32]
 8002bbe:	4931      	ldr	r1, [pc, #196]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bc4:	4b2f      	ldr	r3, [pc, #188]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	69db      	ldr	r3, [r3, #28]
 8002bd0:	021b      	lsls	r3, r3, #8
 8002bd2:	492c      	ldr	r1, [pc, #176]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	604b      	str	r3, [r1, #4]
 8002bd8:	e01a      	b.n	8002c10 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002bda:	4b2a      	ldr	r3, [pc, #168]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a29      	ldr	r2, [pc, #164]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002be0:	f023 0301 	bic.w	r3, r3, #1
 8002be4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002be6:	f7fe fae9 	bl	80011bc <HAL_GetTick>
 8002bea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002bec:	e008      	b.n	8002c00 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bee:	f7fe fae5 	bl	80011bc <HAL_GetTick>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	2b02      	cmp	r3, #2
 8002bfa:	d901      	bls.n	8002c00 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002bfc:	2303      	movs	r3, #3
 8002bfe:	e2dd      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c00:	4b20      	ldr	r3, [pc, #128]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 0302 	and.w	r3, r3, #2
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d1f0      	bne.n	8002bee <HAL_RCC_OscConfig+0x1da>
 8002c0c:	e000      	b.n	8002c10 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c0e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 0301 	and.w	r3, r3, #1
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d074      	beq.n	8002d06 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	2b08      	cmp	r3, #8
 8002c20:	d005      	beq.n	8002c2e <HAL_RCC_OscConfig+0x21a>
 8002c22:	69bb      	ldr	r3, [r7, #24]
 8002c24:	2b0c      	cmp	r3, #12
 8002c26:	d10e      	bne.n	8002c46 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	2b03      	cmp	r3, #3
 8002c2c:	d10b      	bne.n	8002c46 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c2e:	4b15      	ldr	r3, [pc, #84]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d064      	beq.n	8002d04 <HAL_RCC_OscConfig+0x2f0>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d160      	bne.n	8002d04 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e2ba      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c4e:	d106      	bne.n	8002c5e <HAL_RCC_OscConfig+0x24a>
 8002c50:	4b0c      	ldr	r3, [pc, #48]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a0b      	ldr	r2, [pc, #44]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002c56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c5a:	6013      	str	r3, [r2, #0]
 8002c5c:	e026      	b.n	8002cac <HAL_RCC_OscConfig+0x298>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c66:	d115      	bne.n	8002c94 <HAL_RCC_OscConfig+0x280>
 8002c68:	4b06      	ldr	r3, [pc, #24]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a05      	ldr	r2, [pc, #20]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002c6e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c72:	6013      	str	r3, [r2, #0]
 8002c74:	4b03      	ldr	r3, [pc, #12]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a02      	ldr	r2, [pc, #8]	@ (8002c84 <HAL_RCC_OscConfig+0x270>)
 8002c7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c7e:	6013      	str	r3, [r2, #0]
 8002c80:	e014      	b.n	8002cac <HAL_RCC_OscConfig+0x298>
 8002c82:	bf00      	nop
 8002c84:	40021000 	.word	0x40021000
 8002c88:	08008194 	.word	0x08008194
 8002c8c:	20000004 	.word	0x20000004
 8002c90:	20000008 	.word	0x20000008
 8002c94:	4ba0      	ldr	r3, [pc, #640]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a9f      	ldr	r2, [pc, #636]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002c9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c9e:	6013      	str	r3, [r2, #0]
 8002ca0:	4b9d      	ldr	r3, [pc, #628]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a9c      	ldr	r2, [pc, #624]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002ca6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002caa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d013      	beq.n	8002cdc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb4:	f7fe fa82 	bl	80011bc <HAL_GetTick>
 8002cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cba:	e008      	b.n	8002cce <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cbc:	f7fe fa7e 	bl	80011bc <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	2b64      	cmp	r3, #100	@ 0x64
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e276      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cce:	4b92      	ldr	r3, [pc, #584]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d0f0      	beq.n	8002cbc <HAL_RCC_OscConfig+0x2a8>
 8002cda:	e014      	b.n	8002d06 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cdc:	f7fe fa6e 	bl	80011bc <HAL_GetTick>
 8002ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ce2:	e008      	b.n	8002cf6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ce4:	f7fe fa6a 	bl	80011bc <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b64      	cmp	r3, #100	@ 0x64
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e262      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cf6:	4b88      	ldr	r3, [pc, #544]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1f0      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x2d0>
 8002d02:	e000      	b.n	8002d06 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0302 	and.w	r3, r3, #2
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d060      	beq.n	8002dd4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002d12:	69bb      	ldr	r3, [r7, #24]
 8002d14:	2b04      	cmp	r3, #4
 8002d16:	d005      	beq.n	8002d24 <HAL_RCC_OscConfig+0x310>
 8002d18:	69bb      	ldr	r3, [r7, #24]
 8002d1a:	2b0c      	cmp	r3, #12
 8002d1c:	d119      	bne.n	8002d52 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d116      	bne.n	8002d52 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d24:	4b7c      	ldr	r3, [pc, #496]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d005      	beq.n	8002d3c <HAL_RCC_OscConfig+0x328>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d101      	bne.n	8002d3c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e23f      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d3c:	4b76      	ldr	r3, [pc, #472]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	691b      	ldr	r3, [r3, #16]
 8002d48:	061b      	lsls	r3, r3, #24
 8002d4a:	4973      	ldr	r1, [pc, #460]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d50:	e040      	b.n	8002dd4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d023      	beq.n	8002da2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d5a:	4b6f      	ldr	r3, [pc, #444]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a6e      	ldr	r2, [pc, #440]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002d60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d66:	f7fe fa29 	bl	80011bc <HAL_GetTick>
 8002d6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d6c:	e008      	b.n	8002d80 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d6e:	f7fe fa25 	bl	80011bc <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d901      	bls.n	8002d80 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	e21d      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d80:	4b65      	ldr	r3, [pc, #404]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d0f0      	beq.n	8002d6e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d8c:	4b62      	ldr	r3, [pc, #392]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	691b      	ldr	r3, [r3, #16]
 8002d98:	061b      	lsls	r3, r3, #24
 8002d9a:	495f      	ldr	r1, [pc, #380]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	604b      	str	r3, [r1, #4]
 8002da0:	e018      	b.n	8002dd4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002da2:	4b5d      	ldr	r3, [pc, #372]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a5c      	ldr	r2, [pc, #368]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002da8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002dac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dae:	f7fe fa05 	bl	80011bc <HAL_GetTick>
 8002db2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002db4:	e008      	b.n	8002dc8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002db6:	f7fe fa01 	bl	80011bc <HAL_GetTick>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d901      	bls.n	8002dc8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e1f9      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002dc8:	4b53      	ldr	r3, [pc, #332]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d1f0      	bne.n	8002db6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0308 	and.w	r3, r3, #8
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d03c      	beq.n	8002e5a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	695b      	ldr	r3, [r3, #20]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d01c      	beq.n	8002e22 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002de8:	4b4b      	ldr	r3, [pc, #300]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002dea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dee:	4a4a      	ldr	r2, [pc, #296]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002df0:	f043 0301 	orr.w	r3, r3, #1
 8002df4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002df8:	f7fe f9e0 	bl	80011bc <HAL_GetTick>
 8002dfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002dfe:	e008      	b.n	8002e12 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e00:	f7fe f9dc 	bl	80011bc <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d901      	bls.n	8002e12 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e1d4      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e12:	4b41      	ldr	r3, [pc, #260]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002e14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e18:	f003 0302 	and.w	r3, r3, #2
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d0ef      	beq.n	8002e00 <HAL_RCC_OscConfig+0x3ec>
 8002e20:	e01b      	b.n	8002e5a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e22:	4b3d      	ldr	r3, [pc, #244]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002e24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e28:	4a3b      	ldr	r2, [pc, #236]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002e2a:	f023 0301 	bic.w	r3, r3, #1
 8002e2e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e32:	f7fe f9c3 	bl	80011bc <HAL_GetTick>
 8002e36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e38:	e008      	b.n	8002e4c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e3a:	f7fe f9bf 	bl	80011bc <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d901      	bls.n	8002e4c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e1b7      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e4c:	4b32      	ldr	r3, [pc, #200]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002e4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e52:	f003 0302 	and.w	r3, r3, #2
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d1ef      	bne.n	8002e3a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0304 	and.w	r3, r3, #4
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	f000 80a6 	beq.w	8002fb4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002e6c:	4b2a      	ldr	r3, [pc, #168]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d10d      	bne.n	8002e94 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e78:	4b27      	ldr	r3, [pc, #156]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002e7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e7c:	4a26      	ldr	r2, [pc, #152]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002e7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e82:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e84:	4b24      	ldr	r3, [pc, #144]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e8c:	60bb      	str	r3, [r7, #8]
 8002e8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e90:	2301      	movs	r3, #1
 8002e92:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e94:	4b21      	ldr	r3, [pc, #132]	@ (8002f1c <HAL_RCC_OscConfig+0x508>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d118      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ea0:	4b1e      	ldr	r3, [pc, #120]	@ (8002f1c <HAL_RCC_OscConfig+0x508>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a1d      	ldr	r2, [pc, #116]	@ (8002f1c <HAL_RCC_OscConfig+0x508>)
 8002ea6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002eaa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002eac:	f7fe f986 	bl	80011bc <HAL_GetTick>
 8002eb0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002eb4:	f7fe f982 	bl	80011bc <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e17a      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ec6:	4b15      	ldr	r3, [pc, #84]	@ (8002f1c <HAL_RCC_OscConfig+0x508>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d0f0      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d108      	bne.n	8002eec <HAL_RCC_OscConfig+0x4d8>
 8002eda:	4b0f      	ldr	r3, [pc, #60]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002ee2:	f043 0301 	orr.w	r3, r3, #1
 8002ee6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002eea:	e029      	b.n	8002f40 <HAL_RCC_OscConfig+0x52c>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	2b05      	cmp	r3, #5
 8002ef2:	d115      	bne.n	8002f20 <HAL_RCC_OscConfig+0x50c>
 8002ef4:	4b08      	ldr	r3, [pc, #32]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002efa:	4a07      	ldr	r2, [pc, #28]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002efc:	f043 0304 	orr.w	r3, r3, #4
 8002f00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f04:	4b04      	ldr	r3, [pc, #16]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f0a:	4a03      	ldr	r2, [pc, #12]	@ (8002f18 <HAL_RCC_OscConfig+0x504>)
 8002f0c:	f043 0301 	orr.w	r3, r3, #1
 8002f10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f14:	e014      	b.n	8002f40 <HAL_RCC_OscConfig+0x52c>
 8002f16:	bf00      	nop
 8002f18:	40021000 	.word	0x40021000
 8002f1c:	40007000 	.word	0x40007000
 8002f20:	4b9c      	ldr	r3, [pc, #624]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 8002f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f26:	4a9b      	ldr	r2, [pc, #620]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 8002f28:	f023 0301 	bic.w	r3, r3, #1
 8002f2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f30:	4b98      	ldr	r3, [pc, #608]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 8002f32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f36:	4a97      	ldr	r2, [pc, #604]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 8002f38:	f023 0304 	bic.w	r3, r3, #4
 8002f3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d016      	beq.n	8002f76 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f48:	f7fe f938 	bl	80011bc <HAL_GetTick>
 8002f4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f4e:	e00a      	b.n	8002f66 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f50:	f7fe f934 	bl	80011bc <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d901      	bls.n	8002f66 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e12a      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f66:	4b8b      	ldr	r3, [pc, #556]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 8002f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f6c:	f003 0302 	and.w	r3, r3, #2
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d0ed      	beq.n	8002f50 <HAL_RCC_OscConfig+0x53c>
 8002f74:	e015      	b.n	8002fa2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f76:	f7fe f921 	bl	80011bc <HAL_GetTick>
 8002f7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f7c:	e00a      	b.n	8002f94 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f7e:	f7fe f91d 	bl	80011bc <HAL_GetTick>
 8002f82:	4602      	mov	r2, r0
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d901      	bls.n	8002f94 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e113      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f94:	4b7f      	ldr	r3, [pc, #508]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 8002f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f9a:	f003 0302 	and.w	r3, r3, #2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d1ed      	bne.n	8002f7e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002fa2:	7ffb      	ldrb	r3, [r7, #31]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d105      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fa8:	4b7a      	ldr	r3, [pc, #488]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 8002faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fac:	4a79      	ldr	r2, [pc, #484]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 8002fae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fb2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	f000 80fe 	beq.w	80031ba <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	f040 80d0 	bne.w	8003168 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002fc8:	4b72      	ldr	r3, [pc, #456]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	f003 0203 	and.w	r2, r3, #3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d130      	bne.n	800303e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d127      	bne.n	800303e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ff8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d11f      	bne.n	800303e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003008:	2a07      	cmp	r2, #7
 800300a:	bf14      	ite	ne
 800300c:	2201      	movne	r2, #1
 800300e:	2200      	moveq	r2, #0
 8003010:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003012:	4293      	cmp	r3, r2
 8003014:	d113      	bne.n	800303e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003020:	085b      	lsrs	r3, r3, #1
 8003022:	3b01      	subs	r3, #1
 8003024:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003026:	429a      	cmp	r2, r3
 8003028:	d109      	bne.n	800303e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003034:	085b      	lsrs	r3, r3, #1
 8003036:	3b01      	subs	r3, #1
 8003038:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800303a:	429a      	cmp	r2, r3
 800303c:	d06e      	beq.n	800311c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	2b0c      	cmp	r3, #12
 8003042:	d069      	beq.n	8003118 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003044:	4b53      	ldr	r3, [pc, #332]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d105      	bne.n	800305c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003050:	4b50      	ldr	r3, [pc, #320]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d001      	beq.n	8003060 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e0ad      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003060:	4b4c      	ldr	r3, [pc, #304]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a4b      	ldr	r2, [pc, #300]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 8003066:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800306a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800306c:	f7fe f8a6 	bl	80011bc <HAL_GetTick>
 8003070:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003072:	e008      	b.n	8003086 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003074:	f7fe f8a2 	bl	80011bc <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	2b02      	cmp	r3, #2
 8003080:	d901      	bls.n	8003086 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e09a      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003086:	4b43      	ldr	r3, [pc, #268]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1f0      	bne.n	8003074 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003092:	4b40      	ldr	r3, [pc, #256]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 8003094:	68da      	ldr	r2, [r3, #12]
 8003096:	4b40      	ldr	r3, [pc, #256]	@ (8003198 <HAL_RCC_OscConfig+0x784>)
 8003098:	4013      	ands	r3, r2
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80030a2:	3a01      	subs	r2, #1
 80030a4:	0112      	lsls	r2, r2, #4
 80030a6:	4311      	orrs	r1, r2
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80030ac:	0212      	lsls	r2, r2, #8
 80030ae:	4311      	orrs	r1, r2
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80030b4:	0852      	lsrs	r2, r2, #1
 80030b6:	3a01      	subs	r2, #1
 80030b8:	0552      	lsls	r2, r2, #21
 80030ba:	4311      	orrs	r1, r2
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80030c0:	0852      	lsrs	r2, r2, #1
 80030c2:	3a01      	subs	r2, #1
 80030c4:	0652      	lsls	r2, r2, #25
 80030c6:	4311      	orrs	r1, r2
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80030cc:	0912      	lsrs	r2, r2, #4
 80030ce:	0452      	lsls	r2, r2, #17
 80030d0:	430a      	orrs	r2, r1
 80030d2:	4930      	ldr	r1, [pc, #192]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80030d8:	4b2e      	ldr	r3, [pc, #184]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a2d      	ldr	r2, [pc, #180]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 80030de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80030e2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80030e4:	4b2b      	ldr	r3, [pc, #172]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	4a2a      	ldr	r2, [pc, #168]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 80030ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80030ee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80030f0:	f7fe f864 	bl	80011bc <HAL_GetTick>
 80030f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030f6:	e008      	b.n	800310a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030f8:	f7fe f860 	bl	80011bc <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	2b02      	cmp	r3, #2
 8003104:	d901      	bls.n	800310a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e058      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800310a:	4b22      	ldr	r3, [pc, #136]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d0f0      	beq.n	80030f8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003116:	e050      	b.n	80031ba <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e04f      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800311c:	4b1d      	ldr	r3, [pc, #116]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d148      	bne.n	80031ba <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003128:	4b1a      	ldr	r3, [pc, #104]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a19      	ldr	r2, [pc, #100]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 800312e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003132:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003134:	4b17      	ldr	r3, [pc, #92]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	4a16      	ldr	r2, [pc, #88]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 800313a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800313e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003140:	f7fe f83c 	bl	80011bc <HAL_GetTick>
 8003144:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003146:	e008      	b.n	800315a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003148:	f7fe f838 	bl	80011bc <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b02      	cmp	r3, #2
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e030      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800315a:	4b0e      	ldr	r3, [pc, #56]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d0f0      	beq.n	8003148 <HAL_RCC_OscConfig+0x734>
 8003166:	e028      	b.n	80031ba <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003168:	69bb      	ldr	r3, [r7, #24]
 800316a:	2b0c      	cmp	r3, #12
 800316c:	d023      	beq.n	80031b6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800316e:	4b09      	ldr	r3, [pc, #36]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a08      	ldr	r2, [pc, #32]	@ (8003194 <HAL_RCC_OscConfig+0x780>)
 8003174:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003178:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800317a:	f7fe f81f 	bl	80011bc <HAL_GetTick>
 800317e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003180:	e00c      	b.n	800319c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003182:	f7fe f81b 	bl	80011bc <HAL_GetTick>
 8003186:	4602      	mov	r2, r0
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	1ad3      	subs	r3, r2, r3
 800318c:	2b02      	cmp	r3, #2
 800318e:	d905      	bls.n	800319c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003190:	2303      	movs	r3, #3
 8003192:	e013      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
 8003194:	40021000 	.word	0x40021000
 8003198:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800319c:	4b09      	ldr	r3, [pc, #36]	@ (80031c4 <HAL_RCC_OscConfig+0x7b0>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d1ec      	bne.n	8003182 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80031a8:	4b06      	ldr	r3, [pc, #24]	@ (80031c4 <HAL_RCC_OscConfig+0x7b0>)
 80031aa:	68da      	ldr	r2, [r3, #12]
 80031ac:	4905      	ldr	r1, [pc, #20]	@ (80031c4 <HAL_RCC_OscConfig+0x7b0>)
 80031ae:	4b06      	ldr	r3, [pc, #24]	@ (80031c8 <HAL_RCC_OscConfig+0x7b4>)
 80031b0:	4013      	ands	r3, r2
 80031b2:	60cb      	str	r3, [r1, #12]
 80031b4:	e001      	b.n	80031ba <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e000      	b.n	80031bc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80031ba:	2300      	movs	r3, #0
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3720      	adds	r7, #32
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	40021000 	.word	0x40021000
 80031c8:	feeefffc 	.word	0xfeeefffc

080031cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d101      	bne.n	80031e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e0e7      	b.n	80033b0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031e0:	4b75      	ldr	r3, [pc, #468]	@ (80033b8 <HAL_RCC_ClockConfig+0x1ec>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0307 	and.w	r3, r3, #7
 80031e8:	683a      	ldr	r2, [r7, #0]
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d910      	bls.n	8003210 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ee:	4b72      	ldr	r3, [pc, #456]	@ (80033b8 <HAL_RCC_ClockConfig+0x1ec>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f023 0207 	bic.w	r2, r3, #7
 80031f6:	4970      	ldr	r1, [pc, #448]	@ (80033b8 <HAL_RCC_ClockConfig+0x1ec>)
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031fe:	4b6e      	ldr	r3, [pc, #440]	@ (80033b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0307 	and.w	r3, r3, #7
 8003206:	683a      	ldr	r2, [r7, #0]
 8003208:	429a      	cmp	r2, r3
 800320a:	d001      	beq.n	8003210 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e0cf      	b.n	80033b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	2b00      	cmp	r3, #0
 800321a:	d010      	beq.n	800323e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689a      	ldr	r2, [r3, #8]
 8003220:	4b66      	ldr	r3, [pc, #408]	@ (80033bc <HAL_RCC_ClockConfig+0x1f0>)
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003228:	429a      	cmp	r2, r3
 800322a:	d908      	bls.n	800323e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800322c:	4b63      	ldr	r3, [pc, #396]	@ (80033bc <HAL_RCC_ClockConfig+0x1f0>)
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	4960      	ldr	r1, [pc, #384]	@ (80033bc <HAL_RCC_ClockConfig+0x1f0>)
 800323a:	4313      	orrs	r3, r2
 800323c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b00      	cmp	r3, #0
 8003248:	d04c      	beq.n	80032e4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	2b03      	cmp	r3, #3
 8003250:	d107      	bne.n	8003262 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003252:	4b5a      	ldr	r3, [pc, #360]	@ (80033bc <HAL_RCC_ClockConfig+0x1f0>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d121      	bne.n	80032a2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e0a6      	b.n	80033b0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	2b02      	cmp	r3, #2
 8003268:	d107      	bne.n	800327a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800326a:	4b54      	ldr	r3, [pc, #336]	@ (80033bc <HAL_RCC_ClockConfig+0x1f0>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d115      	bne.n	80032a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e09a      	b.n	80033b0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d107      	bne.n	8003292 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003282:	4b4e      	ldr	r3, [pc, #312]	@ (80033bc <HAL_RCC_ClockConfig+0x1f0>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d109      	bne.n	80032a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e08e      	b.n	80033b0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003292:	4b4a      	ldr	r3, [pc, #296]	@ (80033bc <HAL_RCC_ClockConfig+0x1f0>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800329a:	2b00      	cmp	r3, #0
 800329c:	d101      	bne.n	80032a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e086      	b.n	80033b0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80032a2:	4b46      	ldr	r3, [pc, #280]	@ (80033bc <HAL_RCC_ClockConfig+0x1f0>)
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f023 0203 	bic.w	r2, r3, #3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	4943      	ldr	r1, [pc, #268]	@ (80033bc <HAL_RCC_ClockConfig+0x1f0>)
 80032b0:	4313      	orrs	r3, r2
 80032b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032b4:	f7fd ff82 	bl	80011bc <HAL_GetTick>
 80032b8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032ba:	e00a      	b.n	80032d2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032bc:	f7fd ff7e 	bl	80011bc <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d901      	bls.n	80032d2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e06e      	b.n	80033b0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032d2:	4b3a      	ldr	r3, [pc, #232]	@ (80033bc <HAL_RCC_ClockConfig+0x1f0>)
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	f003 020c 	and.w	r2, r3, #12
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d1eb      	bne.n	80032bc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0302 	and.w	r3, r3, #2
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d010      	beq.n	8003312 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	689a      	ldr	r2, [r3, #8]
 80032f4:	4b31      	ldr	r3, [pc, #196]	@ (80033bc <HAL_RCC_ClockConfig+0x1f0>)
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d208      	bcs.n	8003312 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003300:	4b2e      	ldr	r3, [pc, #184]	@ (80033bc <HAL_RCC_ClockConfig+0x1f0>)
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	492b      	ldr	r1, [pc, #172]	@ (80033bc <HAL_RCC_ClockConfig+0x1f0>)
 800330e:	4313      	orrs	r3, r2
 8003310:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003312:	4b29      	ldr	r3, [pc, #164]	@ (80033b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0307 	and.w	r3, r3, #7
 800331a:	683a      	ldr	r2, [r7, #0]
 800331c:	429a      	cmp	r2, r3
 800331e:	d210      	bcs.n	8003342 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003320:	4b25      	ldr	r3, [pc, #148]	@ (80033b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f023 0207 	bic.w	r2, r3, #7
 8003328:	4923      	ldr	r1, [pc, #140]	@ (80033b8 <HAL_RCC_ClockConfig+0x1ec>)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	4313      	orrs	r3, r2
 800332e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003330:	4b21      	ldr	r3, [pc, #132]	@ (80033b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0307 	and.w	r3, r3, #7
 8003338:	683a      	ldr	r2, [r7, #0]
 800333a:	429a      	cmp	r2, r3
 800333c:	d001      	beq.n	8003342 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e036      	b.n	80033b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 0304 	and.w	r3, r3, #4
 800334a:	2b00      	cmp	r3, #0
 800334c:	d008      	beq.n	8003360 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800334e:	4b1b      	ldr	r3, [pc, #108]	@ (80033bc <HAL_RCC_ClockConfig+0x1f0>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	4918      	ldr	r1, [pc, #96]	@ (80033bc <HAL_RCC_ClockConfig+0x1f0>)
 800335c:	4313      	orrs	r3, r2
 800335e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0308 	and.w	r3, r3, #8
 8003368:	2b00      	cmp	r3, #0
 800336a:	d009      	beq.n	8003380 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800336c:	4b13      	ldr	r3, [pc, #76]	@ (80033bc <HAL_RCC_ClockConfig+0x1f0>)
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	691b      	ldr	r3, [r3, #16]
 8003378:	00db      	lsls	r3, r3, #3
 800337a:	4910      	ldr	r1, [pc, #64]	@ (80033bc <HAL_RCC_ClockConfig+0x1f0>)
 800337c:	4313      	orrs	r3, r2
 800337e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003380:	f000 f824 	bl	80033cc <HAL_RCC_GetSysClockFreq>
 8003384:	4602      	mov	r2, r0
 8003386:	4b0d      	ldr	r3, [pc, #52]	@ (80033bc <HAL_RCC_ClockConfig+0x1f0>)
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	091b      	lsrs	r3, r3, #4
 800338c:	f003 030f 	and.w	r3, r3, #15
 8003390:	490b      	ldr	r1, [pc, #44]	@ (80033c0 <HAL_RCC_ClockConfig+0x1f4>)
 8003392:	5ccb      	ldrb	r3, [r1, r3]
 8003394:	f003 031f 	and.w	r3, r3, #31
 8003398:	fa22 f303 	lsr.w	r3, r2, r3
 800339c:	4a09      	ldr	r2, [pc, #36]	@ (80033c4 <HAL_RCC_ClockConfig+0x1f8>)
 800339e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80033a0:	4b09      	ldr	r3, [pc, #36]	@ (80033c8 <HAL_RCC_ClockConfig+0x1fc>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7fd feb9 	bl	800111c <HAL_InitTick>
 80033aa:	4603      	mov	r3, r0
 80033ac:	72fb      	strb	r3, [r7, #11]

  return status;
 80033ae:	7afb      	ldrb	r3, [r7, #11]
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3710      	adds	r7, #16
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	40022000 	.word	0x40022000
 80033bc:	40021000 	.word	0x40021000
 80033c0:	08008194 	.word	0x08008194
 80033c4:	20000004 	.word	0x20000004
 80033c8:	20000008 	.word	0x20000008

080033cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b089      	sub	sp, #36	@ 0x24
 80033d0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80033d2:	2300      	movs	r3, #0
 80033d4:	61fb      	str	r3, [r7, #28]
 80033d6:	2300      	movs	r3, #0
 80033d8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033da:	4b3e      	ldr	r3, [pc, #248]	@ (80034d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	f003 030c 	and.w	r3, r3, #12
 80033e2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033e4:	4b3b      	ldr	r3, [pc, #236]	@ (80034d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	f003 0303 	and.w	r3, r3, #3
 80033ec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d005      	beq.n	8003400 <HAL_RCC_GetSysClockFreq+0x34>
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	2b0c      	cmp	r3, #12
 80033f8:	d121      	bne.n	800343e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d11e      	bne.n	800343e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003400:	4b34      	ldr	r3, [pc, #208]	@ (80034d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0308 	and.w	r3, r3, #8
 8003408:	2b00      	cmp	r3, #0
 800340a:	d107      	bne.n	800341c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800340c:	4b31      	ldr	r3, [pc, #196]	@ (80034d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800340e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003412:	0a1b      	lsrs	r3, r3, #8
 8003414:	f003 030f 	and.w	r3, r3, #15
 8003418:	61fb      	str	r3, [r7, #28]
 800341a:	e005      	b.n	8003428 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800341c:	4b2d      	ldr	r3, [pc, #180]	@ (80034d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	091b      	lsrs	r3, r3, #4
 8003422:	f003 030f 	and.w	r3, r3, #15
 8003426:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003428:	4a2b      	ldr	r2, [pc, #172]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800342a:	69fb      	ldr	r3, [r7, #28]
 800342c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003430:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d10d      	bne.n	8003454 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800343c:	e00a      	b.n	8003454 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	2b04      	cmp	r3, #4
 8003442:	d102      	bne.n	800344a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003444:	4b25      	ldr	r3, [pc, #148]	@ (80034dc <HAL_RCC_GetSysClockFreq+0x110>)
 8003446:	61bb      	str	r3, [r7, #24]
 8003448:	e004      	b.n	8003454 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	2b08      	cmp	r3, #8
 800344e:	d101      	bne.n	8003454 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003450:	4b23      	ldr	r3, [pc, #140]	@ (80034e0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003452:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	2b0c      	cmp	r3, #12
 8003458:	d134      	bne.n	80034c4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800345a:	4b1e      	ldr	r3, [pc, #120]	@ (80034d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	f003 0303 	and.w	r3, r3, #3
 8003462:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	2b02      	cmp	r3, #2
 8003468:	d003      	beq.n	8003472 <HAL_RCC_GetSysClockFreq+0xa6>
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	2b03      	cmp	r3, #3
 800346e:	d003      	beq.n	8003478 <HAL_RCC_GetSysClockFreq+0xac>
 8003470:	e005      	b.n	800347e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003472:	4b1a      	ldr	r3, [pc, #104]	@ (80034dc <HAL_RCC_GetSysClockFreq+0x110>)
 8003474:	617b      	str	r3, [r7, #20]
      break;
 8003476:	e005      	b.n	8003484 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003478:	4b19      	ldr	r3, [pc, #100]	@ (80034e0 <HAL_RCC_GetSysClockFreq+0x114>)
 800347a:	617b      	str	r3, [r7, #20]
      break;
 800347c:	e002      	b.n	8003484 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	617b      	str	r3, [r7, #20]
      break;
 8003482:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003484:	4b13      	ldr	r3, [pc, #76]	@ (80034d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	091b      	lsrs	r3, r3, #4
 800348a:	f003 0307 	and.w	r3, r3, #7
 800348e:	3301      	adds	r3, #1
 8003490:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003492:	4b10      	ldr	r3, [pc, #64]	@ (80034d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	0a1b      	lsrs	r3, r3, #8
 8003498:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800349c:	697a      	ldr	r2, [r7, #20]
 800349e:	fb03 f202 	mul.w	r2, r3, r2
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80034a8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80034aa:	4b0a      	ldr	r3, [pc, #40]	@ (80034d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	0e5b      	lsrs	r3, r3, #25
 80034b0:	f003 0303 	and.w	r3, r3, #3
 80034b4:	3301      	adds	r3, #1
 80034b6:	005b      	lsls	r3, r3, #1
 80034b8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80034ba:	697a      	ldr	r2, [r7, #20]
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	fbb2 f3f3 	udiv	r3, r2, r3
 80034c2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80034c4:	69bb      	ldr	r3, [r7, #24]
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3724      	adds	r7, #36	@ 0x24
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop
 80034d4:	40021000 	.word	0x40021000
 80034d8:	080081ac 	.word	0x080081ac
 80034dc:	00f42400 	.word	0x00f42400
 80034e0:	007a1200 	.word	0x007a1200

080034e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034e4:	b480      	push	{r7}
 80034e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034e8:	4b03      	ldr	r3, [pc, #12]	@ (80034f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80034ea:	681b      	ldr	r3, [r3, #0]
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	20000004 	.word	0x20000004

080034fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003500:	f7ff fff0 	bl	80034e4 <HAL_RCC_GetHCLKFreq>
 8003504:	4602      	mov	r2, r0
 8003506:	4b06      	ldr	r3, [pc, #24]	@ (8003520 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	0a1b      	lsrs	r3, r3, #8
 800350c:	f003 0307 	and.w	r3, r3, #7
 8003510:	4904      	ldr	r1, [pc, #16]	@ (8003524 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003512:	5ccb      	ldrb	r3, [r1, r3]
 8003514:	f003 031f 	and.w	r3, r3, #31
 8003518:	fa22 f303 	lsr.w	r3, r2, r3
}
 800351c:	4618      	mov	r0, r3
 800351e:	bd80      	pop	{r7, pc}
 8003520:	40021000 	.word	0x40021000
 8003524:	080081a4 	.word	0x080081a4

08003528 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800352c:	f7ff ffda 	bl	80034e4 <HAL_RCC_GetHCLKFreq>
 8003530:	4602      	mov	r2, r0
 8003532:	4b06      	ldr	r3, [pc, #24]	@ (800354c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	0adb      	lsrs	r3, r3, #11
 8003538:	f003 0307 	and.w	r3, r3, #7
 800353c:	4904      	ldr	r1, [pc, #16]	@ (8003550 <HAL_RCC_GetPCLK2Freq+0x28>)
 800353e:	5ccb      	ldrb	r3, [r1, r3]
 8003540:	f003 031f 	and.w	r3, r3, #31
 8003544:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003548:	4618      	mov	r0, r3
 800354a:	bd80      	pop	{r7, pc}
 800354c:	40021000 	.word	0x40021000
 8003550:	080081a4 	.word	0x080081a4

08003554 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b086      	sub	sp, #24
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800355c:	2300      	movs	r3, #0
 800355e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003560:	4b2a      	ldr	r3, [pc, #168]	@ (800360c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003564:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003568:	2b00      	cmp	r3, #0
 800356a:	d003      	beq.n	8003574 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800356c:	f7ff f9ee 	bl	800294c <HAL_PWREx_GetVoltageRange>
 8003570:	6178      	str	r0, [r7, #20]
 8003572:	e014      	b.n	800359e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003574:	4b25      	ldr	r3, [pc, #148]	@ (800360c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003578:	4a24      	ldr	r2, [pc, #144]	@ (800360c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800357a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800357e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003580:	4b22      	ldr	r3, [pc, #136]	@ (800360c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003584:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003588:	60fb      	str	r3, [r7, #12]
 800358a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800358c:	f7ff f9de 	bl	800294c <HAL_PWREx_GetVoltageRange>
 8003590:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003592:	4b1e      	ldr	r3, [pc, #120]	@ (800360c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003596:	4a1d      	ldr	r2, [pc, #116]	@ (800360c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003598:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800359c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035a4:	d10b      	bne.n	80035be <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2b80      	cmp	r3, #128	@ 0x80
 80035aa:	d919      	bls.n	80035e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2ba0      	cmp	r3, #160	@ 0xa0
 80035b0:	d902      	bls.n	80035b8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80035b2:	2302      	movs	r3, #2
 80035b4:	613b      	str	r3, [r7, #16]
 80035b6:	e013      	b.n	80035e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80035b8:	2301      	movs	r3, #1
 80035ba:	613b      	str	r3, [r7, #16]
 80035bc:	e010      	b.n	80035e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2b80      	cmp	r3, #128	@ 0x80
 80035c2:	d902      	bls.n	80035ca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80035c4:	2303      	movs	r3, #3
 80035c6:	613b      	str	r3, [r7, #16]
 80035c8:	e00a      	b.n	80035e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2b80      	cmp	r3, #128	@ 0x80
 80035ce:	d102      	bne.n	80035d6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80035d0:	2302      	movs	r3, #2
 80035d2:	613b      	str	r3, [r7, #16]
 80035d4:	e004      	b.n	80035e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2b70      	cmp	r3, #112	@ 0x70
 80035da:	d101      	bne.n	80035e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80035dc:	2301      	movs	r3, #1
 80035de:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80035e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003610 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f023 0207 	bic.w	r2, r3, #7
 80035e8:	4909      	ldr	r1, [pc, #36]	@ (8003610 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80035f0:	4b07      	ldr	r3, [pc, #28]	@ (8003610 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0307 	and.w	r3, r3, #7
 80035f8:	693a      	ldr	r2, [r7, #16]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d001      	beq.n	8003602 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e000      	b.n	8003604 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003602:	2300      	movs	r3, #0
}
 8003604:	4618      	mov	r0, r3
 8003606:	3718      	adds	r7, #24
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	40021000 	.word	0x40021000
 8003610:	40022000 	.word	0x40022000

08003614 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b086      	sub	sp, #24
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800361c:	2300      	movs	r3, #0
 800361e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003620:	2300      	movs	r3, #0
 8003622:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800362c:	2b00      	cmp	r3, #0
 800362e:	d041      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003634:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003638:	d02a      	beq.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800363a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800363e:	d824      	bhi.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003640:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003644:	d008      	beq.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003646:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800364a:	d81e      	bhi.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800364c:	2b00      	cmp	r3, #0
 800364e:	d00a      	beq.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003650:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003654:	d010      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003656:	e018      	b.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003658:	4b86      	ldr	r3, [pc, #536]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	4a85      	ldr	r2, [pc, #532]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800365e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003662:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003664:	e015      	b.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	3304      	adds	r3, #4
 800366a:	2100      	movs	r1, #0
 800366c:	4618      	mov	r0, r3
 800366e:	f000 fabb 	bl	8003be8 <RCCEx_PLLSAI1_Config>
 8003672:	4603      	mov	r3, r0
 8003674:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003676:	e00c      	b.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	3320      	adds	r3, #32
 800367c:	2100      	movs	r1, #0
 800367e:	4618      	mov	r0, r3
 8003680:	f000 fba6 	bl	8003dd0 <RCCEx_PLLSAI2_Config>
 8003684:	4603      	mov	r3, r0
 8003686:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003688:	e003      	b.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	74fb      	strb	r3, [r7, #19]
      break;
 800368e:	e000      	b.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003690:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003692:	7cfb      	ldrb	r3, [r7, #19]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d10b      	bne.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003698:	4b76      	ldr	r3, [pc, #472]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800369a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800369e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036a6:	4973      	ldr	r1, [pc, #460]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036a8:	4313      	orrs	r3, r2
 80036aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80036ae:	e001      	b.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036b0:	7cfb      	ldrb	r3, [r7, #19]
 80036b2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d041      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036c4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80036c8:	d02a      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80036ca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80036ce:	d824      	bhi.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80036d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80036d4:	d008      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80036d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80036da:	d81e      	bhi.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d00a      	beq.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80036e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036e4:	d010      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80036e6:	e018      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80036e8:	4b62      	ldr	r3, [pc, #392]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	4a61      	ldr	r2, [pc, #388]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036f2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80036f4:	e015      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	3304      	adds	r3, #4
 80036fa:	2100      	movs	r1, #0
 80036fc:	4618      	mov	r0, r3
 80036fe:	f000 fa73 	bl	8003be8 <RCCEx_PLLSAI1_Config>
 8003702:	4603      	mov	r3, r0
 8003704:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003706:	e00c      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	3320      	adds	r3, #32
 800370c:	2100      	movs	r1, #0
 800370e:	4618      	mov	r0, r3
 8003710:	f000 fb5e 	bl	8003dd0 <RCCEx_PLLSAI2_Config>
 8003714:	4603      	mov	r3, r0
 8003716:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003718:	e003      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	74fb      	strb	r3, [r7, #19]
      break;
 800371e:	e000      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003720:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003722:	7cfb      	ldrb	r3, [r7, #19]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d10b      	bne.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003728:	4b52      	ldr	r3, [pc, #328]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800372a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800372e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003736:	494f      	ldr	r1, [pc, #316]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003738:	4313      	orrs	r3, r2
 800373a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800373e:	e001      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003740:	7cfb      	ldrb	r3, [r7, #19]
 8003742:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800374c:	2b00      	cmp	r3, #0
 800374e:	f000 80a0 	beq.w	8003892 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003752:	2300      	movs	r3, #0
 8003754:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003756:	4b47      	ldr	r3, [pc, #284]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800375a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d101      	bne.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003762:	2301      	movs	r3, #1
 8003764:	e000      	b.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003766:	2300      	movs	r3, #0
 8003768:	2b00      	cmp	r3, #0
 800376a:	d00d      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800376c:	4b41      	ldr	r3, [pc, #260]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800376e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003770:	4a40      	ldr	r2, [pc, #256]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003772:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003776:	6593      	str	r3, [r2, #88]	@ 0x58
 8003778:	4b3e      	ldr	r3, [pc, #248]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800377a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800377c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003780:	60bb      	str	r3, [r7, #8]
 8003782:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003784:	2301      	movs	r3, #1
 8003786:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003788:	4b3b      	ldr	r3, [pc, #236]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a3a      	ldr	r2, [pc, #232]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800378e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003792:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003794:	f7fd fd12 	bl	80011bc <HAL_GetTick>
 8003798:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800379a:	e009      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800379c:	f7fd fd0e 	bl	80011bc <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d902      	bls.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	74fb      	strb	r3, [r7, #19]
        break;
 80037ae:	e005      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80037b0:	4b31      	ldr	r3, [pc, #196]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d0ef      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80037bc:	7cfb      	ldrb	r3, [r7, #19]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d15c      	bne.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80037c2:	4b2c      	ldr	r3, [pc, #176]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037cc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d01f      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037da:	697a      	ldr	r2, [r7, #20]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d019      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80037e0:	4b24      	ldr	r3, [pc, #144]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037ea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80037ec:	4b21      	ldr	r3, [pc, #132]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037f2:	4a20      	ldr	r2, [pc, #128]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80037fc:	4b1d      	ldr	r3, [pc, #116]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003802:	4a1c      	ldr	r2, [pc, #112]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003804:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003808:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800380c:	4a19      	ldr	r2, [pc, #100]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	f003 0301 	and.w	r3, r3, #1
 800381a:	2b00      	cmp	r3, #0
 800381c:	d016      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800381e:	f7fd fccd 	bl	80011bc <HAL_GetTick>
 8003822:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003824:	e00b      	b.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003826:	f7fd fcc9 	bl	80011bc <HAL_GetTick>
 800382a:	4602      	mov	r2, r0
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	1ad3      	subs	r3, r2, r3
 8003830:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003834:	4293      	cmp	r3, r2
 8003836:	d902      	bls.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	74fb      	strb	r3, [r7, #19]
            break;
 800383c:	e006      	b.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800383e:	4b0d      	ldr	r3, [pc, #52]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003844:	f003 0302 	and.w	r3, r3, #2
 8003848:	2b00      	cmp	r3, #0
 800384a:	d0ec      	beq.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800384c:	7cfb      	ldrb	r3, [r7, #19]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d10c      	bne.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003852:	4b08      	ldr	r3, [pc, #32]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003854:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003858:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003862:	4904      	ldr	r1, [pc, #16]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003864:	4313      	orrs	r3, r2
 8003866:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800386a:	e009      	b.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800386c:	7cfb      	ldrb	r3, [r7, #19]
 800386e:	74bb      	strb	r3, [r7, #18]
 8003870:	e006      	b.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003872:	bf00      	nop
 8003874:	40021000 	.word	0x40021000
 8003878:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800387c:	7cfb      	ldrb	r3, [r7, #19]
 800387e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003880:	7c7b      	ldrb	r3, [r7, #17]
 8003882:	2b01      	cmp	r3, #1
 8003884:	d105      	bne.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003886:	4b9e      	ldr	r3, [pc, #632]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800388a:	4a9d      	ldr	r2, [pc, #628]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800388c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003890:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0301 	and.w	r3, r3, #1
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00a      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800389e:	4b98      	ldr	r3, [pc, #608]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038a4:	f023 0203 	bic.w	r2, r3, #3
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ac:	4994      	ldr	r1, [pc, #592]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ae:	4313      	orrs	r3, r2
 80038b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d00a      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80038c0:	4b8f      	ldr	r3, [pc, #572]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038c6:	f023 020c 	bic.w	r2, r3, #12
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038ce:	498c      	ldr	r1, [pc, #560]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0304 	and.w	r3, r3, #4
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d00a      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80038e2:	4b87      	ldr	r3, [pc, #540]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038e8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f0:	4983      	ldr	r1, [pc, #524]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 0308 	and.w	r3, r3, #8
 8003900:	2b00      	cmp	r3, #0
 8003902:	d00a      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003904:	4b7e      	ldr	r3, [pc, #504]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800390a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003912:	497b      	ldr	r1, [pc, #492]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003914:	4313      	orrs	r3, r2
 8003916:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 0310 	and.w	r3, r3, #16
 8003922:	2b00      	cmp	r3, #0
 8003924:	d00a      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003926:	4b76      	ldr	r3, [pc, #472]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003928:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800392c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003934:	4972      	ldr	r1, [pc, #456]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003936:	4313      	orrs	r3, r2
 8003938:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0320 	and.w	r3, r3, #32
 8003944:	2b00      	cmp	r3, #0
 8003946:	d00a      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003948:	4b6d      	ldr	r3, [pc, #436]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800394a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800394e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003956:	496a      	ldr	r1, [pc, #424]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003958:	4313      	orrs	r3, r2
 800395a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003966:	2b00      	cmp	r3, #0
 8003968:	d00a      	beq.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800396a:	4b65      	ldr	r3, [pc, #404]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800396c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003970:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003978:	4961      	ldr	r1, [pc, #388]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800397a:	4313      	orrs	r3, r2
 800397c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003988:	2b00      	cmp	r3, #0
 800398a:	d00a      	beq.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800398c:	4b5c      	ldr	r3, [pc, #368]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800398e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003992:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800399a:	4959      	ldr	r1, [pc, #356]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800399c:	4313      	orrs	r3, r2
 800399e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d00a      	beq.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80039ae:	4b54      	ldr	r3, [pc, #336]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039b4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039bc:	4950      	ldr	r1, [pc, #320]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039be:	4313      	orrs	r3, r2
 80039c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d00a      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80039d0:	4b4b      	ldr	r3, [pc, #300]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039d6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039de:	4948      	ldr	r1, [pc, #288]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039e0:	4313      	orrs	r3, r2
 80039e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00a      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80039f2:	4b43      	ldr	r3, [pc, #268]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a00:	493f      	ldr	r1, [pc, #252]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a02:	4313      	orrs	r3, r2
 8003a04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d028      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a14:	4b3a      	ldr	r3, [pc, #232]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a1a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a22:	4937      	ldr	r1, [pc, #220]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a24:	4313      	orrs	r3, r2
 8003a26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a32:	d106      	bne.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a34:	4b32      	ldr	r3, [pc, #200]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	4a31      	ldr	r2, [pc, #196]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a3e:	60d3      	str	r3, [r2, #12]
 8003a40:	e011      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a46:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a4a:	d10c      	bne.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	3304      	adds	r3, #4
 8003a50:	2101      	movs	r1, #1
 8003a52:	4618      	mov	r0, r3
 8003a54:	f000 f8c8 	bl	8003be8 <RCCEx_PLLSAI1_Config>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003a5c:	7cfb      	ldrb	r3, [r7, #19]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d001      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003a62:	7cfb      	ldrb	r3, [r7, #19]
 8003a64:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d028      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003a72:	4b23      	ldr	r3, [pc, #140]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a78:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a80:	491f      	ldr	r1, [pc, #124]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a82:	4313      	orrs	r3, r2
 8003a84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a8c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a90:	d106      	bne.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a92:	4b1b      	ldr	r3, [pc, #108]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	4a1a      	ldr	r2, [pc, #104]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a98:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a9c:	60d3      	str	r3, [r2, #12]
 8003a9e:	e011      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aa4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003aa8:	d10c      	bne.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	3304      	adds	r3, #4
 8003aae:	2101      	movs	r1, #1
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f000 f899 	bl	8003be8 <RCCEx_PLLSAI1_Config>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003aba:	7cfb      	ldrb	r3, [r7, #19]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d001      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003ac0:	7cfb      	ldrb	r3, [r7, #19]
 8003ac2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d02b      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ad0:	4b0b      	ldr	r3, [pc, #44]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ad6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ade:	4908      	ldr	r1, [pc, #32]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003aea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003aee:	d109      	bne.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003af0:	4b03      	ldr	r3, [pc, #12]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	4a02      	ldr	r2, [pc, #8]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003af6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003afa:	60d3      	str	r3, [r2, #12]
 8003afc:	e014      	b.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003afe:	bf00      	nop
 8003b00:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b08:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b0c:	d10c      	bne.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	3304      	adds	r3, #4
 8003b12:	2101      	movs	r1, #1
 8003b14:	4618      	mov	r0, r3
 8003b16:	f000 f867 	bl	8003be8 <RCCEx_PLLSAI1_Config>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b1e:	7cfb      	ldrb	r3, [r7, #19]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d001      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003b24:	7cfb      	ldrb	r3, [r7, #19]
 8003b26:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d02f      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b34:	4b2b      	ldr	r3, [pc, #172]	@ (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b3a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b42:	4928      	ldr	r1, [pc, #160]	@ (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b52:	d10d      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	3304      	adds	r3, #4
 8003b58:	2102      	movs	r1, #2
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f000 f844 	bl	8003be8 <RCCEx_PLLSAI1_Config>
 8003b60:	4603      	mov	r3, r0
 8003b62:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b64:	7cfb      	ldrb	r3, [r7, #19]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d014      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003b6a:	7cfb      	ldrb	r3, [r7, #19]
 8003b6c:	74bb      	strb	r3, [r7, #18]
 8003b6e:	e011      	b.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b78:	d10c      	bne.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	3320      	adds	r3, #32
 8003b7e:	2102      	movs	r1, #2
 8003b80:	4618      	mov	r0, r3
 8003b82:	f000 f925 	bl	8003dd0 <RCCEx_PLLSAI2_Config>
 8003b86:	4603      	mov	r3, r0
 8003b88:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b8a:	7cfb      	ldrb	r3, [r7, #19]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d001      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003b90:	7cfb      	ldrb	r3, [r7, #19]
 8003b92:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d00a      	beq.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003ba0:	4b10      	ldr	r3, [pc, #64]	@ (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ba6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003bae:	490d      	ldr	r1, [pc, #52]	@ (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00b      	beq.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003bc2:	4b08      	ldr	r3, [pc, #32]	@ (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bc8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bd2:	4904      	ldr	r1, [pc, #16]	@ (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003bda:	7cbb      	ldrb	r3, [r7, #18]
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3718      	adds	r7, #24
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	40021000 	.word	0x40021000

08003be8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003bf6:	4b75      	ldr	r3, [pc, #468]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	f003 0303 	and.w	r3, r3, #3
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d018      	beq.n	8003c34 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003c02:	4b72      	ldr	r3, [pc, #456]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	f003 0203 	and.w	r2, r3, #3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d10d      	bne.n	8003c2e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
       ||
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d009      	beq.n	8003c2e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003c1a:	4b6c      	ldr	r3, [pc, #432]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c1c:	68db      	ldr	r3, [r3, #12]
 8003c1e:	091b      	lsrs	r3, r3, #4
 8003c20:	f003 0307 	and.w	r3, r3, #7
 8003c24:	1c5a      	adds	r2, r3, #1
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
       ||
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d047      	beq.n	8003cbe <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	73fb      	strb	r3, [r7, #15]
 8003c32:	e044      	b.n	8003cbe <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2b03      	cmp	r3, #3
 8003c3a:	d018      	beq.n	8003c6e <RCCEx_PLLSAI1_Config+0x86>
 8003c3c:	2b03      	cmp	r3, #3
 8003c3e:	d825      	bhi.n	8003c8c <RCCEx_PLLSAI1_Config+0xa4>
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d002      	beq.n	8003c4a <RCCEx_PLLSAI1_Config+0x62>
 8003c44:	2b02      	cmp	r3, #2
 8003c46:	d009      	beq.n	8003c5c <RCCEx_PLLSAI1_Config+0x74>
 8003c48:	e020      	b.n	8003c8c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c4a:	4b60      	ldr	r3, [pc, #384]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0302 	and.w	r3, r3, #2
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d11d      	bne.n	8003c92 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c5a:	e01a      	b.n	8003c92 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c5c:	4b5b      	ldr	r3, [pc, #364]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d116      	bne.n	8003c96 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c6c:	e013      	b.n	8003c96 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003c6e:	4b57      	ldr	r3, [pc, #348]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d10f      	bne.n	8003c9a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c7a:	4b54      	ldr	r3, [pc, #336]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d109      	bne.n	8003c9a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c8a:	e006      	b.n	8003c9a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	73fb      	strb	r3, [r7, #15]
      break;
 8003c90:	e004      	b.n	8003c9c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c92:	bf00      	nop
 8003c94:	e002      	b.n	8003c9c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c96:	bf00      	nop
 8003c98:	e000      	b.n	8003c9c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c9a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c9c:	7bfb      	ldrb	r3, [r7, #15]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10d      	bne.n	8003cbe <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003ca2:	4b4a      	ldr	r3, [pc, #296]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6819      	ldr	r1, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	011b      	lsls	r3, r3, #4
 8003cb6:	430b      	orrs	r3, r1
 8003cb8:	4944      	ldr	r1, [pc, #272]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003cbe:	7bfb      	ldrb	r3, [r7, #15]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d17d      	bne.n	8003dc0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003cc4:	4b41      	ldr	r3, [pc, #260]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a40      	ldr	r2, [pc, #256]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003cce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cd0:	f7fd fa74 	bl	80011bc <HAL_GetTick>
 8003cd4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003cd6:	e009      	b.n	8003cec <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003cd8:	f7fd fa70 	bl	80011bc <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d902      	bls.n	8003cec <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	73fb      	strb	r3, [r7, #15]
        break;
 8003cea:	e005      	b.n	8003cf8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003cec:	4b37      	ldr	r3, [pc, #220]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d1ef      	bne.n	8003cd8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003cf8:	7bfb      	ldrb	r3, [r7, #15]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d160      	bne.n	8003dc0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d111      	bne.n	8003d28 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d04:	4b31      	ldr	r3, [pc, #196]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d06:	691b      	ldr	r3, [r3, #16]
 8003d08:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003d0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	6892      	ldr	r2, [r2, #8]
 8003d14:	0211      	lsls	r1, r2, #8
 8003d16:	687a      	ldr	r2, [r7, #4]
 8003d18:	68d2      	ldr	r2, [r2, #12]
 8003d1a:	0912      	lsrs	r2, r2, #4
 8003d1c:	0452      	lsls	r2, r2, #17
 8003d1e:	430a      	orrs	r2, r1
 8003d20:	492a      	ldr	r1, [pc, #168]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	610b      	str	r3, [r1, #16]
 8003d26:	e027      	b.n	8003d78 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d112      	bne.n	8003d54 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d2e:	4b27      	ldr	r3, [pc, #156]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d30:	691b      	ldr	r3, [r3, #16]
 8003d32:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003d36:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	6892      	ldr	r2, [r2, #8]
 8003d3e:	0211      	lsls	r1, r2, #8
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	6912      	ldr	r2, [r2, #16]
 8003d44:	0852      	lsrs	r2, r2, #1
 8003d46:	3a01      	subs	r2, #1
 8003d48:	0552      	lsls	r2, r2, #21
 8003d4a:	430a      	orrs	r2, r1
 8003d4c:	491f      	ldr	r1, [pc, #124]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	610b      	str	r3, [r1, #16]
 8003d52:	e011      	b.n	8003d78 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d54:	4b1d      	ldr	r3, [pc, #116]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d56:	691b      	ldr	r3, [r3, #16]
 8003d58:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003d5c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	6892      	ldr	r2, [r2, #8]
 8003d64:	0211      	lsls	r1, r2, #8
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	6952      	ldr	r2, [r2, #20]
 8003d6a:	0852      	lsrs	r2, r2, #1
 8003d6c:	3a01      	subs	r2, #1
 8003d6e:	0652      	lsls	r2, r2, #25
 8003d70:	430a      	orrs	r2, r1
 8003d72:	4916      	ldr	r1, [pc, #88]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d74:	4313      	orrs	r3, r2
 8003d76:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003d78:	4b14      	ldr	r3, [pc, #80]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a13      	ldr	r2, [pc, #76]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d7e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003d82:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d84:	f7fd fa1a 	bl	80011bc <HAL_GetTick>
 8003d88:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d8a:	e009      	b.n	8003da0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d8c:	f7fd fa16 	bl	80011bc <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	d902      	bls.n	8003da0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	73fb      	strb	r3, [r7, #15]
          break;
 8003d9e:	e005      	b.n	8003dac <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003da0:	4b0a      	ldr	r3, [pc, #40]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d0ef      	beq.n	8003d8c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003dac:	7bfb      	ldrb	r3, [r7, #15]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d106      	bne.n	8003dc0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003db2:	4b06      	ldr	r3, [pc, #24]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003db4:	691a      	ldr	r2, [r3, #16]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	699b      	ldr	r3, [r3, #24]
 8003dba:	4904      	ldr	r1, [pc, #16]	@ (8003dcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3710      	adds	r7, #16
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	bf00      	nop
 8003dcc:	40021000 	.word	0x40021000

08003dd0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003dde:	4b6a      	ldr	r3, [pc, #424]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	f003 0303 	and.w	r3, r3, #3
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d018      	beq.n	8003e1c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003dea:	4b67      	ldr	r3, [pc, #412]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	f003 0203 	and.w	r2, r3, #3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d10d      	bne.n	8003e16 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
       ||
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d009      	beq.n	8003e16 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003e02:	4b61      	ldr	r3, [pc, #388]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	091b      	lsrs	r3, r3, #4
 8003e08:	f003 0307 	and.w	r3, r3, #7
 8003e0c:	1c5a      	adds	r2, r3, #1
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
       ||
 8003e12:	429a      	cmp	r2, r3
 8003e14:	d047      	beq.n	8003ea6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	73fb      	strb	r3, [r7, #15]
 8003e1a:	e044      	b.n	8003ea6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2b03      	cmp	r3, #3
 8003e22:	d018      	beq.n	8003e56 <RCCEx_PLLSAI2_Config+0x86>
 8003e24:	2b03      	cmp	r3, #3
 8003e26:	d825      	bhi.n	8003e74 <RCCEx_PLLSAI2_Config+0xa4>
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d002      	beq.n	8003e32 <RCCEx_PLLSAI2_Config+0x62>
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d009      	beq.n	8003e44 <RCCEx_PLLSAI2_Config+0x74>
 8003e30:	e020      	b.n	8003e74 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e32:	4b55      	ldr	r3, [pc, #340]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0302 	and.w	r3, r3, #2
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d11d      	bne.n	8003e7a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e42:	e01a      	b.n	8003e7a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e44:	4b50      	ldr	r3, [pc, #320]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d116      	bne.n	8003e7e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e54:	e013      	b.n	8003e7e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e56:	4b4c      	ldr	r3, [pc, #304]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d10f      	bne.n	8003e82 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e62:	4b49      	ldr	r3, [pc, #292]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d109      	bne.n	8003e82 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e72:	e006      	b.n	8003e82 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	73fb      	strb	r3, [r7, #15]
      break;
 8003e78:	e004      	b.n	8003e84 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003e7a:	bf00      	nop
 8003e7c:	e002      	b.n	8003e84 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003e7e:	bf00      	nop
 8003e80:	e000      	b.n	8003e84 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003e82:	bf00      	nop
    }

    if(status == HAL_OK)
 8003e84:	7bfb      	ldrb	r3, [r7, #15]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d10d      	bne.n	8003ea6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003e8a:	4b3f      	ldr	r3, [pc, #252]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6819      	ldr	r1, [r3, #0]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	011b      	lsls	r3, r3, #4
 8003e9e:	430b      	orrs	r3, r1
 8003ea0:	4939      	ldr	r1, [pc, #228]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003ea6:	7bfb      	ldrb	r3, [r7, #15]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d167      	bne.n	8003f7c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003eac:	4b36      	ldr	r3, [pc, #216]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a35      	ldr	r2, [pc, #212]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eb2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003eb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003eb8:	f7fd f980 	bl	80011bc <HAL_GetTick>
 8003ebc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003ebe:	e009      	b.n	8003ed4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003ec0:	f7fd f97c 	bl	80011bc <HAL_GetTick>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	2b02      	cmp	r3, #2
 8003ecc:	d902      	bls.n	8003ed4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	73fb      	strb	r3, [r7, #15]
        break;
 8003ed2:	e005      	b.n	8003ee0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003ed4:	4b2c      	ldr	r3, [pc, #176]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d1ef      	bne.n	8003ec0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003ee0:	7bfb      	ldrb	r3, [r7, #15]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d14a      	bne.n	8003f7c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d111      	bne.n	8003f10 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003eec:	4b26      	ldr	r3, [pc, #152]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eee:	695b      	ldr	r3, [r3, #20]
 8003ef0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003ef4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	6892      	ldr	r2, [r2, #8]
 8003efc:	0211      	lsls	r1, r2, #8
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	68d2      	ldr	r2, [r2, #12]
 8003f02:	0912      	lsrs	r2, r2, #4
 8003f04:	0452      	lsls	r2, r2, #17
 8003f06:	430a      	orrs	r2, r1
 8003f08:	491f      	ldr	r1, [pc, #124]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	614b      	str	r3, [r1, #20]
 8003f0e:	e011      	b.n	8003f34 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003f10:	4b1d      	ldr	r3, [pc, #116]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f12:	695b      	ldr	r3, [r3, #20]
 8003f14:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003f18:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	6892      	ldr	r2, [r2, #8]
 8003f20:	0211      	lsls	r1, r2, #8
 8003f22:	687a      	ldr	r2, [r7, #4]
 8003f24:	6912      	ldr	r2, [r2, #16]
 8003f26:	0852      	lsrs	r2, r2, #1
 8003f28:	3a01      	subs	r2, #1
 8003f2a:	0652      	lsls	r2, r2, #25
 8003f2c:	430a      	orrs	r2, r1
 8003f2e:	4916      	ldr	r1, [pc, #88]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003f34:	4b14      	ldr	r3, [pc, #80]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a13      	ldr	r2, [pc, #76]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f3e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f40:	f7fd f93c 	bl	80011bc <HAL_GetTick>
 8003f44:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003f46:	e009      	b.n	8003f5c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f48:	f7fd f938 	bl	80011bc <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d902      	bls.n	8003f5c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	73fb      	strb	r3, [r7, #15]
          break;
 8003f5a:	e005      	b.n	8003f68 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d0ef      	beq.n	8003f48 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003f68:	7bfb      	ldrb	r3, [r7, #15]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d106      	bne.n	8003f7c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003f6e:	4b06      	ldr	r3, [pc, #24]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f70:	695a      	ldr	r2, [r3, #20]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	695b      	ldr	r3, [r3, #20]
 8003f76:	4904      	ldr	r1, [pc, #16]	@ (8003f88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003f7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3710      	adds	r7, #16
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	40021000 	.word	0x40021000

08003f8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b082      	sub	sp, #8
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d101      	bne.n	8003f9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e040      	b.n	8004020 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d106      	bne.n	8003fb4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f7fd f806 	bl	8000fc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2224      	movs	r2, #36	@ 0x24
 8003fb8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 0201 	bic.w	r2, r2, #1
 8003fc8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d002      	beq.n	8003fd8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 fe74 	bl	8004cc0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f000 fbb9 	bl	8004750 <UART_SetConfig>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d101      	bne.n	8003fe8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e01b      	b.n	8004020 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	685a      	ldr	r2, [r3, #4]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003ff6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	689a      	ldr	r2, [r3, #8]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004006:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f042 0201 	orr.w	r2, r2, #1
 8004016:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f000 fef3 	bl	8004e04 <UART_CheckIdleState>
 800401e:	4603      	mov	r3, r0
}
 8004020:	4618      	mov	r0, r3
 8004022:	3708      	adds	r7, #8
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}

08004028 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b08a      	sub	sp, #40	@ 0x28
 800402c:	af02      	add	r7, sp, #8
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	60b9      	str	r1, [r7, #8]
 8004032:	603b      	str	r3, [r7, #0]
 8004034:	4613      	mov	r3, r2
 8004036:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800403c:	2b20      	cmp	r3, #32
 800403e:	d177      	bne.n	8004130 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d002      	beq.n	800404c <HAL_UART_Transmit+0x24>
 8004046:	88fb      	ldrh	r3, [r7, #6]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d101      	bne.n	8004050 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e070      	b.n	8004132 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2200      	movs	r2, #0
 8004054:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2221      	movs	r2, #33	@ 0x21
 800405c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800405e:	f7fd f8ad 	bl	80011bc <HAL_GetTick>
 8004062:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	88fa      	ldrh	r2, [r7, #6]
 8004068:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	88fa      	ldrh	r2, [r7, #6]
 8004070:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800407c:	d108      	bne.n	8004090 <HAL_UART_Transmit+0x68>
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	691b      	ldr	r3, [r3, #16]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d104      	bne.n	8004090 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004086:	2300      	movs	r3, #0
 8004088:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	61bb      	str	r3, [r7, #24]
 800408e:	e003      	b.n	8004098 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004094:	2300      	movs	r3, #0
 8004096:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004098:	e02f      	b.n	80040fa <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	9300      	str	r3, [sp, #0]
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	2200      	movs	r2, #0
 80040a2:	2180      	movs	r1, #128	@ 0x80
 80040a4:	68f8      	ldr	r0, [r7, #12]
 80040a6:	f000 ff55 	bl	8004f54 <UART_WaitOnFlagUntilTimeout>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d004      	beq.n	80040ba <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2220      	movs	r2, #32
 80040b4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e03b      	b.n	8004132 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d10b      	bne.n	80040d8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040c0:	69bb      	ldr	r3, [r7, #24]
 80040c2:	881a      	ldrh	r2, [r3, #0]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040cc:	b292      	uxth	r2, r2
 80040ce:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80040d0:	69bb      	ldr	r3, [r7, #24]
 80040d2:	3302      	adds	r3, #2
 80040d4:	61bb      	str	r3, [r7, #24]
 80040d6:	e007      	b.n	80040e8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80040d8:	69fb      	ldr	r3, [r7, #28]
 80040da:	781a      	ldrb	r2, [r3, #0]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	3301      	adds	r3, #1
 80040e6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	3b01      	subs	r3, #1
 80040f2:	b29a      	uxth	r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004100:	b29b      	uxth	r3, r3
 8004102:	2b00      	cmp	r3, #0
 8004104:	d1c9      	bne.n	800409a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	9300      	str	r3, [sp, #0]
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	2200      	movs	r2, #0
 800410e:	2140      	movs	r1, #64	@ 0x40
 8004110:	68f8      	ldr	r0, [r7, #12]
 8004112:	f000 ff1f 	bl	8004f54 <UART_WaitOnFlagUntilTimeout>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d004      	beq.n	8004126 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2220      	movs	r2, #32
 8004120:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e005      	b.n	8004132 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2220      	movs	r2, #32
 800412a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800412c:	2300      	movs	r3, #0
 800412e:	e000      	b.n	8004132 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004130:	2302      	movs	r3, #2
  }
}
 8004132:	4618      	mov	r0, r3
 8004134:	3720      	adds	r7, #32
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}
	...

0800413c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b0ba      	sub	sp, #232	@ 0xe8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	69db      	ldr	r3, [r3, #28]
 800414a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004162:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004166:	f640 030f 	movw	r3, #2063	@ 0x80f
 800416a:	4013      	ands	r3, r2
 800416c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004170:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004174:	2b00      	cmp	r3, #0
 8004176:	d115      	bne.n	80041a4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004178:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800417c:	f003 0320 	and.w	r3, r3, #32
 8004180:	2b00      	cmp	r3, #0
 8004182:	d00f      	beq.n	80041a4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004184:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004188:	f003 0320 	and.w	r3, r3, #32
 800418c:	2b00      	cmp	r3, #0
 800418e:	d009      	beq.n	80041a4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004194:	2b00      	cmp	r3, #0
 8004196:	f000 82ae 	beq.w	80046f6 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	4798      	blx	r3
      }
      return;
 80041a2:	e2a8      	b.n	80046f6 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80041a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f000 8117 	beq.w	80043dc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80041ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041b2:	f003 0301 	and.w	r3, r3, #1
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d106      	bne.n	80041c8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80041ba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80041be:	4b85      	ldr	r3, [pc, #532]	@ (80043d4 <HAL_UART_IRQHandler+0x298>)
 80041c0:	4013      	ands	r3, r2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	f000 810a 	beq.w	80043dc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80041c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041cc:	f003 0301 	and.w	r3, r3, #1
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d011      	beq.n	80041f8 <HAL_UART_IRQHandler+0xbc>
 80041d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d00b      	beq.n	80041f8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2201      	movs	r2, #1
 80041e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041ee:	f043 0201 	orr.w	r2, r3, #1
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80041f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041fc:	f003 0302 	and.w	r3, r3, #2
 8004200:	2b00      	cmp	r3, #0
 8004202:	d011      	beq.n	8004228 <HAL_UART_IRQHandler+0xec>
 8004204:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004208:	f003 0301 	and.w	r3, r3, #1
 800420c:	2b00      	cmp	r3, #0
 800420e:	d00b      	beq.n	8004228 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2202      	movs	r2, #2
 8004216:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800421e:	f043 0204 	orr.w	r2, r3, #4
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004228:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800422c:	f003 0304 	and.w	r3, r3, #4
 8004230:	2b00      	cmp	r3, #0
 8004232:	d011      	beq.n	8004258 <HAL_UART_IRQHandler+0x11c>
 8004234:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004238:	f003 0301 	and.w	r3, r3, #1
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00b      	beq.n	8004258 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2204      	movs	r2, #4
 8004246:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800424e:	f043 0202 	orr.w	r2, r3, #2
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004258:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800425c:	f003 0308 	and.w	r3, r3, #8
 8004260:	2b00      	cmp	r3, #0
 8004262:	d017      	beq.n	8004294 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004264:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004268:	f003 0320 	and.w	r3, r3, #32
 800426c:	2b00      	cmp	r3, #0
 800426e:	d105      	bne.n	800427c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004270:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004274:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004278:	2b00      	cmp	r3, #0
 800427a:	d00b      	beq.n	8004294 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	2208      	movs	r2, #8
 8004282:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800428a:	f043 0208 	orr.w	r2, r3, #8
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004294:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004298:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800429c:	2b00      	cmp	r3, #0
 800429e:	d012      	beq.n	80042c6 <HAL_UART_IRQHandler+0x18a>
 80042a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d00c      	beq.n	80042c6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80042b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042bc:	f043 0220 	orr.w	r2, r3, #32
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	f000 8214 	beq.w	80046fa <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80042d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042d6:	f003 0320 	and.w	r3, r3, #32
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00d      	beq.n	80042fa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80042de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042e2:	f003 0320 	and.w	r3, r3, #32
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d007      	beq.n	80042fa <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d003      	beq.n	80042fa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004300:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800430e:	2b40      	cmp	r3, #64	@ 0x40
 8004310:	d005      	beq.n	800431e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004312:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004316:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800431a:	2b00      	cmp	r3, #0
 800431c:	d04f      	beq.n	80043be <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f000 fe7f 	bl	8005022 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800432e:	2b40      	cmp	r3, #64	@ 0x40
 8004330:	d141      	bne.n	80043b6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	3308      	adds	r3, #8
 8004338:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800433c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004340:	e853 3f00 	ldrex	r3, [r3]
 8004344:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004348:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800434c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004350:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	3308      	adds	r3, #8
 800435a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800435e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004362:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004366:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800436a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800436e:	e841 2300 	strex	r3, r2, [r1]
 8004372:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004376:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800437a:	2b00      	cmp	r3, #0
 800437c:	d1d9      	bne.n	8004332 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004382:	2b00      	cmp	r3, #0
 8004384:	d013      	beq.n	80043ae <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800438a:	4a13      	ldr	r2, [pc, #76]	@ (80043d8 <HAL_UART_IRQHandler+0x29c>)
 800438c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004392:	4618      	mov	r0, r3
 8004394:	f7fd f891 	bl	80014ba <HAL_DMA_Abort_IT>
 8004398:	4603      	mov	r3, r0
 800439a:	2b00      	cmp	r3, #0
 800439c:	d017      	beq.n	80043ce <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043a4:	687a      	ldr	r2, [r7, #4]
 80043a6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80043a8:	4610      	mov	r0, r2
 80043aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043ac:	e00f      	b.n	80043ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f000 f9b8 	bl	8004724 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043b4:	e00b      	b.n	80043ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f000 f9b4 	bl	8004724 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043bc:	e007      	b.n	80043ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f000 f9b0 	bl	8004724 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80043cc:	e195      	b.n	80046fa <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043ce:	bf00      	nop
    return;
 80043d0:	e193      	b.n	80046fa <HAL_UART_IRQHandler+0x5be>
 80043d2:	bf00      	nop
 80043d4:	04000120 	.word	0x04000120
 80043d8:	080050eb 	.word	0x080050eb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	f040 814e 	bne.w	8004682 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80043e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043ea:	f003 0310 	and.w	r3, r3, #16
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	f000 8147 	beq.w	8004682 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80043f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043f8:	f003 0310 	and.w	r3, r3, #16
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	f000 8140 	beq.w	8004682 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2210      	movs	r2, #16
 8004408:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004414:	2b40      	cmp	r3, #64	@ 0x40
 8004416:	f040 80b8 	bne.w	800458a <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004426:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800442a:	2b00      	cmp	r3, #0
 800442c:	f000 8167 	beq.w	80046fe <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004436:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800443a:	429a      	cmp	r2, r3
 800443c:	f080 815f 	bcs.w	80046fe <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004446:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0320 	and.w	r3, r3, #32
 8004456:	2b00      	cmp	r3, #0
 8004458:	f040 8086 	bne.w	8004568 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004464:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004468:	e853 3f00 	ldrex	r3, [r3]
 800446c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004470:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004474:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004478:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	461a      	mov	r2, r3
 8004482:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004486:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800448a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800448e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004492:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004496:	e841 2300 	strex	r3, r2, [r1]
 800449a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800449e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d1da      	bne.n	800445c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	3308      	adds	r3, #8
 80044ac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044b0:	e853 3f00 	ldrex	r3, [r3]
 80044b4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80044b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80044b8:	f023 0301 	bic.w	r3, r3, #1
 80044bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	3308      	adds	r3, #8
 80044c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80044ca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80044ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80044d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80044d6:	e841 2300 	strex	r3, r2, [r1]
 80044da:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80044dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d1e1      	bne.n	80044a6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	3308      	adds	r3, #8
 80044e8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044ec:	e853 3f00 	ldrex	r3, [r3]
 80044f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80044f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80044f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	3308      	adds	r3, #8
 8004502:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004506:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004508:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800450a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800450c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800450e:	e841 2300 	strex	r3, r2, [r1]
 8004512:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004514:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1e3      	bne.n	80044e2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2220      	movs	r2, #32
 800451e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2200      	movs	r2, #0
 8004526:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800452e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004530:	e853 3f00 	ldrex	r3, [r3]
 8004534:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004536:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004538:	f023 0310 	bic.w	r3, r3, #16
 800453c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	461a      	mov	r2, r3
 8004546:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800454a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800454c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800454e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004550:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004552:	e841 2300 	strex	r3, r2, [r1]
 8004556:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004558:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800455a:	2b00      	cmp	r3, #0
 800455c:	d1e4      	bne.n	8004528 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004562:	4618      	mov	r0, r3
 8004564:	f7fc ff6b 	bl	800143e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2202      	movs	r2, #2
 800456c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800457a:	b29b      	uxth	r3, r3
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	b29b      	uxth	r3, r3
 8004580:	4619      	mov	r1, r3
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 f8d8 	bl	8004738 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004588:	e0b9      	b.n	80046fe <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004596:	b29b      	uxth	r3, r3
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	f000 80ab 	beq.w	8004702 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 80045ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	f000 80a6 	beq.w	8004702 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045be:	e853 3f00 	ldrex	r3, [r3]
 80045c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80045c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	461a      	mov	r2, r3
 80045d4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80045d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80045da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80045de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045e0:	e841 2300 	strex	r3, r2, [r1]
 80045e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80045e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d1e4      	bne.n	80045b6 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	3308      	adds	r3, #8
 80045f2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f6:	e853 3f00 	ldrex	r3, [r3]
 80045fa:	623b      	str	r3, [r7, #32]
   return(result);
 80045fc:	6a3b      	ldr	r3, [r7, #32]
 80045fe:	f023 0301 	bic.w	r3, r3, #1
 8004602:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	3308      	adds	r3, #8
 800460c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004610:	633a      	str	r2, [r7, #48]	@ 0x30
 8004612:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004614:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004616:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004618:	e841 2300 	strex	r3, r2, [r1]
 800461c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800461e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004620:	2b00      	cmp	r3, #0
 8004622:	d1e3      	bne.n	80045ec <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2220      	movs	r2, #32
 8004628:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	e853 3f00 	ldrex	r3, [r3]
 8004644:	60fb      	str	r3, [r7, #12]
   return(result);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	f023 0310 	bic.w	r3, r3, #16
 800464c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	461a      	mov	r2, r3
 8004656:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800465a:	61fb      	str	r3, [r7, #28]
 800465c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800465e:	69b9      	ldr	r1, [r7, #24]
 8004660:	69fa      	ldr	r2, [r7, #28]
 8004662:	e841 2300 	strex	r3, r2, [r1]
 8004666:	617b      	str	r3, [r7, #20]
   return(result);
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d1e4      	bne.n	8004638 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2202      	movs	r2, #2
 8004672:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004674:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004678:	4619      	mov	r1, r3
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 f85c 	bl	8004738 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004680:	e03f      	b.n	8004702 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004686:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00e      	beq.n	80046ac <HAL_UART_IRQHandler+0x570>
 800468e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004692:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d008      	beq.n	80046ac <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80046a2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f000 fd60 	bl	800516a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80046aa:	e02d      	b.n	8004708 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80046ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d00e      	beq.n	80046d6 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80046b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d008      	beq.n	80046d6 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d01c      	beq.n	8004706 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	4798      	blx	r3
    }
    return;
 80046d4:	e017      	b.n	8004706 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80046d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d012      	beq.n	8004708 <HAL_UART_IRQHandler+0x5cc>
 80046e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d00c      	beq.n	8004708 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 fd11 	bl	8005116 <UART_EndTransmit_IT>
    return;
 80046f4:	e008      	b.n	8004708 <HAL_UART_IRQHandler+0x5cc>
      return;
 80046f6:	bf00      	nop
 80046f8:	e006      	b.n	8004708 <HAL_UART_IRQHandler+0x5cc>
    return;
 80046fa:	bf00      	nop
 80046fc:	e004      	b.n	8004708 <HAL_UART_IRQHandler+0x5cc>
      return;
 80046fe:	bf00      	nop
 8004700:	e002      	b.n	8004708 <HAL_UART_IRQHandler+0x5cc>
      return;
 8004702:	bf00      	nop
 8004704:	e000      	b.n	8004708 <HAL_UART_IRQHandler+0x5cc>
    return;
 8004706:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004708:	37e8      	adds	r7, #232	@ 0xe8
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop

08004710 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004718:	bf00      	nop
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800472c:	bf00      	nop
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	460b      	mov	r3, r1
 8004742:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004744:	bf00      	nop
 8004746:	370c      	adds	r7, #12
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr

08004750 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004750:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004754:	b08a      	sub	sp, #40	@ 0x28
 8004756:	af00      	add	r7, sp, #0
 8004758:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800475a:	2300      	movs	r3, #0
 800475c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	689a      	ldr	r2, [r3, #8]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	691b      	ldr	r3, [r3, #16]
 8004768:	431a      	orrs	r2, r3
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	695b      	ldr	r3, [r3, #20]
 800476e:	431a      	orrs	r2, r3
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	69db      	ldr	r3, [r3, #28]
 8004774:	4313      	orrs	r3, r2
 8004776:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	4ba4      	ldr	r3, [pc, #656]	@ (8004a10 <UART_SetConfig+0x2c0>)
 8004780:	4013      	ands	r3, r2
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	6812      	ldr	r2, [r2, #0]
 8004786:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004788:	430b      	orrs	r3, r1
 800478a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	68da      	ldr	r2, [r3, #12]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	430a      	orrs	r2, r1
 80047a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	699b      	ldr	r3, [r3, #24]
 80047a6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a99      	ldr	r2, [pc, #612]	@ (8004a14 <UART_SetConfig+0x2c4>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d004      	beq.n	80047bc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	6a1b      	ldr	r3, [r3, #32]
 80047b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047b8:	4313      	orrs	r3, r2
 80047ba:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047cc:	430a      	orrs	r2, r1
 80047ce:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a90      	ldr	r2, [pc, #576]	@ (8004a18 <UART_SetConfig+0x2c8>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d126      	bne.n	8004828 <UART_SetConfig+0xd8>
 80047da:	4b90      	ldr	r3, [pc, #576]	@ (8004a1c <UART_SetConfig+0x2cc>)
 80047dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047e0:	f003 0303 	and.w	r3, r3, #3
 80047e4:	2b03      	cmp	r3, #3
 80047e6:	d81b      	bhi.n	8004820 <UART_SetConfig+0xd0>
 80047e8:	a201      	add	r2, pc, #4	@ (adr r2, 80047f0 <UART_SetConfig+0xa0>)
 80047ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ee:	bf00      	nop
 80047f0:	08004801 	.word	0x08004801
 80047f4:	08004811 	.word	0x08004811
 80047f8:	08004809 	.word	0x08004809
 80047fc:	08004819 	.word	0x08004819
 8004800:	2301      	movs	r3, #1
 8004802:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004806:	e116      	b.n	8004a36 <UART_SetConfig+0x2e6>
 8004808:	2302      	movs	r3, #2
 800480a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800480e:	e112      	b.n	8004a36 <UART_SetConfig+0x2e6>
 8004810:	2304      	movs	r3, #4
 8004812:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004816:	e10e      	b.n	8004a36 <UART_SetConfig+0x2e6>
 8004818:	2308      	movs	r3, #8
 800481a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800481e:	e10a      	b.n	8004a36 <UART_SetConfig+0x2e6>
 8004820:	2310      	movs	r3, #16
 8004822:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004826:	e106      	b.n	8004a36 <UART_SetConfig+0x2e6>
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a7c      	ldr	r2, [pc, #496]	@ (8004a20 <UART_SetConfig+0x2d0>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d138      	bne.n	80048a4 <UART_SetConfig+0x154>
 8004832:	4b7a      	ldr	r3, [pc, #488]	@ (8004a1c <UART_SetConfig+0x2cc>)
 8004834:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004838:	f003 030c 	and.w	r3, r3, #12
 800483c:	2b0c      	cmp	r3, #12
 800483e:	d82d      	bhi.n	800489c <UART_SetConfig+0x14c>
 8004840:	a201      	add	r2, pc, #4	@ (adr r2, 8004848 <UART_SetConfig+0xf8>)
 8004842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004846:	bf00      	nop
 8004848:	0800487d 	.word	0x0800487d
 800484c:	0800489d 	.word	0x0800489d
 8004850:	0800489d 	.word	0x0800489d
 8004854:	0800489d 	.word	0x0800489d
 8004858:	0800488d 	.word	0x0800488d
 800485c:	0800489d 	.word	0x0800489d
 8004860:	0800489d 	.word	0x0800489d
 8004864:	0800489d 	.word	0x0800489d
 8004868:	08004885 	.word	0x08004885
 800486c:	0800489d 	.word	0x0800489d
 8004870:	0800489d 	.word	0x0800489d
 8004874:	0800489d 	.word	0x0800489d
 8004878:	08004895 	.word	0x08004895
 800487c:	2300      	movs	r3, #0
 800487e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004882:	e0d8      	b.n	8004a36 <UART_SetConfig+0x2e6>
 8004884:	2302      	movs	r3, #2
 8004886:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800488a:	e0d4      	b.n	8004a36 <UART_SetConfig+0x2e6>
 800488c:	2304      	movs	r3, #4
 800488e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004892:	e0d0      	b.n	8004a36 <UART_SetConfig+0x2e6>
 8004894:	2308      	movs	r3, #8
 8004896:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800489a:	e0cc      	b.n	8004a36 <UART_SetConfig+0x2e6>
 800489c:	2310      	movs	r3, #16
 800489e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048a2:	e0c8      	b.n	8004a36 <UART_SetConfig+0x2e6>
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a5e      	ldr	r2, [pc, #376]	@ (8004a24 <UART_SetConfig+0x2d4>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d125      	bne.n	80048fa <UART_SetConfig+0x1aa>
 80048ae:	4b5b      	ldr	r3, [pc, #364]	@ (8004a1c <UART_SetConfig+0x2cc>)
 80048b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048b4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80048b8:	2b30      	cmp	r3, #48	@ 0x30
 80048ba:	d016      	beq.n	80048ea <UART_SetConfig+0x19a>
 80048bc:	2b30      	cmp	r3, #48	@ 0x30
 80048be:	d818      	bhi.n	80048f2 <UART_SetConfig+0x1a2>
 80048c0:	2b20      	cmp	r3, #32
 80048c2:	d00a      	beq.n	80048da <UART_SetConfig+0x18a>
 80048c4:	2b20      	cmp	r3, #32
 80048c6:	d814      	bhi.n	80048f2 <UART_SetConfig+0x1a2>
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d002      	beq.n	80048d2 <UART_SetConfig+0x182>
 80048cc:	2b10      	cmp	r3, #16
 80048ce:	d008      	beq.n	80048e2 <UART_SetConfig+0x192>
 80048d0:	e00f      	b.n	80048f2 <UART_SetConfig+0x1a2>
 80048d2:	2300      	movs	r3, #0
 80048d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048d8:	e0ad      	b.n	8004a36 <UART_SetConfig+0x2e6>
 80048da:	2302      	movs	r3, #2
 80048dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048e0:	e0a9      	b.n	8004a36 <UART_SetConfig+0x2e6>
 80048e2:	2304      	movs	r3, #4
 80048e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048e8:	e0a5      	b.n	8004a36 <UART_SetConfig+0x2e6>
 80048ea:	2308      	movs	r3, #8
 80048ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048f0:	e0a1      	b.n	8004a36 <UART_SetConfig+0x2e6>
 80048f2:	2310      	movs	r3, #16
 80048f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048f8:	e09d      	b.n	8004a36 <UART_SetConfig+0x2e6>
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a4a      	ldr	r2, [pc, #296]	@ (8004a28 <UART_SetConfig+0x2d8>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d125      	bne.n	8004950 <UART_SetConfig+0x200>
 8004904:	4b45      	ldr	r3, [pc, #276]	@ (8004a1c <UART_SetConfig+0x2cc>)
 8004906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800490a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800490e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004910:	d016      	beq.n	8004940 <UART_SetConfig+0x1f0>
 8004912:	2bc0      	cmp	r3, #192	@ 0xc0
 8004914:	d818      	bhi.n	8004948 <UART_SetConfig+0x1f8>
 8004916:	2b80      	cmp	r3, #128	@ 0x80
 8004918:	d00a      	beq.n	8004930 <UART_SetConfig+0x1e0>
 800491a:	2b80      	cmp	r3, #128	@ 0x80
 800491c:	d814      	bhi.n	8004948 <UART_SetConfig+0x1f8>
 800491e:	2b00      	cmp	r3, #0
 8004920:	d002      	beq.n	8004928 <UART_SetConfig+0x1d8>
 8004922:	2b40      	cmp	r3, #64	@ 0x40
 8004924:	d008      	beq.n	8004938 <UART_SetConfig+0x1e8>
 8004926:	e00f      	b.n	8004948 <UART_SetConfig+0x1f8>
 8004928:	2300      	movs	r3, #0
 800492a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800492e:	e082      	b.n	8004a36 <UART_SetConfig+0x2e6>
 8004930:	2302      	movs	r3, #2
 8004932:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004936:	e07e      	b.n	8004a36 <UART_SetConfig+0x2e6>
 8004938:	2304      	movs	r3, #4
 800493a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800493e:	e07a      	b.n	8004a36 <UART_SetConfig+0x2e6>
 8004940:	2308      	movs	r3, #8
 8004942:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004946:	e076      	b.n	8004a36 <UART_SetConfig+0x2e6>
 8004948:	2310      	movs	r3, #16
 800494a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800494e:	e072      	b.n	8004a36 <UART_SetConfig+0x2e6>
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a35      	ldr	r2, [pc, #212]	@ (8004a2c <UART_SetConfig+0x2dc>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d12a      	bne.n	80049b0 <UART_SetConfig+0x260>
 800495a:	4b30      	ldr	r3, [pc, #192]	@ (8004a1c <UART_SetConfig+0x2cc>)
 800495c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004960:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004964:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004968:	d01a      	beq.n	80049a0 <UART_SetConfig+0x250>
 800496a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800496e:	d81b      	bhi.n	80049a8 <UART_SetConfig+0x258>
 8004970:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004974:	d00c      	beq.n	8004990 <UART_SetConfig+0x240>
 8004976:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800497a:	d815      	bhi.n	80049a8 <UART_SetConfig+0x258>
 800497c:	2b00      	cmp	r3, #0
 800497e:	d003      	beq.n	8004988 <UART_SetConfig+0x238>
 8004980:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004984:	d008      	beq.n	8004998 <UART_SetConfig+0x248>
 8004986:	e00f      	b.n	80049a8 <UART_SetConfig+0x258>
 8004988:	2300      	movs	r3, #0
 800498a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800498e:	e052      	b.n	8004a36 <UART_SetConfig+0x2e6>
 8004990:	2302      	movs	r3, #2
 8004992:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004996:	e04e      	b.n	8004a36 <UART_SetConfig+0x2e6>
 8004998:	2304      	movs	r3, #4
 800499a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800499e:	e04a      	b.n	8004a36 <UART_SetConfig+0x2e6>
 80049a0:	2308      	movs	r3, #8
 80049a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049a6:	e046      	b.n	8004a36 <UART_SetConfig+0x2e6>
 80049a8:	2310      	movs	r3, #16
 80049aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049ae:	e042      	b.n	8004a36 <UART_SetConfig+0x2e6>
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a17      	ldr	r2, [pc, #92]	@ (8004a14 <UART_SetConfig+0x2c4>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d13a      	bne.n	8004a30 <UART_SetConfig+0x2e0>
 80049ba:	4b18      	ldr	r3, [pc, #96]	@ (8004a1c <UART_SetConfig+0x2cc>)
 80049bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049c0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80049c4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80049c8:	d01a      	beq.n	8004a00 <UART_SetConfig+0x2b0>
 80049ca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80049ce:	d81b      	bhi.n	8004a08 <UART_SetConfig+0x2b8>
 80049d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049d4:	d00c      	beq.n	80049f0 <UART_SetConfig+0x2a0>
 80049d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049da:	d815      	bhi.n	8004a08 <UART_SetConfig+0x2b8>
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d003      	beq.n	80049e8 <UART_SetConfig+0x298>
 80049e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049e4:	d008      	beq.n	80049f8 <UART_SetConfig+0x2a8>
 80049e6:	e00f      	b.n	8004a08 <UART_SetConfig+0x2b8>
 80049e8:	2300      	movs	r3, #0
 80049ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049ee:	e022      	b.n	8004a36 <UART_SetConfig+0x2e6>
 80049f0:	2302      	movs	r3, #2
 80049f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049f6:	e01e      	b.n	8004a36 <UART_SetConfig+0x2e6>
 80049f8:	2304      	movs	r3, #4
 80049fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049fe:	e01a      	b.n	8004a36 <UART_SetConfig+0x2e6>
 8004a00:	2308      	movs	r3, #8
 8004a02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a06:	e016      	b.n	8004a36 <UART_SetConfig+0x2e6>
 8004a08:	2310      	movs	r3, #16
 8004a0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a0e:	e012      	b.n	8004a36 <UART_SetConfig+0x2e6>
 8004a10:	efff69f3 	.word	0xefff69f3
 8004a14:	40008000 	.word	0x40008000
 8004a18:	40013800 	.word	0x40013800
 8004a1c:	40021000 	.word	0x40021000
 8004a20:	40004400 	.word	0x40004400
 8004a24:	40004800 	.word	0x40004800
 8004a28:	40004c00 	.word	0x40004c00
 8004a2c:	40005000 	.word	0x40005000
 8004a30:	2310      	movs	r3, #16
 8004a32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a9f      	ldr	r2, [pc, #636]	@ (8004cb8 <UART_SetConfig+0x568>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d17a      	bne.n	8004b36 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004a40:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004a44:	2b08      	cmp	r3, #8
 8004a46:	d824      	bhi.n	8004a92 <UART_SetConfig+0x342>
 8004a48:	a201      	add	r2, pc, #4	@ (adr r2, 8004a50 <UART_SetConfig+0x300>)
 8004a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a4e:	bf00      	nop
 8004a50:	08004a75 	.word	0x08004a75
 8004a54:	08004a93 	.word	0x08004a93
 8004a58:	08004a7d 	.word	0x08004a7d
 8004a5c:	08004a93 	.word	0x08004a93
 8004a60:	08004a83 	.word	0x08004a83
 8004a64:	08004a93 	.word	0x08004a93
 8004a68:	08004a93 	.word	0x08004a93
 8004a6c:	08004a93 	.word	0x08004a93
 8004a70:	08004a8b 	.word	0x08004a8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a74:	f7fe fd42 	bl	80034fc <HAL_RCC_GetPCLK1Freq>
 8004a78:	61f8      	str	r0, [r7, #28]
        break;
 8004a7a:	e010      	b.n	8004a9e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a7c:	4b8f      	ldr	r3, [pc, #572]	@ (8004cbc <UART_SetConfig+0x56c>)
 8004a7e:	61fb      	str	r3, [r7, #28]
        break;
 8004a80:	e00d      	b.n	8004a9e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a82:	f7fe fca3 	bl	80033cc <HAL_RCC_GetSysClockFreq>
 8004a86:	61f8      	str	r0, [r7, #28]
        break;
 8004a88:	e009      	b.n	8004a9e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a8e:	61fb      	str	r3, [r7, #28]
        break;
 8004a90:	e005      	b.n	8004a9e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004a92:	2300      	movs	r3, #0
 8004a94:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004a9c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	f000 80fb 	beq.w	8004c9c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	685a      	ldr	r2, [r3, #4]
 8004aaa:	4613      	mov	r3, r2
 8004aac:	005b      	lsls	r3, r3, #1
 8004aae:	4413      	add	r3, r2
 8004ab0:	69fa      	ldr	r2, [r7, #28]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d305      	bcc.n	8004ac2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004abc:	69fa      	ldr	r2, [r7, #28]
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d903      	bls.n	8004aca <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004ac8:	e0e8      	b.n	8004c9c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	2200      	movs	r2, #0
 8004ace:	461c      	mov	r4, r3
 8004ad0:	4615      	mov	r5, r2
 8004ad2:	f04f 0200 	mov.w	r2, #0
 8004ad6:	f04f 0300 	mov.w	r3, #0
 8004ada:	022b      	lsls	r3, r5, #8
 8004adc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004ae0:	0222      	lsls	r2, r4, #8
 8004ae2:	68f9      	ldr	r1, [r7, #12]
 8004ae4:	6849      	ldr	r1, [r1, #4]
 8004ae6:	0849      	lsrs	r1, r1, #1
 8004ae8:	2000      	movs	r0, #0
 8004aea:	4688      	mov	r8, r1
 8004aec:	4681      	mov	r9, r0
 8004aee:	eb12 0a08 	adds.w	sl, r2, r8
 8004af2:	eb43 0b09 	adc.w	fp, r3, r9
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	603b      	str	r3, [r7, #0]
 8004afe:	607a      	str	r2, [r7, #4]
 8004b00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b04:	4650      	mov	r0, sl
 8004b06:	4659      	mov	r1, fp
 8004b08:	f7fb fbb2 	bl	8000270 <__aeabi_uldivmod>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	460b      	mov	r3, r1
 8004b10:	4613      	mov	r3, r2
 8004b12:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b1a:	d308      	bcc.n	8004b2e <UART_SetConfig+0x3de>
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b22:	d204      	bcs.n	8004b2e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	69ba      	ldr	r2, [r7, #24]
 8004b2a:	60da      	str	r2, [r3, #12]
 8004b2c:	e0b6      	b.n	8004c9c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004b34:	e0b2      	b.n	8004c9c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	69db      	ldr	r3, [r3, #28]
 8004b3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b3e:	d15e      	bne.n	8004bfe <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004b40:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b44:	2b08      	cmp	r3, #8
 8004b46:	d828      	bhi.n	8004b9a <UART_SetConfig+0x44a>
 8004b48:	a201      	add	r2, pc, #4	@ (adr r2, 8004b50 <UART_SetConfig+0x400>)
 8004b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b4e:	bf00      	nop
 8004b50:	08004b75 	.word	0x08004b75
 8004b54:	08004b7d 	.word	0x08004b7d
 8004b58:	08004b85 	.word	0x08004b85
 8004b5c:	08004b9b 	.word	0x08004b9b
 8004b60:	08004b8b 	.word	0x08004b8b
 8004b64:	08004b9b 	.word	0x08004b9b
 8004b68:	08004b9b 	.word	0x08004b9b
 8004b6c:	08004b9b 	.word	0x08004b9b
 8004b70:	08004b93 	.word	0x08004b93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b74:	f7fe fcc2 	bl	80034fc <HAL_RCC_GetPCLK1Freq>
 8004b78:	61f8      	str	r0, [r7, #28]
        break;
 8004b7a:	e014      	b.n	8004ba6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b7c:	f7fe fcd4 	bl	8003528 <HAL_RCC_GetPCLK2Freq>
 8004b80:	61f8      	str	r0, [r7, #28]
        break;
 8004b82:	e010      	b.n	8004ba6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b84:	4b4d      	ldr	r3, [pc, #308]	@ (8004cbc <UART_SetConfig+0x56c>)
 8004b86:	61fb      	str	r3, [r7, #28]
        break;
 8004b88:	e00d      	b.n	8004ba6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b8a:	f7fe fc1f 	bl	80033cc <HAL_RCC_GetSysClockFreq>
 8004b8e:	61f8      	str	r0, [r7, #28]
        break;
 8004b90:	e009      	b.n	8004ba6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b96:	61fb      	str	r3, [r7, #28]
        break;
 8004b98:	e005      	b.n	8004ba6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004ba4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004ba6:	69fb      	ldr	r3, [r7, #28]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d077      	beq.n	8004c9c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	005a      	lsls	r2, r3, #1
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	085b      	lsrs	r3, r3, #1
 8004bb6:	441a      	add	r2, r3
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bc0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bc2:	69bb      	ldr	r3, [r7, #24]
 8004bc4:	2b0f      	cmp	r3, #15
 8004bc6:	d916      	bls.n	8004bf6 <UART_SetConfig+0x4a6>
 8004bc8:	69bb      	ldr	r3, [r7, #24]
 8004bca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bce:	d212      	bcs.n	8004bf6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	b29b      	uxth	r3, r3
 8004bd4:	f023 030f 	bic.w	r3, r3, #15
 8004bd8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	085b      	lsrs	r3, r3, #1
 8004bde:	b29b      	uxth	r3, r3
 8004be0:	f003 0307 	and.w	r3, r3, #7
 8004be4:	b29a      	uxth	r2, r3
 8004be6:	8afb      	ldrh	r3, [r7, #22]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	8afa      	ldrh	r2, [r7, #22]
 8004bf2:	60da      	str	r2, [r3, #12]
 8004bf4:	e052      	b.n	8004c9c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004bfc:	e04e      	b.n	8004c9c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004bfe:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004c02:	2b08      	cmp	r3, #8
 8004c04:	d827      	bhi.n	8004c56 <UART_SetConfig+0x506>
 8004c06:	a201      	add	r2, pc, #4	@ (adr r2, 8004c0c <UART_SetConfig+0x4bc>)
 8004c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c0c:	08004c31 	.word	0x08004c31
 8004c10:	08004c39 	.word	0x08004c39
 8004c14:	08004c41 	.word	0x08004c41
 8004c18:	08004c57 	.word	0x08004c57
 8004c1c:	08004c47 	.word	0x08004c47
 8004c20:	08004c57 	.word	0x08004c57
 8004c24:	08004c57 	.word	0x08004c57
 8004c28:	08004c57 	.word	0x08004c57
 8004c2c:	08004c4f 	.word	0x08004c4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c30:	f7fe fc64 	bl	80034fc <HAL_RCC_GetPCLK1Freq>
 8004c34:	61f8      	str	r0, [r7, #28]
        break;
 8004c36:	e014      	b.n	8004c62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c38:	f7fe fc76 	bl	8003528 <HAL_RCC_GetPCLK2Freq>
 8004c3c:	61f8      	str	r0, [r7, #28]
        break;
 8004c3e:	e010      	b.n	8004c62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c40:	4b1e      	ldr	r3, [pc, #120]	@ (8004cbc <UART_SetConfig+0x56c>)
 8004c42:	61fb      	str	r3, [r7, #28]
        break;
 8004c44:	e00d      	b.n	8004c62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c46:	f7fe fbc1 	bl	80033cc <HAL_RCC_GetSysClockFreq>
 8004c4a:	61f8      	str	r0, [r7, #28]
        break;
 8004c4c:	e009      	b.n	8004c62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c52:	61fb      	str	r3, [r7, #28]
        break;
 8004c54:	e005      	b.n	8004c62 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004c56:	2300      	movs	r3, #0
 8004c58:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004c60:	bf00      	nop
    }

    if (pclk != 0U)
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d019      	beq.n	8004c9c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	085a      	lsrs	r2, r3, #1
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	441a      	add	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c7a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	2b0f      	cmp	r3, #15
 8004c80:	d909      	bls.n	8004c96 <UART_SetConfig+0x546>
 8004c82:	69bb      	ldr	r3, [r7, #24]
 8004c84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c88:	d205      	bcs.n	8004c96 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	b29a      	uxth	r2, r3
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	60da      	str	r2, [r3, #12]
 8004c94:	e002      	b.n	8004c9c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004ca8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3728      	adds	r7, #40	@ 0x28
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cb6:	bf00      	nop
 8004cb8:	40008000 	.word	0x40008000
 8004cbc:	00f42400 	.word	0x00f42400

08004cc0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ccc:	f003 0308 	and.w	r3, r3, #8
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00a      	beq.n	8004cea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cee:	f003 0301 	and.w	r3, r3, #1
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d00a      	beq.n	8004d0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	430a      	orrs	r2, r1
 8004d0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d10:	f003 0302 	and.w	r3, r3, #2
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d00a      	beq.n	8004d2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	430a      	orrs	r2, r1
 8004d2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d32:	f003 0304 	and.w	r3, r3, #4
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d00a      	beq.n	8004d50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	430a      	orrs	r2, r1
 8004d4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d54:	f003 0310 	and.w	r3, r3, #16
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d00a      	beq.n	8004d72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	430a      	orrs	r2, r1
 8004d70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d76:	f003 0320 	and.w	r3, r3, #32
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d00a      	beq.n	8004d94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	430a      	orrs	r2, r1
 8004d92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d01a      	beq.n	8004dd6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	430a      	orrs	r2, r1
 8004db4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004dbe:	d10a      	bne.n	8004dd6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	430a      	orrs	r2, r1
 8004dd4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d00a      	beq.n	8004df8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	430a      	orrs	r2, r1
 8004df6:	605a      	str	r2, [r3, #4]
  }
}
 8004df8:	bf00      	nop
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b098      	sub	sp, #96	@ 0x60
 8004e08:	af02      	add	r7, sp, #8
 8004e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004e14:	f7fc f9d2 	bl	80011bc <HAL_GetTick>
 8004e18:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0308 	and.w	r3, r3, #8
 8004e24:	2b08      	cmp	r3, #8
 8004e26:	d12e      	bne.n	8004e86 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e28:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004e2c:	9300      	str	r3, [sp, #0]
 8004e2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e30:	2200      	movs	r2, #0
 8004e32:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 f88c 	bl	8004f54 <UART_WaitOnFlagUntilTimeout>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d021      	beq.n	8004e86 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e4a:	e853 3f00 	ldrex	r3, [r3]
 8004e4e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004e50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e56:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	461a      	mov	r2, r3
 8004e5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e60:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e62:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004e66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e68:	e841 2300 	strex	r3, r2, [r1]
 8004e6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004e6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d1e6      	bne.n	8004e42 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2220      	movs	r2, #32
 8004e78:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e82:	2303      	movs	r3, #3
 8004e84:	e062      	b.n	8004f4c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0304 	and.w	r3, r3, #4
 8004e90:	2b04      	cmp	r3, #4
 8004e92:	d149      	bne.n	8004f28 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004e98:	9300      	str	r3, [sp, #0]
 8004e9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f000 f856 	bl	8004f54 <UART_WaitOnFlagUntilTimeout>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d03c      	beq.n	8004f28 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb6:	e853 3f00 	ldrex	r3, [r3]
 8004eba:	623b      	str	r3, [r7, #32]
   return(result);
 8004ebc:	6a3b      	ldr	r3, [r7, #32]
 8004ebe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ec2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	461a      	mov	r2, r3
 8004eca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ecc:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ece:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ed0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ed2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ed4:	e841 2300 	strex	r3, r2, [r1]
 8004ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d1e6      	bne.n	8004eae <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	3308      	adds	r3, #8
 8004ee6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	e853 3f00 	ldrex	r3, [r3]
 8004eee:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f023 0301 	bic.w	r3, r3, #1
 8004ef6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	3308      	adds	r3, #8
 8004efe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f00:	61fa      	str	r2, [r7, #28]
 8004f02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f04:	69b9      	ldr	r1, [r7, #24]
 8004f06:	69fa      	ldr	r2, [r7, #28]
 8004f08:	e841 2300 	strex	r3, r2, [r1]
 8004f0c:	617b      	str	r3, [r7, #20]
   return(result);
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d1e5      	bne.n	8004ee0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2220      	movs	r2, #32
 8004f18:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f24:	2303      	movs	r3, #3
 8004f26:	e011      	b.n	8004f4c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2220      	movs	r2, #32
 8004f2c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2220      	movs	r2, #32
 8004f32:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004f4a:	2300      	movs	r3, #0
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3758      	adds	r7, #88	@ 0x58
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	60f8      	str	r0, [r7, #12]
 8004f5c:	60b9      	str	r1, [r7, #8]
 8004f5e:	603b      	str	r3, [r7, #0]
 8004f60:	4613      	mov	r3, r2
 8004f62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f64:	e049      	b.n	8004ffa <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f66:	69bb      	ldr	r3, [r7, #24]
 8004f68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f6c:	d045      	beq.n	8004ffa <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f6e:	f7fc f925 	bl	80011bc <HAL_GetTick>
 8004f72:	4602      	mov	r2, r0
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	1ad3      	subs	r3, r2, r3
 8004f78:	69ba      	ldr	r2, [r7, #24]
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d302      	bcc.n	8004f84 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d101      	bne.n	8004f88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	e048      	b.n	800501a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 0304 	and.w	r3, r3, #4
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d031      	beq.n	8004ffa <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	69db      	ldr	r3, [r3, #28]
 8004f9c:	f003 0308 	and.w	r3, r3, #8
 8004fa0:	2b08      	cmp	r3, #8
 8004fa2:	d110      	bne.n	8004fc6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	2208      	movs	r2, #8
 8004faa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004fac:	68f8      	ldr	r0, [r7, #12]
 8004fae:	f000 f838 	bl	8005022 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2208      	movs	r2, #8
 8004fb6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e029      	b.n	800501a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	69db      	ldr	r3, [r3, #28]
 8004fcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fd4:	d111      	bne.n	8004ffa <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004fde:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004fe0:	68f8      	ldr	r0, [r7, #12]
 8004fe2:	f000 f81e 	bl	8005022 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2220      	movs	r2, #32
 8004fea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e00f      	b.n	800501a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	69da      	ldr	r2, [r3, #28]
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	4013      	ands	r3, r2
 8005004:	68ba      	ldr	r2, [r7, #8]
 8005006:	429a      	cmp	r2, r3
 8005008:	bf0c      	ite	eq
 800500a:	2301      	moveq	r3, #1
 800500c:	2300      	movne	r3, #0
 800500e:	b2db      	uxtb	r3, r3
 8005010:	461a      	mov	r2, r3
 8005012:	79fb      	ldrb	r3, [r7, #7]
 8005014:	429a      	cmp	r2, r3
 8005016:	d0a6      	beq.n	8004f66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005018:	2300      	movs	r3, #0
}
 800501a:	4618      	mov	r0, r3
 800501c:	3710      	adds	r7, #16
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}

08005022 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005022:	b480      	push	{r7}
 8005024:	b095      	sub	sp, #84	@ 0x54
 8005026:	af00      	add	r7, sp, #0
 8005028:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005030:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005032:	e853 3f00 	ldrex	r3, [r3]
 8005036:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800503a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800503e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	461a      	mov	r2, r3
 8005046:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005048:	643b      	str	r3, [r7, #64]	@ 0x40
 800504a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800504c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800504e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005050:	e841 2300 	strex	r3, r2, [r1]
 8005054:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005058:	2b00      	cmp	r3, #0
 800505a:	d1e6      	bne.n	800502a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	3308      	adds	r3, #8
 8005062:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005064:	6a3b      	ldr	r3, [r7, #32]
 8005066:	e853 3f00 	ldrex	r3, [r3]
 800506a:	61fb      	str	r3, [r7, #28]
   return(result);
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	f023 0301 	bic.w	r3, r3, #1
 8005072:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	3308      	adds	r3, #8
 800507a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800507c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800507e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005080:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005082:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005084:	e841 2300 	strex	r3, r2, [r1]
 8005088:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800508a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800508c:	2b00      	cmp	r3, #0
 800508e:	d1e5      	bne.n	800505c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005094:	2b01      	cmp	r3, #1
 8005096:	d118      	bne.n	80050ca <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	e853 3f00 	ldrex	r3, [r3]
 80050a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	f023 0310 	bic.w	r3, r3, #16
 80050ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	461a      	mov	r2, r3
 80050b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050b6:	61bb      	str	r3, [r7, #24]
 80050b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ba:	6979      	ldr	r1, [r7, #20]
 80050bc:	69ba      	ldr	r2, [r7, #24]
 80050be:	e841 2300 	strex	r3, r2, [r1]
 80050c2:	613b      	str	r3, [r7, #16]
   return(result);
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d1e6      	bne.n	8005098 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2220      	movs	r2, #32
 80050ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2200      	movs	r2, #0
 80050d6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2200      	movs	r2, #0
 80050dc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80050de:	bf00      	nop
 80050e0:	3754      	adds	r7, #84	@ 0x54
 80050e2:	46bd      	mov	sp, r7
 80050e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e8:	4770      	bx	lr

080050ea <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80050ea:	b580      	push	{r7, lr}
 80050ec:	b084      	sub	sp, #16
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2200      	movs	r2, #0
 80050fc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2200      	movs	r2, #0
 8005104:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005108:	68f8      	ldr	r0, [r7, #12]
 800510a:	f7ff fb0b 	bl	8004724 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800510e:	bf00      	nop
 8005110:	3710      	adds	r7, #16
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}

08005116 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005116:	b580      	push	{r7, lr}
 8005118:	b088      	sub	sp, #32
 800511a:	af00      	add	r7, sp, #0
 800511c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	e853 3f00 	ldrex	r3, [r3]
 800512a:	60bb      	str	r3, [r7, #8]
   return(result);
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005132:	61fb      	str	r3, [r7, #28]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	461a      	mov	r2, r3
 800513a:	69fb      	ldr	r3, [r7, #28]
 800513c:	61bb      	str	r3, [r7, #24]
 800513e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005140:	6979      	ldr	r1, [r7, #20]
 8005142:	69ba      	ldr	r2, [r7, #24]
 8005144:	e841 2300 	strex	r3, r2, [r1]
 8005148:	613b      	str	r3, [r7, #16]
   return(result);
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d1e6      	bne.n	800511e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2220      	movs	r2, #32
 8005154:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f7ff fad7 	bl	8004710 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005162:	bf00      	nop
 8005164:	3720      	adds	r7, #32
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}

0800516a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800516a:	b480      	push	{r7}
 800516c:	b083      	sub	sp, #12
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005172:	bf00      	nop
 8005174:	370c      	adds	r7, #12
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr

0800517e <_vl53l5cx_poll_for_answer>:
		uint8_t					size,
		uint8_t					pos,
		uint16_t				address,
		uint8_t					mask,
		uint8_t					expected_value)
{
 800517e:	b580      	push	{r7, lr}
 8005180:	b084      	sub	sp, #16
 8005182:	af00      	add	r7, sp, #0
 8005184:	6078      	str	r0, [r7, #4]
 8005186:	4608      	mov	r0, r1
 8005188:	4611      	mov	r1, r2
 800518a:	461a      	mov	r2, r3
 800518c:	4603      	mov	r3, r0
 800518e:	70fb      	strb	r3, [r7, #3]
 8005190:	460b      	mov	r3, r1
 8005192:	70bb      	strb	r3, [r7, #2]
 8005194:	4613      	mov	r3, r2
 8005196:	803b      	strh	r3, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 8005198:	2300      	movs	r3, #0
 800519a:	73fb      	strb	r3, [r7, #15]
	uint8_t timeout = 0;
 800519c:	2300      	movs	r3, #0
 800519e:	73bb      	strb	r3, [r7, #14]

	do {
		status |= VL53L5CX_RdMulti(&(p_dev->platform), address,
 80051a0:	6878      	ldr	r0, [r7, #4]
				p_dev->temp_buffer, size);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
		status |= VL53L5CX_RdMulti(&(p_dev->platform), address,
 80051a8:	78fb      	ldrb	r3, [r7, #3]
 80051aa:	8839      	ldrh	r1, [r7, #0]
 80051ac:	f7fb fd4a 	bl	8000c44 <VL53L5CX_RdMulti>
 80051b0:	4603      	mov	r3, r0
 80051b2:	461a      	mov	r2, r3
 80051b4:	7bfb      	ldrb	r3, [r7, #15]
 80051b6:	4313      	orrs	r3, r2
 80051b8:	73fb      	strb	r3, [r7, #15]
		status |= VL53L5CX_WaitMs(&(p_dev->platform), 10);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	210a      	movs	r1, #10
 80051be:	4618      	mov	r0, r3
 80051c0:	f7fb fdc8 	bl	8000d54 <VL53L5CX_WaitMs>
 80051c4:	4603      	mov	r3, r0
 80051c6:	461a      	mov	r2, r3
 80051c8:	7bfb      	ldrb	r3, [r7, #15]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	73fb      	strb	r3, [r7, #15]

		if(timeout >= (uint8_t)200)	/* 2s timeout */
 80051ce:	7bbb      	ldrb	r3, [r7, #14]
 80051d0:	2bc7      	cmp	r3, #199	@ 0xc7
 80051d2:	d904      	bls.n	80051de <_vl53l5cx_poll_for_answer+0x60>
		{
			status |= (uint8_t)VL53L5CX_STATUS_TIMEOUT_ERROR;
 80051d4:	7bfb      	ldrb	r3, [r7, #15]
 80051d6:	f043 0301 	orr.w	r3, r3, #1
 80051da:	73fb      	strb	r3, [r7, #15]
			break;
 80051dc:	e01a      	b.n	8005214 <_vl53l5cx_poll_for_answer+0x96>
		}else if((size >= (uint8_t)4) 
 80051de:	78fb      	ldrb	r3, [r7, #3]
 80051e0:	2b03      	cmp	r3, #3
 80051e2:	d909      	bls.n	80051f8 <_vl53l5cx_poll_for_answer+0x7a>
                         && (p_dev->temp_buffer[2] >= (uint8_t)0x7f))
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	f893 3502 	ldrb.w	r3, [r3, #1282]	@ 0x502
 80051ea:	2b7e      	cmp	r3, #126	@ 0x7e
 80051ec:	d904      	bls.n	80051f8 <_vl53l5cx_poll_for_answer+0x7a>
		{
			status |= VL53L5CX_MCU_ERROR;
 80051ee:	7bfb      	ldrb	r3, [r7, #15]
 80051f0:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 80051f4:	73fb      	strb	r3, [r7, #15]
			break;
 80051f6:	e00d      	b.n	8005214 <_vl53l5cx_poll_for_answer+0x96>
		}
		else
		{
			timeout++;
 80051f8:	7bbb      	ldrb	r3, [r7, #14]
 80051fa:	3301      	adds	r3, #1
 80051fc:	73bb      	strb	r3, [r7, #14]
		}
	}while ((p_dev->temp_buffer[pos] & mask) != expected_value);
 80051fe:	78bb      	ldrb	r3, [r7, #2]
 8005200:	687a      	ldr	r2, [r7, #4]
 8005202:	4413      	add	r3, r2
 8005204:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 8005208:	7e3b      	ldrb	r3, [r7, #24]
 800520a:	4013      	ands	r3, r2
 800520c:	b2db      	uxtb	r3, r3
 800520e:	7f3a      	ldrb	r2, [r7, #28]
 8005210:	429a      	cmp	r2, r3
 8005212:	d1c5      	bne.n	80051a0 <_vl53l5cx_poll_for_answer+0x22>

	return status;
 8005214:	7bfb      	ldrb	r3, [r7, #15]
}
 8005216:	4618      	mov	r0, r3
 8005218:	3710      	adds	r7, #16
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}

0800521e <_vl53l5cx_poll_for_mcu_boot>:
 * Inner function, not available outside this file. This function is used to
 * wait for the MCU to boot.
 */
static uint8_t _vl53l5cx_poll_for_mcu_boot(
              VL53L5CX_Configuration      *p_dev)
{
 800521e:	b580      	push	{r7, lr}
 8005220:	b084      	sub	sp, #16
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]
   uint8_t go2_status0, go2_status1, status = VL53L5CX_STATUS_OK;
 8005226:	2300      	movs	r3, #0
 8005228:	73fb      	strb	r3, [r7, #15]
   uint16_t timeout = 0;
 800522a:	2300      	movs	r3, #0
 800522c:	81bb      	strh	r3, [r7, #12]

   do {
		status |= VL53L5CX_RdByte(&(p_dev->platform), 0x06, &go2_status0);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f107 020b 	add.w	r2, r7, #11
 8005234:	2106      	movs	r1, #6
 8005236:	4618      	mov	r0, r3
 8005238:	f7fb fc88 	bl	8000b4c <VL53L5CX_RdByte>
 800523c:	4603      	mov	r3, r0
 800523e:	461a      	mov	r2, r3
 8005240:	7bfb      	ldrb	r3, [r7, #15]
 8005242:	4313      	orrs	r3, r2
 8005244:	73fb      	strb	r3, [r7, #15]
		if((go2_status0 & (uint8_t)0x80) != (uint8_t)0){
 8005246:	7afb      	ldrb	r3, [r7, #11]
 8005248:	b25b      	sxtb	r3, r3
 800524a:	2b00      	cmp	r3, #0
 800524c:	da10      	bge.n	8005270 <_vl53l5cx_poll_for_mcu_boot+0x52>
			status |= VL53L5CX_RdByte(&(p_dev->platform), 0x07, &go2_status1);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f107 020a 	add.w	r2, r7, #10
 8005254:	2107      	movs	r1, #7
 8005256:	4618      	mov	r0, r3
 8005258:	f7fb fc78 	bl	8000b4c <VL53L5CX_RdByte>
 800525c:	4603      	mov	r3, r0
 800525e:	461a      	mov	r2, r3
 8005260:	7bfb      	ldrb	r3, [r7, #15]
 8005262:	4313      	orrs	r3, r2
 8005264:	73fb      	strb	r3, [r7, #15]
			status |= go2_status1;
 8005266:	7aba      	ldrb	r2, [r7, #10]
 8005268:	7bfb      	ldrb	r3, [r7, #15]
 800526a:	4313      	orrs	r3, r2
 800526c:	73fb      	strb	r3, [r7, #15]
			break;
 800526e:	e012      	b.n	8005296 <_vl53l5cx_poll_for_mcu_boot+0x78>
		}
		(void)VL53L5CX_WaitMs(&(p_dev->platform), 1);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2101      	movs	r1, #1
 8005274:	4618      	mov	r0, r3
 8005276:	f7fb fd6d 	bl	8000d54 <VL53L5CX_WaitMs>
		timeout++;
 800527a:	89bb      	ldrh	r3, [r7, #12]
 800527c:	3301      	adds	r3, #1
 800527e:	81bb      	strh	r3, [r7, #12]

		if((go2_status0 & (uint8_t)0x1) != (uint8_t)0){
 8005280:	7afb      	ldrb	r3, [r7, #11]
 8005282:	f003 0301 	and.w	r3, r3, #1
 8005286:	2b00      	cmp	r3, #0
 8005288:	d104      	bne.n	8005294 <_vl53l5cx_poll_for_mcu_boot+0x76>
			break;
		}

	}while (timeout < (uint16_t)500);
 800528a:	89bb      	ldrh	r3, [r7, #12]
 800528c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8005290:	d3cd      	bcc.n	800522e <_vl53l5cx_poll_for_mcu_boot+0x10>
 8005292:	e000      	b.n	8005296 <_vl53l5cx_poll_for_mcu_boot+0x78>
			break;
 8005294:	bf00      	nop

   return status;
 8005296:	7bfb      	ldrb	r3, [r7, #15]
}
 8005298:	4618      	mov	r0, r3
 800529a:	3710      	adds	r7, #16
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}

080052a0 <_vl53l5cx_send_offset_data>:
 */

static uint8_t _vl53l5cx_send_offset_data(
		VL53L5CX_Configuration		*p_dev,
		uint8_t						resolution)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b0ea      	sub	sp, #424	@ 0x1a8
 80052a4:	af02      	add	r7, sp, #8
 80052a6:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80052aa:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80052ae:	6018      	str	r0, [r3, #0]
 80052b0:	460a      	mov	r2, r1
 80052b2:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80052b6:	f2a3 139d 	subw	r3, r3, #413	@ 0x19d
 80052ba:	701a      	strb	r2, [r3, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 80052bc:	2300      	movs	r3, #0
 80052be:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
	uint32_t signal_grid[64];
	int16_t range_grid[64];
	uint8_t dss_4x4[] = {0x0F, 0x04, 0x04, 0x00, 0x08, 0x10, 0x10, 0x07};
 80052c2:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80052c6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80052ca:	4ad9      	ldr	r2, [pc, #868]	@ (8005630 <_vl53l5cx_send_offset_data+0x390>)
 80052cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80052d0:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0F, 0x03, 0x01, 0x01, 0xE4};
 80052d4:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80052d8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80052dc:	4ad5      	ldr	r2, [pc, #852]	@ (8005634 <_vl53l5cx_send_offset_data+0x394>)
 80052de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80052e2:	e883 0003 	stmia.w	r3, {r0, r1}
	int8_t i, j;
	uint16_t k;

	(void)memcpy(p_dev->temp_buffer,
 80052e6:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80052ea:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f503 60a0 	add.w	r0, r3, #1280	@ 0x500
               p_dev->offset_data, VL53L5CX_OFFSET_BUFFER_SIZE);
 80052f4:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80052f8:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	3310      	adds	r3, #16
	(void)memcpy(p_dev->temp_buffer,
 8005300:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8005304:	4619      	mov	r1, r3
 8005306:	f001 feca 	bl	800709e <memcpy>

	/* Data extrapolation is required for 4X4 offset */
	if(resolution == (uint8_t)VL53L5CX_RESOLUTION_4X4){
 800530a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800530e:	f2a3 139d 	subw	r3, r3, #413	@ 0x19d
 8005312:	781b      	ldrb	r3, [r3, #0]
 8005314:	2b10      	cmp	r3, #16
 8005316:	f040 8122 	bne.w	800555e <_vl53l5cx_send_offset_data+0x2be>
		(void)memcpy(&(p_dev->temp_buffer[0x10]), dss_4x4, sizeof(dss_4x4));
 800531a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800531e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f503 62a2 	add.w	r2, r3, #1296	@ 0x510
 8005328:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800532c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8005330:	cb03      	ldmia	r3!, {r0, r1}
 8005332:	6010      	str	r0, [r2, #0]
 8005334:	6051      	str	r1, [r2, #4]
		VL53L5CX_SwapBuffer(p_dev->temp_buffer, VL53L5CX_OFFSET_BUFFER_SIZE);
 8005336:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800533a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005344:	f44f 71f4 	mov.w	r1, #488	@ 0x1e8
 8005348:	4618      	mov	r0, r3
 800534a:	f7fb fccd 	bl	8000ce8 <VL53L5CX_SwapBuffer>
		(void)memcpy(signal_grid,&(p_dev->temp_buffer[0x3C]),
 800534e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8005352:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f203 513c 	addw	r1, r3, #1340	@ 0x53c
 800535c:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8005360:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005364:	4618      	mov	r0, r3
 8005366:	f001 fe9a 	bl	800709e <memcpy>
			sizeof(signal_grid));
		(void)memcpy(range_grid,&(p_dev->temp_buffer[0x140]),
 800536a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800536e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f503 61c8 	add.w	r1, r3, #1600	@ 0x640
 8005378:	f107 0318 	add.w	r3, r7, #24
 800537c:	2280      	movs	r2, #128	@ 0x80
 800537e:	4618      	mov	r0, r3
 8005380:	f001 fe8d 	bl	800709e <memcpy>
			sizeof(range_grid));

		for (j = 0; j < (int8_t)4; j++)
 8005384:	2300      	movs	r3, #0
 8005386:	f887 319e 	strb.w	r3, [r7, #414]	@ 0x19e
 800538a:	e0ac      	b.n	80054e6 <_vl53l5cx_send_offset_data+0x246>
		{
			for (i = 0; i < (int8_t)4 ; i++)
 800538c:	2300      	movs	r3, #0
 800538e:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
 8005392:	e09c      	b.n	80054ce <_vl53l5cx_send_offset_data+0x22e>
			{
				signal_grid[i+(4*j)] =
				(signal_grid[(2*i)+(16*j)+ (int8_t)0]
 8005394:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 8005398:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 800539c:	00db      	lsls	r3, r3, #3
 800539e:	4413      	add	r3, r2
 80053a0:	005a      	lsls	r2, r3, #1
 80053a2:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80053a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053aa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				+ signal_grid[(2*i)+(16*j)+(int8_t)1]
 80053ae:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 80053b2:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 80053b6:	00db      	lsls	r3, r3, #3
 80053b8:	440b      	add	r3, r1
 80053ba:	005b      	lsls	r3, r3, #1
 80053bc:	1c59      	adds	r1, r3, #1
 80053be:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80053c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053c6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80053ca:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+(int8_t)8]
 80053cc:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 80053d0:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 80053d4:	00db      	lsls	r3, r3, #3
 80053d6:	440b      	add	r3, r1
 80053d8:	3304      	adds	r3, #4
 80053da:	0059      	lsls	r1, r3, #1
 80053dc:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80053e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80053e8:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+(int8_t)9])
 80053ea:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 80053ee:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 80053f2:	00db      	lsls	r3, r3, #3
 80053f4:	440b      	add	r3, r1
 80053f6:	005b      	lsls	r3, r3, #1
 80053f8:	f103 0109 	add.w	r1, r3, #9
 80053fc:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8005400:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005404:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005408:	4413      	add	r3, r2
				signal_grid[i+(4*j)] =
 800540a:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 800540e:	f997 219e 	ldrsb.w	r2, [r7, #414]	@ 0x19e
 8005412:	0092      	lsls	r2, r2, #2
 8005414:	440a      	add	r2, r1
                                  /(uint32_t)4;
 8005416:	0899      	lsrs	r1, r3, #2
				signal_grid[i+(4*j)] =
 8005418:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800541c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005420:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				range_grid[i+(4*j)] =
				(range_grid[(2*i)+(16*j)]
 8005424:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 8005428:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 800542c:	00db      	lsls	r3, r3, #3
 800542e:	4413      	add	r3, r2
 8005430:	005a      	lsls	r2, r3, #1
 8005432:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8005436:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800543a:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800543e:	4619      	mov	r1, r3
				+ range_grid[(2*i)+(16*j)+1]
 8005440:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 8005444:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8005448:	00db      	lsls	r3, r3, #3
 800544a:	4413      	add	r3, r2
 800544c:	005b      	lsls	r3, r3, #1
 800544e:	1c5a      	adds	r2, r3, #1
 8005450:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8005454:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8005458:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800545c:	440b      	add	r3, r1
				+ range_grid[(2*i)+(16*j)+8]
 800545e:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8005462:	f997 219e 	ldrsb.w	r2, [r7, #414]	@ 0x19e
 8005466:	00d2      	lsls	r2, r2, #3
 8005468:	440a      	add	r2, r1
 800546a:	3204      	adds	r2, #4
 800546c:	0051      	lsls	r1, r2, #1
 800546e:	f507 72d0 	add.w	r2, r7, #416	@ 0x1a0
 8005472:	f5a2 72c4 	sub.w	r2, r2, #392	@ 0x188
 8005476:	f932 2011 	ldrsh.w	r2, [r2, r1, lsl #1]
 800547a:	4413      	add	r3, r2
				+ range_grid[(2*i)+(16*j)+9])
 800547c:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8005480:	f997 219e 	ldrsb.w	r2, [r7, #414]	@ 0x19e
 8005484:	00d2      	lsls	r2, r2, #3
 8005486:	440a      	add	r2, r1
 8005488:	0052      	lsls	r2, r2, #1
 800548a:	f102 0109 	add.w	r1, r2, #9
 800548e:	f507 72d0 	add.w	r2, r7, #416	@ 0x1a0
 8005492:	f5a2 72c4 	sub.w	r2, r2, #392	@ 0x188
 8005496:	f932 2011 	ldrsh.w	r2, [r2, r1, lsl #1]
 800549a:	4413      	add	r3, r2
                                  /(int16_t)4;
 800549c:	2b00      	cmp	r3, #0
 800549e:	da00      	bge.n	80054a2 <_vl53l5cx_send_offset_data+0x202>
 80054a0:	3303      	adds	r3, #3
 80054a2:	109b      	asrs	r3, r3, #2
 80054a4:	4619      	mov	r1, r3
				range_grid[i+(4*j)] =
 80054a6:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 80054aa:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	441a      	add	r2, r3
 80054b2:	b209      	sxth	r1, r1
 80054b4:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80054b8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80054bc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (i = 0; i < (int8_t)4 ; i++)
 80054c0:	f997 319f 	ldrsb.w	r3, [r7, #415]	@ 0x19f
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	3301      	adds	r3, #1
 80054c8:	b2db      	uxtb	r3, r3
 80054ca:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
 80054ce:	f997 319f 	ldrsb.w	r3, [r7, #415]	@ 0x19f
 80054d2:	2b03      	cmp	r3, #3
 80054d4:	f77f af5e 	ble.w	8005394 <_vl53l5cx_send_offset_data+0xf4>
		for (j = 0; j < (int8_t)4; j++)
 80054d8:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	3301      	adds	r3, #1
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	f887 319e 	strb.w	r3, [r7, #414]	@ 0x19e
 80054e6:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 80054ea:	2b03      	cmp	r3, #3
 80054ec:	f77f af4e 	ble.w	800538c <_vl53l5cx_send_offset_data+0xec>
			}
		}
	    (void)memset(&range_grid[0x10], 0, (uint16_t)96);
 80054f0:	f107 0318 	add.w	r3, r7, #24
 80054f4:	3320      	adds	r3, #32
 80054f6:	2260      	movs	r2, #96	@ 0x60
 80054f8:	2100      	movs	r1, #0
 80054fa:	4618      	mov	r0, r3
 80054fc:	f001 fd9a 	bl	8007034 <memset>
	    (void)memset(&signal_grid[0x10], 0, (uint16_t)192);
 8005500:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8005504:	3340      	adds	r3, #64	@ 0x40
 8005506:	22c0      	movs	r2, #192	@ 0xc0
 8005508:	2100      	movs	r1, #0
 800550a:	4618      	mov	r0, r3
 800550c:	f001 fd92 	bl	8007034 <memset>
            (void)memcpy(&(p_dev->temp_buffer[0x3C]),
 8005510:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8005514:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f203 533c 	addw	r3, r3, #1340	@ 0x53c
 800551e:	f107 0198 	add.w	r1, r7, #152	@ 0x98
 8005522:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005526:	4618      	mov	r0, r3
 8005528:	f001 fdb9 	bl	800709e <memcpy>
		signal_grid, sizeof(signal_grid));
            (void)memcpy(&(p_dev->temp_buffer[0x140]),
 800552c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8005530:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 800553a:	f107 0118 	add.w	r1, r7, #24
 800553e:	2280      	movs	r2, #128	@ 0x80
 8005540:	4618      	mov	r0, r3
 8005542:	f001 fdac 	bl	800709e <memcpy>
		range_grid, sizeof(range_grid));
            VL53L5CX_SwapBuffer(p_dev->temp_buffer, VL53L5CX_OFFSET_BUFFER_SIZE);
 8005546:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800554a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005554:	f44f 71f4 	mov.w	r1, #488	@ 0x1e8
 8005558:	4618      	mov	r0, r3
 800555a:	f7fb fbc5 	bl	8000ce8 <VL53L5CX_SwapBuffer>
	}

	for(k = 0; k < (VL53L5CX_OFFSET_BUFFER_SIZE - (uint16_t)4); k++)
 800555e:	2300      	movs	r3, #0
 8005560:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c
 8005564:	e01b      	b.n	800559e <_vl53l5cx_send_offset_data+0x2fe>
	{
		p_dev->temp_buffer[k] = p_dev->temp_buffer[k + (uint16_t)8];
 8005566:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 800556a:	f103 0208 	add.w	r2, r3, #8
 800556e:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 8005572:	f507 71d0 	add.w	r1, r7, #416	@ 0x1a0
 8005576:	f5a1 71ce 	sub.w	r1, r1, #412	@ 0x19c
 800557a:	6809      	ldr	r1, [r1, #0]
 800557c:	440a      	add	r2, r1
 800557e:	f892 1500 	ldrb.w	r1, [r2, #1280]	@ 0x500
 8005582:	f507 72d0 	add.w	r2, r7, #416	@ 0x1a0
 8005586:	f5a2 72ce 	sub.w	r2, r2, #412	@ 0x19c
 800558a:	6812      	ldr	r2, [r2, #0]
 800558c:	4413      	add	r3, r2
 800558e:	460a      	mov	r2, r1
 8005590:	f883 2500 	strb.w	r2, [r3, #1280]	@ 0x500
	for(k = 0; k < (VL53L5CX_OFFSET_BUFFER_SIZE - (uint16_t)4); k++)
 8005594:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 8005598:	3301      	adds	r3, #1
 800559a:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c
 800559e:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 80055a2:	f5b3 7ff2 	cmp.w	r3, #484	@ 0x1e4
 80055a6:	d3de      	bcc.n	8005566 <_vl53l5cx_send_offset_data+0x2c6>
	}

	(void)memcpy(&(p_dev->temp_buffer[0x1E0]), footer, 8);
 80055a8:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80055ac:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f503 62dc 	add.w	r2, r3, #1760	@ 0x6e0
 80055b6:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80055ba:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80055be:	cb03      	ldmia	r3!, {r0, r1}
 80055c0:	6010      	str	r0, [r2, #0]
 80055c2:	6051      	str	r1, [r2, #4]
	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2e18, p_dev->temp_buffer,
 80055c4:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80055c8:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80055cc:	6818      	ldr	r0, [r3, #0]
 80055ce:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80055d2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
 80055dc:	f44f 73f4 	mov.w	r3, #488	@ 0x1e8
 80055e0:	f642 6118 	movw	r1, #11800	@ 0x2e18
 80055e4:	f7fb fb0e 	bl	8000c04 <VL53L5CX_WrMulti>
 80055e8:	4603      	mov	r3, r0
 80055ea:	461a      	mov	r2, r3
 80055ec:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 80055f0:	4313      	orrs	r3, r2
 80055f2:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		VL53L5CX_OFFSET_BUFFER_SIZE);
	status |=_vl53l5cx_poll_for_answer(p_dev, 4, 1,
 80055f6:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80055fa:	f5a3 70ce 	sub.w	r0, r3, #412	@ 0x19c
 80055fe:	2303      	movs	r3, #3
 8005600:	9301      	str	r3, [sp, #4]
 8005602:	23ff      	movs	r3, #255	@ 0xff
 8005604:	9300      	str	r3, [sp, #0]
 8005606:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 800560a:	2201      	movs	r2, #1
 800560c:	2104      	movs	r1, #4
 800560e:	6800      	ldr	r0, [r0, #0]
 8005610:	f7ff fdb5 	bl	800517e <_vl53l5cx_poll_for_answer>
 8005614:	4603      	mov	r3, r0
 8005616:	461a      	mov	r2, r3
 8005618:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 800561c:	4313      	orrs	r3, r2
 800561e:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

	return status;
 8005622:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
}
 8005626:	4618      	mov	r0, r3
 8005628:	f507 77d0 	add.w	r7, r7, #416	@ 0x1a0
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}
 8005630:	08008068 	.word	0x08008068
 8005634:	08008070 	.word	0x08008070

08005638 <_vl53l5cx_send_xtalk_data>:
 */

static uint8_t _vl53l5cx_send_xtalk_data(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				resolution)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b0ca      	sub	sp, #296	@ 0x128
 800563c:	af02      	add	r7, sp, #8
 800563e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005642:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8005646:	6018      	str	r0, [r3, #0]
 8005648:	460a      	mov	r2, r1
 800564a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800564e:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 8005652:	701a      	strb	r2, [r3, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 8005654:	2300      	movs	r3, #0
 8005656:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
	uint8_t res4x4[] = {0x0F, 0x04, 0x04, 0x17, 0x08, 0x10, 0x10, 0x07};
 800565a:	4a9a      	ldr	r2, [pc, #616]	@ (80058c4 <_vl53l5cx_send_xtalk_data+0x28c>)
 800565c:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8005660:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005664:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t dss_4x4[] = {0x00, 0x78, 0x00, 0x08, 0x00, 0x00, 0x00, 0x08};
 8005668:	4a97      	ldr	r2, [pc, #604]	@ (80058c8 <_vl53l5cx_send_xtalk_data+0x290>)
 800566a:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800566e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005672:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t profile_4x4[] = {0xA0, 0xFC, 0x01, 0x00};
 8005676:	4b95      	ldr	r3, [pc, #596]	@ (80058cc <_vl53l5cx_send_xtalk_data+0x294>)
 8005678:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
	uint32_t signal_grid[64];
	int8_t i, j;

	(void)memcpy(p_dev->temp_buffer, &(p_dev->xtalk_data[0]),
 800567c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005680:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f503 60a0 	add.w	r0, r3, #1280	@ 0x500
 800568a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800568e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8005698:	f44f 7242 	mov.w	r2, #776	@ 0x308
 800569c:	4619      	mov	r1, r3
 800569e:	f001 fcfe 	bl	800709e <memcpy>
		VL53L5CX_XTALK_BUFFER_SIZE);

	/* Data extrapolation is required for 4X4 Xtalk */
	if(resolution == (uint8_t)VL53L5CX_RESOLUTION_4X4)
 80056a2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80056a6:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 80056aa:	781b      	ldrb	r3, [r3, #0]
 80056ac:	2b10      	cmp	r3, #16
 80056ae:	f040 80d2 	bne.w	8005856 <_vl53l5cx_send_xtalk_data+0x21e>
	{
		(void)memcpy(&(p_dev->temp_buffer[0x8]),
 80056b2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80056b6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f503 63a1 	add.w	r3, r3, #1288	@ 0x508
 80056c0:	461a      	mov	r2, r3
 80056c2:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 80056c6:	cb03      	ldmia	r3!, {r0, r1}
 80056c8:	6010      	str	r0, [r2, #0]
 80056ca:	6051      	str	r1, [r2, #4]
			res4x4, sizeof(res4x4));
		(void)memcpy(&(p_dev->temp_buffer[0x020]),
 80056cc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80056d0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f503 63a4 	add.w	r3, r3, #1312	@ 0x520
 80056da:	461a      	mov	r2, r3
 80056dc:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80056e0:	cb03      	ldmia	r3!, {r0, r1}
 80056e2:	6010      	str	r0, [r2, #0]
 80056e4:	6051      	str	r1, [r2, #4]
			dss_4x4, sizeof(dss_4x4));

		VL53L5CX_SwapBuffer(p_dev->temp_buffer, VL53L5CX_XTALK_BUFFER_SIZE);
 80056e6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80056ea:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056f4:	f44f 7142 	mov.w	r1, #776	@ 0x308
 80056f8:	4618      	mov	r0, r3
 80056fa:	f7fb faf5 	bl	8000ce8 <VL53L5CX_SwapBuffer>
		(void)memcpy(signal_grid, &(p_dev->temp_buffer[0x34]),
 80056fe:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005702:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f203 5134 	addw	r1, r3, #1332	@ 0x534
 800570c:	f107 0308 	add.w	r3, r7, #8
 8005710:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005714:	4618      	mov	r0, r3
 8005716:	f001 fcc2 	bl	800709e <memcpy>
			sizeof(signal_grid));

		for (j = 0; j < (int8_t)4; j++)
 800571a:	2300      	movs	r3, #0
 800571c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 8005720:	e05d      	b.n	80057de <_vl53l5cx_send_xtalk_data+0x1a6>
		{
			for (i = 0; i < (int8_t)4 ; i++)
 8005722:	2300      	movs	r3, #0
 8005724:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
 8005728:	e04e      	b.n	80057c8 <_vl53l5cx_send_xtalk_data+0x190>
			{
				signal_grid[i+(4*j)] =
				(signal_grid[(2*i)+(16*j)+0]
 800572a:	f997 211f 	ldrsb.w	r2, [r7, #287]	@ 0x11f
 800572e:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 8005732:	00db      	lsls	r3, r3, #3
 8005734:	4413      	add	r3, r2
 8005736:	005a      	lsls	r2, r3, #1
 8005738:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800573c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005740:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				+ signal_grid[(2*i)+(16*j)+1]
 8005744:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 8005748:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 800574c:	00db      	lsls	r3, r3, #3
 800574e:	440b      	add	r3, r1
 8005750:	005b      	lsls	r3, r3, #1
 8005752:	1c59      	adds	r1, r3, #1
 8005754:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005758:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800575c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005760:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+8]
 8005762:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 8005766:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 800576a:	00db      	lsls	r3, r3, #3
 800576c:	440b      	add	r3, r1
 800576e:	3304      	adds	r3, #4
 8005770:	0059      	lsls	r1, r3, #1
 8005772:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005776:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800577a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800577e:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+9])/(uint32_t)4;
 8005780:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 8005784:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 8005788:	00db      	lsls	r3, r3, #3
 800578a:	440b      	add	r3, r1
 800578c:	005b      	lsls	r3, r3, #1
 800578e:	f103 0109 	add.w	r1, r3, #9
 8005792:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005796:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800579a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800579e:	4413      	add	r3, r2
				signal_grid[i+(4*j)] =
 80057a0:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 80057a4:	f997 211e 	ldrsb.w	r2, [r7, #286]	@ 0x11e
 80057a8:	0092      	lsls	r2, r2, #2
 80057aa:	440a      	add	r2, r1
				+ signal_grid[(2*i)+(16*j)+9])/(uint32_t)4;
 80057ac:	0899      	lsrs	r1, r3, #2
				signal_grid[i+(4*j)] =
 80057ae:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80057b2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80057b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for (i = 0; i < (int8_t)4 ; i++)
 80057ba:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	3301      	adds	r3, #1
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
 80057c8:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 80057cc:	2b03      	cmp	r3, #3
 80057ce:	ddac      	ble.n	800572a <_vl53l5cx_send_xtalk_data+0xf2>
		for (j = 0; j < (int8_t)4; j++)
 80057d0:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	3301      	adds	r3, #1
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 80057de:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 80057e2:	2b03      	cmp	r3, #3
 80057e4:	dd9d      	ble.n	8005722 <_vl53l5cx_send_xtalk_data+0xea>
			}
		}
	    (void)memset(&signal_grid[0x10], 0, (uint32_t)192);
 80057e6:	f107 0308 	add.w	r3, r7, #8
 80057ea:	3340      	adds	r3, #64	@ 0x40
 80057ec:	22c0      	movs	r2, #192	@ 0xc0
 80057ee:	2100      	movs	r1, #0
 80057f0:	4618      	mov	r0, r3
 80057f2:	f001 fc1f 	bl	8007034 <memset>
	    (void)memcpy(&(p_dev->temp_buffer[0x34]),
 80057f6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80057fa:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f203 5334 	addw	r3, r3, #1332	@ 0x534
 8005804:	f107 0108 	add.w	r1, r7, #8
 8005808:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800580c:	4618      	mov	r0, r3
 800580e:	f001 fc46 	bl	800709e <memcpy>
                  signal_grid, sizeof(signal_grid));
	    VL53L5CX_SwapBuffer(p_dev->temp_buffer, VL53L5CX_XTALK_BUFFER_SIZE);
 8005812:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005816:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005820:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8005824:	4618      	mov	r0, r3
 8005826:	f7fb fa5f 	bl	8000ce8 <VL53L5CX_SwapBuffer>
	    (void)memcpy(&(p_dev->temp_buffer[0x134]),
 800582a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800582e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f203 6334 	addw	r3, r3, #1588	@ 0x634
 8005838:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 800583c:	601a      	str	r2, [r3, #0]
	    profile_4x4, sizeof(profile_4x4));
	    (void)memset(&(p_dev->temp_buffer[0x078]),0 ,
 800583e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005842:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f503 63af 	add.w	r3, r3, #1400	@ 0x578
 800584c:	2204      	movs	r2, #4
 800584e:	2100      	movs	r1, #0
 8005850:	4618      	mov	r0, r3
 8005852:	f001 fbef 	bl	8007034 <memset>
                         (uint32_t)4*sizeof(uint8_t));
	}

	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2cf8,
 8005856:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800585a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800585e:	6818      	ldr	r0, [r3, #0]
			p_dev->temp_buffer, VL53L5CX_XTALK_BUFFER_SIZE);
 8005860:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005864:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2cf8,
 800586e:	f44f 7342 	mov.w	r3, #776	@ 0x308
 8005872:	f642 41f8 	movw	r1, #11512	@ 0x2cf8
 8005876:	f7fb f9c5 	bl	8000c04 <VL53L5CX_WrMulti>
 800587a:	4603      	mov	r3, r0
 800587c:	461a      	mov	r2, r3
 800587e:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8005882:	4313      	orrs	r3, r2
 8005884:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
	status |=_vl53l5cx_poll_for_answer(p_dev, 4, 1,
 8005888:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800588c:	f5a3 708e 	sub.w	r0, r3, #284	@ 0x11c
 8005890:	2303      	movs	r3, #3
 8005892:	9301      	str	r3, [sp, #4]
 8005894:	23ff      	movs	r3, #255	@ 0xff
 8005896:	9300      	str	r3, [sp, #0]
 8005898:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 800589c:	2201      	movs	r2, #1
 800589e:	2104      	movs	r1, #4
 80058a0:	6800      	ldr	r0, [r0, #0]
 80058a2:	f7ff fc6c 	bl	800517e <_vl53l5cx_poll_for_answer>
 80058a6:	4603      	mov	r3, r0
 80058a8:	461a      	mov	r2, r3
 80058aa:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80058ae:	4313      	orrs	r3, r2
 80058b0:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
			VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

	return status;
 80058b4:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}
 80058c2:	bf00      	nop
 80058c4:	08008078 	.word	0x08008078
 80058c8:	08008080 	.word	0x08008080
 80058cc:	0001fca0 	.word	0x0001fca0

080058d0 <vl53l5cx_is_alive>:

uint8_t vl53l5cx_is_alive(
    VL53L5CX_Configuration *p_dev,
    uint8_t *p_is_alive)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b084      	sub	sp, #16
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]
    uint8_t status = VL53L5CX_STATUS_OK;
 80058da:	2300      	movs	r3, #0
 80058dc:	73fb      	strb	r3, [r7, #15]
    uint8_t device_id = 0, revision_id = 0;
 80058de:	2300      	movs	r3, #0
 80058e0:	73bb      	strb	r3, [r7, #14]
 80058e2:	2300      	movs	r3, #0
 80058e4:	737b      	strb	r3, [r7, #13]

    // Write to register 0x7FFF to switch to page 0
    status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7FFF, 0x00);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2200      	movs	r2, #0
 80058ea:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80058ee:	4618      	mov	r0, r3
 80058f0:	f7fb f960 	bl	8000bb4 <VL53L5CX_WrByte>
 80058f4:	4603      	mov	r3, r0
 80058f6:	461a      	mov	r2, r3
 80058f8:	7bfb      	ldrb	r3, [r7, #15]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L5CX_STATUS_OK) {
 80058fe:	7bfb      	ldrb	r3, [r7, #15]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d004      	beq.n	800590e <vl53l5cx_is_alive+0x3e>
        printf("Error writing to register 0x7FFF\r\n");
 8005904:	482d      	ldr	r0, [pc, #180]	@ (80059bc <vl53l5cx_is_alive+0xec>)
 8005906:	f001 fb8d 	bl	8007024 <puts>
        return status;
 800590a:	7bfb      	ldrb	r3, [r7, #15]
 800590c:	e052      	b.n	80059b4 <vl53l5cx_is_alive+0xe4>
    }

    // Read device ID
    status |= VL53L5CX_RdByte(&(p_dev->platform), 0, &device_id);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f107 020e 	add.w	r2, r7, #14
 8005914:	2100      	movs	r1, #0
 8005916:	4618      	mov	r0, r3
 8005918:	f7fb f918 	bl	8000b4c <VL53L5CX_RdByte>
 800591c:	4603      	mov	r3, r0
 800591e:	461a      	mov	r2, r3
 8005920:	7bfb      	ldrb	r3, [r7, #15]
 8005922:	4313      	orrs	r3, r2
 8005924:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L5CX_STATUS_OK) {
 8005926:	7bfb      	ldrb	r3, [r7, #15]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d004      	beq.n	8005936 <vl53l5cx_is_alive+0x66>
        printf("Error reading device ID\r\n");
 800592c:	4824      	ldr	r0, [pc, #144]	@ (80059c0 <vl53l5cx_is_alive+0xf0>)
 800592e:	f001 fb79 	bl	8007024 <puts>
        return status;
 8005932:	7bfb      	ldrb	r3, [r7, #15]
 8005934:	e03e      	b.n	80059b4 <vl53l5cx_is_alive+0xe4>
    }

    // Read revision ID
    status |= VL53L5CX_RdByte(&(p_dev->platform), 1, &revision_id);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	f107 020d 	add.w	r2, r7, #13
 800593c:	2101      	movs	r1, #1
 800593e:	4618      	mov	r0, r3
 8005940:	f7fb f904 	bl	8000b4c <VL53L5CX_RdByte>
 8005944:	4603      	mov	r3, r0
 8005946:	461a      	mov	r2, r3
 8005948:	7bfb      	ldrb	r3, [r7, #15]
 800594a:	4313      	orrs	r3, r2
 800594c:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L5CX_STATUS_OK) {
 800594e:	7bfb      	ldrb	r3, [r7, #15]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d004      	beq.n	800595e <vl53l5cx_is_alive+0x8e>
        printf("Error reading revision ID\r\n");
 8005954:	481b      	ldr	r0, [pc, #108]	@ (80059c4 <vl53l5cx_is_alive+0xf4>)
 8005956:	f001 fb65 	bl	8007024 <puts>
        return status;
 800595a:	7bfb      	ldrb	r3, [r7, #15]
 800595c:	e02a      	b.n	80059b4 <vl53l5cx_is_alive+0xe4>
    }

    // Write to register 0x7FFF to switch back to default page
    status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7FFF, 0x02);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2202      	movs	r2, #2
 8005962:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005966:	4618      	mov	r0, r3
 8005968:	f7fb f924 	bl	8000bb4 <VL53L5CX_WrByte>
 800596c:	4603      	mov	r3, r0
 800596e:	461a      	mov	r2, r3
 8005970:	7bfb      	ldrb	r3, [r7, #15]
 8005972:	4313      	orrs	r3, r2
 8005974:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L5CX_STATUS_OK) {
 8005976:	7bfb      	ldrb	r3, [r7, #15]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d004      	beq.n	8005986 <vl53l5cx_is_alive+0xb6>
        printf("Error writing to register 0x7FFF (page 2)\r\n");
 800597c:	4812      	ldr	r0, [pc, #72]	@ (80059c8 <vl53l5cx_is_alive+0xf8>)
 800597e:	f001 fb51 	bl	8007024 <puts>
        return status;
 8005982:	7bfb      	ldrb	r3, [r7, #15]
 8005984:	e016      	b.n	80059b4 <vl53l5cx_is_alive+0xe4>
    }

    // Check if device and revision IDs match expected values
    if ((device_id == (uint8_t)0xF0) && (revision_id == (uint8_t)0x02)) {
 8005986:	7bbb      	ldrb	r3, [r7, #14]
 8005988:	2bf0      	cmp	r3, #240	@ 0xf0
 800598a:	d106      	bne.n	800599a <vl53l5cx_is_alive+0xca>
 800598c:	7b7b      	ldrb	r3, [r7, #13]
 800598e:	2b02      	cmp	r3, #2
 8005990:	d103      	bne.n	800599a <vl53l5cx_is_alive+0xca>
        *p_is_alive = 1;
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	2201      	movs	r2, #1
 8005996:	701a      	strb	r2, [r3, #0]
 8005998:	e002      	b.n	80059a0 <vl53l5cx_is_alive+0xd0>
    } else {
        *p_is_alive = 0;
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	2200      	movs	r2, #0
 800599e:	701a      	strb	r2, [r3, #0]
    }

    // Print debug information
    printf("Device ID: 0x%02X, Revision ID: 0x%02X, is_alive: %d\r\n", device_id, revision_id, *p_is_alive);
 80059a0:	7bbb      	ldrb	r3, [r7, #14]
 80059a2:	4619      	mov	r1, r3
 80059a4:	7b7b      	ldrb	r3, [r7, #13]
 80059a6:	461a      	mov	r2, r3
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	781b      	ldrb	r3, [r3, #0]
 80059ac:	4807      	ldr	r0, [pc, #28]	@ (80059cc <vl53l5cx_is_alive+0xfc>)
 80059ae:	f001 fad1 	bl	8006f54 <iprintf>

    return status;
 80059b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3710      	adds	r7, #16
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}
 80059bc:	08008088 	.word	0x08008088
 80059c0:	080080ac 	.word	0x080080ac
 80059c4:	080080c8 	.word	0x080080c8
 80059c8:	080080e4 	.word	0x080080e4
 80059cc:	08008110 	.word	0x08008110

080059d0 <vl53l5cx_init>:

uint8_t vl53l5cx_init(
		VL53L5CX_Configuration		*p_dev)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b08a      	sub	sp, #40	@ 0x28
 80059d4:	af04      	add	r7, sp, #16
 80059d6:	6078      	str	r0, [r7, #4]
	uint8_t tmp, status = VL53L5CX_STATUS_OK;
 80059d8:	2300      	movs	r3, #0
 80059da:	75fb      	strb	r3, [r7, #23]
	uint8_t pipe_ctrl[] = {VL53L5CX_NB_TARGET_PER_ZONE, 0x00, 0x01, 0x00};
 80059dc:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 80059e0:	613b      	str	r3, [r7, #16]
	uint32_t single_range = 0x01;
 80059e2:	2301      	movs	r3, #1
 80059e4:	60fb      	str	r3, [r7, #12]

	p_dev->default_xtalk = (uint8_t*)VL53L5CX_DEFAULT_XTALK;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a80      	ldr	r2, [pc, #512]	@ (8005bec <vl53l5cx_init+0x21c>)
 80059ea:	60da      	str	r2, [r3, #12]
	p_dev->default_configuration = (uint8_t*)VL53L5CX_DEFAULT_CONFIGURATION;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	4a80      	ldr	r2, [pc, #512]	@ (8005bf0 <vl53l5cx_init+0x220>)
 80059f0:	609a      	str	r2, [r3, #8]
	p_dev->is_auto_stop_enabled = (uint8_t)0x0;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	f883 2aac 	strb.w	r2, [r3, #2732]	@ 0xaac

	/* SW reboot sequence */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005a02:	4618      	mov	r0, r3
 8005a04:	f7fb f8d6 	bl	8000bb4 <VL53L5CX_WrByte>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	461a      	mov	r2, r3
 8005a0c:	7dfb      	ldrb	r3, [r7, #23]
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0009, 0x04);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2204      	movs	r2, #4
 8005a16:	2109      	movs	r1, #9
 8005a18:	4618      	mov	r0, r3
 8005a1a:	f7fb f8cb 	bl	8000bb4 <VL53L5CX_WrByte>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	461a      	mov	r2, r3
 8005a22:	7dfb      	ldrb	r3, [r7, #23]
 8005a24:	4313      	orrs	r3, r2
 8005a26:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000F, 0x40);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2240      	movs	r2, #64	@ 0x40
 8005a2c:	210f      	movs	r1, #15
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f7fb f8c0 	bl	8000bb4 <VL53L5CX_WrByte>
 8005a34:	4603      	mov	r3, r0
 8005a36:	461a      	mov	r2, r3
 8005a38:	7dfb      	ldrb	r3, [r7, #23]
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000A, 0x03);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2203      	movs	r2, #3
 8005a42:	210a      	movs	r1, #10
 8005a44:	4618      	mov	r0, r3
 8005a46:	f7fb f8b5 	bl	8000bb4 <VL53L5CX_WrByte>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	7dfb      	ldrb	r3, [r7, #23]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7FFF, &tmp);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	f107 0216 	add.w	r2, r7, #22
 8005a5a:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f7fb f874 	bl	8000b4c <VL53L5CX_RdByte>
 8005a64:	4603      	mov	r3, r0
 8005a66:	461a      	mov	r2, r3
 8005a68:	7dfb      	ldrb	r3, [r7, #23]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000C, 0x01);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2201      	movs	r2, #1
 8005a72:	210c      	movs	r1, #12
 8005a74:	4618      	mov	r0, r3
 8005a76:	f7fb f89d 	bl	8000bb4 <VL53L5CX_WrByte>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	7dfb      	ldrb	r3, [r7, #23]
 8005a80:	4313      	orrs	r3, r2
 8005a82:	75fb      	strb	r3, [r7, #23]

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0101, 0x00);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f240 1101 	movw	r1, #257	@ 0x101
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f7fb f891 	bl	8000bb4 <VL53L5CX_WrByte>
 8005a92:	4603      	mov	r3, r0
 8005a94:	461a      	mov	r2, r3
 8005a96:	7dfb      	ldrb	r3, [r7, #23]
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0102, 0x00);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f7fb f885 	bl	8000bb4 <VL53L5CX_WrByte>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	461a      	mov	r2, r3
 8005aae:	7dfb      	ldrb	r3, [r7, #23]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x010A, 0x01);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8005abc:	4618      	mov	r0, r3
 8005abe:	f7fb f879 	bl	8000bb4 <VL53L5CX_WrByte>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	7dfb      	ldrb	r3, [r7, #23]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x4002, 0x01);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f244 0102 	movw	r1, #16386	@ 0x4002
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f7fb f86d 	bl	8000bb4 <VL53L5CX_WrByte>
 8005ada:	4603      	mov	r3, r0
 8005adc:	461a      	mov	r2, r3
 8005ade:	7dfb      	ldrb	r3, [r7, #23]
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x4002, 0x00);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	f244 0102 	movw	r1, #16386	@ 0x4002
 8005aec:	4618      	mov	r0, r3
 8005aee:	f7fb f861 	bl	8000bb4 <VL53L5CX_WrByte>
 8005af2:	4603      	mov	r3, r0
 8005af4:	461a      	mov	r2, r3
 8005af6:	7dfb      	ldrb	r3, [r7, #23]
 8005af8:	4313      	orrs	r3, r2
 8005afa:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x010A, 0x03);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2203      	movs	r2, #3
 8005b00:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8005b04:	4618      	mov	r0, r3
 8005b06:	f7fb f855 	bl	8000bb4 <VL53L5CX_WrByte>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	461a      	mov	r2, r3
 8005b0e:	7dfb      	ldrb	r3, [r7, #23]
 8005b10:	4313      	orrs	r3, r2
 8005b12:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0103, 0x01);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f240 1103 	movw	r1, #259	@ 0x103
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f7fb f849 	bl	8000bb4 <VL53L5CX_WrByte>
 8005b22:	4603      	mov	r3, r0
 8005b24:	461a      	mov	r2, r3
 8005b26:	7dfb      	ldrb	r3, [r7, #23]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000C, 0x00);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	210c      	movs	r1, #12
 8005b32:	4618      	mov	r0, r3
 8005b34:	f7fb f83e 	bl	8000bb4 <VL53L5CX_WrByte>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	461a      	mov	r2, r3
 8005b3c:	7dfb      	ldrb	r3, [r7, #23]
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000F, 0x43);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2243      	movs	r2, #67	@ 0x43
 8005b46:	210f      	movs	r1, #15
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f7fb f833 	bl	8000bb4 <VL53L5CX_WrByte>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	461a      	mov	r2, r3
 8005b52:	7dfb      	ldrb	r3, [r7, #23]
 8005b54:	4313      	orrs	r3, r2
 8005b56:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WaitMs(&(p_dev->platform), 1);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2101      	movs	r1, #1
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f7fb f8f9 	bl	8000d54 <VL53L5CX_WaitMs>
 8005b62:	4603      	mov	r3, r0
 8005b64:	461a      	mov	r2, r3
 8005b66:	7dfb      	ldrb	r3, [r7, #23]
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	75fb      	strb	r3, [r7, #23]

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000F, 0x40);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2240      	movs	r2, #64	@ 0x40
 8005b70:	210f      	movs	r1, #15
 8005b72:	4618      	mov	r0, r3
 8005b74:	f7fb f81e 	bl	8000bb4 <VL53L5CX_WrByte>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	7dfb      	ldrb	r3, [r7, #23]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000A, 0x01);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2201      	movs	r2, #1
 8005b86:	210a      	movs	r1, #10
 8005b88:	4618      	mov	r0, r3
 8005b8a:	f7fb f813 	bl	8000bb4 <VL53L5CX_WrByte>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	461a      	mov	r2, r3
 8005b92:	7dfb      	ldrb	r3, [r7, #23]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WaitMs(&(p_dev->platform), 100);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2164      	movs	r1, #100	@ 0x64
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	f7fb f8d9 	bl	8000d54 <VL53L5CX_WaitMs>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	461a      	mov	r2, r3
 8005ba6:	7dfb      	ldrb	r3, [r7, #23]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	75fb      	strb	r3, [r7, #23]

	/* Wait for sensor booted (several ms required to get sensor ready ) */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f7fa fffd 	bl	8000bb4 <VL53L5CX_WrByte>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	461a      	mov	r2, r3
 8005bbe:	7dfb      	ldrb	r3, [r7, #23]
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l5cx_poll_for_answer(p_dev, 1, 0, 0x06, 0xff, 1);
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	9301      	str	r3, [sp, #4]
 8005bc8:	23ff      	movs	r3, #255	@ 0xff
 8005bca:	9300      	str	r3, [sp, #0]
 8005bcc:	2306      	movs	r3, #6
 8005bce:	2200      	movs	r2, #0
 8005bd0:	2101      	movs	r1, #1
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f7ff fad3 	bl	800517e <_vl53l5cx_poll_for_answer>
 8005bd8:	4603      	mov	r3, r0
 8005bda:	461a      	mov	r2, r3
 8005bdc:	7dfb      	ldrb	r3, [r7, #23]
 8005bde:	4313      	orrs	r3, r2
 8005be0:	75fb      	strb	r3, [r7, #23]
	if(status != (uint8_t)0){
 8005be2:	7dfb      	ldrb	r3, [r7, #23]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	f040 8354 	bne.w	8006292 <vl53l5cx_init+0x8c2>
 8005bea:	e003      	b.n	8005bf4 <vl53l5cx_init+0x224>
 8005bec:	0801d5a8 	.word	0x0801d5a8
 8005bf0:	0801d1dc 	.word	0x0801d1dc
		goto exit;
	}

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000E, 0x01);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	210e      	movs	r1, #14
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f7fa ffda 	bl	8000bb4 <VL53L5CX_WrByte>
 8005c00:	4603      	mov	r3, r0
 8005c02:	461a      	mov	r2, r3
 8005c04:	7dfb      	ldrb	r3, [r7, #23]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2202      	movs	r2, #2
 8005c0e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005c12:	4618      	mov	r0, r3
 8005c14:	f7fa ffce 	bl	8000bb4 <VL53L5CX_WrByte>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	7dfb      	ldrb	r3, [r7, #23]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	75fb      	strb	r3, [r7, #23]

	/* Enable FW access */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x03, 0x0D);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	220d      	movs	r2, #13
 8005c26:	2103      	movs	r1, #3
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f7fa ffc3 	bl	8000bb4 <VL53L5CX_WrByte>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	461a      	mov	r2, r3
 8005c32:	7dfb      	ldrb	r3, [r7, #23]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005c40:	4618      	mov	r0, r3
 8005c42:	f7fa ffb7 	bl	8000bb4 <VL53L5CX_WrByte>
 8005c46:	4603      	mov	r3, r0
 8005c48:	461a      	mov	r2, r3
 8005c4a:	7dfb      	ldrb	r3, [r7, #23]
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l5cx_poll_for_answer(p_dev, 1, 0, 0x21, 0x10, 0x10);
 8005c50:	2310      	movs	r3, #16
 8005c52:	9301      	str	r3, [sp, #4]
 8005c54:	2310      	movs	r3, #16
 8005c56:	9300      	str	r3, [sp, #0]
 8005c58:	2321      	movs	r3, #33	@ 0x21
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	2101      	movs	r1, #1
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f7ff fa8d 	bl	800517e <_vl53l5cx_poll_for_answer>
 8005c64:	4603      	mov	r3, r0
 8005c66:	461a      	mov	r2, r3
 8005c68:	7dfb      	ldrb	r3, [r7, #23]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005c76:	4618      	mov	r0, r3
 8005c78:	f7fa ff9c 	bl	8000bb4 <VL53L5CX_WrByte>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	461a      	mov	r2, r3
 8005c80:	7dfb      	ldrb	r3, [r7, #23]
 8005c82:	4313      	orrs	r3, r2
 8005c84:	75fb      	strb	r3, [r7, #23]

	/* Enable host access to GO1 */
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f107 0216 	add.w	r2, r7, #22
 8005c8c:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005c90:	4618      	mov	r0, r3
 8005c92:	f7fa ff5b 	bl	8000b4c <VL53L5CX_RdByte>
 8005c96:	4603      	mov	r3, r0
 8005c98:	461a      	mov	r2, r3
 8005c9a:	7dfb      	ldrb	r3, [r7, #23]
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0C, 0x01);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	210c      	movs	r1, #12
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f7fa ff84 	bl	8000bb4 <VL53L5CX_WrByte>
 8005cac:	4603      	mov	r3, r0
 8005cae:	461a      	mov	r2, r3
 8005cb0:	7dfb      	ldrb	r3, [r7, #23]
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	75fb      	strb	r3, [r7, #23]

	/* Power ON status */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f7fa ff78 	bl	8000bb4 <VL53L5CX_WrByte>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	461a      	mov	r2, r3
 8005cc8:	7dfb      	ldrb	r3, [r7, #23]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x101, 0x00);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f240 1101 	movw	r1, #257	@ 0x101
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f7fa ff6c 	bl	8000bb4 <VL53L5CX_WrByte>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	461a      	mov	r2, r3
 8005ce0:	7dfb      	ldrb	r3, [r7, #23]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x102, 0x00);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f7fa ff60 	bl	8000bb4 <VL53L5CX_WrByte>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	7dfb      	ldrb	r3, [r7, #23]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x010A, 0x01);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2201      	movs	r2, #1
 8005d02:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8005d06:	4618      	mov	r0, r3
 8005d08:	f7fa ff54 	bl	8000bb4 <VL53L5CX_WrByte>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	461a      	mov	r2, r3
 8005d10:	7dfb      	ldrb	r3, [r7, #23]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x4002, 0x01);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2201      	movs	r2, #1
 8005d1a:	f244 0102 	movw	r1, #16386	@ 0x4002
 8005d1e:	4618      	mov	r0, r3
 8005d20:	f7fa ff48 	bl	8000bb4 <VL53L5CX_WrByte>
 8005d24:	4603      	mov	r3, r0
 8005d26:	461a      	mov	r2, r3
 8005d28:	7dfb      	ldrb	r3, [r7, #23]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x4002, 0x00);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f244 0102 	movw	r1, #16386	@ 0x4002
 8005d36:	4618      	mov	r0, r3
 8005d38:	f7fa ff3c 	bl	8000bb4 <VL53L5CX_WrByte>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	461a      	mov	r2, r3
 8005d40:	7dfb      	ldrb	r3, [r7, #23]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x010A, 0x03);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2203      	movs	r2, #3
 8005d4a:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f7fa ff30 	bl	8000bb4 <VL53L5CX_WrByte>
 8005d54:	4603      	mov	r3, r0
 8005d56:	461a      	mov	r2, r3
 8005d58:	7dfb      	ldrb	r3, [r7, #23]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x103, 0x01);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2201      	movs	r2, #1
 8005d62:	f240 1103 	movw	r1, #259	@ 0x103
 8005d66:	4618      	mov	r0, r3
 8005d68:	f7fa ff24 	bl	8000bb4 <VL53L5CX_WrByte>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	461a      	mov	r2, r3
 8005d70:	7dfb      	ldrb	r3, [r7, #23]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x400F, 0x00);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	f244 010f 	movw	r1, #16399	@ 0x400f
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f7fa ff18 	bl	8000bb4 <VL53L5CX_WrByte>
 8005d84:	4603      	mov	r3, r0
 8005d86:	461a      	mov	r2, r3
 8005d88:	7dfb      	ldrb	r3, [r7, #23]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21A, 0x43);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2243      	movs	r2, #67	@ 0x43
 8005d92:	f240 211a 	movw	r1, #538	@ 0x21a
 8005d96:	4618      	mov	r0, r3
 8005d98:	f7fa ff0c 	bl	8000bb4 <VL53L5CX_WrByte>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	461a      	mov	r2, r3
 8005da0:	7dfb      	ldrb	r3, [r7, #23]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21A, 0x03);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2203      	movs	r2, #3
 8005daa:	f240 211a 	movw	r1, #538	@ 0x21a
 8005dae:	4618      	mov	r0, r3
 8005db0:	f7fa ff00 	bl	8000bb4 <VL53L5CX_WrByte>
 8005db4:	4603      	mov	r3, r0
 8005db6:	461a      	mov	r2, r3
 8005db8:	7dfb      	ldrb	r3, [r7, #23]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21A, 0x01);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	f240 211a 	movw	r1, #538	@ 0x21a
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f7fa fef4 	bl	8000bb4 <VL53L5CX_WrByte>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	461a      	mov	r2, r3
 8005dd0:	7dfb      	ldrb	r3, [r7, #23]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21A, 0x00);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	f240 211a 	movw	r1, #538	@ 0x21a
 8005dde:	4618      	mov	r0, r3
 8005de0:	f7fa fee8 	bl	8000bb4 <VL53L5CX_WrByte>
 8005de4:	4603      	mov	r3, r0
 8005de6:	461a      	mov	r2, r3
 8005de8:	7dfb      	ldrb	r3, [r7, #23]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x219, 0x00);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2200      	movs	r2, #0
 8005df2:	f240 2119 	movw	r1, #537	@ 0x219
 8005df6:	4618      	mov	r0, r3
 8005df8:	f7fa fedc 	bl	8000bb4 <VL53L5CX_WrByte>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	461a      	mov	r2, r3
 8005e00:	7dfb      	ldrb	r3, [r7, #23]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21B, 0x00);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f240 211b 	movw	r1, #539	@ 0x21b
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7fa fed0 	bl	8000bb4 <VL53L5CX_WrByte>
 8005e14:	4603      	mov	r3, r0
 8005e16:	461a      	mov	r2, r3
 8005e18:	7dfb      	ldrb	r3, [r7, #23]
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	75fb      	strb	r3, [r7, #23]

	/* Wake up MCU */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2200      	movs	r2, #0
 8005e22:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005e26:	4618      	mov	r0, r3
 8005e28:	f7fa fec4 	bl	8000bb4 <VL53L5CX_WrByte>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	461a      	mov	r2, r3
 8005e30:	7dfb      	ldrb	r3, [r7, #23]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f107 0216 	add.w	r2, r7, #22
 8005e3c:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005e40:	4618      	mov	r0, r3
 8005e42:	f7fa fe83 	bl	8000b4c <VL53L5CX_RdByte>
 8005e46:	4603      	mov	r3, r0
 8005e48:	461a      	mov	r2, r3
 8005e4a:	7dfb      	ldrb	r3, [r7, #23]
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0C, 0x00);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	210c      	movs	r1, #12
 8005e56:	4618      	mov	r0, r3
 8005e58:	f7fa feac 	bl	8000bb4 <VL53L5CX_WrByte>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	461a      	mov	r2, r3
 8005e60:	7dfb      	ldrb	r3, [r7, #23]
 8005e62:	4313      	orrs	r3, r2
 8005e64:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2201      	movs	r2, #1
 8005e6a:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f7fa fea0 	bl	8000bb4 <VL53L5CX_WrByte>
 8005e74:	4603      	mov	r3, r0
 8005e76:	461a      	mov	r2, r3
 8005e78:	7dfb      	ldrb	r3, [r7, #23]
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x20, 0x07);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2207      	movs	r2, #7
 8005e82:	2120      	movs	r1, #32
 8005e84:	4618      	mov	r0, r3
 8005e86:	f7fa fe95 	bl	8000bb4 <VL53L5CX_WrByte>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	7dfb      	ldrb	r3, [r7, #23]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x20, 0x06);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2206      	movs	r2, #6
 8005e98:	2120      	movs	r1, #32
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f7fa fe8a 	bl	8000bb4 <VL53L5CX_WrByte>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	7dfb      	ldrb	r3, [r7, #23]
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	75fb      	strb	r3, [r7, #23]

	/* Download FW into VL53L5 */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x09);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2209      	movs	r2, #9
 8005eae:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7fa fe7e 	bl	8000bb4 <VL53L5CX_WrByte>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	461a      	mov	r2, r3
 8005ebc:	7dfb      	ldrb	r3, [r7, #23]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrMulti(&(p_dev->platform),0,
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ec8:	4ae1      	ldr	r2, [pc, #900]	@ (8006250 <vl53l5cx_init+0x880>)
 8005eca:	2100      	movs	r1, #0
 8005ecc:	f7fa fe9a 	bl	8000c04 <VL53L5CX_WrMulti>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	461a      	mov	r2, r3
 8005ed4:	7dfb      	ldrb	r3, [r7, #23]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)&VL53L5CX_FIRMWARE[0],0x8000);
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x0a);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	220a      	movs	r2, #10
 8005ede:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f7fa fe66 	bl	8000bb4 <VL53L5CX_WrByte>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	461a      	mov	r2, r3
 8005eec:	7dfb      	ldrb	r3, [r7, #23]
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrMulti(&(p_dev->platform),0,
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ef8:	4ad6      	ldr	r2, [pc, #856]	@ (8006254 <vl53l5cx_init+0x884>)
 8005efa:	2100      	movs	r1, #0
 8005efc:	f7fa fe82 	bl	8000c04 <VL53L5CX_WrMulti>
 8005f00:	4603      	mov	r3, r0
 8005f02:	461a      	mov	r2, r3
 8005f04:	7dfb      	ldrb	r3, [r7, #23]
 8005f06:	4313      	orrs	r3, r2
 8005f08:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)&VL53L5CX_FIRMWARE[0x8000],0x8000);
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x0b);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	220b      	movs	r2, #11
 8005f0e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005f12:	4618      	mov	r0, r3
 8005f14:	f7fa fe4e 	bl	8000bb4 <VL53L5CX_WrByte>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	7dfb      	ldrb	r3, [r7, #23]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrMulti(&(p_dev->platform),0,
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8005f28:	4acb      	ldr	r2, [pc, #812]	@ (8006258 <vl53l5cx_init+0x888>)
 8005f2a:	2100      	movs	r1, #0
 8005f2c:	f7fa fe6a 	bl	8000c04 <VL53L5CX_WrMulti>
 8005f30:	4603      	mov	r3, r0
 8005f32:	461a      	mov	r2, r3
 8005f34:	7dfb      	ldrb	r3, [r7, #23]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)&VL53L5CX_FIRMWARE[0x10000],0x5000);
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005f42:	4618      	mov	r0, r3
 8005f44:	f7fa fe36 	bl	8000bb4 <VL53L5CX_WrByte>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	461a      	mov	r2, r3
 8005f4c:	7dfb      	ldrb	r3, [r7, #23]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	75fb      	strb	r3, [r7, #23]

	/* Check if FW correctly downloaded */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2202      	movs	r2, #2
 8005f56:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f7fa fe2a 	bl	8000bb4 <VL53L5CX_WrByte>
 8005f60:	4603      	mov	r3, r0
 8005f62:	461a      	mov	r2, r3
 8005f64:	7dfb      	ldrb	r3, [r7, #23]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x03, 0x0D);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	220d      	movs	r2, #13
 8005f6e:	2103      	movs	r1, #3
 8005f70:	4618      	mov	r0, r3
 8005f72:	f7fa fe1f 	bl	8000bb4 <VL53L5CX_WrByte>
 8005f76:	4603      	mov	r3, r0
 8005f78:	461a      	mov	r2, r3
 8005f7a:	7dfb      	ldrb	r3, [r7, #23]
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2201      	movs	r2, #1
 8005f84:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f7fa fe13 	bl	8000bb4 <VL53L5CX_WrByte>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	461a      	mov	r2, r3
 8005f92:	7dfb      	ldrb	r3, [r7, #23]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l5cx_poll_for_answer(p_dev, 1, 0, 0x21, 0x10, 0x10);
 8005f98:	2310      	movs	r3, #16
 8005f9a:	9301      	str	r3, [sp, #4]
 8005f9c:	2310      	movs	r3, #16
 8005f9e:	9300      	str	r3, [sp, #0]
 8005fa0:	2321      	movs	r3, #33	@ 0x21
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	2101      	movs	r1, #1
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f7ff f8e9 	bl	800517e <_vl53l5cx_poll_for_answer>
 8005fac:	4603      	mov	r3, r0
 8005fae:	461a      	mov	r2, r3
 8005fb0:	7dfb      	ldrb	r3, [r7, #23]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	75fb      	strb	r3, [r7, #23]
	if(status != (uint8_t)0){
 8005fb6:	7dfb      	ldrb	r3, [r7, #23]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	f040 816c 	bne.w	8006296 <vl53l5cx_init+0x8c6>
		goto exit;
	}

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f7fa fdf4 	bl	8000bb4 <VL53L5CX_WrByte>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	461a      	mov	r2, r3
 8005fd0:	7dfb      	ldrb	r3, [r7, #23]
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f107 0216 	add.w	r2, r7, #22
 8005fdc:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f7fa fdb3 	bl	8000b4c <VL53L5CX_RdByte>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	461a      	mov	r2, r3
 8005fea:	7dfb      	ldrb	r3, [r7, #23]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0C, 0x01);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	210c      	movs	r1, #12
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f7fa fddc 	bl	8000bb4 <VL53L5CX_WrByte>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	461a      	mov	r2, r3
 8006000:	7dfb      	ldrb	r3, [r7, #23]
 8006002:	4313      	orrs	r3, r2
 8006004:	75fb      	strb	r3, [r7, #23]

	/* Reset MCU and wait boot */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7FFF, 0x00);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2200      	movs	r2, #0
 800600a:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800600e:	4618      	mov	r0, r3
 8006010:	f7fa fdd0 	bl	8000bb4 <VL53L5CX_WrByte>
 8006014:	4603      	mov	r3, r0
 8006016:	461a      	mov	r2, r3
 8006018:	7dfb      	ldrb	r3, [r7, #23]
 800601a:	4313      	orrs	r3, r2
 800601c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x114, 0x00);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8006026:	4618      	mov	r0, r3
 8006028:	f7fa fdc4 	bl	8000bb4 <VL53L5CX_WrByte>
 800602c:	4603      	mov	r3, r0
 800602e:	461a      	mov	r2, r3
 8006030:	7dfb      	ldrb	r3, [r7, #23]
 8006032:	4313      	orrs	r3, r2
 8006034:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x115, 0x00);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	f240 1115 	movw	r1, #277	@ 0x115
 800603e:	4618      	mov	r0, r3
 8006040:	f7fa fdb8 	bl	8000bb4 <VL53L5CX_WrByte>
 8006044:	4603      	mov	r3, r0
 8006046:	461a      	mov	r2, r3
 8006048:	7dfb      	ldrb	r3, [r7, #23]
 800604a:	4313      	orrs	r3, r2
 800604c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x116, 0x42);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2242      	movs	r2, #66	@ 0x42
 8006052:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8006056:	4618      	mov	r0, r3
 8006058:	f7fa fdac 	bl	8000bb4 <VL53L5CX_WrByte>
 800605c:	4603      	mov	r3, r0
 800605e:	461a      	mov	r2, r3
 8006060:	7dfb      	ldrb	r3, [r7, #23]
 8006062:	4313      	orrs	r3, r2
 8006064:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x117, 0x00);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	f240 1117 	movw	r1, #279	@ 0x117
 800606e:	4618      	mov	r0, r3
 8006070:	f7fa fda0 	bl	8000bb4 <VL53L5CX_WrByte>
 8006074:	4603      	mov	r3, r0
 8006076:	461a      	mov	r2, r3
 8006078:	7dfb      	ldrb	r3, [r7, #23]
 800607a:	4313      	orrs	r3, r2
 800607c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0B, 0x00);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	210b      	movs	r1, #11
 8006084:	4618      	mov	r0, r3
 8006086:	f7fa fd95 	bl	8000bb4 <VL53L5CX_WrByte>
 800608a:	4603      	mov	r3, r0
 800608c:	461a      	mov	r2, r3
 800608e:	7dfb      	ldrb	r3, [r7, #23]
 8006090:	4313      	orrs	r3, r2
 8006092:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f107 0216 	add.w	r2, r7, #22
 800609a:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800609e:	4618      	mov	r0, r3
 80060a0:	f7fa fd54 	bl	8000b4c <VL53L5CX_RdByte>
 80060a4:	4603      	mov	r3, r0
 80060a6:	461a      	mov	r2, r3
 80060a8:	7dfb      	ldrb	r3, [r7, #23]
 80060aa:	4313      	orrs	r3, r2
 80060ac:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0C, 0x00);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2200      	movs	r2, #0
 80060b2:	210c      	movs	r1, #12
 80060b4:	4618      	mov	r0, r3
 80060b6:	f7fa fd7d 	bl	8000bb4 <VL53L5CX_WrByte>
 80060ba:	4603      	mov	r3, r0
 80060bc:	461a      	mov	r2, r3
 80060be:	7dfb      	ldrb	r3, [r7, #23]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0B, 0x01);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2201      	movs	r2, #1
 80060c8:	210b      	movs	r1, #11
 80060ca:	4618      	mov	r0, r3
 80060cc:	f7fa fd72 	bl	8000bb4 <VL53L5CX_WrByte>
 80060d0:	4603      	mov	r3, r0
 80060d2:	461a      	mov	r2, r3
 80060d4:	7dfb      	ldrb	r3, [r7, #23]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l5cx_poll_for_mcu_boot(p_dev);
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f7ff f89f 	bl	800521e <_vl53l5cx_poll_for_mcu_boot>
 80060e0:	4603      	mov	r3, r0
 80060e2:	461a      	mov	r2, r3
 80060e4:	7dfb      	ldrb	r3, [r7, #23]
 80060e6:	4313      	orrs	r3, r2
 80060e8:	75fb      	strb	r3, [r7, #23]
	if(status != (uint8_t)0){
 80060ea:	7dfb      	ldrb	r3, [r7, #23]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	f040 80d4 	bne.w	800629a <vl53l5cx_init+0x8ca>
		goto exit;
	}

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2202      	movs	r2, #2
 80060f6:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80060fa:	4618      	mov	r0, r3
 80060fc:	f7fa fd5a 	bl	8000bb4 <VL53L5CX_WrByte>
 8006100:	4603      	mov	r3, r0
 8006102:	461a      	mov	r2, r3
 8006104:	7dfb      	ldrb	r3, [r7, #23]
 8006106:	4313      	orrs	r3, r2
 8006108:	75fb      	strb	r3, [r7, #23]

	/* Get offset NVM data and store them into the offset buffer */
	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2fd8,
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	2328      	movs	r3, #40	@ 0x28
 800610e:	4a53      	ldr	r2, [pc, #332]	@ (800625c <vl53l5cx_init+0x88c>)
 8006110:	f642 71d8 	movw	r1, #12248	@ 0x2fd8
 8006114:	f7fa fd76 	bl	8000c04 <VL53L5CX_WrMulti>
 8006118:	4603      	mov	r3, r0
 800611a:	461a      	mov	r2, r3
 800611c:	7dfb      	ldrb	r3, [r7, #23]
 800611e:	4313      	orrs	r3, r2
 8006120:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)VL53L5CX_GET_NVM_CMD, sizeof(VL53L5CX_GET_NVM_CMD));
	status |= _vl53l5cx_poll_for_answer(p_dev, 4, 0,
 8006122:	2302      	movs	r3, #2
 8006124:	9301      	str	r3, [sp, #4]
 8006126:	23ff      	movs	r3, #255	@ 0xff
 8006128:	9300      	str	r3, [sp, #0]
 800612a:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 800612e:	2200      	movs	r2, #0
 8006130:	2104      	movs	r1, #4
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f7ff f823 	bl	800517e <_vl53l5cx_poll_for_answer>
 8006138:	4603      	mov	r3, r0
 800613a:	461a      	mov	r2, r3
 800613c:	7dfb      	ldrb	r3, [r7, #23]
 800613e:	4313      	orrs	r3, r2
 8006140:	75fb      	strb	r3, [r7, #23]
		VL53L5CX_UI_CMD_STATUS, 0xff, 2);
	status |= VL53L5CX_RdMulti(&(p_dev->platform), VL53L5CX_UI_CMD_START,
 8006142:	6878      	ldr	r0, [r7, #4]
		p_dev->temp_buffer, VL53L5CX_NVM_DATA_SIZE);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
	status |= VL53L5CX_RdMulti(&(p_dev->platform), VL53L5CX_UI_CMD_START,
 800614a:	f44f 73f6 	mov.w	r3, #492	@ 0x1ec
 800614e:	f642 4104 	movw	r1, #11268	@ 0x2c04
 8006152:	f7fa fd77 	bl	8000c44 <VL53L5CX_RdMulti>
 8006156:	4603      	mov	r3, r0
 8006158:	461a      	mov	r2, r3
 800615a:	7dfb      	ldrb	r3, [r7, #23]
 800615c:	4313      	orrs	r3, r2
 800615e:	75fb      	strb	r3, [r7, #23]
	(void)memcpy(p_dev->offset_data, p_dev->temp_buffer,
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f103 0010 	add.w	r0, r3, #16
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800616c:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8006170:	4619      	mov	r1, r3
 8006172:	f000 ff94 	bl	800709e <memcpy>
		VL53L5CX_OFFSET_BUFFER_SIZE);
	status |= _vl53l5cx_send_offset_data(p_dev, VL53L5CX_RESOLUTION_4X4);
 8006176:	2110      	movs	r1, #16
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f7ff f891 	bl	80052a0 <_vl53l5cx_send_offset_data>
 800617e:	4603      	mov	r3, r0
 8006180:	461a      	mov	r2, r3
 8006182:	7dfb      	ldrb	r3, [r7, #23]
 8006184:	4313      	orrs	r3, r2
 8006186:	75fb      	strb	r3, [r7, #23]

	/* Set default Xtalk shape. Send Xtalk to sensor */
	(void)memcpy(p_dev->xtalk_data, (uint8_t*)VL53L5CX_DEFAULT_XTALK,
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 800618e:	4a34      	ldr	r2, [pc, #208]	@ (8006260 <vl53l5cx_init+0x890>)
 8006190:	4618      	mov	r0, r3
 8006192:	4611      	mov	r1, r2
 8006194:	f44f 7342 	mov.w	r3, #776	@ 0x308
 8006198:	461a      	mov	r2, r3
 800619a:	f000 ff80 	bl	800709e <memcpy>
		VL53L5CX_XTALK_BUFFER_SIZE);
	status |= _vl53l5cx_send_xtalk_data(p_dev, VL53L5CX_RESOLUTION_4X4);
 800619e:	2110      	movs	r1, #16
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f7ff fa49 	bl	8005638 <_vl53l5cx_send_xtalk_data>
 80061a6:	4603      	mov	r3, r0
 80061a8:	461a      	mov	r2, r3
 80061aa:	7dfb      	ldrb	r3, [r7, #23]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	75fb      	strb	r3, [r7, #23]

	/* Send default configuration to VL53L5CX firmware */
	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2c34,
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	689a      	ldr	r2, [r3, #8]
 80061b6:	f44f 7373 	mov.w	r3, #972	@ 0x3cc
 80061ba:	f642 4134 	movw	r1, #11316	@ 0x2c34
 80061be:	f7fa fd21 	bl	8000c04 <VL53L5CX_WrMulti>
 80061c2:	4603      	mov	r3, r0
 80061c4:	461a      	mov	r2, r3
 80061c6:	7dfb      	ldrb	r3, [r7, #23]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	75fb      	strb	r3, [r7, #23]
		p_dev->default_configuration,
		sizeof(VL53L5CX_DEFAULT_CONFIGURATION));
	status |= _vl53l5cx_poll_for_answer(p_dev, 4, 1,
 80061cc:	2303      	movs	r3, #3
 80061ce:	9301      	str	r3, [sp, #4]
 80061d0:	23ff      	movs	r3, #255	@ 0xff
 80061d2:	9300      	str	r3, [sp, #0]
 80061d4:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 80061d8:	2201      	movs	r2, #1
 80061da:	2104      	movs	r1, #4
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f7fe ffce 	bl	800517e <_vl53l5cx_poll_for_answer>
 80061e2:	4603      	mov	r3, r0
 80061e4:	461a      	mov	r2, r3
 80061e6:	7dfb      	ldrb	r3, [r7, #23]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	75fb      	strb	r3, [r7, #23]
		VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

	status |= vl53l5cx_dci_write_data(p_dev, (uint8_t*)&pipe_ctrl,
 80061ec:	f107 0110 	add.w	r1, r7, #16
 80061f0:	2304      	movs	r3, #4
 80061f2:	f64d 3280 	movw	r2, #56192	@ 0xdb80
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f000 fd20 	bl	8006c3c <vl53l5cx_dci_write_data>
 80061fc:	4603      	mov	r3, r0
 80061fe:	461a      	mov	r2, r3
 8006200:	7dfb      	ldrb	r3, [r7, #23]
 8006202:	4313      	orrs	r3, r2
 8006204:	75fb      	strb	r3, [r7, #23]
	status |= vl53l5cx_dci_replace_data(p_dev, p_dev->temp_buffer,
		VL53L5CX_DCI_FW_NB_TARGET, 16,
	(uint8_t*)&tmp, 1, 0x0C);
#endif

	status |= vl53l5cx_dci_write_data(p_dev, (uint8_t*)&single_range,
 8006206:	f107 010c 	add.w	r1, r7, #12
 800620a:	2304      	movs	r3, #4
 800620c:	f64d 1264 	movw	r2, #55652	@ 0xd964
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f000 fd13 	bl	8006c3c <vl53l5cx_dci_write_data>
 8006216:	4603      	mov	r3, r0
 8006218:	461a      	mov	r2, r3
 800621a:	7dfb      	ldrb	r3, [r7, #23]
 800621c:	4313      	orrs	r3, r2
 800621e:	75fb      	strb	r3, [r7, #23]
			VL53L5CX_DCI_SINGLE_RANGE,
			(uint16_t)sizeof(single_range));

	tmp = (uint8_t)1;
 8006220:	2301      	movs	r3, #1
 8006222:	75bb      	strb	r3, [r7, #22]
	status |= vl53l5cx_dci_replace_data(p_dev, p_dev->temp_buffer,
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
 800622a:	2326      	movs	r3, #38	@ 0x26
 800622c:	9302      	str	r3, [sp, #8]
 800622e:	2301      	movs	r3, #1
 8006230:	9301      	str	r3, [sp, #4]
 8006232:	f107 0316 	add.w	r3, r7, #22
 8006236:	9300      	str	r3, [sp, #0]
 8006238:	2328      	movs	r3, #40	@ 0x28
 800623a:	f24e 1208 	movw	r2, #57608	@ 0xe108
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f000 fd9a 	bl	8006d78 <vl53l5cx_dci_replace_data>
 8006244:	4603      	mov	r3, r0
 8006246:	461a      	mov	r2, r3
 8006248:	7dfb      	ldrb	r3, [r7, #23]
 800624a:	4313      	orrs	r3, r2
 800624c:	e00a      	b.n	8006264 <vl53l5cx_init+0x894>
 800624e:	bf00      	nop
 8006250:	080081dc 	.word	0x080081dc
 8006254:	080101dc 	.word	0x080101dc
 8006258:	080181dc 	.word	0x080181dc
 800625c:	0801d8b0 	.word	0x0801d8b0
 8006260:	0801d5a8 	.word	0x0801d5a8
 8006264:	75fb      	strb	r3, [r7, #23]
			VL53L5CX_GLARE_FILTER, 40, (uint8_t*)&tmp, 1, 0x26);
	status |= vl53l5cx_dci_replace_data(p_dev, p_dev->temp_buffer,
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
 800626c:	2325      	movs	r3, #37	@ 0x25
 800626e:	9302      	str	r3, [sp, #8]
 8006270:	2301      	movs	r3, #1
 8006272:	9301      	str	r3, [sp, #4]
 8006274:	f107 0316 	add.w	r3, r7, #22
 8006278:	9300      	str	r3, [sp, #0]
 800627a:	2328      	movs	r3, #40	@ 0x28
 800627c:	f24e 1208 	movw	r2, #57608	@ 0xe108
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f000 fd79 	bl	8006d78 <vl53l5cx_dci_replace_data>
 8006286:	4603      	mov	r3, r0
 8006288:	461a      	mov	r2, r3
 800628a:	7dfb      	ldrb	r3, [r7, #23]
 800628c:	4313      	orrs	r3, r2
 800628e:	75fb      	strb	r3, [r7, #23]
 8006290:	e004      	b.n	800629c <vl53l5cx_init+0x8cc>
		goto exit;
 8006292:	bf00      	nop
 8006294:	e002      	b.n	800629c <vl53l5cx_init+0x8cc>
		goto exit;
 8006296:	bf00      	nop
 8006298:	e000      	b.n	800629c <vl53l5cx_init+0x8cc>
		goto exit;
 800629a:	bf00      	nop
			VL53L5CX_GLARE_FILTER, 40, (uint8_t*)&tmp, 1, 0x25);

exit:
	return status;
 800629c:	7dfb      	ldrb	r3, [r7, #23]
}
 800629e:	4618      	mov	r0, r3
 80062a0:	3718      	adds	r7, #24
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}
 80062a6:	bf00      	nop

080062a8 <vl53l5cx_set_i2c_address>:

uint8_t vl53l5cx_set_i2c_address(
		VL53L5CX_Configuration		*p_dev,
		uint16_t		        i2c_address)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	460b      	mov	r3, r1
 80062b2:	807b      	strh	r3, [r7, #2]
	uint8_t status = VL53L5CX_STATUS_OK;
 80062b4:	2300      	movs	r3, #0
 80062b6:	73fb      	strb	r3, [r7, #15]

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2200      	movs	r2, #0
 80062bc:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80062c0:	4618      	mov	r0, r3
 80062c2:	f7fa fc77 	bl	8000bb4 <VL53L5CX_WrByte>
 80062c6:	4603      	mov	r3, r0
 80062c8:	461a      	mov	r2, r3
 80062ca:	7bfb      	ldrb	r3, [r7, #15]
 80062cc:	4313      	orrs	r3, r2
 80062ce:	73fb      	strb	r3, [r7, #15]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x4, (uint8_t)(i2c_address >> 1));
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	887b      	ldrh	r3, [r7, #2]
 80062d4:	085b      	lsrs	r3, r3, #1
 80062d6:	b29b      	uxth	r3, r3
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	461a      	mov	r2, r3
 80062dc:	2104      	movs	r1, #4
 80062de:	f7fa fc69 	bl	8000bb4 <VL53L5CX_WrByte>
 80062e2:	4603      	mov	r3, r0
 80062e4:	461a      	mov	r2, r3
 80062e6:	7bfb      	ldrb	r3, [r7, #15]
 80062e8:	4313      	orrs	r3, r2
 80062ea:	73fb      	strb	r3, [r7, #15]
	p_dev->platform.address = i2c_address;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	887a      	ldrh	r2, [r7, #2]
 80062f0:	801a      	strh	r2, [r3, #0]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2202      	movs	r2, #2
 80062f6:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80062fa:	4618      	mov	r0, r3
 80062fc:	f7fa fc5a 	bl	8000bb4 <VL53L5CX_WrByte>
 8006300:	4603      	mov	r3, r0
 8006302:	461a      	mov	r2, r3
 8006304:	7bfb      	ldrb	r3, [r7, #15]
 8006306:	4313      	orrs	r3, r2
 8006308:	73fb      	strb	r3, [r7, #15]

	return status;
 800630a:	7bfb      	ldrb	r3, [r7, #15]
}
 800630c:	4618      	mov	r0, r3
 800630e:	3710      	adds	r7, #16
 8006310:	46bd      	mov	sp, r7
 8006312:	bd80      	pop	{r7, pc}

08006314 <vl53l5cx_start_ranging>:
	return status;
}

uint8_t vl53l5cx_start_ranging(
		VL53L5CX_Configuration		*p_dev)
{
 8006314:	b5b0      	push	{r4, r5, r7, lr}
 8006316:	b09c      	sub	sp, #112	@ 0x70
 8006318:	af02      	add	r7, sp, #8
 800631a:	6078      	str	r0, [r7, #4]
	uint8_t resolution, status = VL53L5CX_STATUS_OK;
 800631c:	2300      	movs	r3, #0
 800631e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	uint16_t tmp;
	uint32_t i;
	uint32_t header_config[2] = {0, 0};
 8006322:	2300      	movs	r3, #0
 8006324:	653b      	str	r3, [r7, #80]	@ 0x50
 8006326:	2300      	movs	r3, #0
 8006328:	657b      	str	r3, [r7, #84]	@ 0x54

	union Block_header *bh_ptr;
	uint8_t cmd[] = {0x00, 0x03, 0x00, 0x00};
 800632a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800632e:	64fb      	str	r3, [r7, #76]	@ 0x4c

	status |= vl53l5cx_get_resolution(p_dev, &resolution);
 8006330:	f107 035b 	add.w	r3, r7, #91	@ 0x5b
 8006334:	4619      	mov	r1, r3
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f000 fbd0 	bl	8006adc <vl53l5cx_get_resolution>
 800633c:	4603      	mov	r3, r0
 800633e:	461a      	mov	r2, r3
 8006340:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006344:	4313      	orrs	r3, r2
 8006346:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	p_dev->data_read_size = 0;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2200      	movs	r2, #0
 800634e:	605a      	str	r2, [r3, #4]
	p_dev->streamcount = 255;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	22ff      	movs	r2, #255	@ 0xff
 8006354:	709a      	strb	r2, [r3, #2]

	/* Enable mandatory output (meta and common data) */
	uint32_t output_bh_enable[] = {
 8006356:	4baa      	ldr	r3, [pc, #680]	@ (8006600 <vl53l5cx_start_ranging+0x2ec>)
 8006358:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800635c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800635e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		0x00000000U,
		0x00000000U,
		0xC0000000U};

	/* Send addresses of possible output */
	uint32_t output[] ={VL53L5CX_START_BH,
 8006362:	4ba8      	ldr	r3, [pc, #672]	@ (8006604 <vl53l5cx_start_ranging+0x2f0>)
 8006364:	f107 040c 	add.w	r4, r7, #12
 8006368:	461d      	mov	r5, r3
 800636a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800636c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800636e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006370:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006372:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8006376:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		VL53L5CX_TARGET_STATUS_BH,
		VL53L5CX_MOTION_DETECT_BH};

	/* Enable selected outputs in the 'platform.h' file */
#ifndef VL53L5CX_DISABLE_AMBIENT_PER_SPAD
	output_bh_enable[0] += (uint32_t)8;
 800637a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800637c:	3308      	adds	r3, #8
 800637e:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_NB_SPADS_ENABLED
	output_bh_enable[0] += (uint32_t)16;
 8006380:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006382:	3310      	adds	r3, #16
 8006384:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_NB_TARGET_DETECTED
	output_bh_enable[0] += (uint32_t)32;
 8006386:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006388:	3320      	adds	r3, #32
 800638a:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_SIGNAL_PER_SPAD
	output_bh_enable[0] += (uint32_t)64;
 800638c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800638e:	3340      	adds	r3, #64	@ 0x40
 8006390:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_RANGE_SIGMA_MM
	output_bh_enable[0] += (uint32_t)128;
 8006392:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006394:	3380      	adds	r3, #128	@ 0x80
 8006396:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_DISTANCE_MM
	output_bh_enable[0] += (uint32_t)256;
 8006398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800639a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800639e:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_REFLECTANCE_PERCENT
	output_bh_enable[0] += (uint32_t)512;
 80063a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063a2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80063a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_TARGET_STATUS
	output_bh_enable[0] += (uint32_t)1024;
 80063a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80063ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_MOTION_INDICATOR
	output_bh_enable[0] += (uint32_t)2048;
 80063b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

	/* Update data size */
	for (i = 0; i < (uint32_t)(sizeof(output)/sizeof(uint32_t)); i++)
 80063b8:	2300      	movs	r3, #0
 80063ba:	663b      	str	r3, [r7, #96]	@ 0x60
 80063bc:	e073      	b.n	80064a6 <vl53l5cx_start_ranging+0x192>
	{
		if ((output[i] == (uint8_t)0) 
 80063be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80063c0:	009b      	lsls	r3, r3, #2
 80063c2:	3368      	adds	r3, #104	@ 0x68
 80063c4:	443b      	add	r3, r7
 80063c6:	f853 3c5c 	ldr.w	r3, [r3, #-92]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d067      	beq.n	800649e <vl53l5cx_start_ranging+0x18a>
                    || ((output_bh_enable[i/(uint32_t)32]
 80063ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80063d0:	095b      	lsrs	r3, r3, #5
 80063d2:	009b      	lsls	r3, r3, #2
 80063d4:	3368      	adds	r3, #104	@ 0x68
 80063d6:	443b      	add	r3, r7
 80063d8:	f853 2c2c 	ldr.w	r2, [r3, #-44]
                         &((uint32_t)1 << (i%(uint32_t)32))) == (uint32_t)0))
 80063dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80063de:	f003 031f 	and.w	r3, r3, #31
 80063e2:	fa22 f303 	lsr.w	r3, r2, r3
 80063e6:	f003 0301 	and.w	r3, r3, #1
                    || ((output_bh_enable[i/(uint32_t)32]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d057      	beq.n	800649e <vl53l5cx_start_ranging+0x18a>
		{
			continue;
		}

		bh_ptr = (union Block_header *)&(output[i]);
 80063ee:	f107 020c 	add.w	r2, r7, #12
 80063f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80063f4:	009b      	lsls	r3, r3, #2
 80063f6:	4413      	add	r3, r2
 80063f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
		if (((uint8_t)bh_ptr->type >= (uint8_t)0x1) 
 80063fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063fc:	781b      	ldrb	r3, [r3, #0]
 80063fe:	f003 030f 	and.w	r3, r3, #15
 8006402:	b2db      	uxtb	r3, r3
 8006404:	2b00      	cmp	r3, #0
 8006406:	d03a      	beq.n	800647e <vl53l5cx_start_ranging+0x16a>
                    && ((uint8_t)bh_ptr->type < (uint8_t)0x0d))
 8006408:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800640a:	781b      	ldrb	r3, [r3, #0]
 800640c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8006410:	b2db      	uxtb	r3, r3
 8006412:	2b0c      	cmp	r3, #12
 8006414:	d833      	bhi.n	800647e <vl53l5cx_start_ranging+0x16a>
		{
			if ((bh_ptr->idx >= (uint16_t)0x54d0) 
 8006416:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006418:	885b      	ldrh	r3, [r3, #2]
 800641a:	f245 42cf 	movw	r2, #21711	@ 0x54cf
 800641e:	4293      	cmp	r3, r2
 8006420:	d910      	bls.n	8006444 <vl53l5cx_start_ranging+0x130>
                            && (bh_ptr->idx < (uint16_t)(0x54d0 + 960)))
 8006422:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006424:	885b      	ldrh	r3, [r3, #2]
 8006426:	f645 028f 	movw	r2, #22671	@ 0x588f
 800642a:	4293      	cmp	r3, r2
 800642c:	d80a      	bhi.n	8006444 <vl53l5cx_start_ranging+0x130>
			{
				bh_ptr->size = resolution;
 800642e:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8006432:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006436:	b299      	uxth	r1, r3
 8006438:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800643a:	8813      	ldrh	r3, [r2, #0]
 800643c:	f361 130f 	bfi	r3, r1, #4, #12
 8006440:	8013      	strh	r3, [r2, #0]
 8006442:	e009      	b.n	8006458 <vl53l5cx_start_ranging+0x144>
			}
			else
			{
				bh_ptr->size = (uint16_t)((uint16_t)resolution
 8006444:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8006448:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800644c:	b299      	uxth	r1, r3
 800644e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006450:	8813      	ldrh	r3, [r2, #0]
 8006452:	f361 130f 	bfi	r3, r1, #4, #12
 8006456:	8013      	strh	r3, [r2, #0]
                                  * (uint16_t)VL53L5CX_NB_TARGET_PER_ZONE);
			}
			p_dev->data_read_size += bh_ptr->type * bh_ptr->size;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800645e:	7812      	ldrb	r2, [r2, #0]
 8006460:	f3c2 0203 	ubfx	r2, r2, #0, #4
 8006464:	b2d2      	uxtb	r2, r2
 8006466:	4611      	mov	r1, r2
 8006468:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800646a:	8812      	ldrh	r2, [r2, #0]
 800646c:	f3c2 120b 	ubfx	r2, r2, #4, #12
 8006470:	b292      	uxth	r2, r2
 8006472:	fb01 f202 	mul.w	r2, r1, r2
 8006476:	441a      	add	r2, r3
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	605a      	str	r2, [r3, #4]
 800647c:	e009      	b.n	8006492 <vl53l5cx_start_ranging+0x17e>
		}
		else
		{
			p_dev->data_read_size += bh_ptr->size;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006484:	8812      	ldrh	r2, [r2, #0]
 8006486:	f3c2 120b 	ubfx	r2, r2, #4, #12
 800648a:	b292      	uxth	r2, r2
 800648c:	441a      	add	r2, r3
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	605a      	str	r2, [r3, #4]
		}
		p_dev->data_read_size += (uint32_t)4;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	1d1a      	adds	r2, r3, #4
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	605a      	str	r2, [r3, #4]
 800649c:	e000      	b.n	80064a0 <vl53l5cx_start_ranging+0x18c>
			continue;
 800649e:	bf00      	nop
	for (i = 0; i < (uint32_t)(sizeof(output)/sizeof(uint32_t)); i++)
 80064a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80064a2:	3301      	adds	r3, #1
 80064a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80064a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80064a8:	2b0b      	cmp	r3, #11
 80064aa:	d988      	bls.n	80063be <vl53l5cx_start_ranging+0xaa>
	}
	p_dev->data_read_size += (uint32_t)24;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	f103 0218 	add.w	r2, r3, #24
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	605a      	str	r2, [r3, #4]

	status |= vl53l5cx_dci_write_data(p_dev,
 80064b8:	f107 010c 	add.w	r1, r7, #12
 80064bc:	2330      	movs	r3, #48	@ 0x30
 80064be:	f64d 1280 	movw	r2, #55680	@ 0xd980
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 fbba 	bl	8006c3c <vl53l5cx_dci_write_data>
 80064c8:	4603      	mov	r3, r0
 80064ca:	461a      	mov	r2, r3
 80064cc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80064d0:	4313      	orrs	r3, r2
 80064d2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint8_t*)&(output), VL53L5CX_DCI_OUTPUT_LIST,
			(uint16_t)sizeof(output));

	header_config[0] = p_dev->data_read_size;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	653b      	str	r3, [r7, #80]	@ 0x50
	header_config[1] = i + (uint32_t)1;
 80064dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80064de:	3301      	adds	r3, #1
 80064e0:	657b      	str	r3, [r7, #84]	@ 0x54

	status |= vl53l5cx_dci_write_data(p_dev,
 80064e2:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 80064e6:	2308      	movs	r3, #8
 80064e8:	f64d 1268 	movw	r2, #55656	@ 0xd968
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f000 fba5 	bl	8006c3c <vl53l5cx_dci_write_data>
 80064f2:	4603      	mov	r3, r0
 80064f4:	461a      	mov	r2, r3
 80064f6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80064fa:	4313      	orrs	r3, r2
 80064fc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint8_t*)&(header_config), VL53L5CX_DCI_OUTPUT_CONFIG,
			(uint16_t)sizeof(header_config));

	status |= vl53l5cx_dci_write_data(p_dev,
 8006500:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8006504:	2310      	movs	r3, #16
 8006506:	f64d 1270 	movw	r2, #55664	@ 0xd970
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f000 fb96 	bl	8006c3c <vl53l5cx_dci_write_data>
 8006510:	4603      	mov	r3, r0
 8006512:	461a      	mov	r2, r3
 8006514:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006518:	4313      	orrs	r3, r2
 800651a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint8_t*)&(output_bh_enable), VL53L5CX_DCI_OUTPUT_ENABLES,
			(uint16_t)sizeof(output_bh_enable));

	/* Start xshut bypass (interrupt mode) */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8006526:	4618      	mov	r0, r3
 8006528:	f7fa fb44 	bl	8000bb4 <VL53L5CX_WrByte>
 800652c:	4603      	mov	r3, r0
 800652e:	461a      	mov	r2, r3
 8006530:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006534:	4313      	orrs	r3, r2
 8006536:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x09, 0x05);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2205      	movs	r2, #5
 800653e:	2109      	movs	r1, #9
 8006540:	4618      	mov	r0, r3
 8006542:	f7fa fb37 	bl	8000bb4 <VL53L5CX_WrByte>
 8006546:	4603      	mov	r3, r0
 8006548:	461a      	mov	r2, r3
 800654a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800654e:	4313      	orrs	r3, r2
 8006550:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2202      	movs	r2, #2
 8006558:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800655c:	4618      	mov	r0, r3
 800655e:	f7fa fb29 	bl	8000bb4 <VL53L5CX_WrByte>
 8006562:	4603      	mov	r3, r0
 8006564:	461a      	mov	r2, r3
 8006566:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800656a:	4313      	orrs	r3, r2
 800656c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

	/* Start ranging session */
	status |= VL53L5CX_WrMulti(&(p_dev->platform), VL53L5CX_UI_CMD_END -
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8006576:	2304      	movs	r3, #4
 8006578:	f642 71fc 	movw	r1, #12284	@ 0x2ffc
 800657c:	f7fa fb42 	bl	8000c04 <VL53L5CX_WrMulti>
 8006580:	4603      	mov	r3, r0
 8006582:	461a      	mov	r2, r3
 8006584:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006588:	4313      	orrs	r3, r2
 800658a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint16_t)(4 - 1), (uint8_t*)cmd, sizeof(cmd));
	status |= _vl53l5cx_poll_for_answer(p_dev, 4, 1,
 800658e:	2303      	movs	r3, #3
 8006590:	9301      	str	r3, [sp, #4]
 8006592:	23ff      	movs	r3, #255	@ 0xff
 8006594:	9300      	str	r3, [sp, #0]
 8006596:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 800659a:	2201      	movs	r2, #1
 800659c:	2104      	movs	r1, #4
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f7fe fded 	bl	800517e <_vl53l5cx_poll_for_answer>
 80065a4:	4603      	mov	r3, r0
 80065a6:	461a      	mov	r2, r3
 80065a8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80065ac:	4313      	orrs	r3, r2
 80065ae:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

	/* Read ui range data content and compare if data size is the correct one */
	status |= vl53l5cx_dci_read_data(p_dev,
			(uint8_t*)p_dev->temp_buffer, 0x5440, 12);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
	status |= vl53l5cx_dci_read_data(p_dev,
 80065b8:	230c      	movs	r3, #12
 80065ba:	f245 4240 	movw	r2, #21568	@ 0x5440
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f000 fab2 	bl	8006b28 <vl53l5cx_dci_read_data>
 80065c4:	4603      	mov	r3, r0
 80065c6:	461a      	mov	r2, r3
 80065c8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80065cc:	4313      	orrs	r3, r2
 80065ce:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	(void)memcpy(&tmp, &(p_dev->temp_buffer[0x8]), sizeof(tmp));
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f503 63a1 	add.w	r3, r3, #1288	@ 0x508
 80065d8:	881b      	ldrh	r3, [r3, #0]
 80065da:	b29b      	uxth	r3, r3
 80065dc:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
	if(tmp != p_dev->data_read_size)
 80065e0:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80065e4:	461a      	mov	r2, r3
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	429a      	cmp	r2, r3
 80065ec:	d002      	beq.n	80065f4 <vl53l5cx_start_ranging+0x2e0>
	{
		status |= VL53L5CX_STATUS_ERROR;
 80065ee:	23ff      	movs	r3, #255	@ 0xff
 80065f0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	}

	return status;
 80065f4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3768      	adds	r7, #104	@ 0x68
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bdb0      	pop	{r4, r5, r7, pc}
 8006600:	08008148 	.word	0x08008148
 8006604:	08008158 	.word	0x08008158

08006608 <vl53l5cx_check_data_ready>:
}

uint8_t vl53l5cx_check_data_ready(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*p_isReady)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 8006612:	2300      	movs	r3, #0
 8006614:	73fb      	strb	r3, [r7, #15]

	status |= VL53L5CX_RdMulti(&(p_dev->platform), 0x0, p_dev->temp_buffer, 4);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
 800661e:	2304      	movs	r3, #4
 8006620:	2100      	movs	r1, #0
 8006622:	f7fa fb0f 	bl	8000c44 <VL53L5CX_RdMulti>
 8006626:	4603      	mov	r3, r0
 8006628:	461a      	mov	r2, r3
 800662a:	7bfb      	ldrb	r3, [r7, #15]
 800662c:	4313      	orrs	r3, r2
 800662e:	73fb      	strb	r3, [r7, #15]

	if((p_dev->temp_buffer[0] != p_dev->streamcount)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	789b      	ldrb	r3, [r3, #2]
 800663a:	429a      	cmp	r2, r3
 800663c:	d020      	beq.n	8006680 <vl53l5cx_check_data_ready+0x78>
			&& (p_dev->temp_buffer[0] != (uint8_t)255)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f893 3500 	ldrb.w	r3, [r3, #1280]	@ 0x500
 8006644:	2bff      	cmp	r3, #255	@ 0xff
 8006646:	d01b      	beq.n	8006680 <vl53l5cx_check_data_ready+0x78>
			&& (p_dev->temp_buffer[1] == (uint8_t)0x5)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f893 3501 	ldrb.w	r3, [r3, #1281]	@ 0x501
 800664e:	2b05      	cmp	r3, #5
 8006650:	d116      	bne.n	8006680 <vl53l5cx_check_data_ready+0x78>
			&& ((p_dev->temp_buffer[2] & (uint8_t)0x5) == (uint8_t)0x5)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f893 3502 	ldrb.w	r3, [r3, #1282]	@ 0x502
 8006658:	f003 0305 	and.w	r3, r3, #5
 800665c:	2b05      	cmp	r3, #5
 800665e:	d10f      	bne.n	8006680 <vl53l5cx_check_data_ready+0x78>
			&& ((p_dev->temp_buffer[3] & (uint8_t)0x10) ==(uint8_t)0x10)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f893 3503 	ldrb.w	r3, [r3, #1283]	@ 0x503
 8006666:	f003 0310 	and.w	r3, r3, #16
 800666a:	2b00      	cmp	r3, #0
 800666c:	d008      	beq.n	8006680 <vl53l5cx_check_data_ready+0x78>
			)
	{
		*p_isReady = (uint8_t)1;
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	2201      	movs	r2, #1
 8006672:	701a      	strb	r2, [r3, #0]
		 p_dev->streamcount = p_dev->temp_buffer[0];
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	709a      	strb	r2, [r3, #2]
 800667e:	e00e      	b.n	800669e <vl53l5cx_check_data_ready+0x96>
	}
	else
	{
        if ((p_dev->temp_buffer[3] & (uint8_t)0x80) != (uint8_t)0)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f893 3503 	ldrb.w	r3, [r3, #1283]	@ 0x503
 8006686:	b25b      	sxtb	r3, r3
 8006688:	2b00      	cmp	r3, #0
 800668a:	da05      	bge.n	8006698 <vl53l5cx_check_data_ready+0x90>
        {
        	status |= p_dev->temp_buffer[2];	/* Return GO2 error status */
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f893 2502 	ldrb.w	r2, [r3, #1282]	@ 0x502
 8006692:	7bfb      	ldrb	r3, [r7, #15]
 8006694:	4313      	orrs	r3, r2
 8006696:	73fb      	strb	r3, [r7, #15]
        }

		*p_isReady = 0;
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	2200      	movs	r2, #0
 800669c:	701a      	strb	r2, [r3, #0]
	}

	return status;
 800669e:	7bfb      	ldrb	r3, [r7, #15]
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3710      	adds	r7, #16
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}

080066a8 <vl53l5cx_get_ranging_data>:

uint8_t vl53l5cx_get_ranging_data(
		VL53L5CX_Configuration		*p_dev,
		VL53L5CX_ResultsData		*p_results)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b088      	sub	sp, #32
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
 80066b0:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 80066b2:	2300      	movs	r3, #0
 80066b4:	77fb      	strb	r3, [r7, #31]
	union Block_header *bh_ptr;
	uint16_t header_id, footer_id;
	uint32_t i, j, msize;

	status |= VL53L5CX_RdMulti(&(p_dev->platform), 0x0,
 80066b6:	6878      	ldr	r0, [r7, #4]
			p_dev->temp_buffer, p_dev->data_read_size);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
	status |= VL53L5CX_RdMulti(&(p_dev->platform), 0x0,
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	2100      	movs	r1, #0
 80066c4:	f7fa fabe 	bl	8000c44 <VL53L5CX_RdMulti>
 80066c8:	4603      	mov	r3, r0
 80066ca:	461a      	mov	r2, r3
 80066cc:	7ffb      	ldrb	r3, [r7, #31]
 80066ce:	4313      	orrs	r3, r2
 80066d0:	77fb      	strb	r3, [r7, #31]
	p_dev->streamcount = p_dev->temp_buffer[0];
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	709a      	strb	r2, [r3, #2]
	VL53L5CX_SwapBuffer(p_dev->temp_buffer, (uint16_t)p_dev->data_read_size);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	4619      	mov	r1, r3
 80066ea:	4610      	mov	r0, r2
 80066ec:	f7fa fafc 	bl	8000ce8 <VL53L5CX_SwapBuffer>

	/* Start conversion at position 16 to avoid headers */
	for (i = (uint32_t)16; i 
 80066f0:	2310      	movs	r3, #16
 80066f2:	61bb      	str	r3, [r7, #24]
 80066f4:	e10e      	b.n	8006914 <vl53l5cx_get_ranging_data+0x26c>
             < (uint32_t)p_dev->data_read_size; i+=(uint32_t)4)
	{
		bh_ptr = (union Block_header *)&(p_dev->temp_buffer[i]);
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066fc:	687a      	ldr	r2, [r7, #4]
 80066fe:	4413      	add	r3, r2
 8006700:	60bb      	str	r3, [r7, #8]
		if ((bh_ptr->type > (uint32_t)0x1) 
 8006702:	68bb      	ldr	r3, [r7, #8]
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800670a:	b2db      	uxtb	r3, r3
 800670c:	2b01      	cmp	r3, #1
 800670e:	d915      	bls.n	800673c <vl53l5cx_get_ranging_data+0x94>
                    && (bh_ptr->type < (uint32_t)0xd))
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8006718:	b2db      	uxtb	r3, r3
 800671a:	2b0c      	cmp	r3, #12
 800671c:	d80e      	bhi.n	800673c <vl53l5cx_get_ranging_data+0x94>
		{
			msize = bh_ptr->type * bh_ptr->size;
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8006726:	b2db      	uxtb	r3, r3
 8006728:	461a      	mov	r2, r3
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	881b      	ldrh	r3, [r3, #0]
 800672e:	f3c3 130b 	ubfx	r3, r3, #4, #12
 8006732:	b29b      	uxth	r3, r3
 8006734:	fb02 f303 	mul.w	r3, r2, r3
 8006738:	613b      	str	r3, [r7, #16]
 800673a:	e005      	b.n	8006748 <vl53l5cx_get_ranging_data+0xa0>
		}
		else
		{
			msize = bh_ptr->size;
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	881b      	ldrh	r3, [r3, #0]
 8006740:	f3c3 130b 	ubfx	r3, r3, #4, #12
 8006744:	b29b      	uxth	r3, r3
 8006746:	613b      	str	r3, [r7, #16]
		}

		switch(bh_ptr->idx){
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	885b      	ldrh	r3, [r3, #2]
 800674c:	f24e 0284 	movw	r2, #57476	@ 0xe084
 8006750:	4293      	cmp	r3, r2
 8006752:	f000 80bb 	beq.w	80068cc <vl53l5cx_get_ranging_data+0x224>
 8006756:	f24e 0284 	movw	r2, #57476	@ 0xe084
 800675a:	4293      	cmp	r3, r2
 800675c:	f300 80d2 	bgt.w	8006904 <vl53l5cx_get_ranging_data+0x25c>
 8006760:	f24e 0244 	movw	r2, #57412	@ 0xe044
 8006764:	4293      	cmp	r3, r2
 8006766:	f000 80a3 	beq.w	80068b0 <vl53l5cx_get_ranging_data+0x208>
 800676a:	f24e 0244 	movw	r2, #57412	@ 0xe044
 800676e:	4293      	cmp	r3, r2
 8006770:	f300 80c8 	bgt.w	8006904 <vl53l5cx_get_ranging_data+0x25c>
 8006774:	f64d 7244 	movw	r2, #57156	@ 0xdf44
 8006778:	4293      	cmp	r3, r2
 800677a:	f000 808b 	beq.w	8006894 <vl53l5cx_get_ranging_data+0x1ec>
 800677e:	f64d 7244 	movw	r2, #57156	@ 0xdf44
 8006782:	4293      	cmp	r3, r2
 8006784:	f300 80be 	bgt.w	8006904 <vl53l5cx_get_ranging_data+0x25c>
 8006788:	f64d 62c4 	movw	r2, #57028	@ 0xdec4
 800678c:	4293      	cmp	r3, r2
 800678e:	d073      	beq.n	8006878 <vl53l5cx_get_ranging_data+0x1d0>
 8006790:	f64d 62c4 	movw	r2, #57028	@ 0xdec4
 8006794:	4293      	cmp	r3, r2
 8006796:	f300 80b5 	bgt.w	8006904 <vl53l5cx_get_ranging_data+0x25c>
 800679a:	f64d 32c4 	movw	r2, #56260	@ 0xdbc4
 800679e:	4293      	cmp	r3, r2
 80067a0:	d05c      	beq.n	800685c <vl53l5cx_get_ranging_data+0x1b4>
 80067a2:	f64d 32c4 	movw	r2, #56260	@ 0xdbc4
 80067a6:	4293      	cmp	r3, r2
 80067a8:	f300 80ac 	bgt.w	8006904 <vl53l5cx_get_ranging_data+0x25c>
 80067ac:	f64d 3284 	movw	r2, #56196	@ 0xdb84
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d045      	beq.n	8006840 <vl53l5cx_get_ranging_data+0x198>
 80067b4:	f64d 3284 	movw	r2, #56196	@ 0xdb84
 80067b8:	4293      	cmp	r3, r2
 80067ba:	f300 80a3 	bgt.w	8006904 <vl53l5cx_get_ranging_data+0x25c>
 80067be:	f64d 0258 	movw	r2, #55384	@ 0xd858
 80067c2:	4293      	cmp	r3, r2
 80067c4:	f000 8090 	beq.w	80068e8 <vl53l5cx_get_ranging_data+0x240>
 80067c8:	f64d 0258 	movw	r2, #55384	@ 0xd858
 80067cc:	4293      	cmp	r3, r2
 80067ce:	f300 8099 	bgt.w	8006904 <vl53l5cx_get_ranging_data+0x25c>
 80067d2:	f245 52d0 	movw	r2, #21968	@ 0x55d0
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d024      	beq.n	8006824 <vl53l5cx_get_ranging_data+0x17c>
 80067da:	f245 52d0 	movw	r2, #21968	@ 0x55d0
 80067de:	4293      	cmp	r3, r2
 80067e0:	f300 8090 	bgt.w	8006904 <vl53l5cx_get_ranging_data+0x25c>
 80067e4:	f245 42b4 	movw	r2, #21684	@ 0x54b4
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d004      	beq.n	80067f6 <vl53l5cx_get_ranging_data+0x14e>
 80067ec:	f245 42d0 	movw	r2, #21712	@ 0x54d0
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d00a      	beq.n	800680a <vl53l5cx_get_ranging_data+0x162>
				(void)memcpy(&p_results->motion_indicator,
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
				break;
#endif
			default:
				break;
 80067f4:	e086      	b.n	8006904 <vl53l5cx_get_ranging_data+0x25c>
						(int8_t)p_dev->temp_buffer[i + (uint32_t)12];
 80067f6:	69bb      	ldr	r3, [r7, #24]
 80067f8:	330c      	adds	r3, #12
 80067fa:	687a      	ldr	r2, [r7, #4]
 80067fc:	4413      	add	r3, r2
 80067fe:	f893 3500 	ldrb.w	r3, [r3, #1280]	@ 0x500
 8006802:	b25a      	sxtb	r2, r3
				p_results->silicon_temp_degc =
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	701a      	strb	r2, [r3, #0]
				break;
 8006808:	e07d      	b.n	8006906 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->ambient_per_spad,
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	1d18      	adds	r0, r3, #4
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 800680e:	69bb      	ldr	r3, [r7, #24]
 8006810:	3304      	adds	r3, #4
 8006812:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006816:	687a      	ldr	r2, [r7, #4]
 8006818:	4413      	add	r3, r2
				(void)memcpy(p_results->ambient_per_spad,
 800681a:	693a      	ldr	r2, [r7, #16]
 800681c:	4619      	mov	r1, r3
 800681e:	f000 fc3e 	bl	800709e <memcpy>
				break;
 8006822:	e070      	b.n	8006906 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->nb_spads_enabled,
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 800682a:	69bb      	ldr	r3, [r7, #24]
 800682c:	3304      	adds	r3, #4
 800682e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	4413      	add	r3, r2
				(void)memcpy(p_results->nb_spads_enabled,
 8006836:	693a      	ldr	r2, [r7, #16]
 8006838:	4619      	mov	r1, r3
 800683a:	f000 fc30 	bl	800709e <memcpy>
				break;
 800683e:	e062      	b.n	8006906 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->nb_target_detected,
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	f503 7082 	add.w	r0, r3, #260	@ 0x104
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8006846:	69bb      	ldr	r3, [r7, #24]
 8006848:	3304      	adds	r3, #4
 800684a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	4413      	add	r3, r2
				(void)memcpy(p_results->nb_target_detected,
 8006852:	693a      	ldr	r2, [r7, #16]
 8006854:	4619      	mov	r1, r3
 8006856:	f000 fc22 	bl	800709e <memcpy>
				break;
 800685a:	e054      	b.n	8006906 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->signal_per_spad,
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	f503 7011 	add.w	r0, r3, #580	@ 0x244
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8006862:	69bb      	ldr	r3, [r7, #24]
 8006864:	3304      	adds	r3, #4
 8006866:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800686a:	687a      	ldr	r2, [r7, #4]
 800686c:	4413      	add	r3, r2
				(void)memcpy(p_results->signal_per_spad,
 800686e:	693a      	ldr	r2, [r7, #16]
 8006870:	4619      	mov	r1, r3
 8006872:	f000 fc14 	bl	800709e <memcpy>
				break;
 8006876:	e046      	b.n	8006906 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->range_sigma_mm,
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	f503 7051 	add.w	r0, r3, #836	@ 0x344
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 800687e:	69bb      	ldr	r3, [r7, #24]
 8006880:	3304      	adds	r3, #4
 8006882:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006886:	687a      	ldr	r2, [r7, #4]
 8006888:	4413      	add	r3, r2
				(void)memcpy(p_results->range_sigma_mm,
 800688a:	693a      	ldr	r2, [r7, #16]
 800688c:	4619      	mov	r1, r3
 800688e:	f000 fc06 	bl	800709e <memcpy>
				break;
 8006892:	e038      	b.n	8006906 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->distance_mm,
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	f503 7071 	add.w	r0, r3, #964	@ 0x3c4
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 800689a:	69bb      	ldr	r3, [r7, #24]
 800689c:	3304      	adds	r3, #4
 800689e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	4413      	add	r3, r2
				(void)memcpy(p_results->distance_mm,
 80068a6:	693a      	ldr	r2, [r7, #16]
 80068a8:	4619      	mov	r1, r3
 80068aa:	f000 fbf8 	bl	800709e <memcpy>
				break;
 80068ae:	e02a      	b.n	8006906 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->reflectance,
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	f203 4044 	addw	r0, r3, #1092	@ 0x444
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 80068b6:	69bb      	ldr	r3, [r7, #24]
 80068b8:	3304      	adds	r3, #4
 80068ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068be:	687a      	ldr	r2, [r7, #4]
 80068c0:	4413      	add	r3, r2
				(void)memcpy(p_results->reflectance,
 80068c2:	693a      	ldr	r2, [r7, #16]
 80068c4:	4619      	mov	r1, r3
 80068c6:	f000 fbea 	bl	800709e <memcpy>
				break;
 80068ca:	e01c      	b.n	8006906 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->target_status,
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	f203 4084 	addw	r0, r3, #1156	@ 0x484
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 80068d2:	69bb      	ldr	r3, [r7, #24]
 80068d4:	3304      	adds	r3, #4
 80068d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068da:	687a      	ldr	r2, [r7, #4]
 80068dc:	4413      	add	r3, r2
				(void)memcpy(p_results->target_status,
 80068de:	693a      	ldr	r2, [r7, #16]
 80068e0:	4619      	mov	r1, r3
 80068e2:	f000 fbdc 	bl	800709e <memcpy>
				break;
 80068e6:	e00e      	b.n	8006906 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(&p_results->motion_indicator,
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	f203 40c4 	addw	r0, r3, #1220	@ 0x4c4
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	3304      	adds	r3, #4
 80068f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068f6:	687a      	ldr	r2, [r7, #4]
 80068f8:	4413      	add	r3, r2
				(void)memcpy(&p_results->motion_indicator,
 80068fa:	693a      	ldr	r2, [r7, #16]
 80068fc:	4619      	mov	r1, r3
 80068fe:	f000 fbce 	bl	800709e <memcpy>
				break;
 8006902:	e000      	b.n	8006906 <vl53l5cx_get_ranging_data+0x25e>
				break;
 8006904:	bf00      	nop
		}
		i += msize;
 8006906:	69ba      	ldr	r2, [r7, #24]
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	4413      	add	r3, r2
 800690c:	61bb      	str	r3, [r7, #24]
             < (uint32_t)p_dev->data_read_size; i+=(uint32_t)4)
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	3304      	adds	r3, #4
 8006912:	61bb      	str	r3, [r7, #24]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	69ba      	ldr	r2, [r7, #24]
 800691a:	429a      	cmp	r2, r3
 800691c:	f4ff aeeb 	bcc.w	80066f6 <vl53l5cx_get_ranging_data+0x4e>

#ifndef VL53L5CX_USE_RAW_FORMAT

	/* Convert data into their real format */
#ifndef VL53L5CX_DISABLE_AMBIENT_PER_SPAD
	for(i = 0; i < (uint32_t)VL53L5CX_RESOLUTION_8X8; i++)
 8006920:	2300      	movs	r3, #0
 8006922:	61bb      	str	r3, [r7, #24]
 8006924:	e00d      	b.n	8006942 <vl53l5cx_get_ranging_data+0x29a>
	{
		p_results->ambient_per_spad[i] /= (uint32_t)2048;
 8006926:	683a      	ldr	r2, [r7, #0]
 8006928:	69bb      	ldr	r3, [r7, #24]
 800692a:	009b      	lsls	r3, r3, #2
 800692c:	4413      	add	r3, r2
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	0ada      	lsrs	r2, r3, #11
 8006932:	6839      	ldr	r1, [r7, #0]
 8006934:	69bb      	ldr	r3, [r7, #24]
 8006936:	009b      	lsls	r3, r3, #2
 8006938:	440b      	add	r3, r1
 800693a:	605a      	str	r2, [r3, #4]
	for(i = 0; i < (uint32_t)VL53L5CX_RESOLUTION_8X8; i++)
 800693c:	69bb      	ldr	r3, [r7, #24]
 800693e:	3301      	adds	r3, #1
 8006940:	61bb      	str	r3, [r7, #24]
 8006942:	69bb      	ldr	r3, [r7, #24]
 8006944:	2b3f      	cmp	r3, #63	@ 0x3f
 8006946:	d9ee      	bls.n	8006926 <vl53l5cx_get_ranging_data+0x27e>
	}
#endif

	for(i = 0; i < (uint32_t)(VL53L5CX_RESOLUTION_8X8
 8006948:	2300      	movs	r3, #0
 800694a:	61bb      	str	r3, [r7, #24]
 800694c:	e056      	b.n	80069fc <vl53l5cx_get_ranging_data+0x354>
			*VL53L5CX_NB_TARGET_PER_ZONE); i++)
	{
#ifndef VL53L5CX_DISABLE_DISTANCE_MM
		p_results->distance_mm[i] /= 4;
 800694e:	683a      	ldr	r2, [r7, #0]
 8006950:	69bb      	ldr	r3, [r7, #24]
 8006952:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8006956:	005b      	lsls	r3, r3, #1
 8006958:	4413      	add	r3, r2
 800695a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800695e:	2b00      	cmp	r3, #0
 8006960:	da00      	bge.n	8006964 <vl53l5cx_get_ranging_data+0x2bc>
 8006962:	3303      	adds	r3, #3
 8006964:	109b      	asrs	r3, r3, #2
 8006966:	b219      	sxth	r1, r3
 8006968:	683a      	ldr	r2, [r7, #0]
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8006970:	005b      	lsls	r3, r3, #1
 8006972:	4413      	add	r3, r2
 8006974:	460a      	mov	r2, r1
 8006976:	809a      	strh	r2, [r3, #4]
		if(p_results->distance_mm[i] < 0)
 8006978:	683a      	ldr	r2, [r7, #0]
 800697a:	69bb      	ldr	r3, [r7, #24]
 800697c:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8006980:	005b      	lsls	r3, r3, #1
 8006982:	4413      	add	r3, r2
 8006984:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006988:	2b00      	cmp	r3, #0
 800698a:	da07      	bge.n	800699c <vl53l5cx_get_ranging_data+0x2f4>
		{
			p_results->distance_mm[i] = 0;
 800698c:	683a      	ldr	r2, [r7, #0]
 800698e:	69bb      	ldr	r3, [r7, #24]
 8006990:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8006994:	005b      	lsls	r3, r3, #1
 8006996:	4413      	add	r3, r2
 8006998:	2200      	movs	r2, #0
 800699a:	809a      	strh	r2, [r3, #4]
		}
#endif
#ifndef VL53L5CX_DISABLE_REFLECTANCE_PERCENT
		p_results->reflectance[i] /= (uint8_t)2;
 800699c:	683a      	ldr	r2, [r7, #0]
 800699e:	69bb      	ldr	r3, [r7, #24]
 80069a0:	4413      	add	r3, r2
 80069a2:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	085b      	lsrs	r3, r3, #1
 80069aa:	b2d9      	uxtb	r1, r3
 80069ac:	683a      	ldr	r2, [r7, #0]
 80069ae:	69bb      	ldr	r3, [r7, #24]
 80069b0:	4413      	add	r3, r2
 80069b2:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 80069b6:	460a      	mov	r2, r1
 80069b8:	701a      	strb	r2, [r3, #0]
#endif
#ifndef VL53L5CX_DISABLE_RANGE_SIGMA_MM
		p_results->range_sigma_mm[i] /= (uint16_t)128;
 80069ba:	683a      	ldr	r2, [r7, #0]
 80069bc:	69bb      	ldr	r3, [r7, #24]
 80069be:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 80069c2:	005b      	lsls	r3, r3, #1
 80069c4:	4413      	add	r3, r2
 80069c6:	889b      	ldrh	r3, [r3, #4]
 80069c8:	09db      	lsrs	r3, r3, #7
 80069ca:	b299      	uxth	r1, r3
 80069cc:	683a      	ldr	r2, [r7, #0]
 80069ce:	69bb      	ldr	r3, [r7, #24]
 80069d0:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 80069d4:	005b      	lsls	r3, r3, #1
 80069d6:	4413      	add	r3, r2
 80069d8:	460a      	mov	r2, r1
 80069da:	809a      	strh	r2, [r3, #4]
#endif
#ifndef VL53L5CX_DISABLE_SIGNAL_PER_SPAD
		p_results->signal_per_spad[i] /= (uint32_t)2048;
 80069dc:	683a      	ldr	r2, [r7, #0]
 80069de:	69bb      	ldr	r3, [r7, #24]
 80069e0:	3390      	adds	r3, #144	@ 0x90
 80069e2:	009b      	lsls	r3, r3, #2
 80069e4:	4413      	add	r3, r2
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	0ada      	lsrs	r2, r3, #11
 80069ea:	6839      	ldr	r1, [r7, #0]
 80069ec:	69bb      	ldr	r3, [r7, #24]
 80069ee:	3390      	adds	r3, #144	@ 0x90
 80069f0:	009b      	lsls	r3, r3, #2
 80069f2:	440b      	add	r3, r1
 80069f4:	605a      	str	r2, [r3, #4]
			*VL53L5CX_NB_TARGET_PER_ZONE); i++)
 80069f6:	69bb      	ldr	r3, [r7, #24]
 80069f8:	3301      	adds	r3, #1
 80069fa:	61bb      	str	r3, [r7, #24]
	for(i = 0; i < (uint32_t)(VL53L5CX_RESOLUTION_8X8
 80069fc:	69bb      	ldr	r3, [r7, #24]
 80069fe:	2b3f      	cmp	r3, #63	@ 0x3f
 8006a00:	d9a5      	bls.n	800694e <vl53l5cx_get_ranging_data+0x2a6>
#endif
	}

	/* Set target status to 255 if no target is detected for this zone */
#ifndef VL53L5CX_DISABLE_NB_TARGET_DETECTED
	for(i = 0; i < (uint32_t)VL53L5CX_RESOLUTION_8X8; i++)
 8006a02:	2300      	movs	r3, #0
 8006a04:	61bb      	str	r3, [r7, #24]
 8006a06:	e01b      	b.n	8006a40 <vl53l5cx_get_ranging_data+0x398>
	{
		if(p_results->nb_target_detected[i] == (uint8_t)0){
 8006a08:	683a      	ldr	r2, [r7, #0]
 8006a0a:	69bb      	ldr	r3, [r7, #24]
 8006a0c:	4413      	add	r3, r2
 8006a0e:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8006a12:	781b      	ldrb	r3, [r3, #0]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d110      	bne.n	8006a3a <vl53l5cx_get_ranging_data+0x392>
			for(j = 0; j < (uint32_t)
 8006a18:	2300      	movs	r3, #0
 8006a1a:	617b      	str	r3, [r7, #20]
 8006a1c:	e00a      	b.n	8006a34 <vl53l5cx_get_ranging_data+0x38c>
				VL53L5CX_NB_TARGET_PER_ZONE; j++)
			{
#ifndef VL53L5CX_DISABLE_TARGET_STATUS
				p_results->target_status
				[((uint32_t)VL53L5CX_NB_TARGET_PER_ZONE
					*(uint32_t)i) + j]=(uint8_t)255;
 8006a1e:	69ba      	ldr	r2, [r7, #24]
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	4413      	add	r3, r2
 8006a24:	683a      	ldr	r2, [r7, #0]
 8006a26:	4413      	add	r3, r2
 8006a28:	22ff      	movs	r2, #255	@ 0xff
 8006a2a:	f883 2484 	strb.w	r2, [r3, #1156]	@ 0x484
				VL53L5CX_NB_TARGET_PER_ZONE; j++)
 8006a2e:	697b      	ldr	r3, [r7, #20]
 8006a30:	3301      	adds	r3, #1
 8006a32:	617b      	str	r3, [r7, #20]
			for(j = 0; j < (uint32_t)
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d0f1      	beq.n	8006a1e <vl53l5cx_get_ranging_data+0x376>
	for(i = 0; i < (uint32_t)VL53L5CX_RESOLUTION_8X8; i++)
 8006a3a:	69bb      	ldr	r3, [r7, #24]
 8006a3c:	3301      	adds	r3, #1
 8006a3e:	61bb      	str	r3, [r7, #24]
 8006a40:	69bb      	ldr	r3, [r7, #24]
 8006a42:	2b3f      	cmp	r3, #63	@ 0x3f
 8006a44:	d9e0      	bls.n	8006a08 <vl53l5cx_get_ranging_data+0x360>
		}
	}
#endif

#ifndef VL53L5CX_DISABLE_MOTION_INDICATOR
	for(i = 0; i < (uint32_t)32; i++)
 8006a46:	2300      	movs	r3, #0
 8006a48:	61bb      	str	r3, [r7, #24]
 8006a4a:	e014      	b.n	8006a76 <vl53l5cx_get_ranging_data+0x3ce>
	{
		p_results->motion_indicator.motion[i] /= (uint32_t)65535;
 8006a4c:	683a      	ldr	r2, [r7, #0]
 8006a4e:	69bb      	ldr	r3, [r7, #24]
 8006a50:	f503 7399 	add.w	r3, r3, #306	@ 0x132
 8006a54:	009b      	lsls	r3, r3, #2
 8006a56:	4413      	add	r3, r2
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	4a1f      	ldr	r2, [pc, #124]	@ (8006ad8 <vl53l5cx_get_ranging_data+0x430>)
 8006a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a60:	0bda      	lsrs	r2, r3, #15
 8006a62:	6839      	ldr	r1, [r7, #0]
 8006a64:	69bb      	ldr	r3, [r7, #24]
 8006a66:	f503 7399 	add.w	r3, r3, #306	@ 0x132
 8006a6a:	009b      	lsls	r3, r3, #2
 8006a6c:	440b      	add	r3, r1
 8006a6e:	609a      	str	r2, [r3, #8]
	for(i = 0; i < (uint32_t)32; i++)
 8006a70:	69bb      	ldr	r3, [r7, #24]
 8006a72:	3301      	adds	r3, #1
 8006a74:	61bb      	str	r3, [r7, #24]
 8006a76:	69bb      	ldr	r3, [r7, #24]
 8006a78:	2b1f      	cmp	r3, #31
 8006a7a:	d9e7      	bls.n	8006a4c <vl53l5cx_get_ranging_data+0x3a4>

#endif

	/* Check if footer id and header id are matching. This allows to detect
	 * corrupted frames */
	header_id = ((uint16_t)(p_dev->temp_buffer[0x8])<<8) & 0xFF00U;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	f893 3508 	ldrb.w	r3, [r3, #1288]	@ 0x508
 8006a82:	021b      	lsls	r3, r3, #8
 8006a84:	81fb      	strh	r3, [r7, #14]
	header_id |= ((uint16_t)(p_dev->temp_buffer[0x9])) & 0x00FFU;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f893 3509 	ldrb.w	r3, [r3, #1289]	@ 0x509
 8006a8c:	461a      	mov	r2, r3
 8006a8e:	89fb      	ldrh	r3, [r7, #14]
 8006a90:	4313      	orrs	r3, r2
 8006a92:	81fb      	strh	r3, [r7, #14]

	footer_id = ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	685b      	ldr	r3, [r3, #4]
		- (uint32_t)4]) << 8) & 0xFF00U;
 8006a98:	3b04      	subs	r3, #4
	footer_id = ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8006a9a:	687a      	ldr	r2, [r7, #4]
 8006a9c:	4413      	add	r3, r2
 8006a9e:	f893 3500 	ldrb.w	r3, [r3, #1280]	@ 0x500
 8006aa2:	021b      	lsls	r3, r3, #8
 8006aa4:	81bb      	strh	r3, [r7, #12]
	footer_id |= ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	685b      	ldr	r3, [r3, #4]
		- (uint32_t)3])) & 0xFFU;
 8006aaa:	3b03      	subs	r3, #3
	footer_id |= ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8006aac:	687a      	ldr	r2, [r7, #4]
 8006aae:	4413      	add	r3, r2
 8006ab0:	f893 3500 	ldrb.w	r3, [r3, #1280]	@ 0x500
 8006ab4:	461a      	mov	r2, r3
 8006ab6:	89bb      	ldrh	r3, [r7, #12]
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	81bb      	strh	r3, [r7, #12]

	if(header_id != footer_id)
 8006abc:	89fa      	ldrh	r2, [r7, #14]
 8006abe:	89bb      	ldrh	r3, [r7, #12]
 8006ac0:	429a      	cmp	r2, r3
 8006ac2:	d003      	beq.n	8006acc <vl53l5cx_get_ranging_data+0x424>
	{
		status |= VL53L5CX_STATUS_CORRUPTED_FRAME;
 8006ac4:	7ffb      	ldrb	r3, [r7, #31]
 8006ac6:	f043 0302 	orr.w	r3, r3, #2
 8006aca:	77fb      	strb	r3, [r7, #31]
	}

	return status;
 8006acc:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3720      	adds	r7, #32
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	80008001 	.word	0x80008001

08006adc <vl53l5cx_get_resolution>:

uint8_t vl53l5cx_get_resolution(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*p_resolution)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b084      	sub	sp, #16
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
 8006ae4:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	73fb      	strb	r3, [r7, #15]

	status |= vl53l5cx_dci_read_data(p_dev, p_dev->temp_buffer,
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
 8006af0:	2308      	movs	r3, #8
 8006af2:	f245 4250 	movw	r2, #21584	@ 0x5450
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 f816 	bl	8006b28 <vl53l5cx_dci_read_data>
 8006afc:	4603      	mov	r3, r0
 8006afe:	461a      	mov	r2, r3
 8006b00:	7bfb      	ldrb	r3, [r7, #15]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	73fb      	strb	r3, [r7, #15]
			VL53L5CX_DCI_ZONE_CONFIG, 8);
	*p_resolution = p_dev->temp_buffer[0x00]*p_dev->temp_buffer[0x01];
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f893 3501 	ldrb.w	r3, [r3, #1281]	@ 0x501
 8006b12:	fb12 f303 	smulbb	r3, r2, r3
 8006b16:	b2da      	uxtb	r2, r3
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	701a      	strb	r2, [r3, #0]

	return status;
 8006b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	3710      	adds	r7, #16
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}
	...

08006b28 <vl53l5cx_dci_read_data>:
uint8_t vl53l5cx_dci_read_data(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*data,
		uint32_t			index,
		uint16_t			data_size)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b08c      	sub	sp, #48	@ 0x30
 8006b2c:	af02      	add	r7, sp, #8
 8006b2e:	60f8      	str	r0, [r7, #12]
 8006b30:	60b9      	str	r1, [r7, #8]
 8006b32:	607a      	str	r2, [r7, #4]
 8006b34:	807b      	strh	r3, [r7, #2]
	int16_t i;
	uint8_t status = VL53L5CX_STATUS_OK;
 8006b36:	2300      	movs	r3, #0
 8006b38:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        uint32_t rd_size = (uint32_t) data_size + (uint32_t)12;
 8006b3c:	887b      	ldrh	r3, [r7, #2]
 8006b3e:	330c      	adds	r3, #12
 8006b40:	623b      	str	r3, [r7, #32]
	uint8_t cmd[] = {0x00, 0x00, 0x00, 0x00,
 8006b42:	4a3d      	ldr	r2, [pc, #244]	@ (8006c38 <vl53l5cx_dci_read_data+0x110>)
 8006b44:	f107 0314 	add.w	r3, r7, #20
 8006b48:	ca07      	ldmia	r2, {r0, r1, r2}
 8006b4a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			0x00, 0x00, 0x00, 0x0f,
			0x00, 0x02, 0x00, 0x08};

	/* Check if tmp buffer is large enough */
	if((data_size + (uint16_t)12)>(uint16_t)VL53L5CX_TEMPORARY_BUFFER_SIZE)
 8006b4e:	887b      	ldrh	r3, [r7, #2]
 8006b50:	f5b3 6fb4 	cmp.w	r3, #1440	@ 0x5a0
 8006b54:	d903      	bls.n	8006b5e <vl53l5cx_dci_read_data+0x36>
	{
		status |= VL53L5CX_STATUS_ERROR;
 8006b56:	23ff      	movs	r3, #255	@ 0xff
 8006b58:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8006b5c:	e065      	b.n	8006c2a <vl53l5cx_dci_read_data+0x102>
	}
	else
	{
		cmd[0] = (uint8_t)(index >> 8);	
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	0a1b      	lsrs	r3, r3, #8
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	753b      	strb	r3, [r7, #20]
		cmd[1] = (uint8_t)(index & (uint32_t)0xff);			
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	757b      	strb	r3, [r7, #21]
		cmd[2] = (uint8_t)((data_size & (uint16_t)0xff0) >> 4);
 8006b6c:	887b      	ldrh	r3, [r7, #2]
 8006b6e:	111b      	asrs	r3, r3, #4
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	75bb      	strb	r3, [r7, #22]
		cmd[3] = (uint8_t)((data_size & (uint16_t)0xf) << 4);
 8006b74:	887b      	ldrh	r3, [r7, #2]
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	011b      	lsls	r3, r3, #4
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	75fb      	strb	r3, [r7, #23]

	/* Request data reading from FW */
		status |= VL53L5CX_WrMulti(&(p_dev->platform),
 8006b7e:	68f8      	ldr	r0, [r7, #12]
 8006b80:	f107 0214 	add.w	r2, r7, #20
 8006b84:	230c      	movs	r3, #12
 8006b86:	f642 71f4 	movw	r1, #12276	@ 0x2ff4
 8006b8a:	f7fa f83b 	bl	8000c04 <VL53L5CX_WrMulti>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	461a      	mov	r2, r3
 8006b92:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006b96:	4313      	orrs	r3, r2
 8006b98:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
			(VL53L5CX_UI_CMD_END-(uint16_t)11),cmd, sizeof(cmd));
		status |= _vl53l5cx_poll_for_answer(p_dev, 4, 1,
 8006b9c:	2303      	movs	r3, #3
 8006b9e:	9301      	str	r3, [sp, #4]
 8006ba0:	23ff      	movs	r3, #255	@ 0xff
 8006ba2:	9300      	str	r3, [sp, #0]
 8006ba4:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8006ba8:	2201      	movs	r2, #1
 8006baa:	2104      	movs	r1, #4
 8006bac:	68f8      	ldr	r0, [r7, #12]
 8006bae:	f7fe fae6 	bl	800517e <_vl53l5cx_poll_for_answer>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
			VL53L5CX_UI_CMD_STATUS,
			0xff, 0x03);

	/* Read new data sent (4 bytes header + data_size + 8 bytes footer) */
		status |= VL53L5CX_RdMulti(&(p_dev->platform), VL53L5CX_UI_CMD_START,
 8006bc0:	68f8      	ldr	r0, [r7, #12]
			p_dev->temp_buffer, rd_size);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
		status |= VL53L5CX_RdMulti(&(p_dev->platform), VL53L5CX_UI_CMD_START,
 8006bc8:	6a3b      	ldr	r3, [r7, #32]
 8006bca:	f642 4104 	movw	r1, #11268	@ 0x2c04
 8006bce:	f7fa f839 	bl	8000c44 <VL53L5CX_RdMulti>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	461a      	mov	r2, r3
 8006bd6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
		VL53L5CX_SwapBuffer(p_dev->temp_buffer, data_size + (uint16_t)12);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
 8006be6:	887b      	ldrh	r3, [r7, #2]
 8006be8:	330c      	adds	r3, #12
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	4619      	mov	r1, r3
 8006bee:	4610      	mov	r0, r2
 8006bf0:	f7fa f87a 	bl	8000ce8 <VL53L5CX_SwapBuffer>

	/* Copy data from FW into input structure (-4 bytes to remove header) */
		for(i = 0 ; i < (int16_t)data_size;i++){
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006bf8:	e011      	b.n	8006c1e <vl53l5cx_dci_read_data+0xf6>
			data[i] = p_dev->temp_buffer[i + 4];
 8006bfa:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8006bfe:	1d1a      	adds	r2, r3, #4
 8006c00:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8006c04:	68b9      	ldr	r1, [r7, #8]
 8006c06:	440b      	add	r3, r1
 8006c08:	68f9      	ldr	r1, [r7, #12]
 8006c0a:	440a      	add	r2, r1
 8006c0c:	f892 2500 	ldrb.w	r2, [r2, #1280]	@ 0x500
 8006c10:	701a      	strb	r2, [r3, #0]
		for(i = 0 ; i < (int16_t)data_size;i++){
 8006c12:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8006c16:	b29b      	uxth	r3, r3
 8006c18:	3301      	adds	r3, #1
 8006c1a:	b29b      	uxth	r3, r3
 8006c1c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006c1e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006c22:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 8006c26:	429a      	cmp	r2, r3
 8006c28:	dbe7      	blt.n	8006bfa <vl53l5cx_dci_read_data+0xd2>
		}
	}

	return status;
 8006c2a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3728      	adds	r7, #40	@ 0x28
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}
 8006c36:	bf00      	nop
 8006c38:	08008188 	.word	0x08008188

08006c3c <vl53l5cx_dci_write_data>:
uint8_t vl53l5cx_dci_write_data(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*data,
		uint32_t			index,
		uint16_t			data_size)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b08c      	sub	sp, #48	@ 0x30
 8006c40:	af02      	add	r7, sp, #8
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	60b9      	str	r1, [r7, #8]
 8006c46:	607a      	str	r2, [r7, #4]
 8006c48:	807b      	strh	r3, [r7, #2]
	uint8_t status = VL53L5CX_STATUS_OK;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	int16_t i;

	uint8_t headers[] = {0x00, 0x00, 0x00, 0x00};
 8006c50:	2300      	movs	r3, #0
 8006c52:	61fb      	str	r3, [r7, #28]
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0f, 0x05, 0x01,
 8006c54:	2300      	movs	r3, #0
 8006c56:	753b      	strb	r3, [r7, #20]
 8006c58:	2300      	movs	r3, #0
 8006c5a:	757b      	strb	r3, [r7, #21]
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	75bb      	strb	r3, [r7, #22]
 8006c60:	230f      	movs	r3, #15
 8006c62:	75fb      	strb	r3, [r7, #23]
 8006c64:	2305      	movs	r3, #5
 8006c66:	763b      	strb	r3, [r7, #24]
 8006c68:	2301      	movs	r3, #1
 8006c6a:	767b      	strb	r3, [r7, #25]
			(uint8_t)((data_size + (uint16_t)8) >> 8), 
 8006c6c:	887b      	ldrh	r3, [r7, #2]
 8006c6e:	3308      	adds	r3, #8
 8006c70:	121b      	asrs	r3, r3, #8
 8006c72:	b2db      	uxtb	r3, r3
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0f, 0x05, 0x01,
 8006c74:	76bb      	strb	r3, [r7, #26]
			(uint8_t)((data_size + (uint16_t)8) & (uint8_t)0xFF)};
 8006c76:	887b      	ldrh	r3, [r7, #2]
 8006c78:	b2db      	uxtb	r3, r3
 8006c7a:	3308      	adds	r3, #8
 8006c7c:	b2db      	uxtb	r3, r3
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0f, 0x05, 0x01,
 8006c7e:	76fb      	strb	r3, [r7, #27]

	uint16_t address = (uint16_t)VL53L5CX_UI_CMD_END - 
 8006c80:	887b      	ldrh	r3, [r7, #2]
 8006c82:	f5c3 533f 	rsb	r3, r3, #12224	@ 0x2fc0
 8006c86:	3334      	adds	r3, #52	@ 0x34
 8006c88:	847b      	strh	r3, [r7, #34]	@ 0x22
		(data_size + (uint16_t)12) + (uint16_t)1;

	/* Check if cmd buffer is large enough */
	if((data_size + (uint16_t)12) 
 8006c8a:	887b      	ldrh	r3, [r7, #2]
 8006c8c:	f5b3 6fb4 	cmp.w	r3, #1440	@ 0x5a0
 8006c90:	d903      	bls.n	8006c9a <vl53l5cx_dci_write_data+0x5e>
           > (uint16_t)VL53L5CX_TEMPORARY_BUFFER_SIZE)
	{
		status |= VL53L5CX_STATUS_ERROR;
 8006c92:	23ff      	movs	r3, #255	@ 0xff
 8006c94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006c98:	e068      	b.n	8006d6c <vl53l5cx_dci_write_data+0x130>
	}
	else
	{
		headers[0] = (uint8_t)(index >> 8);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	0a1b      	lsrs	r3, r3, #8
 8006c9e:	b2db      	uxtb	r3, r3
 8006ca0:	773b      	strb	r3, [r7, #28]
		headers[1] = (uint8_t)(index & (uint32_t)0xff);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	b2db      	uxtb	r3, r3
 8006ca6:	777b      	strb	r3, [r7, #29]
		headers[2] = (uint8_t)(((data_size & (uint16_t)0xff0) >> 4));
 8006ca8:	887b      	ldrh	r3, [r7, #2]
 8006caa:	111b      	asrs	r3, r3, #4
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	77bb      	strb	r3, [r7, #30]
		headers[3] = (uint8_t)((data_size & (uint16_t)0xf) << 4);
 8006cb0:	887b      	ldrh	r3, [r7, #2]
 8006cb2:	b2db      	uxtb	r3, r3
 8006cb4:	011b      	lsls	r3, r3, #4
 8006cb6:	b2db      	uxtb	r3, r3
 8006cb8:	77fb      	strb	r3, [r7, #31]

	/* Copy data from structure to FW format (+4 bytes to add header) */
		VL53L5CX_SwapBuffer(data, data_size);
 8006cba:	887b      	ldrh	r3, [r7, #2]
 8006cbc:	4619      	mov	r1, r3
 8006cbe:	68b8      	ldr	r0, [r7, #8]
 8006cc0:	f7fa f812 	bl	8000ce8 <VL53L5CX_SwapBuffer>
		for(i = (int16_t)data_size - (int16_t)1 ; i >= 0; i--)
 8006cc4:	887b      	ldrh	r3, [r7, #2]
 8006cc6:	3b01      	subs	r3, #1
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006ccc:	e012      	b.n	8006cf4 <vl53l5cx_dci_write_data+0xb8>
		{
			p_dev->temp_buffer[i + 4] = data[i];
 8006cce:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8006cd2:	68ba      	ldr	r2, [r7, #8]
 8006cd4:	441a      	add	r2, r3
 8006cd6:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8006cda:	3304      	adds	r3, #4
 8006cdc:	7811      	ldrb	r1, [r2, #0]
 8006cde:	68fa      	ldr	r2, [r7, #12]
 8006ce0:	4413      	add	r3, r2
 8006ce2:	460a      	mov	r2, r1
 8006ce4:	f883 2500 	strb.w	r2, [r3, #1280]	@ 0x500
		for(i = (int16_t)data_size - (int16_t)1 ; i >= 0; i--)
 8006ce8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	3b01      	subs	r3, #1
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006cf4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	dae8      	bge.n	8006cce <vl53l5cx_dci_write_data+0x92>
		}

	/* Add headers and footer */
		(void)memcpy(&p_dev->temp_buffer[0], headers, sizeof(headers));
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d02:	69fa      	ldr	r2, [r7, #28]
 8006d04:	601a      	str	r2, [r3, #0]
		(void)memcpy(&p_dev->temp_buffer[data_size + (uint16_t)4],
 8006d06:	887b      	ldrh	r3, [r7, #2]
 8006d08:	3304      	adds	r3, #4
 8006d0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d0e:	68fa      	ldr	r2, [r7, #12]
 8006d10:	4413      	add	r3, r2
 8006d12:	461a      	mov	r2, r3
 8006d14:	f107 0314 	add.w	r3, r7, #20
 8006d18:	cb03      	ldmia	r3!, {r0, r1}
 8006d1a:	6010      	str	r0, [r2, #0]
 8006d1c:	6051      	str	r1, [r2, #4]
			footer, sizeof(footer));

	/* Send data to FW */
		status |= VL53L5CX_WrMulti(&(p_dev->platform),address,
 8006d1e:	68f8      	ldr	r0, [r7, #12]
			p_dev->temp_buffer,
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
			(uint32_t)((uint32_t)data_size + (uint32_t)12));
 8006d26:	887b      	ldrh	r3, [r7, #2]
		status |= VL53L5CX_WrMulti(&(p_dev->platform),address,
 8006d28:	330c      	adds	r3, #12
 8006d2a:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 8006d2c:	f7f9 ff6a 	bl	8000c04 <VL53L5CX_WrMulti>
 8006d30:	4603      	mov	r3, r0
 8006d32:	461a      	mov	r2, r3
 8006d34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		status |= _vl53l5cx_poll_for_answer(p_dev, 4, 1,
 8006d3e:	2303      	movs	r3, #3
 8006d40:	9301      	str	r3, [sp, #4]
 8006d42:	23ff      	movs	r3, #255	@ 0xff
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	2104      	movs	r1, #4
 8006d4e:	68f8      	ldr	r0, [r7, #12]
 8006d50:	f7fe fa15 	bl	800517e <_vl53l5cx_poll_for_answer>
 8006d54:	4603      	mov	r3, r0
 8006d56:	461a      	mov	r2, r3
 8006d58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

		VL53L5CX_SwapBuffer(data, data_size);
 8006d62:	887b      	ldrh	r3, [r7, #2]
 8006d64:	4619      	mov	r1, r3
 8006d66:	68b8      	ldr	r0, [r7, #8]
 8006d68:	f7f9 ffbe 	bl	8000ce8 <VL53L5CX_SwapBuffer>
	}

	return status;
 8006d6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	3728      	adds	r7, #40	@ 0x28
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bd80      	pop	{r7, pc}

08006d78 <vl53l5cx_dci_replace_data>:
		uint32_t			index,
		uint16_t			data_size,
		uint8_t				*new_data,
		uint16_t			new_data_size,
		uint16_t			new_data_pos)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b086      	sub	sp, #24
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	60f8      	str	r0, [r7, #12]
 8006d80:	60b9      	str	r1, [r7, #8]
 8006d82:	607a      	str	r2, [r7, #4]
 8006d84:	807b      	strh	r3, [r7, #2]
	uint8_t status = VL53L5CX_STATUS_OK;
 8006d86:	2300      	movs	r3, #0
 8006d88:	75fb      	strb	r3, [r7, #23]

	status |= vl53l5cx_dci_read_data(p_dev, data, index, data_size);
 8006d8a:	887b      	ldrh	r3, [r7, #2]
 8006d8c:	687a      	ldr	r2, [r7, #4]
 8006d8e:	68b9      	ldr	r1, [r7, #8]
 8006d90:	68f8      	ldr	r0, [r7, #12]
 8006d92:	f7ff fec9 	bl	8006b28 <vl53l5cx_dci_read_data>
 8006d96:	4603      	mov	r3, r0
 8006d98:	461a      	mov	r2, r3
 8006d9a:	7dfb      	ldrb	r3, [r7, #23]
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	75fb      	strb	r3, [r7, #23]
	(void)memcpy(&(data[new_data_pos]), new_data, new_data_size);
 8006da0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006da2:	68ba      	ldr	r2, [r7, #8]
 8006da4:	4413      	add	r3, r2
 8006da6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006da8:	6a39      	ldr	r1, [r7, #32]
 8006daa:	4618      	mov	r0, r3
 8006dac:	f000 f977 	bl	800709e <memcpy>
	status |= vl53l5cx_dci_write_data(p_dev, data, index, data_size);
 8006db0:	887b      	ldrh	r3, [r7, #2]
 8006db2:	687a      	ldr	r2, [r7, #4]
 8006db4:	68b9      	ldr	r1, [r7, #8]
 8006db6:	68f8      	ldr	r0, [r7, #12]
 8006db8:	f7ff ff40 	bl	8006c3c <vl53l5cx_dci_write_data>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	461a      	mov	r2, r3
 8006dc0:	7dfb      	ldrb	r3, [r7, #23]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	75fb      	strb	r3, [r7, #23]

	return status;
 8006dc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	3718      	adds	r7, #24
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}

08006dd0 <std>:
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	b510      	push	{r4, lr}
 8006dd4:	4604      	mov	r4, r0
 8006dd6:	e9c0 3300 	strd	r3, r3, [r0]
 8006dda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006dde:	6083      	str	r3, [r0, #8]
 8006de0:	8181      	strh	r1, [r0, #12]
 8006de2:	6643      	str	r3, [r0, #100]	@ 0x64
 8006de4:	81c2      	strh	r2, [r0, #14]
 8006de6:	6183      	str	r3, [r0, #24]
 8006de8:	4619      	mov	r1, r3
 8006dea:	2208      	movs	r2, #8
 8006dec:	305c      	adds	r0, #92	@ 0x5c
 8006dee:	f000 f921 	bl	8007034 <memset>
 8006df2:	4b0d      	ldr	r3, [pc, #52]	@ (8006e28 <std+0x58>)
 8006df4:	6263      	str	r3, [r4, #36]	@ 0x24
 8006df6:	4b0d      	ldr	r3, [pc, #52]	@ (8006e2c <std+0x5c>)
 8006df8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8006e30 <std+0x60>)
 8006dfc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8006e34 <std+0x64>)
 8006e00:	6323      	str	r3, [r4, #48]	@ 0x30
 8006e02:	4b0d      	ldr	r3, [pc, #52]	@ (8006e38 <std+0x68>)
 8006e04:	6224      	str	r4, [r4, #32]
 8006e06:	429c      	cmp	r4, r3
 8006e08:	d006      	beq.n	8006e18 <std+0x48>
 8006e0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006e0e:	4294      	cmp	r4, r2
 8006e10:	d002      	beq.n	8006e18 <std+0x48>
 8006e12:	33d0      	adds	r3, #208	@ 0xd0
 8006e14:	429c      	cmp	r4, r3
 8006e16:	d105      	bne.n	8006e24 <std+0x54>
 8006e18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e20:	f000 b93a 	b.w	8007098 <__retarget_lock_init_recursive>
 8006e24:	bd10      	pop	{r4, pc}
 8006e26:	bf00      	nop
 8006e28:	0800790d 	.word	0x0800790d
 8006e2c:	0800792f 	.word	0x0800792f
 8006e30:	08007967 	.word	0x08007967
 8006e34:	0800798b 	.word	0x0800798b
 8006e38:	2000116c 	.word	0x2000116c

08006e3c <stdio_exit_handler>:
 8006e3c:	4a02      	ldr	r2, [pc, #8]	@ (8006e48 <stdio_exit_handler+0xc>)
 8006e3e:	4903      	ldr	r1, [pc, #12]	@ (8006e4c <stdio_exit_handler+0x10>)
 8006e40:	4803      	ldr	r0, [pc, #12]	@ (8006e50 <stdio_exit_handler+0x14>)
 8006e42:	f000 b869 	b.w	8006f18 <_fwalk_sglue>
 8006e46:	bf00      	nop
 8006e48:	20000010 	.word	0x20000010
 8006e4c:	080078a5 	.word	0x080078a5
 8006e50:	20000020 	.word	0x20000020

08006e54 <cleanup_stdio>:
 8006e54:	6841      	ldr	r1, [r0, #4]
 8006e56:	4b0c      	ldr	r3, [pc, #48]	@ (8006e88 <cleanup_stdio+0x34>)
 8006e58:	4299      	cmp	r1, r3
 8006e5a:	b510      	push	{r4, lr}
 8006e5c:	4604      	mov	r4, r0
 8006e5e:	d001      	beq.n	8006e64 <cleanup_stdio+0x10>
 8006e60:	f000 fd20 	bl	80078a4 <_fflush_r>
 8006e64:	68a1      	ldr	r1, [r4, #8]
 8006e66:	4b09      	ldr	r3, [pc, #36]	@ (8006e8c <cleanup_stdio+0x38>)
 8006e68:	4299      	cmp	r1, r3
 8006e6a:	d002      	beq.n	8006e72 <cleanup_stdio+0x1e>
 8006e6c:	4620      	mov	r0, r4
 8006e6e:	f000 fd19 	bl	80078a4 <_fflush_r>
 8006e72:	68e1      	ldr	r1, [r4, #12]
 8006e74:	4b06      	ldr	r3, [pc, #24]	@ (8006e90 <cleanup_stdio+0x3c>)
 8006e76:	4299      	cmp	r1, r3
 8006e78:	d004      	beq.n	8006e84 <cleanup_stdio+0x30>
 8006e7a:	4620      	mov	r0, r4
 8006e7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e80:	f000 bd10 	b.w	80078a4 <_fflush_r>
 8006e84:	bd10      	pop	{r4, pc}
 8006e86:	bf00      	nop
 8006e88:	2000116c 	.word	0x2000116c
 8006e8c:	200011d4 	.word	0x200011d4
 8006e90:	2000123c 	.word	0x2000123c

08006e94 <global_stdio_init.part.0>:
 8006e94:	b510      	push	{r4, lr}
 8006e96:	4b0b      	ldr	r3, [pc, #44]	@ (8006ec4 <global_stdio_init.part.0+0x30>)
 8006e98:	4c0b      	ldr	r4, [pc, #44]	@ (8006ec8 <global_stdio_init.part.0+0x34>)
 8006e9a:	4a0c      	ldr	r2, [pc, #48]	@ (8006ecc <global_stdio_init.part.0+0x38>)
 8006e9c:	601a      	str	r2, [r3, #0]
 8006e9e:	4620      	mov	r0, r4
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	2104      	movs	r1, #4
 8006ea4:	f7ff ff94 	bl	8006dd0 <std>
 8006ea8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006eac:	2201      	movs	r2, #1
 8006eae:	2109      	movs	r1, #9
 8006eb0:	f7ff ff8e 	bl	8006dd0 <std>
 8006eb4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006eb8:	2202      	movs	r2, #2
 8006eba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ebe:	2112      	movs	r1, #18
 8006ec0:	f7ff bf86 	b.w	8006dd0 <std>
 8006ec4:	200012a4 	.word	0x200012a4
 8006ec8:	2000116c 	.word	0x2000116c
 8006ecc:	08006e3d 	.word	0x08006e3d

08006ed0 <__sfp_lock_acquire>:
 8006ed0:	4801      	ldr	r0, [pc, #4]	@ (8006ed8 <__sfp_lock_acquire+0x8>)
 8006ed2:	f000 b8e2 	b.w	800709a <__retarget_lock_acquire_recursive>
 8006ed6:	bf00      	nop
 8006ed8:	200012a9 	.word	0x200012a9

08006edc <__sfp_lock_release>:
 8006edc:	4801      	ldr	r0, [pc, #4]	@ (8006ee4 <__sfp_lock_release+0x8>)
 8006ede:	f000 b8dd 	b.w	800709c <__retarget_lock_release_recursive>
 8006ee2:	bf00      	nop
 8006ee4:	200012a9 	.word	0x200012a9

08006ee8 <__sinit>:
 8006ee8:	b510      	push	{r4, lr}
 8006eea:	4604      	mov	r4, r0
 8006eec:	f7ff fff0 	bl	8006ed0 <__sfp_lock_acquire>
 8006ef0:	6a23      	ldr	r3, [r4, #32]
 8006ef2:	b11b      	cbz	r3, 8006efc <__sinit+0x14>
 8006ef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ef8:	f7ff bff0 	b.w	8006edc <__sfp_lock_release>
 8006efc:	4b04      	ldr	r3, [pc, #16]	@ (8006f10 <__sinit+0x28>)
 8006efe:	6223      	str	r3, [r4, #32]
 8006f00:	4b04      	ldr	r3, [pc, #16]	@ (8006f14 <__sinit+0x2c>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d1f5      	bne.n	8006ef4 <__sinit+0xc>
 8006f08:	f7ff ffc4 	bl	8006e94 <global_stdio_init.part.0>
 8006f0c:	e7f2      	b.n	8006ef4 <__sinit+0xc>
 8006f0e:	bf00      	nop
 8006f10:	08006e55 	.word	0x08006e55
 8006f14:	200012a4 	.word	0x200012a4

08006f18 <_fwalk_sglue>:
 8006f18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f1c:	4607      	mov	r7, r0
 8006f1e:	4688      	mov	r8, r1
 8006f20:	4614      	mov	r4, r2
 8006f22:	2600      	movs	r6, #0
 8006f24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f28:	f1b9 0901 	subs.w	r9, r9, #1
 8006f2c:	d505      	bpl.n	8006f3a <_fwalk_sglue+0x22>
 8006f2e:	6824      	ldr	r4, [r4, #0]
 8006f30:	2c00      	cmp	r4, #0
 8006f32:	d1f7      	bne.n	8006f24 <_fwalk_sglue+0xc>
 8006f34:	4630      	mov	r0, r6
 8006f36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f3a:	89ab      	ldrh	r3, [r5, #12]
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d907      	bls.n	8006f50 <_fwalk_sglue+0x38>
 8006f40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f44:	3301      	adds	r3, #1
 8006f46:	d003      	beq.n	8006f50 <_fwalk_sglue+0x38>
 8006f48:	4629      	mov	r1, r5
 8006f4a:	4638      	mov	r0, r7
 8006f4c:	47c0      	blx	r8
 8006f4e:	4306      	orrs	r6, r0
 8006f50:	3568      	adds	r5, #104	@ 0x68
 8006f52:	e7e9      	b.n	8006f28 <_fwalk_sglue+0x10>

08006f54 <iprintf>:
 8006f54:	b40f      	push	{r0, r1, r2, r3}
 8006f56:	b507      	push	{r0, r1, r2, lr}
 8006f58:	4906      	ldr	r1, [pc, #24]	@ (8006f74 <iprintf+0x20>)
 8006f5a:	ab04      	add	r3, sp, #16
 8006f5c:	6808      	ldr	r0, [r1, #0]
 8006f5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f62:	6881      	ldr	r1, [r0, #8]
 8006f64:	9301      	str	r3, [sp, #4]
 8006f66:	f000 f8d1 	bl	800710c <_vfiprintf_r>
 8006f6a:	b003      	add	sp, #12
 8006f6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f70:	b004      	add	sp, #16
 8006f72:	4770      	bx	lr
 8006f74:	2000001c 	.word	0x2000001c

08006f78 <_puts_r>:
 8006f78:	6a03      	ldr	r3, [r0, #32]
 8006f7a:	b570      	push	{r4, r5, r6, lr}
 8006f7c:	6884      	ldr	r4, [r0, #8]
 8006f7e:	4605      	mov	r5, r0
 8006f80:	460e      	mov	r6, r1
 8006f82:	b90b      	cbnz	r3, 8006f88 <_puts_r+0x10>
 8006f84:	f7ff ffb0 	bl	8006ee8 <__sinit>
 8006f88:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f8a:	07db      	lsls	r3, r3, #31
 8006f8c:	d405      	bmi.n	8006f9a <_puts_r+0x22>
 8006f8e:	89a3      	ldrh	r3, [r4, #12]
 8006f90:	0598      	lsls	r0, r3, #22
 8006f92:	d402      	bmi.n	8006f9a <_puts_r+0x22>
 8006f94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f96:	f000 f880 	bl	800709a <__retarget_lock_acquire_recursive>
 8006f9a:	89a3      	ldrh	r3, [r4, #12]
 8006f9c:	0719      	lsls	r1, r3, #28
 8006f9e:	d502      	bpl.n	8006fa6 <_puts_r+0x2e>
 8006fa0:	6923      	ldr	r3, [r4, #16]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d135      	bne.n	8007012 <_puts_r+0x9a>
 8006fa6:	4621      	mov	r1, r4
 8006fa8:	4628      	mov	r0, r5
 8006faa:	f000 fd31 	bl	8007a10 <__swsetup_r>
 8006fae:	b380      	cbz	r0, 8007012 <_puts_r+0x9a>
 8006fb0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8006fb4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006fb6:	07da      	lsls	r2, r3, #31
 8006fb8:	d405      	bmi.n	8006fc6 <_puts_r+0x4e>
 8006fba:	89a3      	ldrh	r3, [r4, #12]
 8006fbc:	059b      	lsls	r3, r3, #22
 8006fbe:	d402      	bmi.n	8006fc6 <_puts_r+0x4e>
 8006fc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006fc2:	f000 f86b 	bl	800709c <__retarget_lock_release_recursive>
 8006fc6:	4628      	mov	r0, r5
 8006fc8:	bd70      	pop	{r4, r5, r6, pc}
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	da04      	bge.n	8006fd8 <_puts_r+0x60>
 8006fce:	69a2      	ldr	r2, [r4, #24]
 8006fd0:	429a      	cmp	r2, r3
 8006fd2:	dc17      	bgt.n	8007004 <_puts_r+0x8c>
 8006fd4:	290a      	cmp	r1, #10
 8006fd6:	d015      	beq.n	8007004 <_puts_r+0x8c>
 8006fd8:	6823      	ldr	r3, [r4, #0]
 8006fda:	1c5a      	adds	r2, r3, #1
 8006fdc:	6022      	str	r2, [r4, #0]
 8006fde:	7019      	strb	r1, [r3, #0]
 8006fe0:	68a3      	ldr	r3, [r4, #8]
 8006fe2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006fe6:	3b01      	subs	r3, #1
 8006fe8:	60a3      	str	r3, [r4, #8]
 8006fea:	2900      	cmp	r1, #0
 8006fec:	d1ed      	bne.n	8006fca <_puts_r+0x52>
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	da11      	bge.n	8007016 <_puts_r+0x9e>
 8006ff2:	4622      	mov	r2, r4
 8006ff4:	210a      	movs	r1, #10
 8006ff6:	4628      	mov	r0, r5
 8006ff8:	f000 fccb 	bl	8007992 <__swbuf_r>
 8006ffc:	3001      	adds	r0, #1
 8006ffe:	d0d7      	beq.n	8006fb0 <_puts_r+0x38>
 8007000:	250a      	movs	r5, #10
 8007002:	e7d7      	b.n	8006fb4 <_puts_r+0x3c>
 8007004:	4622      	mov	r2, r4
 8007006:	4628      	mov	r0, r5
 8007008:	f000 fcc3 	bl	8007992 <__swbuf_r>
 800700c:	3001      	adds	r0, #1
 800700e:	d1e7      	bne.n	8006fe0 <_puts_r+0x68>
 8007010:	e7ce      	b.n	8006fb0 <_puts_r+0x38>
 8007012:	3e01      	subs	r6, #1
 8007014:	e7e4      	b.n	8006fe0 <_puts_r+0x68>
 8007016:	6823      	ldr	r3, [r4, #0]
 8007018:	1c5a      	adds	r2, r3, #1
 800701a:	6022      	str	r2, [r4, #0]
 800701c:	220a      	movs	r2, #10
 800701e:	701a      	strb	r2, [r3, #0]
 8007020:	e7ee      	b.n	8007000 <_puts_r+0x88>
	...

08007024 <puts>:
 8007024:	4b02      	ldr	r3, [pc, #8]	@ (8007030 <puts+0xc>)
 8007026:	4601      	mov	r1, r0
 8007028:	6818      	ldr	r0, [r3, #0]
 800702a:	f7ff bfa5 	b.w	8006f78 <_puts_r>
 800702e:	bf00      	nop
 8007030:	2000001c 	.word	0x2000001c

08007034 <memset>:
 8007034:	4402      	add	r2, r0
 8007036:	4603      	mov	r3, r0
 8007038:	4293      	cmp	r3, r2
 800703a:	d100      	bne.n	800703e <memset+0xa>
 800703c:	4770      	bx	lr
 800703e:	f803 1b01 	strb.w	r1, [r3], #1
 8007042:	e7f9      	b.n	8007038 <memset+0x4>

08007044 <__errno>:
 8007044:	4b01      	ldr	r3, [pc, #4]	@ (800704c <__errno+0x8>)
 8007046:	6818      	ldr	r0, [r3, #0]
 8007048:	4770      	bx	lr
 800704a:	bf00      	nop
 800704c:	2000001c 	.word	0x2000001c

08007050 <__libc_init_array>:
 8007050:	b570      	push	{r4, r5, r6, lr}
 8007052:	4d0d      	ldr	r5, [pc, #52]	@ (8007088 <__libc_init_array+0x38>)
 8007054:	4c0d      	ldr	r4, [pc, #52]	@ (800708c <__libc_init_array+0x3c>)
 8007056:	1b64      	subs	r4, r4, r5
 8007058:	10a4      	asrs	r4, r4, #2
 800705a:	2600      	movs	r6, #0
 800705c:	42a6      	cmp	r6, r4
 800705e:	d109      	bne.n	8007074 <__libc_init_array+0x24>
 8007060:	4d0b      	ldr	r5, [pc, #44]	@ (8007090 <__libc_init_array+0x40>)
 8007062:	4c0c      	ldr	r4, [pc, #48]	@ (8007094 <__libc_init_array+0x44>)
 8007064:	f000 fe4e 	bl	8007d04 <_init>
 8007068:	1b64      	subs	r4, r4, r5
 800706a:	10a4      	asrs	r4, r4, #2
 800706c:	2600      	movs	r6, #0
 800706e:	42a6      	cmp	r6, r4
 8007070:	d105      	bne.n	800707e <__libc_init_array+0x2e>
 8007072:	bd70      	pop	{r4, r5, r6, pc}
 8007074:	f855 3b04 	ldr.w	r3, [r5], #4
 8007078:	4798      	blx	r3
 800707a:	3601      	adds	r6, #1
 800707c:	e7ee      	b.n	800705c <__libc_init_array+0xc>
 800707e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007082:	4798      	blx	r3
 8007084:	3601      	adds	r6, #1
 8007086:	e7f2      	b.n	800706e <__libc_init_array+0x1e>
 8007088:	0801d914 	.word	0x0801d914
 800708c:	0801d914 	.word	0x0801d914
 8007090:	0801d914 	.word	0x0801d914
 8007094:	0801d918 	.word	0x0801d918

08007098 <__retarget_lock_init_recursive>:
 8007098:	4770      	bx	lr

0800709a <__retarget_lock_acquire_recursive>:
 800709a:	4770      	bx	lr

0800709c <__retarget_lock_release_recursive>:
 800709c:	4770      	bx	lr

0800709e <memcpy>:
 800709e:	440a      	add	r2, r1
 80070a0:	4291      	cmp	r1, r2
 80070a2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80070a6:	d100      	bne.n	80070aa <memcpy+0xc>
 80070a8:	4770      	bx	lr
 80070aa:	b510      	push	{r4, lr}
 80070ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80070b4:	4291      	cmp	r1, r2
 80070b6:	d1f9      	bne.n	80070ac <memcpy+0xe>
 80070b8:	bd10      	pop	{r4, pc}

080070ba <__sfputc_r>:
 80070ba:	6893      	ldr	r3, [r2, #8]
 80070bc:	3b01      	subs	r3, #1
 80070be:	2b00      	cmp	r3, #0
 80070c0:	b410      	push	{r4}
 80070c2:	6093      	str	r3, [r2, #8]
 80070c4:	da08      	bge.n	80070d8 <__sfputc_r+0x1e>
 80070c6:	6994      	ldr	r4, [r2, #24]
 80070c8:	42a3      	cmp	r3, r4
 80070ca:	db01      	blt.n	80070d0 <__sfputc_r+0x16>
 80070cc:	290a      	cmp	r1, #10
 80070ce:	d103      	bne.n	80070d8 <__sfputc_r+0x1e>
 80070d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80070d4:	f000 bc5d 	b.w	8007992 <__swbuf_r>
 80070d8:	6813      	ldr	r3, [r2, #0]
 80070da:	1c58      	adds	r0, r3, #1
 80070dc:	6010      	str	r0, [r2, #0]
 80070de:	7019      	strb	r1, [r3, #0]
 80070e0:	4608      	mov	r0, r1
 80070e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80070e6:	4770      	bx	lr

080070e8 <__sfputs_r>:
 80070e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ea:	4606      	mov	r6, r0
 80070ec:	460f      	mov	r7, r1
 80070ee:	4614      	mov	r4, r2
 80070f0:	18d5      	adds	r5, r2, r3
 80070f2:	42ac      	cmp	r4, r5
 80070f4:	d101      	bne.n	80070fa <__sfputs_r+0x12>
 80070f6:	2000      	movs	r0, #0
 80070f8:	e007      	b.n	800710a <__sfputs_r+0x22>
 80070fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070fe:	463a      	mov	r2, r7
 8007100:	4630      	mov	r0, r6
 8007102:	f7ff ffda 	bl	80070ba <__sfputc_r>
 8007106:	1c43      	adds	r3, r0, #1
 8007108:	d1f3      	bne.n	80070f2 <__sfputs_r+0xa>
 800710a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800710c <_vfiprintf_r>:
 800710c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007110:	460d      	mov	r5, r1
 8007112:	b09d      	sub	sp, #116	@ 0x74
 8007114:	4614      	mov	r4, r2
 8007116:	4698      	mov	r8, r3
 8007118:	4606      	mov	r6, r0
 800711a:	b118      	cbz	r0, 8007124 <_vfiprintf_r+0x18>
 800711c:	6a03      	ldr	r3, [r0, #32]
 800711e:	b90b      	cbnz	r3, 8007124 <_vfiprintf_r+0x18>
 8007120:	f7ff fee2 	bl	8006ee8 <__sinit>
 8007124:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007126:	07d9      	lsls	r1, r3, #31
 8007128:	d405      	bmi.n	8007136 <_vfiprintf_r+0x2a>
 800712a:	89ab      	ldrh	r3, [r5, #12]
 800712c:	059a      	lsls	r2, r3, #22
 800712e:	d402      	bmi.n	8007136 <_vfiprintf_r+0x2a>
 8007130:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007132:	f7ff ffb2 	bl	800709a <__retarget_lock_acquire_recursive>
 8007136:	89ab      	ldrh	r3, [r5, #12]
 8007138:	071b      	lsls	r3, r3, #28
 800713a:	d501      	bpl.n	8007140 <_vfiprintf_r+0x34>
 800713c:	692b      	ldr	r3, [r5, #16]
 800713e:	b99b      	cbnz	r3, 8007168 <_vfiprintf_r+0x5c>
 8007140:	4629      	mov	r1, r5
 8007142:	4630      	mov	r0, r6
 8007144:	f000 fc64 	bl	8007a10 <__swsetup_r>
 8007148:	b170      	cbz	r0, 8007168 <_vfiprintf_r+0x5c>
 800714a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800714c:	07dc      	lsls	r4, r3, #31
 800714e:	d504      	bpl.n	800715a <_vfiprintf_r+0x4e>
 8007150:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007154:	b01d      	add	sp, #116	@ 0x74
 8007156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800715a:	89ab      	ldrh	r3, [r5, #12]
 800715c:	0598      	lsls	r0, r3, #22
 800715e:	d4f7      	bmi.n	8007150 <_vfiprintf_r+0x44>
 8007160:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007162:	f7ff ff9b 	bl	800709c <__retarget_lock_release_recursive>
 8007166:	e7f3      	b.n	8007150 <_vfiprintf_r+0x44>
 8007168:	2300      	movs	r3, #0
 800716a:	9309      	str	r3, [sp, #36]	@ 0x24
 800716c:	2320      	movs	r3, #32
 800716e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007172:	f8cd 800c 	str.w	r8, [sp, #12]
 8007176:	2330      	movs	r3, #48	@ 0x30
 8007178:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007328 <_vfiprintf_r+0x21c>
 800717c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007180:	f04f 0901 	mov.w	r9, #1
 8007184:	4623      	mov	r3, r4
 8007186:	469a      	mov	sl, r3
 8007188:	f813 2b01 	ldrb.w	r2, [r3], #1
 800718c:	b10a      	cbz	r2, 8007192 <_vfiprintf_r+0x86>
 800718e:	2a25      	cmp	r2, #37	@ 0x25
 8007190:	d1f9      	bne.n	8007186 <_vfiprintf_r+0x7a>
 8007192:	ebba 0b04 	subs.w	fp, sl, r4
 8007196:	d00b      	beq.n	80071b0 <_vfiprintf_r+0xa4>
 8007198:	465b      	mov	r3, fp
 800719a:	4622      	mov	r2, r4
 800719c:	4629      	mov	r1, r5
 800719e:	4630      	mov	r0, r6
 80071a0:	f7ff ffa2 	bl	80070e8 <__sfputs_r>
 80071a4:	3001      	adds	r0, #1
 80071a6:	f000 80a7 	beq.w	80072f8 <_vfiprintf_r+0x1ec>
 80071aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071ac:	445a      	add	r2, fp
 80071ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80071b0:	f89a 3000 	ldrb.w	r3, [sl]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	f000 809f 	beq.w	80072f8 <_vfiprintf_r+0x1ec>
 80071ba:	2300      	movs	r3, #0
 80071bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80071c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071c4:	f10a 0a01 	add.w	sl, sl, #1
 80071c8:	9304      	str	r3, [sp, #16]
 80071ca:	9307      	str	r3, [sp, #28]
 80071cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80071d0:	931a      	str	r3, [sp, #104]	@ 0x68
 80071d2:	4654      	mov	r4, sl
 80071d4:	2205      	movs	r2, #5
 80071d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071da:	4853      	ldr	r0, [pc, #332]	@ (8007328 <_vfiprintf_r+0x21c>)
 80071dc:	f7f8 fff8 	bl	80001d0 <memchr>
 80071e0:	9a04      	ldr	r2, [sp, #16]
 80071e2:	b9d8      	cbnz	r0, 800721c <_vfiprintf_r+0x110>
 80071e4:	06d1      	lsls	r1, r2, #27
 80071e6:	bf44      	itt	mi
 80071e8:	2320      	movmi	r3, #32
 80071ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071ee:	0713      	lsls	r3, r2, #28
 80071f0:	bf44      	itt	mi
 80071f2:	232b      	movmi	r3, #43	@ 0x2b
 80071f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071f8:	f89a 3000 	ldrb.w	r3, [sl]
 80071fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80071fe:	d015      	beq.n	800722c <_vfiprintf_r+0x120>
 8007200:	9a07      	ldr	r2, [sp, #28]
 8007202:	4654      	mov	r4, sl
 8007204:	2000      	movs	r0, #0
 8007206:	f04f 0c0a 	mov.w	ip, #10
 800720a:	4621      	mov	r1, r4
 800720c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007210:	3b30      	subs	r3, #48	@ 0x30
 8007212:	2b09      	cmp	r3, #9
 8007214:	d94b      	bls.n	80072ae <_vfiprintf_r+0x1a2>
 8007216:	b1b0      	cbz	r0, 8007246 <_vfiprintf_r+0x13a>
 8007218:	9207      	str	r2, [sp, #28]
 800721a:	e014      	b.n	8007246 <_vfiprintf_r+0x13a>
 800721c:	eba0 0308 	sub.w	r3, r0, r8
 8007220:	fa09 f303 	lsl.w	r3, r9, r3
 8007224:	4313      	orrs	r3, r2
 8007226:	9304      	str	r3, [sp, #16]
 8007228:	46a2      	mov	sl, r4
 800722a:	e7d2      	b.n	80071d2 <_vfiprintf_r+0xc6>
 800722c:	9b03      	ldr	r3, [sp, #12]
 800722e:	1d19      	adds	r1, r3, #4
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	9103      	str	r1, [sp, #12]
 8007234:	2b00      	cmp	r3, #0
 8007236:	bfbb      	ittet	lt
 8007238:	425b      	neglt	r3, r3
 800723a:	f042 0202 	orrlt.w	r2, r2, #2
 800723e:	9307      	strge	r3, [sp, #28]
 8007240:	9307      	strlt	r3, [sp, #28]
 8007242:	bfb8      	it	lt
 8007244:	9204      	strlt	r2, [sp, #16]
 8007246:	7823      	ldrb	r3, [r4, #0]
 8007248:	2b2e      	cmp	r3, #46	@ 0x2e
 800724a:	d10a      	bne.n	8007262 <_vfiprintf_r+0x156>
 800724c:	7863      	ldrb	r3, [r4, #1]
 800724e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007250:	d132      	bne.n	80072b8 <_vfiprintf_r+0x1ac>
 8007252:	9b03      	ldr	r3, [sp, #12]
 8007254:	1d1a      	adds	r2, r3, #4
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	9203      	str	r2, [sp, #12]
 800725a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800725e:	3402      	adds	r4, #2
 8007260:	9305      	str	r3, [sp, #20]
 8007262:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007338 <_vfiprintf_r+0x22c>
 8007266:	7821      	ldrb	r1, [r4, #0]
 8007268:	2203      	movs	r2, #3
 800726a:	4650      	mov	r0, sl
 800726c:	f7f8 ffb0 	bl	80001d0 <memchr>
 8007270:	b138      	cbz	r0, 8007282 <_vfiprintf_r+0x176>
 8007272:	9b04      	ldr	r3, [sp, #16]
 8007274:	eba0 000a 	sub.w	r0, r0, sl
 8007278:	2240      	movs	r2, #64	@ 0x40
 800727a:	4082      	lsls	r2, r0
 800727c:	4313      	orrs	r3, r2
 800727e:	3401      	adds	r4, #1
 8007280:	9304      	str	r3, [sp, #16]
 8007282:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007286:	4829      	ldr	r0, [pc, #164]	@ (800732c <_vfiprintf_r+0x220>)
 8007288:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800728c:	2206      	movs	r2, #6
 800728e:	f7f8 ff9f 	bl	80001d0 <memchr>
 8007292:	2800      	cmp	r0, #0
 8007294:	d03f      	beq.n	8007316 <_vfiprintf_r+0x20a>
 8007296:	4b26      	ldr	r3, [pc, #152]	@ (8007330 <_vfiprintf_r+0x224>)
 8007298:	bb1b      	cbnz	r3, 80072e2 <_vfiprintf_r+0x1d6>
 800729a:	9b03      	ldr	r3, [sp, #12]
 800729c:	3307      	adds	r3, #7
 800729e:	f023 0307 	bic.w	r3, r3, #7
 80072a2:	3308      	adds	r3, #8
 80072a4:	9303      	str	r3, [sp, #12]
 80072a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072a8:	443b      	add	r3, r7
 80072aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80072ac:	e76a      	b.n	8007184 <_vfiprintf_r+0x78>
 80072ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80072b2:	460c      	mov	r4, r1
 80072b4:	2001      	movs	r0, #1
 80072b6:	e7a8      	b.n	800720a <_vfiprintf_r+0xfe>
 80072b8:	2300      	movs	r3, #0
 80072ba:	3401      	adds	r4, #1
 80072bc:	9305      	str	r3, [sp, #20]
 80072be:	4619      	mov	r1, r3
 80072c0:	f04f 0c0a 	mov.w	ip, #10
 80072c4:	4620      	mov	r0, r4
 80072c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072ca:	3a30      	subs	r2, #48	@ 0x30
 80072cc:	2a09      	cmp	r2, #9
 80072ce:	d903      	bls.n	80072d8 <_vfiprintf_r+0x1cc>
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d0c6      	beq.n	8007262 <_vfiprintf_r+0x156>
 80072d4:	9105      	str	r1, [sp, #20]
 80072d6:	e7c4      	b.n	8007262 <_vfiprintf_r+0x156>
 80072d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80072dc:	4604      	mov	r4, r0
 80072de:	2301      	movs	r3, #1
 80072e0:	e7f0      	b.n	80072c4 <_vfiprintf_r+0x1b8>
 80072e2:	ab03      	add	r3, sp, #12
 80072e4:	9300      	str	r3, [sp, #0]
 80072e6:	462a      	mov	r2, r5
 80072e8:	4b12      	ldr	r3, [pc, #72]	@ (8007334 <_vfiprintf_r+0x228>)
 80072ea:	a904      	add	r1, sp, #16
 80072ec:	4630      	mov	r0, r6
 80072ee:	f3af 8000 	nop.w
 80072f2:	4607      	mov	r7, r0
 80072f4:	1c78      	adds	r0, r7, #1
 80072f6:	d1d6      	bne.n	80072a6 <_vfiprintf_r+0x19a>
 80072f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80072fa:	07d9      	lsls	r1, r3, #31
 80072fc:	d405      	bmi.n	800730a <_vfiprintf_r+0x1fe>
 80072fe:	89ab      	ldrh	r3, [r5, #12]
 8007300:	059a      	lsls	r2, r3, #22
 8007302:	d402      	bmi.n	800730a <_vfiprintf_r+0x1fe>
 8007304:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007306:	f7ff fec9 	bl	800709c <__retarget_lock_release_recursive>
 800730a:	89ab      	ldrh	r3, [r5, #12]
 800730c:	065b      	lsls	r3, r3, #25
 800730e:	f53f af1f 	bmi.w	8007150 <_vfiprintf_r+0x44>
 8007312:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007314:	e71e      	b.n	8007154 <_vfiprintf_r+0x48>
 8007316:	ab03      	add	r3, sp, #12
 8007318:	9300      	str	r3, [sp, #0]
 800731a:	462a      	mov	r2, r5
 800731c:	4b05      	ldr	r3, [pc, #20]	@ (8007334 <_vfiprintf_r+0x228>)
 800731e:	a904      	add	r1, sp, #16
 8007320:	4630      	mov	r0, r6
 8007322:	f000 f91b 	bl	800755c <_printf_i>
 8007326:	e7e4      	b.n	80072f2 <_vfiprintf_r+0x1e6>
 8007328:	0801d8d8 	.word	0x0801d8d8
 800732c:	0801d8e2 	.word	0x0801d8e2
 8007330:	00000000 	.word	0x00000000
 8007334:	080070e9 	.word	0x080070e9
 8007338:	0801d8de 	.word	0x0801d8de

0800733c <sbrk_aligned>:
 800733c:	b570      	push	{r4, r5, r6, lr}
 800733e:	4e0f      	ldr	r6, [pc, #60]	@ (800737c <sbrk_aligned+0x40>)
 8007340:	460c      	mov	r4, r1
 8007342:	6831      	ldr	r1, [r6, #0]
 8007344:	4605      	mov	r5, r0
 8007346:	b911      	cbnz	r1, 800734e <sbrk_aligned+0x12>
 8007348:	f000 fc70 	bl	8007c2c <_sbrk_r>
 800734c:	6030      	str	r0, [r6, #0]
 800734e:	4621      	mov	r1, r4
 8007350:	4628      	mov	r0, r5
 8007352:	f000 fc6b 	bl	8007c2c <_sbrk_r>
 8007356:	1c43      	adds	r3, r0, #1
 8007358:	d103      	bne.n	8007362 <sbrk_aligned+0x26>
 800735a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800735e:	4620      	mov	r0, r4
 8007360:	bd70      	pop	{r4, r5, r6, pc}
 8007362:	1cc4      	adds	r4, r0, #3
 8007364:	f024 0403 	bic.w	r4, r4, #3
 8007368:	42a0      	cmp	r0, r4
 800736a:	d0f8      	beq.n	800735e <sbrk_aligned+0x22>
 800736c:	1a21      	subs	r1, r4, r0
 800736e:	4628      	mov	r0, r5
 8007370:	f000 fc5c 	bl	8007c2c <_sbrk_r>
 8007374:	3001      	adds	r0, #1
 8007376:	d1f2      	bne.n	800735e <sbrk_aligned+0x22>
 8007378:	e7ef      	b.n	800735a <sbrk_aligned+0x1e>
 800737a:	bf00      	nop
 800737c:	200012ac 	.word	0x200012ac

08007380 <_malloc_r>:
 8007380:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007384:	1ccd      	adds	r5, r1, #3
 8007386:	f025 0503 	bic.w	r5, r5, #3
 800738a:	3508      	adds	r5, #8
 800738c:	2d0c      	cmp	r5, #12
 800738e:	bf38      	it	cc
 8007390:	250c      	movcc	r5, #12
 8007392:	2d00      	cmp	r5, #0
 8007394:	4606      	mov	r6, r0
 8007396:	db01      	blt.n	800739c <_malloc_r+0x1c>
 8007398:	42a9      	cmp	r1, r5
 800739a:	d904      	bls.n	80073a6 <_malloc_r+0x26>
 800739c:	230c      	movs	r3, #12
 800739e:	6033      	str	r3, [r6, #0]
 80073a0:	2000      	movs	r0, #0
 80073a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800747c <_malloc_r+0xfc>
 80073aa:	f000 faa3 	bl	80078f4 <__malloc_lock>
 80073ae:	f8d8 3000 	ldr.w	r3, [r8]
 80073b2:	461c      	mov	r4, r3
 80073b4:	bb44      	cbnz	r4, 8007408 <_malloc_r+0x88>
 80073b6:	4629      	mov	r1, r5
 80073b8:	4630      	mov	r0, r6
 80073ba:	f7ff ffbf 	bl	800733c <sbrk_aligned>
 80073be:	1c43      	adds	r3, r0, #1
 80073c0:	4604      	mov	r4, r0
 80073c2:	d158      	bne.n	8007476 <_malloc_r+0xf6>
 80073c4:	f8d8 4000 	ldr.w	r4, [r8]
 80073c8:	4627      	mov	r7, r4
 80073ca:	2f00      	cmp	r7, #0
 80073cc:	d143      	bne.n	8007456 <_malloc_r+0xd6>
 80073ce:	2c00      	cmp	r4, #0
 80073d0:	d04b      	beq.n	800746a <_malloc_r+0xea>
 80073d2:	6823      	ldr	r3, [r4, #0]
 80073d4:	4639      	mov	r1, r7
 80073d6:	4630      	mov	r0, r6
 80073d8:	eb04 0903 	add.w	r9, r4, r3
 80073dc:	f000 fc26 	bl	8007c2c <_sbrk_r>
 80073e0:	4581      	cmp	r9, r0
 80073e2:	d142      	bne.n	800746a <_malloc_r+0xea>
 80073e4:	6821      	ldr	r1, [r4, #0]
 80073e6:	1a6d      	subs	r5, r5, r1
 80073e8:	4629      	mov	r1, r5
 80073ea:	4630      	mov	r0, r6
 80073ec:	f7ff ffa6 	bl	800733c <sbrk_aligned>
 80073f0:	3001      	adds	r0, #1
 80073f2:	d03a      	beq.n	800746a <_malloc_r+0xea>
 80073f4:	6823      	ldr	r3, [r4, #0]
 80073f6:	442b      	add	r3, r5
 80073f8:	6023      	str	r3, [r4, #0]
 80073fa:	f8d8 3000 	ldr.w	r3, [r8]
 80073fe:	685a      	ldr	r2, [r3, #4]
 8007400:	bb62      	cbnz	r2, 800745c <_malloc_r+0xdc>
 8007402:	f8c8 7000 	str.w	r7, [r8]
 8007406:	e00f      	b.n	8007428 <_malloc_r+0xa8>
 8007408:	6822      	ldr	r2, [r4, #0]
 800740a:	1b52      	subs	r2, r2, r5
 800740c:	d420      	bmi.n	8007450 <_malloc_r+0xd0>
 800740e:	2a0b      	cmp	r2, #11
 8007410:	d917      	bls.n	8007442 <_malloc_r+0xc2>
 8007412:	1961      	adds	r1, r4, r5
 8007414:	42a3      	cmp	r3, r4
 8007416:	6025      	str	r5, [r4, #0]
 8007418:	bf18      	it	ne
 800741a:	6059      	strne	r1, [r3, #4]
 800741c:	6863      	ldr	r3, [r4, #4]
 800741e:	bf08      	it	eq
 8007420:	f8c8 1000 	streq.w	r1, [r8]
 8007424:	5162      	str	r2, [r4, r5]
 8007426:	604b      	str	r3, [r1, #4]
 8007428:	4630      	mov	r0, r6
 800742a:	f000 fa69 	bl	8007900 <__malloc_unlock>
 800742e:	f104 000b 	add.w	r0, r4, #11
 8007432:	1d23      	adds	r3, r4, #4
 8007434:	f020 0007 	bic.w	r0, r0, #7
 8007438:	1ac2      	subs	r2, r0, r3
 800743a:	bf1c      	itt	ne
 800743c:	1a1b      	subne	r3, r3, r0
 800743e:	50a3      	strne	r3, [r4, r2]
 8007440:	e7af      	b.n	80073a2 <_malloc_r+0x22>
 8007442:	6862      	ldr	r2, [r4, #4]
 8007444:	42a3      	cmp	r3, r4
 8007446:	bf0c      	ite	eq
 8007448:	f8c8 2000 	streq.w	r2, [r8]
 800744c:	605a      	strne	r2, [r3, #4]
 800744e:	e7eb      	b.n	8007428 <_malloc_r+0xa8>
 8007450:	4623      	mov	r3, r4
 8007452:	6864      	ldr	r4, [r4, #4]
 8007454:	e7ae      	b.n	80073b4 <_malloc_r+0x34>
 8007456:	463c      	mov	r4, r7
 8007458:	687f      	ldr	r7, [r7, #4]
 800745a:	e7b6      	b.n	80073ca <_malloc_r+0x4a>
 800745c:	461a      	mov	r2, r3
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	42a3      	cmp	r3, r4
 8007462:	d1fb      	bne.n	800745c <_malloc_r+0xdc>
 8007464:	2300      	movs	r3, #0
 8007466:	6053      	str	r3, [r2, #4]
 8007468:	e7de      	b.n	8007428 <_malloc_r+0xa8>
 800746a:	230c      	movs	r3, #12
 800746c:	6033      	str	r3, [r6, #0]
 800746e:	4630      	mov	r0, r6
 8007470:	f000 fa46 	bl	8007900 <__malloc_unlock>
 8007474:	e794      	b.n	80073a0 <_malloc_r+0x20>
 8007476:	6005      	str	r5, [r0, #0]
 8007478:	e7d6      	b.n	8007428 <_malloc_r+0xa8>
 800747a:	bf00      	nop
 800747c:	200012b0 	.word	0x200012b0

08007480 <_printf_common>:
 8007480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007484:	4616      	mov	r6, r2
 8007486:	4698      	mov	r8, r3
 8007488:	688a      	ldr	r2, [r1, #8]
 800748a:	690b      	ldr	r3, [r1, #16]
 800748c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007490:	4293      	cmp	r3, r2
 8007492:	bfb8      	it	lt
 8007494:	4613      	movlt	r3, r2
 8007496:	6033      	str	r3, [r6, #0]
 8007498:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800749c:	4607      	mov	r7, r0
 800749e:	460c      	mov	r4, r1
 80074a0:	b10a      	cbz	r2, 80074a6 <_printf_common+0x26>
 80074a2:	3301      	adds	r3, #1
 80074a4:	6033      	str	r3, [r6, #0]
 80074a6:	6823      	ldr	r3, [r4, #0]
 80074a8:	0699      	lsls	r1, r3, #26
 80074aa:	bf42      	ittt	mi
 80074ac:	6833      	ldrmi	r3, [r6, #0]
 80074ae:	3302      	addmi	r3, #2
 80074b0:	6033      	strmi	r3, [r6, #0]
 80074b2:	6825      	ldr	r5, [r4, #0]
 80074b4:	f015 0506 	ands.w	r5, r5, #6
 80074b8:	d106      	bne.n	80074c8 <_printf_common+0x48>
 80074ba:	f104 0a19 	add.w	sl, r4, #25
 80074be:	68e3      	ldr	r3, [r4, #12]
 80074c0:	6832      	ldr	r2, [r6, #0]
 80074c2:	1a9b      	subs	r3, r3, r2
 80074c4:	42ab      	cmp	r3, r5
 80074c6:	dc26      	bgt.n	8007516 <_printf_common+0x96>
 80074c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80074cc:	6822      	ldr	r2, [r4, #0]
 80074ce:	3b00      	subs	r3, #0
 80074d0:	bf18      	it	ne
 80074d2:	2301      	movne	r3, #1
 80074d4:	0692      	lsls	r2, r2, #26
 80074d6:	d42b      	bmi.n	8007530 <_printf_common+0xb0>
 80074d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80074dc:	4641      	mov	r1, r8
 80074de:	4638      	mov	r0, r7
 80074e0:	47c8      	blx	r9
 80074e2:	3001      	adds	r0, #1
 80074e4:	d01e      	beq.n	8007524 <_printf_common+0xa4>
 80074e6:	6823      	ldr	r3, [r4, #0]
 80074e8:	6922      	ldr	r2, [r4, #16]
 80074ea:	f003 0306 	and.w	r3, r3, #6
 80074ee:	2b04      	cmp	r3, #4
 80074f0:	bf02      	ittt	eq
 80074f2:	68e5      	ldreq	r5, [r4, #12]
 80074f4:	6833      	ldreq	r3, [r6, #0]
 80074f6:	1aed      	subeq	r5, r5, r3
 80074f8:	68a3      	ldr	r3, [r4, #8]
 80074fa:	bf0c      	ite	eq
 80074fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007500:	2500      	movne	r5, #0
 8007502:	4293      	cmp	r3, r2
 8007504:	bfc4      	itt	gt
 8007506:	1a9b      	subgt	r3, r3, r2
 8007508:	18ed      	addgt	r5, r5, r3
 800750a:	2600      	movs	r6, #0
 800750c:	341a      	adds	r4, #26
 800750e:	42b5      	cmp	r5, r6
 8007510:	d11a      	bne.n	8007548 <_printf_common+0xc8>
 8007512:	2000      	movs	r0, #0
 8007514:	e008      	b.n	8007528 <_printf_common+0xa8>
 8007516:	2301      	movs	r3, #1
 8007518:	4652      	mov	r2, sl
 800751a:	4641      	mov	r1, r8
 800751c:	4638      	mov	r0, r7
 800751e:	47c8      	blx	r9
 8007520:	3001      	adds	r0, #1
 8007522:	d103      	bne.n	800752c <_printf_common+0xac>
 8007524:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800752c:	3501      	adds	r5, #1
 800752e:	e7c6      	b.n	80074be <_printf_common+0x3e>
 8007530:	18e1      	adds	r1, r4, r3
 8007532:	1c5a      	adds	r2, r3, #1
 8007534:	2030      	movs	r0, #48	@ 0x30
 8007536:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800753a:	4422      	add	r2, r4
 800753c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007540:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007544:	3302      	adds	r3, #2
 8007546:	e7c7      	b.n	80074d8 <_printf_common+0x58>
 8007548:	2301      	movs	r3, #1
 800754a:	4622      	mov	r2, r4
 800754c:	4641      	mov	r1, r8
 800754e:	4638      	mov	r0, r7
 8007550:	47c8      	blx	r9
 8007552:	3001      	adds	r0, #1
 8007554:	d0e6      	beq.n	8007524 <_printf_common+0xa4>
 8007556:	3601      	adds	r6, #1
 8007558:	e7d9      	b.n	800750e <_printf_common+0x8e>
	...

0800755c <_printf_i>:
 800755c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007560:	7e0f      	ldrb	r7, [r1, #24]
 8007562:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007564:	2f78      	cmp	r7, #120	@ 0x78
 8007566:	4691      	mov	r9, r2
 8007568:	4680      	mov	r8, r0
 800756a:	460c      	mov	r4, r1
 800756c:	469a      	mov	sl, r3
 800756e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007572:	d807      	bhi.n	8007584 <_printf_i+0x28>
 8007574:	2f62      	cmp	r7, #98	@ 0x62
 8007576:	d80a      	bhi.n	800758e <_printf_i+0x32>
 8007578:	2f00      	cmp	r7, #0
 800757a:	f000 80d2 	beq.w	8007722 <_printf_i+0x1c6>
 800757e:	2f58      	cmp	r7, #88	@ 0x58
 8007580:	f000 80b9 	beq.w	80076f6 <_printf_i+0x19a>
 8007584:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007588:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800758c:	e03a      	b.n	8007604 <_printf_i+0xa8>
 800758e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007592:	2b15      	cmp	r3, #21
 8007594:	d8f6      	bhi.n	8007584 <_printf_i+0x28>
 8007596:	a101      	add	r1, pc, #4	@ (adr r1, 800759c <_printf_i+0x40>)
 8007598:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800759c:	080075f5 	.word	0x080075f5
 80075a0:	08007609 	.word	0x08007609
 80075a4:	08007585 	.word	0x08007585
 80075a8:	08007585 	.word	0x08007585
 80075ac:	08007585 	.word	0x08007585
 80075b0:	08007585 	.word	0x08007585
 80075b4:	08007609 	.word	0x08007609
 80075b8:	08007585 	.word	0x08007585
 80075bc:	08007585 	.word	0x08007585
 80075c0:	08007585 	.word	0x08007585
 80075c4:	08007585 	.word	0x08007585
 80075c8:	08007709 	.word	0x08007709
 80075cc:	08007633 	.word	0x08007633
 80075d0:	080076c3 	.word	0x080076c3
 80075d4:	08007585 	.word	0x08007585
 80075d8:	08007585 	.word	0x08007585
 80075dc:	0800772b 	.word	0x0800772b
 80075e0:	08007585 	.word	0x08007585
 80075e4:	08007633 	.word	0x08007633
 80075e8:	08007585 	.word	0x08007585
 80075ec:	08007585 	.word	0x08007585
 80075f0:	080076cb 	.word	0x080076cb
 80075f4:	6833      	ldr	r3, [r6, #0]
 80075f6:	1d1a      	adds	r2, r3, #4
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	6032      	str	r2, [r6, #0]
 80075fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007600:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007604:	2301      	movs	r3, #1
 8007606:	e09d      	b.n	8007744 <_printf_i+0x1e8>
 8007608:	6833      	ldr	r3, [r6, #0]
 800760a:	6820      	ldr	r0, [r4, #0]
 800760c:	1d19      	adds	r1, r3, #4
 800760e:	6031      	str	r1, [r6, #0]
 8007610:	0606      	lsls	r6, r0, #24
 8007612:	d501      	bpl.n	8007618 <_printf_i+0xbc>
 8007614:	681d      	ldr	r5, [r3, #0]
 8007616:	e003      	b.n	8007620 <_printf_i+0xc4>
 8007618:	0645      	lsls	r5, r0, #25
 800761a:	d5fb      	bpl.n	8007614 <_printf_i+0xb8>
 800761c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007620:	2d00      	cmp	r5, #0
 8007622:	da03      	bge.n	800762c <_printf_i+0xd0>
 8007624:	232d      	movs	r3, #45	@ 0x2d
 8007626:	426d      	negs	r5, r5
 8007628:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800762c:	4859      	ldr	r0, [pc, #356]	@ (8007794 <_printf_i+0x238>)
 800762e:	230a      	movs	r3, #10
 8007630:	e011      	b.n	8007656 <_printf_i+0xfa>
 8007632:	6821      	ldr	r1, [r4, #0]
 8007634:	6833      	ldr	r3, [r6, #0]
 8007636:	0608      	lsls	r0, r1, #24
 8007638:	f853 5b04 	ldr.w	r5, [r3], #4
 800763c:	d402      	bmi.n	8007644 <_printf_i+0xe8>
 800763e:	0649      	lsls	r1, r1, #25
 8007640:	bf48      	it	mi
 8007642:	b2ad      	uxthmi	r5, r5
 8007644:	2f6f      	cmp	r7, #111	@ 0x6f
 8007646:	4853      	ldr	r0, [pc, #332]	@ (8007794 <_printf_i+0x238>)
 8007648:	6033      	str	r3, [r6, #0]
 800764a:	bf14      	ite	ne
 800764c:	230a      	movne	r3, #10
 800764e:	2308      	moveq	r3, #8
 8007650:	2100      	movs	r1, #0
 8007652:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007656:	6866      	ldr	r6, [r4, #4]
 8007658:	60a6      	str	r6, [r4, #8]
 800765a:	2e00      	cmp	r6, #0
 800765c:	bfa2      	ittt	ge
 800765e:	6821      	ldrge	r1, [r4, #0]
 8007660:	f021 0104 	bicge.w	r1, r1, #4
 8007664:	6021      	strge	r1, [r4, #0]
 8007666:	b90d      	cbnz	r5, 800766c <_printf_i+0x110>
 8007668:	2e00      	cmp	r6, #0
 800766a:	d04b      	beq.n	8007704 <_printf_i+0x1a8>
 800766c:	4616      	mov	r6, r2
 800766e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007672:	fb03 5711 	mls	r7, r3, r1, r5
 8007676:	5dc7      	ldrb	r7, [r0, r7]
 8007678:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800767c:	462f      	mov	r7, r5
 800767e:	42bb      	cmp	r3, r7
 8007680:	460d      	mov	r5, r1
 8007682:	d9f4      	bls.n	800766e <_printf_i+0x112>
 8007684:	2b08      	cmp	r3, #8
 8007686:	d10b      	bne.n	80076a0 <_printf_i+0x144>
 8007688:	6823      	ldr	r3, [r4, #0]
 800768a:	07df      	lsls	r7, r3, #31
 800768c:	d508      	bpl.n	80076a0 <_printf_i+0x144>
 800768e:	6923      	ldr	r3, [r4, #16]
 8007690:	6861      	ldr	r1, [r4, #4]
 8007692:	4299      	cmp	r1, r3
 8007694:	bfde      	ittt	le
 8007696:	2330      	movle	r3, #48	@ 0x30
 8007698:	f806 3c01 	strble.w	r3, [r6, #-1]
 800769c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80076a0:	1b92      	subs	r2, r2, r6
 80076a2:	6122      	str	r2, [r4, #16]
 80076a4:	f8cd a000 	str.w	sl, [sp]
 80076a8:	464b      	mov	r3, r9
 80076aa:	aa03      	add	r2, sp, #12
 80076ac:	4621      	mov	r1, r4
 80076ae:	4640      	mov	r0, r8
 80076b0:	f7ff fee6 	bl	8007480 <_printf_common>
 80076b4:	3001      	adds	r0, #1
 80076b6:	d14a      	bne.n	800774e <_printf_i+0x1f2>
 80076b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80076bc:	b004      	add	sp, #16
 80076be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076c2:	6823      	ldr	r3, [r4, #0]
 80076c4:	f043 0320 	orr.w	r3, r3, #32
 80076c8:	6023      	str	r3, [r4, #0]
 80076ca:	4833      	ldr	r0, [pc, #204]	@ (8007798 <_printf_i+0x23c>)
 80076cc:	2778      	movs	r7, #120	@ 0x78
 80076ce:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80076d2:	6823      	ldr	r3, [r4, #0]
 80076d4:	6831      	ldr	r1, [r6, #0]
 80076d6:	061f      	lsls	r7, r3, #24
 80076d8:	f851 5b04 	ldr.w	r5, [r1], #4
 80076dc:	d402      	bmi.n	80076e4 <_printf_i+0x188>
 80076de:	065f      	lsls	r7, r3, #25
 80076e0:	bf48      	it	mi
 80076e2:	b2ad      	uxthmi	r5, r5
 80076e4:	6031      	str	r1, [r6, #0]
 80076e6:	07d9      	lsls	r1, r3, #31
 80076e8:	bf44      	itt	mi
 80076ea:	f043 0320 	orrmi.w	r3, r3, #32
 80076ee:	6023      	strmi	r3, [r4, #0]
 80076f0:	b11d      	cbz	r5, 80076fa <_printf_i+0x19e>
 80076f2:	2310      	movs	r3, #16
 80076f4:	e7ac      	b.n	8007650 <_printf_i+0xf4>
 80076f6:	4827      	ldr	r0, [pc, #156]	@ (8007794 <_printf_i+0x238>)
 80076f8:	e7e9      	b.n	80076ce <_printf_i+0x172>
 80076fa:	6823      	ldr	r3, [r4, #0]
 80076fc:	f023 0320 	bic.w	r3, r3, #32
 8007700:	6023      	str	r3, [r4, #0]
 8007702:	e7f6      	b.n	80076f2 <_printf_i+0x196>
 8007704:	4616      	mov	r6, r2
 8007706:	e7bd      	b.n	8007684 <_printf_i+0x128>
 8007708:	6833      	ldr	r3, [r6, #0]
 800770a:	6825      	ldr	r5, [r4, #0]
 800770c:	6961      	ldr	r1, [r4, #20]
 800770e:	1d18      	adds	r0, r3, #4
 8007710:	6030      	str	r0, [r6, #0]
 8007712:	062e      	lsls	r6, r5, #24
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	d501      	bpl.n	800771c <_printf_i+0x1c0>
 8007718:	6019      	str	r1, [r3, #0]
 800771a:	e002      	b.n	8007722 <_printf_i+0x1c6>
 800771c:	0668      	lsls	r0, r5, #25
 800771e:	d5fb      	bpl.n	8007718 <_printf_i+0x1bc>
 8007720:	8019      	strh	r1, [r3, #0]
 8007722:	2300      	movs	r3, #0
 8007724:	6123      	str	r3, [r4, #16]
 8007726:	4616      	mov	r6, r2
 8007728:	e7bc      	b.n	80076a4 <_printf_i+0x148>
 800772a:	6833      	ldr	r3, [r6, #0]
 800772c:	1d1a      	adds	r2, r3, #4
 800772e:	6032      	str	r2, [r6, #0]
 8007730:	681e      	ldr	r6, [r3, #0]
 8007732:	6862      	ldr	r2, [r4, #4]
 8007734:	2100      	movs	r1, #0
 8007736:	4630      	mov	r0, r6
 8007738:	f7f8 fd4a 	bl	80001d0 <memchr>
 800773c:	b108      	cbz	r0, 8007742 <_printf_i+0x1e6>
 800773e:	1b80      	subs	r0, r0, r6
 8007740:	6060      	str	r0, [r4, #4]
 8007742:	6863      	ldr	r3, [r4, #4]
 8007744:	6123      	str	r3, [r4, #16]
 8007746:	2300      	movs	r3, #0
 8007748:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800774c:	e7aa      	b.n	80076a4 <_printf_i+0x148>
 800774e:	6923      	ldr	r3, [r4, #16]
 8007750:	4632      	mov	r2, r6
 8007752:	4649      	mov	r1, r9
 8007754:	4640      	mov	r0, r8
 8007756:	47d0      	blx	sl
 8007758:	3001      	adds	r0, #1
 800775a:	d0ad      	beq.n	80076b8 <_printf_i+0x15c>
 800775c:	6823      	ldr	r3, [r4, #0]
 800775e:	079b      	lsls	r3, r3, #30
 8007760:	d413      	bmi.n	800778a <_printf_i+0x22e>
 8007762:	68e0      	ldr	r0, [r4, #12]
 8007764:	9b03      	ldr	r3, [sp, #12]
 8007766:	4298      	cmp	r0, r3
 8007768:	bfb8      	it	lt
 800776a:	4618      	movlt	r0, r3
 800776c:	e7a6      	b.n	80076bc <_printf_i+0x160>
 800776e:	2301      	movs	r3, #1
 8007770:	4632      	mov	r2, r6
 8007772:	4649      	mov	r1, r9
 8007774:	4640      	mov	r0, r8
 8007776:	47d0      	blx	sl
 8007778:	3001      	adds	r0, #1
 800777a:	d09d      	beq.n	80076b8 <_printf_i+0x15c>
 800777c:	3501      	adds	r5, #1
 800777e:	68e3      	ldr	r3, [r4, #12]
 8007780:	9903      	ldr	r1, [sp, #12]
 8007782:	1a5b      	subs	r3, r3, r1
 8007784:	42ab      	cmp	r3, r5
 8007786:	dcf2      	bgt.n	800776e <_printf_i+0x212>
 8007788:	e7eb      	b.n	8007762 <_printf_i+0x206>
 800778a:	2500      	movs	r5, #0
 800778c:	f104 0619 	add.w	r6, r4, #25
 8007790:	e7f5      	b.n	800777e <_printf_i+0x222>
 8007792:	bf00      	nop
 8007794:	0801d8e9 	.word	0x0801d8e9
 8007798:	0801d8fa 	.word	0x0801d8fa

0800779c <__sflush_r>:
 800779c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80077a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077a4:	0716      	lsls	r6, r2, #28
 80077a6:	4605      	mov	r5, r0
 80077a8:	460c      	mov	r4, r1
 80077aa:	d454      	bmi.n	8007856 <__sflush_r+0xba>
 80077ac:	684b      	ldr	r3, [r1, #4]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	dc02      	bgt.n	80077b8 <__sflush_r+0x1c>
 80077b2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	dd48      	ble.n	800784a <__sflush_r+0xae>
 80077b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077ba:	2e00      	cmp	r6, #0
 80077bc:	d045      	beq.n	800784a <__sflush_r+0xae>
 80077be:	2300      	movs	r3, #0
 80077c0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80077c4:	682f      	ldr	r7, [r5, #0]
 80077c6:	6a21      	ldr	r1, [r4, #32]
 80077c8:	602b      	str	r3, [r5, #0]
 80077ca:	d030      	beq.n	800782e <__sflush_r+0x92>
 80077cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80077ce:	89a3      	ldrh	r3, [r4, #12]
 80077d0:	0759      	lsls	r1, r3, #29
 80077d2:	d505      	bpl.n	80077e0 <__sflush_r+0x44>
 80077d4:	6863      	ldr	r3, [r4, #4]
 80077d6:	1ad2      	subs	r2, r2, r3
 80077d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80077da:	b10b      	cbz	r3, 80077e0 <__sflush_r+0x44>
 80077dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80077de:	1ad2      	subs	r2, r2, r3
 80077e0:	2300      	movs	r3, #0
 80077e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077e4:	6a21      	ldr	r1, [r4, #32]
 80077e6:	4628      	mov	r0, r5
 80077e8:	47b0      	blx	r6
 80077ea:	1c43      	adds	r3, r0, #1
 80077ec:	89a3      	ldrh	r3, [r4, #12]
 80077ee:	d106      	bne.n	80077fe <__sflush_r+0x62>
 80077f0:	6829      	ldr	r1, [r5, #0]
 80077f2:	291d      	cmp	r1, #29
 80077f4:	d82b      	bhi.n	800784e <__sflush_r+0xb2>
 80077f6:	4a2a      	ldr	r2, [pc, #168]	@ (80078a0 <__sflush_r+0x104>)
 80077f8:	410a      	asrs	r2, r1
 80077fa:	07d6      	lsls	r6, r2, #31
 80077fc:	d427      	bmi.n	800784e <__sflush_r+0xb2>
 80077fe:	2200      	movs	r2, #0
 8007800:	6062      	str	r2, [r4, #4]
 8007802:	04d9      	lsls	r1, r3, #19
 8007804:	6922      	ldr	r2, [r4, #16]
 8007806:	6022      	str	r2, [r4, #0]
 8007808:	d504      	bpl.n	8007814 <__sflush_r+0x78>
 800780a:	1c42      	adds	r2, r0, #1
 800780c:	d101      	bne.n	8007812 <__sflush_r+0x76>
 800780e:	682b      	ldr	r3, [r5, #0]
 8007810:	b903      	cbnz	r3, 8007814 <__sflush_r+0x78>
 8007812:	6560      	str	r0, [r4, #84]	@ 0x54
 8007814:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007816:	602f      	str	r7, [r5, #0]
 8007818:	b1b9      	cbz	r1, 800784a <__sflush_r+0xae>
 800781a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800781e:	4299      	cmp	r1, r3
 8007820:	d002      	beq.n	8007828 <__sflush_r+0x8c>
 8007822:	4628      	mov	r0, r5
 8007824:	f000 fa24 	bl	8007c70 <_free_r>
 8007828:	2300      	movs	r3, #0
 800782a:	6363      	str	r3, [r4, #52]	@ 0x34
 800782c:	e00d      	b.n	800784a <__sflush_r+0xae>
 800782e:	2301      	movs	r3, #1
 8007830:	4628      	mov	r0, r5
 8007832:	47b0      	blx	r6
 8007834:	4602      	mov	r2, r0
 8007836:	1c50      	adds	r0, r2, #1
 8007838:	d1c9      	bne.n	80077ce <__sflush_r+0x32>
 800783a:	682b      	ldr	r3, [r5, #0]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d0c6      	beq.n	80077ce <__sflush_r+0x32>
 8007840:	2b1d      	cmp	r3, #29
 8007842:	d001      	beq.n	8007848 <__sflush_r+0xac>
 8007844:	2b16      	cmp	r3, #22
 8007846:	d11e      	bne.n	8007886 <__sflush_r+0xea>
 8007848:	602f      	str	r7, [r5, #0]
 800784a:	2000      	movs	r0, #0
 800784c:	e022      	b.n	8007894 <__sflush_r+0xf8>
 800784e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007852:	b21b      	sxth	r3, r3
 8007854:	e01b      	b.n	800788e <__sflush_r+0xf2>
 8007856:	690f      	ldr	r7, [r1, #16]
 8007858:	2f00      	cmp	r7, #0
 800785a:	d0f6      	beq.n	800784a <__sflush_r+0xae>
 800785c:	0793      	lsls	r3, r2, #30
 800785e:	680e      	ldr	r6, [r1, #0]
 8007860:	bf08      	it	eq
 8007862:	694b      	ldreq	r3, [r1, #20]
 8007864:	600f      	str	r7, [r1, #0]
 8007866:	bf18      	it	ne
 8007868:	2300      	movne	r3, #0
 800786a:	eba6 0807 	sub.w	r8, r6, r7
 800786e:	608b      	str	r3, [r1, #8]
 8007870:	f1b8 0f00 	cmp.w	r8, #0
 8007874:	dde9      	ble.n	800784a <__sflush_r+0xae>
 8007876:	6a21      	ldr	r1, [r4, #32]
 8007878:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800787a:	4643      	mov	r3, r8
 800787c:	463a      	mov	r2, r7
 800787e:	4628      	mov	r0, r5
 8007880:	47b0      	blx	r6
 8007882:	2800      	cmp	r0, #0
 8007884:	dc08      	bgt.n	8007898 <__sflush_r+0xfc>
 8007886:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800788a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800788e:	81a3      	strh	r3, [r4, #12]
 8007890:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007898:	4407      	add	r7, r0
 800789a:	eba8 0800 	sub.w	r8, r8, r0
 800789e:	e7e7      	b.n	8007870 <__sflush_r+0xd4>
 80078a0:	dfbffffe 	.word	0xdfbffffe

080078a4 <_fflush_r>:
 80078a4:	b538      	push	{r3, r4, r5, lr}
 80078a6:	690b      	ldr	r3, [r1, #16]
 80078a8:	4605      	mov	r5, r0
 80078aa:	460c      	mov	r4, r1
 80078ac:	b913      	cbnz	r3, 80078b4 <_fflush_r+0x10>
 80078ae:	2500      	movs	r5, #0
 80078b0:	4628      	mov	r0, r5
 80078b2:	bd38      	pop	{r3, r4, r5, pc}
 80078b4:	b118      	cbz	r0, 80078be <_fflush_r+0x1a>
 80078b6:	6a03      	ldr	r3, [r0, #32]
 80078b8:	b90b      	cbnz	r3, 80078be <_fflush_r+0x1a>
 80078ba:	f7ff fb15 	bl	8006ee8 <__sinit>
 80078be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d0f3      	beq.n	80078ae <_fflush_r+0xa>
 80078c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80078c8:	07d0      	lsls	r0, r2, #31
 80078ca:	d404      	bmi.n	80078d6 <_fflush_r+0x32>
 80078cc:	0599      	lsls	r1, r3, #22
 80078ce:	d402      	bmi.n	80078d6 <_fflush_r+0x32>
 80078d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078d2:	f7ff fbe2 	bl	800709a <__retarget_lock_acquire_recursive>
 80078d6:	4628      	mov	r0, r5
 80078d8:	4621      	mov	r1, r4
 80078da:	f7ff ff5f 	bl	800779c <__sflush_r>
 80078de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80078e0:	07da      	lsls	r2, r3, #31
 80078e2:	4605      	mov	r5, r0
 80078e4:	d4e4      	bmi.n	80078b0 <_fflush_r+0xc>
 80078e6:	89a3      	ldrh	r3, [r4, #12]
 80078e8:	059b      	lsls	r3, r3, #22
 80078ea:	d4e1      	bmi.n	80078b0 <_fflush_r+0xc>
 80078ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078ee:	f7ff fbd5 	bl	800709c <__retarget_lock_release_recursive>
 80078f2:	e7dd      	b.n	80078b0 <_fflush_r+0xc>

080078f4 <__malloc_lock>:
 80078f4:	4801      	ldr	r0, [pc, #4]	@ (80078fc <__malloc_lock+0x8>)
 80078f6:	f7ff bbd0 	b.w	800709a <__retarget_lock_acquire_recursive>
 80078fa:	bf00      	nop
 80078fc:	200012a8 	.word	0x200012a8

08007900 <__malloc_unlock>:
 8007900:	4801      	ldr	r0, [pc, #4]	@ (8007908 <__malloc_unlock+0x8>)
 8007902:	f7ff bbcb 	b.w	800709c <__retarget_lock_release_recursive>
 8007906:	bf00      	nop
 8007908:	200012a8 	.word	0x200012a8

0800790c <__sread>:
 800790c:	b510      	push	{r4, lr}
 800790e:	460c      	mov	r4, r1
 8007910:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007914:	f000 f978 	bl	8007c08 <_read_r>
 8007918:	2800      	cmp	r0, #0
 800791a:	bfab      	itete	ge
 800791c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800791e:	89a3      	ldrhlt	r3, [r4, #12]
 8007920:	181b      	addge	r3, r3, r0
 8007922:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007926:	bfac      	ite	ge
 8007928:	6563      	strge	r3, [r4, #84]	@ 0x54
 800792a:	81a3      	strhlt	r3, [r4, #12]
 800792c:	bd10      	pop	{r4, pc}

0800792e <__swrite>:
 800792e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007932:	461f      	mov	r7, r3
 8007934:	898b      	ldrh	r3, [r1, #12]
 8007936:	05db      	lsls	r3, r3, #23
 8007938:	4605      	mov	r5, r0
 800793a:	460c      	mov	r4, r1
 800793c:	4616      	mov	r6, r2
 800793e:	d505      	bpl.n	800794c <__swrite+0x1e>
 8007940:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007944:	2302      	movs	r3, #2
 8007946:	2200      	movs	r2, #0
 8007948:	f000 f94c 	bl	8007be4 <_lseek_r>
 800794c:	89a3      	ldrh	r3, [r4, #12]
 800794e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007952:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007956:	81a3      	strh	r3, [r4, #12]
 8007958:	4632      	mov	r2, r6
 800795a:	463b      	mov	r3, r7
 800795c:	4628      	mov	r0, r5
 800795e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007962:	f000 b973 	b.w	8007c4c <_write_r>

08007966 <__sseek>:
 8007966:	b510      	push	{r4, lr}
 8007968:	460c      	mov	r4, r1
 800796a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800796e:	f000 f939 	bl	8007be4 <_lseek_r>
 8007972:	1c43      	adds	r3, r0, #1
 8007974:	89a3      	ldrh	r3, [r4, #12]
 8007976:	bf15      	itete	ne
 8007978:	6560      	strne	r0, [r4, #84]	@ 0x54
 800797a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800797e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007982:	81a3      	strheq	r3, [r4, #12]
 8007984:	bf18      	it	ne
 8007986:	81a3      	strhne	r3, [r4, #12]
 8007988:	bd10      	pop	{r4, pc}

0800798a <__sclose>:
 800798a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800798e:	f000 b8f7 	b.w	8007b80 <_close_r>

08007992 <__swbuf_r>:
 8007992:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007994:	460e      	mov	r6, r1
 8007996:	4614      	mov	r4, r2
 8007998:	4605      	mov	r5, r0
 800799a:	b118      	cbz	r0, 80079a4 <__swbuf_r+0x12>
 800799c:	6a03      	ldr	r3, [r0, #32]
 800799e:	b90b      	cbnz	r3, 80079a4 <__swbuf_r+0x12>
 80079a0:	f7ff faa2 	bl	8006ee8 <__sinit>
 80079a4:	69a3      	ldr	r3, [r4, #24]
 80079a6:	60a3      	str	r3, [r4, #8]
 80079a8:	89a3      	ldrh	r3, [r4, #12]
 80079aa:	071a      	lsls	r2, r3, #28
 80079ac:	d501      	bpl.n	80079b2 <__swbuf_r+0x20>
 80079ae:	6923      	ldr	r3, [r4, #16]
 80079b0:	b943      	cbnz	r3, 80079c4 <__swbuf_r+0x32>
 80079b2:	4621      	mov	r1, r4
 80079b4:	4628      	mov	r0, r5
 80079b6:	f000 f82b 	bl	8007a10 <__swsetup_r>
 80079ba:	b118      	cbz	r0, 80079c4 <__swbuf_r+0x32>
 80079bc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80079c0:	4638      	mov	r0, r7
 80079c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079c4:	6823      	ldr	r3, [r4, #0]
 80079c6:	6922      	ldr	r2, [r4, #16]
 80079c8:	1a98      	subs	r0, r3, r2
 80079ca:	6963      	ldr	r3, [r4, #20]
 80079cc:	b2f6      	uxtb	r6, r6
 80079ce:	4283      	cmp	r3, r0
 80079d0:	4637      	mov	r7, r6
 80079d2:	dc05      	bgt.n	80079e0 <__swbuf_r+0x4e>
 80079d4:	4621      	mov	r1, r4
 80079d6:	4628      	mov	r0, r5
 80079d8:	f7ff ff64 	bl	80078a4 <_fflush_r>
 80079dc:	2800      	cmp	r0, #0
 80079de:	d1ed      	bne.n	80079bc <__swbuf_r+0x2a>
 80079e0:	68a3      	ldr	r3, [r4, #8]
 80079e2:	3b01      	subs	r3, #1
 80079e4:	60a3      	str	r3, [r4, #8]
 80079e6:	6823      	ldr	r3, [r4, #0]
 80079e8:	1c5a      	adds	r2, r3, #1
 80079ea:	6022      	str	r2, [r4, #0]
 80079ec:	701e      	strb	r6, [r3, #0]
 80079ee:	6962      	ldr	r2, [r4, #20]
 80079f0:	1c43      	adds	r3, r0, #1
 80079f2:	429a      	cmp	r2, r3
 80079f4:	d004      	beq.n	8007a00 <__swbuf_r+0x6e>
 80079f6:	89a3      	ldrh	r3, [r4, #12]
 80079f8:	07db      	lsls	r3, r3, #31
 80079fa:	d5e1      	bpl.n	80079c0 <__swbuf_r+0x2e>
 80079fc:	2e0a      	cmp	r6, #10
 80079fe:	d1df      	bne.n	80079c0 <__swbuf_r+0x2e>
 8007a00:	4621      	mov	r1, r4
 8007a02:	4628      	mov	r0, r5
 8007a04:	f7ff ff4e 	bl	80078a4 <_fflush_r>
 8007a08:	2800      	cmp	r0, #0
 8007a0a:	d0d9      	beq.n	80079c0 <__swbuf_r+0x2e>
 8007a0c:	e7d6      	b.n	80079bc <__swbuf_r+0x2a>
	...

08007a10 <__swsetup_r>:
 8007a10:	b538      	push	{r3, r4, r5, lr}
 8007a12:	4b29      	ldr	r3, [pc, #164]	@ (8007ab8 <__swsetup_r+0xa8>)
 8007a14:	4605      	mov	r5, r0
 8007a16:	6818      	ldr	r0, [r3, #0]
 8007a18:	460c      	mov	r4, r1
 8007a1a:	b118      	cbz	r0, 8007a24 <__swsetup_r+0x14>
 8007a1c:	6a03      	ldr	r3, [r0, #32]
 8007a1e:	b90b      	cbnz	r3, 8007a24 <__swsetup_r+0x14>
 8007a20:	f7ff fa62 	bl	8006ee8 <__sinit>
 8007a24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a28:	0719      	lsls	r1, r3, #28
 8007a2a:	d422      	bmi.n	8007a72 <__swsetup_r+0x62>
 8007a2c:	06da      	lsls	r2, r3, #27
 8007a2e:	d407      	bmi.n	8007a40 <__swsetup_r+0x30>
 8007a30:	2209      	movs	r2, #9
 8007a32:	602a      	str	r2, [r5, #0]
 8007a34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a38:	81a3      	strh	r3, [r4, #12]
 8007a3a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007a3e:	e033      	b.n	8007aa8 <__swsetup_r+0x98>
 8007a40:	0758      	lsls	r0, r3, #29
 8007a42:	d512      	bpl.n	8007a6a <__swsetup_r+0x5a>
 8007a44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a46:	b141      	cbz	r1, 8007a5a <__swsetup_r+0x4a>
 8007a48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a4c:	4299      	cmp	r1, r3
 8007a4e:	d002      	beq.n	8007a56 <__swsetup_r+0x46>
 8007a50:	4628      	mov	r0, r5
 8007a52:	f000 f90d 	bl	8007c70 <_free_r>
 8007a56:	2300      	movs	r3, #0
 8007a58:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a5a:	89a3      	ldrh	r3, [r4, #12]
 8007a5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007a60:	81a3      	strh	r3, [r4, #12]
 8007a62:	2300      	movs	r3, #0
 8007a64:	6063      	str	r3, [r4, #4]
 8007a66:	6923      	ldr	r3, [r4, #16]
 8007a68:	6023      	str	r3, [r4, #0]
 8007a6a:	89a3      	ldrh	r3, [r4, #12]
 8007a6c:	f043 0308 	orr.w	r3, r3, #8
 8007a70:	81a3      	strh	r3, [r4, #12]
 8007a72:	6923      	ldr	r3, [r4, #16]
 8007a74:	b94b      	cbnz	r3, 8007a8a <__swsetup_r+0x7a>
 8007a76:	89a3      	ldrh	r3, [r4, #12]
 8007a78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007a7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a80:	d003      	beq.n	8007a8a <__swsetup_r+0x7a>
 8007a82:	4621      	mov	r1, r4
 8007a84:	4628      	mov	r0, r5
 8007a86:	f000 f83f 	bl	8007b08 <__smakebuf_r>
 8007a8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a8e:	f013 0201 	ands.w	r2, r3, #1
 8007a92:	d00a      	beq.n	8007aaa <__swsetup_r+0x9a>
 8007a94:	2200      	movs	r2, #0
 8007a96:	60a2      	str	r2, [r4, #8]
 8007a98:	6962      	ldr	r2, [r4, #20]
 8007a9a:	4252      	negs	r2, r2
 8007a9c:	61a2      	str	r2, [r4, #24]
 8007a9e:	6922      	ldr	r2, [r4, #16]
 8007aa0:	b942      	cbnz	r2, 8007ab4 <__swsetup_r+0xa4>
 8007aa2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007aa6:	d1c5      	bne.n	8007a34 <__swsetup_r+0x24>
 8007aa8:	bd38      	pop	{r3, r4, r5, pc}
 8007aaa:	0799      	lsls	r1, r3, #30
 8007aac:	bf58      	it	pl
 8007aae:	6962      	ldrpl	r2, [r4, #20]
 8007ab0:	60a2      	str	r2, [r4, #8]
 8007ab2:	e7f4      	b.n	8007a9e <__swsetup_r+0x8e>
 8007ab4:	2000      	movs	r0, #0
 8007ab6:	e7f7      	b.n	8007aa8 <__swsetup_r+0x98>
 8007ab8:	2000001c 	.word	0x2000001c

08007abc <__swhatbuf_r>:
 8007abc:	b570      	push	{r4, r5, r6, lr}
 8007abe:	460c      	mov	r4, r1
 8007ac0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ac4:	2900      	cmp	r1, #0
 8007ac6:	b096      	sub	sp, #88	@ 0x58
 8007ac8:	4615      	mov	r5, r2
 8007aca:	461e      	mov	r6, r3
 8007acc:	da0d      	bge.n	8007aea <__swhatbuf_r+0x2e>
 8007ace:	89a3      	ldrh	r3, [r4, #12]
 8007ad0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007ad4:	f04f 0100 	mov.w	r1, #0
 8007ad8:	bf14      	ite	ne
 8007ada:	2340      	movne	r3, #64	@ 0x40
 8007adc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007ae0:	2000      	movs	r0, #0
 8007ae2:	6031      	str	r1, [r6, #0]
 8007ae4:	602b      	str	r3, [r5, #0]
 8007ae6:	b016      	add	sp, #88	@ 0x58
 8007ae8:	bd70      	pop	{r4, r5, r6, pc}
 8007aea:	466a      	mov	r2, sp
 8007aec:	f000 f858 	bl	8007ba0 <_fstat_r>
 8007af0:	2800      	cmp	r0, #0
 8007af2:	dbec      	blt.n	8007ace <__swhatbuf_r+0x12>
 8007af4:	9901      	ldr	r1, [sp, #4]
 8007af6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007afa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007afe:	4259      	negs	r1, r3
 8007b00:	4159      	adcs	r1, r3
 8007b02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007b06:	e7eb      	b.n	8007ae0 <__swhatbuf_r+0x24>

08007b08 <__smakebuf_r>:
 8007b08:	898b      	ldrh	r3, [r1, #12]
 8007b0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007b0c:	079d      	lsls	r5, r3, #30
 8007b0e:	4606      	mov	r6, r0
 8007b10:	460c      	mov	r4, r1
 8007b12:	d507      	bpl.n	8007b24 <__smakebuf_r+0x1c>
 8007b14:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007b18:	6023      	str	r3, [r4, #0]
 8007b1a:	6123      	str	r3, [r4, #16]
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	6163      	str	r3, [r4, #20]
 8007b20:	b003      	add	sp, #12
 8007b22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b24:	ab01      	add	r3, sp, #4
 8007b26:	466a      	mov	r2, sp
 8007b28:	f7ff ffc8 	bl	8007abc <__swhatbuf_r>
 8007b2c:	9f00      	ldr	r7, [sp, #0]
 8007b2e:	4605      	mov	r5, r0
 8007b30:	4639      	mov	r1, r7
 8007b32:	4630      	mov	r0, r6
 8007b34:	f7ff fc24 	bl	8007380 <_malloc_r>
 8007b38:	b948      	cbnz	r0, 8007b4e <__smakebuf_r+0x46>
 8007b3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b3e:	059a      	lsls	r2, r3, #22
 8007b40:	d4ee      	bmi.n	8007b20 <__smakebuf_r+0x18>
 8007b42:	f023 0303 	bic.w	r3, r3, #3
 8007b46:	f043 0302 	orr.w	r3, r3, #2
 8007b4a:	81a3      	strh	r3, [r4, #12]
 8007b4c:	e7e2      	b.n	8007b14 <__smakebuf_r+0xc>
 8007b4e:	89a3      	ldrh	r3, [r4, #12]
 8007b50:	6020      	str	r0, [r4, #0]
 8007b52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b56:	81a3      	strh	r3, [r4, #12]
 8007b58:	9b01      	ldr	r3, [sp, #4]
 8007b5a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007b5e:	b15b      	cbz	r3, 8007b78 <__smakebuf_r+0x70>
 8007b60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b64:	4630      	mov	r0, r6
 8007b66:	f000 f82d 	bl	8007bc4 <_isatty_r>
 8007b6a:	b128      	cbz	r0, 8007b78 <__smakebuf_r+0x70>
 8007b6c:	89a3      	ldrh	r3, [r4, #12]
 8007b6e:	f023 0303 	bic.w	r3, r3, #3
 8007b72:	f043 0301 	orr.w	r3, r3, #1
 8007b76:	81a3      	strh	r3, [r4, #12]
 8007b78:	89a3      	ldrh	r3, [r4, #12]
 8007b7a:	431d      	orrs	r5, r3
 8007b7c:	81a5      	strh	r5, [r4, #12]
 8007b7e:	e7cf      	b.n	8007b20 <__smakebuf_r+0x18>

08007b80 <_close_r>:
 8007b80:	b538      	push	{r3, r4, r5, lr}
 8007b82:	4d06      	ldr	r5, [pc, #24]	@ (8007b9c <_close_r+0x1c>)
 8007b84:	2300      	movs	r3, #0
 8007b86:	4604      	mov	r4, r0
 8007b88:	4608      	mov	r0, r1
 8007b8a:	602b      	str	r3, [r5, #0]
 8007b8c:	f7f9 f96b 	bl	8000e66 <_close>
 8007b90:	1c43      	adds	r3, r0, #1
 8007b92:	d102      	bne.n	8007b9a <_close_r+0x1a>
 8007b94:	682b      	ldr	r3, [r5, #0]
 8007b96:	b103      	cbz	r3, 8007b9a <_close_r+0x1a>
 8007b98:	6023      	str	r3, [r4, #0]
 8007b9a:	bd38      	pop	{r3, r4, r5, pc}
 8007b9c:	200012b4 	.word	0x200012b4

08007ba0 <_fstat_r>:
 8007ba0:	b538      	push	{r3, r4, r5, lr}
 8007ba2:	4d07      	ldr	r5, [pc, #28]	@ (8007bc0 <_fstat_r+0x20>)
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	4604      	mov	r4, r0
 8007ba8:	4608      	mov	r0, r1
 8007baa:	4611      	mov	r1, r2
 8007bac:	602b      	str	r3, [r5, #0]
 8007bae:	f7f9 f966 	bl	8000e7e <_fstat>
 8007bb2:	1c43      	adds	r3, r0, #1
 8007bb4:	d102      	bne.n	8007bbc <_fstat_r+0x1c>
 8007bb6:	682b      	ldr	r3, [r5, #0]
 8007bb8:	b103      	cbz	r3, 8007bbc <_fstat_r+0x1c>
 8007bba:	6023      	str	r3, [r4, #0]
 8007bbc:	bd38      	pop	{r3, r4, r5, pc}
 8007bbe:	bf00      	nop
 8007bc0:	200012b4 	.word	0x200012b4

08007bc4 <_isatty_r>:
 8007bc4:	b538      	push	{r3, r4, r5, lr}
 8007bc6:	4d06      	ldr	r5, [pc, #24]	@ (8007be0 <_isatty_r+0x1c>)
 8007bc8:	2300      	movs	r3, #0
 8007bca:	4604      	mov	r4, r0
 8007bcc:	4608      	mov	r0, r1
 8007bce:	602b      	str	r3, [r5, #0]
 8007bd0:	f7f9 f965 	bl	8000e9e <_isatty>
 8007bd4:	1c43      	adds	r3, r0, #1
 8007bd6:	d102      	bne.n	8007bde <_isatty_r+0x1a>
 8007bd8:	682b      	ldr	r3, [r5, #0]
 8007bda:	b103      	cbz	r3, 8007bde <_isatty_r+0x1a>
 8007bdc:	6023      	str	r3, [r4, #0]
 8007bde:	bd38      	pop	{r3, r4, r5, pc}
 8007be0:	200012b4 	.word	0x200012b4

08007be4 <_lseek_r>:
 8007be4:	b538      	push	{r3, r4, r5, lr}
 8007be6:	4d07      	ldr	r5, [pc, #28]	@ (8007c04 <_lseek_r+0x20>)
 8007be8:	4604      	mov	r4, r0
 8007bea:	4608      	mov	r0, r1
 8007bec:	4611      	mov	r1, r2
 8007bee:	2200      	movs	r2, #0
 8007bf0:	602a      	str	r2, [r5, #0]
 8007bf2:	461a      	mov	r2, r3
 8007bf4:	f7f9 f95e 	bl	8000eb4 <_lseek>
 8007bf8:	1c43      	adds	r3, r0, #1
 8007bfa:	d102      	bne.n	8007c02 <_lseek_r+0x1e>
 8007bfc:	682b      	ldr	r3, [r5, #0]
 8007bfe:	b103      	cbz	r3, 8007c02 <_lseek_r+0x1e>
 8007c00:	6023      	str	r3, [r4, #0]
 8007c02:	bd38      	pop	{r3, r4, r5, pc}
 8007c04:	200012b4 	.word	0x200012b4

08007c08 <_read_r>:
 8007c08:	b538      	push	{r3, r4, r5, lr}
 8007c0a:	4d07      	ldr	r5, [pc, #28]	@ (8007c28 <_read_r+0x20>)
 8007c0c:	4604      	mov	r4, r0
 8007c0e:	4608      	mov	r0, r1
 8007c10:	4611      	mov	r1, r2
 8007c12:	2200      	movs	r2, #0
 8007c14:	602a      	str	r2, [r5, #0]
 8007c16:	461a      	mov	r2, r3
 8007c18:	f7f9 f908 	bl	8000e2c <_read>
 8007c1c:	1c43      	adds	r3, r0, #1
 8007c1e:	d102      	bne.n	8007c26 <_read_r+0x1e>
 8007c20:	682b      	ldr	r3, [r5, #0]
 8007c22:	b103      	cbz	r3, 8007c26 <_read_r+0x1e>
 8007c24:	6023      	str	r3, [r4, #0]
 8007c26:	bd38      	pop	{r3, r4, r5, pc}
 8007c28:	200012b4 	.word	0x200012b4

08007c2c <_sbrk_r>:
 8007c2c:	b538      	push	{r3, r4, r5, lr}
 8007c2e:	4d06      	ldr	r5, [pc, #24]	@ (8007c48 <_sbrk_r+0x1c>)
 8007c30:	2300      	movs	r3, #0
 8007c32:	4604      	mov	r4, r0
 8007c34:	4608      	mov	r0, r1
 8007c36:	602b      	str	r3, [r5, #0]
 8007c38:	f7f9 f94a 	bl	8000ed0 <_sbrk>
 8007c3c:	1c43      	adds	r3, r0, #1
 8007c3e:	d102      	bne.n	8007c46 <_sbrk_r+0x1a>
 8007c40:	682b      	ldr	r3, [r5, #0]
 8007c42:	b103      	cbz	r3, 8007c46 <_sbrk_r+0x1a>
 8007c44:	6023      	str	r3, [r4, #0]
 8007c46:	bd38      	pop	{r3, r4, r5, pc}
 8007c48:	200012b4 	.word	0x200012b4

08007c4c <_write_r>:
 8007c4c:	b538      	push	{r3, r4, r5, lr}
 8007c4e:	4d07      	ldr	r5, [pc, #28]	@ (8007c6c <_write_r+0x20>)
 8007c50:	4604      	mov	r4, r0
 8007c52:	4608      	mov	r0, r1
 8007c54:	4611      	mov	r1, r2
 8007c56:	2200      	movs	r2, #0
 8007c58:	602a      	str	r2, [r5, #0]
 8007c5a:	461a      	mov	r2, r3
 8007c5c:	f7f8 fd9a 	bl	8000794 <_write>
 8007c60:	1c43      	adds	r3, r0, #1
 8007c62:	d102      	bne.n	8007c6a <_write_r+0x1e>
 8007c64:	682b      	ldr	r3, [r5, #0]
 8007c66:	b103      	cbz	r3, 8007c6a <_write_r+0x1e>
 8007c68:	6023      	str	r3, [r4, #0]
 8007c6a:	bd38      	pop	{r3, r4, r5, pc}
 8007c6c:	200012b4 	.word	0x200012b4

08007c70 <_free_r>:
 8007c70:	b538      	push	{r3, r4, r5, lr}
 8007c72:	4605      	mov	r5, r0
 8007c74:	2900      	cmp	r1, #0
 8007c76:	d041      	beq.n	8007cfc <_free_r+0x8c>
 8007c78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c7c:	1f0c      	subs	r4, r1, #4
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	bfb8      	it	lt
 8007c82:	18e4      	addlt	r4, r4, r3
 8007c84:	f7ff fe36 	bl	80078f4 <__malloc_lock>
 8007c88:	4a1d      	ldr	r2, [pc, #116]	@ (8007d00 <_free_r+0x90>)
 8007c8a:	6813      	ldr	r3, [r2, #0]
 8007c8c:	b933      	cbnz	r3, 8007c9c <_free_r+0x2c>
 8007c8e:	6063      	str	r3, [r4, #4]
 8007c90:	6014      	str	r4, [r2, #0]
 8007c92:	4628      	mov	r0, r5
 8007c94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c98:	f7ff be32 	b.w	8007900 <__malloc_unlock>
 8007c9c:	42a3      	cmp	r3, r4
 8007c9e:	d908      	bls.n	8007cb2 <_free_r+0x42>
 8007ca0:	6820      	ldr	r0, [r4, #0]
 8007ca2:	1821      	adds	r1, r4, r0
 8007ca4:	428b      	cmp	r3, r1
 8007ca6:	bf01      	itttt	eq
 8007ca8:	6819      	ldreq	r1, [r3, #0]
 8007caa:	685b      	ldreq	r3, [r3, #4]
 8007cac:	1809      	addeq	r1, r1, r0
 8007cae:	6021      	streq	r1, [r4, #0]
 8007cb0:	e7ed      	b.n	8007c8e <_free_r+0x1e>
 8007cb2:	461a      	mov	r2, r3
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	b10b      	cbz	r3, 8007cbc <_free_r+0x4c>
 8007cb8:	42a3      	cmp	r3, r4
 8007cba:	d9fa      	bls.n	8007cb2 <_free_r+0x42>
 8007cbc:	6811      	ldr	r1, [r2, #0]
 8007cbe:	1850      	adds	r0, r2, r1
 8007cc0:	42a0      	cmp	r0, r4
 8007cc2:	d10b      	bne.n	8007cdc <_free_r+0x6c>
 8007cc4:	6820      	ldr	r0, [r4, #0]
 8007cc6:	4401      	add	r1, r0
 8007cc8:	1850      	adds	r0, r2, r1
 8007cca:	4283      	cmp	r3, r0
 8007ccc:	6011      	str	r1, [r2, #0]
 8007cce:	d1e0      	bne.n	8007c92 <_free_r+0x22>
 8007cd0:	6818      	ldr	r0, [r3, #0]
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	6053      	str	r3, [r2, #4]
 8007cd6:	4408      	add	r0, r1
 8007cd8:	6010      	str	r0, [r2, #0]
 8007cda:	e7da      	b.n	8007c92 <_free_r+0x22>
 8007cdc:	d902      	bls.n	8007ce4 <_free_r+0x74>
 8007cde:	230c      	movs	r3, #12
 8007ce0:	602b      	str	r3, [r5, #0]
 8007ce2:	e7d6      	b.n	8007c92 <_free_r+0x22>
 8007ce4:	6820      	ldr	r0, [r4, #0]
 8007ce6:	1821      	adds	r1, r4, r0
 8007ce8:	428b      	cmp	r3, r1
 8007cea:	bf04      	itt	eq
 8007cec:	6819      	ldreq	r1, [r3, #0]
 8007cee:	685b      	ldreq	r3, [r3, #4]
 8007cf0:	6063      	str	r3, [r4, #4]
 8007cf2:	bf04      	itt	eq
 8007cf4:	1809      	addeq	r1, r1, r0
 8007cf6:	6021      	streq	r1, [r4, #0]
 8007cf8:	6054      	str	r4, [r2, #4]
 8007cfa:	e7ca      	b.n	8007c92 <_free_r+0x22>
 8007cfc:	bd38      	pop	{r3, r4, r5, pc}
 8007cfe:	bf00      	nop
 8007d00:	200012b0 	.word	0x200012b0

08007d04 <_init>:
 8007d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d06:	bf00      	nop
 8007d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d0a:	bc08      	pop	{r3}
 8007d0c:	469e      	mov	lr, r3
 8007d0e:	4770      	bx	lr

08007d10 <_fini>:
 8007d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d12:	bf00      	nop
 8007d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d16:	bc08      	pop	{r3}
 8007d18:	469e      	mov	lr, r3
 8007d1a:	4770      	bx	lr
