// Seed: 424686845
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    output wire id_5,
    output wor id_6
);
  wire id_8 = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output wand id_2,
    output uwire id_3,
    input supply1 id_4,
    input wire id_5,
    input supply0 id_6,
    output supply0 id_7,
    input tri1 id_8,
    output uwire id_9,
    input wire id_10,
    output uwire id_11,
    input wand id_12,
    output wor id_13
);
  initial begin
    id_1 <= 1;
  end
  module_0(
      id_3, id_10, id_6, id_12, id_5, id_9, id_13
  );
endmodule
