#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jun 16 13:36:38 2022
# Process ID: 23406
# Current directory: /home/taylor/Documents/new_spgd
# Command line: vivado -source make_project.tcl
# Log file: /home/taylor/Documents/new_spgd/vivado.log
# Journal file: /home/taylor/Documents/new_spgd/vivado.jou
#-----------------------------------------------------------
start_gui
source make_project.tcl
regenerate_bd_layout
update_compile_order -fileset sources_1
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets ideal_offset_sub_0_M_AXIS_RESULT]
delete_bd_objs [get_bd_intf_nets cal_offset_sub_0_M_AXIS_RESULT]
connect_bd_intf_net [get_bd_intf_pins cal_offset_sub_0/M_AXIS_RESULT] [get_bd_intf_pins AXIS_to_GPIO/s_axis]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:div_gen:5.1 div_gen_0
endgroup
add_files -norecurse /home/taylor/Documents/new_spgd/src/axi_cfg_register.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference axi_cfg_register axi_cfg_register
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/PS7/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/PS7/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/PS7/processing_system7_0/M_AXI_GP0} Slave {/axi_cfg_register/s_axi} ddr_seg {Auto} intc_ip {/PS7/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_cfg_register/s_axi]
set_property offset 0x40000000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_cfg_register_reg0}]
set_property range 4K [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_cfg_register_reg0}]
add_files -norecurse /home/taylor/Documents/new_spgd/src/cfg_to_gpio.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference cfg_to_gpio cfg_to_gpio
connect_bd_net [get_bd_pins cfg_to_gpio/cfg_data] [get_bd_pins axi_cfg_register/cfg_data]
delete_bd_objs [get_bd_nets AXIS_to_GPIO_GP_OUT]
connect_bd_net [get_bd_pins cfg_to_gpio/GP_OUT] [get_bd_pins PS7/gpio2_io_i]
regenerate_bd_layout
delete_bd_objs [get_bd_cells div_gen_0]
delete_bd_objs [get_bd_intf_nets offset_ADC_to_AXIS_m_axis_a] [get_bd_intf_nets ADC_offset_to_fp_0_M_AXIS_RESULT] [get_bd_cells ADC_offset_to_fp_0]
delete_bd_objs [get_bd_intf_nets offset_ADC_to_AXIS_m_axis_b] [get_bd_intf_nets ADC_offset_to_fp_1_M_AXIS_RESULT] [get_bd_cells ADC_offset_to_fp_1]
delete_bd_objs [get_bd_intf_nets ADC_cal_fp_constants_m_axis_e] [get_bd_intf_nets ADC_cal_fp_constants_m_axis_a] [get_bd_intf_nets ADC_cal_fp_constants_m_axis_b] [get_bd_intf_nets ADC_cal_fp_constants_m_axis_c] [get_bd_intf_nets ADC_cal_fp_constants_m_axis_d] [get_bd_intf_nets ADC_cal_fp_constants_m_axis_f] [get_bd_intf_nets ADC_cal_fp_constants_m_axis_g] [get_bd_intf_nets ADC_cal_fp_constants_m_axis_h] [get_bd_cells ADC_cal_fp_constants]
delete_bd_objs [get_bd_intf_nets cal_gain_mult_0_M_AXIS_RESULT] [get_bd_cells cal_gain_mult_0]
delete_bd_objs [get_bd_intf_nets ideal_gain_mult_0_M_AXIS_RESULT] [get_bd_cells ideal_gain_mult_0]
delete_bd_objs [get_bd_intf_nets cal_gain_mult_1_M_AXIS_RESULT] [get_bd_cells cal_gain_mult_1]
delete_bd_objs [get_bd_intf_nets cal_offset_sub_0_M_AXIS_RESULT] [get_bd_cells cal_offset_sub_0]
delete_bd_objs [get_bd_cells ideal_offset_sub_0]
delete_bd_objs [get_bd_intf_nets cal_offset_sub_1_M_AXIS_RESULT] [get_bd_cells cal_offset_sub_1]
delete_bd_objs [get_bd_intf_nets ideal_gain_mult_1_M_AXIS_RESULT] [get_bd_cells ideal_gain_mult_1]
delete_bd_objs [get_bd_cells AXIS_to_GPIO]
delete_bd_objs [get_bd_cells ideal_offset_sub_1]
regenerate_bd_layout
update_compile_order -fileset sources_1
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:div_gen:5.1 div_gen_0
endgroup
set_property -dict [list CONFIG.dividend_and_quotient_width.VALUE_SRC USER CONFIG.divisor_width.VALUE_SRC USER] [get_bd_cells div_gen_0]
set_property -dict [list CONFIG.dividend_and_quotient_width {64} CONFIG.divisor_width {64} CONFIG.remainder_type {Fractional} CONFIG.latency_configuration {Manual} CONFIG.latency {1} CONFIG.fractional_width {64} CONFIG.latency {1}] [get_bd_cells div_gen_0]
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_0
set_property -dict [list CONFIG.algorithm_type {Radix2} CONFIG.dividend_and_quotient_width {12} CONFIG.divisor_width {12} CONFIG.fractional_width {48} CONFIG.divisor_width {12} CONFIG.remainder_type {Fractional} CONFIG.latency {64}] [get_ips div_gen_0]
generate_target {instantiation_template} [get_files /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
generate_target all [get_files  /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
export_ip_user_files -of_objects [get_files /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.ip_user_files/sim_scripts -ip_user_files_dir /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.ip_user_files -ipstatic_source_dir /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.cache/compile_simlib/modelsim} {questa=/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.cache/compile_simlib/questa} {ies=/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.cache/compile_simlib/ies} {xcelium=/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.cache/compile_simlib/xcelium} {vcs=/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.cache/compile_simlib/vcs} {riviera=/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_bd_design {/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd}
add_files PRNG.v
pwd
cd src
add_files PRNG.v
add_files PRNG_tb.v
update_compile_order -fileset sources_1
save_bd_design
launch_simulation
source offset_ADC_to_AXIS.tcl
open_bd_design {/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PRNG_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
add_files LSFR.v
add_files LFSR.v
add_files gen_adder.v
add_files gen_mult.v
launch_simulation
update_compile_order -fileset sources_1
open_bd_design {/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd}
add_files CLT_RNG.v
launch_simulation
source PRNG_tb.tcl
update_compile_order -fileset sources_1
run all
close_sim
launch_simulation
source PRNG_tb.tcl
run all
close_sim
launch_simulation
source PRNG_tb.tcl
run all
open_bd_design {/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd}
close_sim
close_sim
