[{"DBLP title": "CoMETC: Coordinated management of energy/thermal/cooling in servers.", "DBLP authors": ["Raid Ayoub", "Rajib Nath", "Tajana Simunic Rosing"], "year": 2013, "doi": "https://doi.org/10.1145/2534381", "OA papers": [{"PaperId": "https://openalex.org/W2046813310", "PaperTitle": "CoMETC", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Intel (United Kingdom)": 1.0, "University of California, San Diego": 2.0}, "Authors": ["Raid Ayoub", "Rajib Nath", "Tajana Rosing"]}]}, {"DBLP title": "Dynamic programming-based runtime thermal management (DPRTM): An online thermal control strategy for 3D-NoC systems.", "DBLP authors": ["Ra'ed Al-Dujaily", "Nizar Dahir", "Terrence S. T. Mak", "Fei Xia", "Alex Yakovlev"], "year": 2013, "doi": "https://doi.org/10.1145/2534382", "OA papers": [{"PaperId": "https://openalex.org/W2054929864", "PaperTitle": "Dynamic programming-based runtime thermal management (DPRTM)", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Southampton": 1.0, "Newcastle University": 3.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Ra'ed Al-Dujaily", "Nizar Dahir", "Terrence Mak", "Fei Xia", "Alex Yakovlev"]}]}, {"DBLP title": "Improving the performance of port range check for network packet filtering.", "DBLP authors": ["Yen-Jen Chang", "Hsiang-Yu Lu"], "year": 2013, "doi": "https://doi.org/10.1145/2523069", "OA papers": [{"PaperId": "https://openalex.org/W1991250698", "PaperTitle": "Improving the performance of port range check for network packet filtering", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taipei University": 1.0, "National Chung Hsing University": 1.0}, "Authors": ["Yen-Jen Chang", "Hsiang-Yu Lu"]}]}, {"DBLP title": "Near-optimal and scalable intrasignal in-place optimization for non-overlapping and irregular access schemes.", "DBLP authors": ["Angeliki Kritikakou", "Francky Catthoor", "Vasilios I. Kelefouras", "Costas E. Goutis"], "year": 2013, "doi": "https://doi.org/10.1145/2534383", "OA papers": [{"PaperId": "https://openalex.org/W2057347751", "PaperTitle": "Near-optimal and scalable intrasignal in-place optimization for non-overlapping and irregular access schemes", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Patras": 3.0, "Imec": 0.5, "KU Leuven": 0.5}, "Authors": ["Angeliki Kritikakou", "Francky Catthoor", "Vasilios Kelefouras", "Costas E. Goutis"]}]}, {"DBLP title": "Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh.", "DBLP authors": ["Jianhua Li", "Liang Shi", "Qing'an Li", "Chun Jason Xue", "Yiran Chen", "Yinlong Xu", "Wei Wang"], "year": 2013, "doi": "https://doi.org/10.1145/2534393", "OA papers": [{"PaperId": "https://openalex.org/W2043957422", "PaperTitle": "Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Hefei University of Technology": 2.0, "Chongqing University": 1.0, "Wuhan University": 1.0, "City University of Hong Kong": 1.0, "University of Pittsburgh": 1.0, "University of Science and Technology of China": 1.0}, "Authors": ["Jianhua Li", "Liang Shi", "Qingan Li", "Chun Jason Xue", "Yi Chen", "Yinlong Xu", "Wei Wang"]}]}, {"DBLP title": "Performance bound analysis of analog circuits in frequency- and time-domain considering process variations.", "DBLP authors": ["Xuexin Liu", "Sheldon X.-D. Tan", "Adolfo Adair Palma-Rodriguez", "Esteban Tlelo-Cuautle", "Guoyong Shi"], "year": 2013, "doi": "https://doi.org/10.1145/2534395", "OA papers": [{"PaperId": "https://openalex.org/W2096728620", "PaperTitle": "Performance bound analysis of analog circuits in frequency- and time-domain considering process variations", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Riverside": 2.0, "National Institute of Astrophysics, Optics and Electronics": 2.0, "Shanghai Jiao Tong University": 1.0}, "Authors": ["Xue-Xin Liu", "Sheldon X.-D. Tan", "A. A. Palma-Rodriguez", "Esteban Tlelo-Cuautle", "Guoyong Shi"]}]}, {"DBLP title": "Optimal common-centroid-based unit capacitor placements for yield enhancement of switched-capacitor circuits.", "DBLP authors": ["Chien-Chih Huang", "Chin-Long Wey", "Jwu-E Chen", "Pei-Wen Luo"], "year": 2013, "doi": "https://doi.org/10.1145/2534394", "OA papers": [{"PaperId": "https://openalex.org/W2016340200", "PaperTitle": "Optimal common-centroid-based unit capacitor placements for yield enhancement of switched-capacitor circuits", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Central University": 2.0, "National Yang Ming Chiao Tung University": 1.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Chien-Chih Huang", "Chin-Long Wey", "Jwu E. Chen", "Pei-Wen Luo"]}]}, {"DBLP title": "Built-in generation of multicycle functional broadside tests with observation points.", "DBLP authors": ["Irith Pomeranz"], "year": 2013, "doi": "https://doi.org/10.1145/2534396", "OA papers": [{"PaperId": "https://openalex.org/W1990905411", "PaperTitle": "Built-in generation of multicycle functional broadside tests with observation points", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Test compaction techniques for assertion-based test generation.", "DBLP authors": ["Jason G. Tong", "Marc Boule", "Zeljko Zilic"], "year": 2013, "doi": "https://doi.org/10.1145/2534397", "OA papers": [{"PaperId": "https://openalex.org/W1971159340", "PaperTitle": "Test compaction techniques for assertion-based test generation", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"McGill University": 2.0, "\u00c9cole de Technologie Sup\u00e9rieure": 1.0}, "Authors": ["Jason G. Tong", "Marc Boul\u00e9", "Zeljko Zilic"]}]}, {"DBLP title": "A survey and taxonomy of on-chip monitoring of multicore systems-on-chip.", "DBLP authors": ["George Kornaros", "Dionisios N. Pnevmatikatos"], "year": 2013, "doi": "https://doi.org/10.1145/2442087.2442088", "OA papers": [{"PaperId": "https://openalex.org/W2044321560", "PaperTitle": "A survey and taxonomy of on-chip monitoring of multicore systems-on-chip", "Year": 2013, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Technical University of Crete": 2.0}, "Authors": ["Georgios Kornaros", "Dionisios Pnevmatikatos"]}]}, {"DBLP title": "Runtime verification for multicore SoC with high-quality trace data.", "DBLP authors": ["Rico Backasch", "Christian Hochberger", "Alexander Weiss", "Martin Leucker", "Richard Lasslop"], "year": 2013, "doi": "https://doi.org/10.1145/2442087.2442089", "OA papers": [{"PaperId": "https://openalex.org/W2166915430", "PaperTitle": "Runtime verification for multicore SoC with high-quality trace data", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {" Dresden University of Technology": 1.0, "Technical University of Darmstadt": 1.0, "Accemic": 1.0, "University of L\u00fcbeck": 0.5, "Software (Spain)": 0.5, "Steinbichler Optotechnik GmbH": 1.0}, "Authors": ["Rico Backasch", "Christian Hochberger", "Alexander Weiss", "Martin Leucker", "Richard Lasslop"]}]}, {"DBLP title": "Coverage-directed observability-based validation for embedded software.", "DBLP authors": ["Jos\u00e9 C. Costa", "Jos\u00e9 C. Monteiro"], "year": 2013, "doi": "https://doi.org/10.1145/2442087.2442090", "OA papers": [{"PaperId": "https://openalex.org/W2053296447", "PaperTitle": "Coverage-directed observability-based validation for embedded software", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.0, "University of Lisbon": 1.0}, "Authors": ["Jos\u00e9 Carlos Costa", "Jos\u00e9 Monteiro"]}]}, {"DBLP title": "t/t-Diagnosability of regular graphs under the PMC model.", "DBLP authors": ["Chun-An Chen", "Sun-Yuan Hsieh"], "year": 2013, "doi": "https://doi.org/10.1145/2442087.2442091", "OA papers": [{"PaperId": "https://openalex.org/W2033142520", "PaperTitle": "<i>t/t</i> -Diagnosability of regular graphs under the PMC model", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Chun-An Chen", "Sun-Yuan Hsieh"]}]}, {"DBLP title": "Synthesis of networks of custom processing elements for real-time physical system emulation.", "DBLP authors": ["Chen Huang", "Bailey Miller", "Frank Vahid", "Tony Givargis"], "year": 2013, "doi": "https://doi.org/10.1145/2442087.2442092", "OA papers": [{"PaperId": "https://openalex.org/W1997712831", "PaperTitle": "Synthesis of networks of custom processing elements for real-time physical system emulation", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Riverside": 3.0, "University of California, Irvine": 1.0}, "Authors": ["Chen Huang", "Bailey W. Miller", "Frank Vahid", "Tony Givargis"]}]}, {"DBLP title": "Resource-aware architectures for adaptive particle filter based visual target tracking.", "DBLP authors": ["Domenic Forte", "Ankur Srivastava"], "year": 2013, "doi": "https://doi.org/10.1145/2442087.2442093", "OA papers": [{"PaperId": "https://openalex.org/W1973287945", "PaperTitle": "Resource-aware architectures for adaptive particle filter based visual target tracking", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Domenic Forte", "Ankur Srivastava"]}]}, {"DBLP title": "Shared recovery for energy efficiency and reliability enhancements in real-time applications with precedence constraints.", "DBLP authors": ["Baoxian Zhao", "Hakan Aydin", "Dakai Zhu"], "year": 2013, "doi": "https://doi.org/10.1145/2442087.2442094", "OA papers": [{"PaperId": "https://openalex.org/W2119744277", "PaperTitle": "Shared recovery for energy efficiency and reliability enhancements in real-time applications with precedence constraints", "Year": 2013, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"George Mason University": 2.0, "The University of Texas at San Antonio": 1.0}, "Authors": ["Baoxian Zhao", "Hakan Aydin", "Dakai Zhu"]}]}, {"DBLP title": "Achieving autonomous power management using reinforcement learning.", "DBLP authors": ["Hao Shen", "Ying Tan", "Jun Lu", "Qing Wu", "Qinru Qiu"], "year": 2013, "doi": "https://doi.org/10.1145/2442087.2442095", "OA papers": [{"PaperId": "https://openalex.org/W1975844231", "PaperTitle": "Achieving autonomous power management using reinforcement learning", "Year": 2013, "CitationCount": 82, "EstimatedCitation": 82, "Affiliations": {"Syracuse University": 2.0, "Binghamton University": 2.0, "United States Air Force Research Laboratory": 1.0}, "Authors": ["Hao Shen", "Ying Tan", "Jun Lu", "Qing Wu", "Qinru Qiu"]}]}, {"DBLP title": "Reducing instruction bit-width for low-power VLIW architectures.", "DBLP authors": ["Jongwon Lee", "Jonghee M. Youn", "Doosan Cho", "Yunheung Paek"], "year": 2013, "doi": "https://doi.org/10.1145/2442087.2442096", "OA papers": [{"PaperId": "https://openalex.org/W1978982849", "PaperTitle": "Reducing instruction bit-width for low-power VLIW architectures", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seoul National University": 3.0, "Sunchon National University": 1.0}, "Authors": ["Jongwon Lee", "Jonghee M. Youn", "Doosan Cho", "Yunheung Paek"]}]}, {"DBLP title": "Low-power resource binding by postsilicon customization.", "DBLP authors": ["Mehrdad Majzoobi", "Joonho Kong", "Farinaz Koushanfar"], "year": 2013, "doi": "https://doi.org/10.1145/2442087.2442097", "OA papers": [{"PaperId": "https://openalex.org/W2024735290", "PaperTitle": "Low-power resource binding by postsilicon customization", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Rice University": 3.0}, "Authors": ["Mehrdad Majzoobi", "Joonho Kong", "Farinaz Koushanfar"]}]}, {"DBLP title": "Low-power anti-aging zero skew clock gating.", "DBLP authors": ["Shih-Hsu Huang", "Wen-Pin Tu", "Chia-Ming Chang", "Song-Bin Pan"], "year": 2013, "doi": "https://doi.org/10.1145/2442087.2442098", "OA papers": [{"PaperId": "https://openalex.org/W1985539057", "PaperTitle": "Low-power anti-aging zero skew clock gating", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Chung Yuan Christian University": 4.0}, "Authors": ["Shih-Hsu Huang", "Wen-Pin Tu", "Chia-Ming Chang", "Song Pan"]}]}, {"DBLP title": "Composable thermal modeling and simulation for architecture-level thermal designs of multicore microprocessors.", "DBLP authors": ["Hai Wang", "Sheldon X.-D. Tan", "Duo Li", "Ashish Gupta", "Yuan Yuan"], "year": 2013, "doi": "https://doi.org/10.1145/2442087.2442099", "OA papers": [{"PaperId": "https://openalex.org/W1973881538", "PaperTitle": "Composable thermal modeling and simulation for architecture-level thermal designs of multicore microprocessors", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Electronic Science and Technology of China": 2.0, "University of California, Riverside": 1.0, "Synopsys (United States)": 1.0, "Intel (United States)": 1.0}, "Authors": ["Hai Wang", "Sheldon X.-D. Tan", "Bo Yang", "Ashish Gupta", "Yuan Yuan"]}]}, {"DBLP title": "IC power delivery: Voltage regulation and conversion, system-level cooptimization and technology implications.", "DBLP authors": ["Zhiyu Zeng", "Suming Lai", "Peng Li"], "year": 2013, "doi": "https://doi.org/10.1145/2442087.2442100", "OA papers": [{"PaperId": "https://openalex.org/W2058129208", "PaperTitle": "IC power delivery", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Zhiyu Zeng", "Suming Lai", "Peng Li"]}]}, {"DBLP title": "A study of row-based area-array I/O design planning in concurrent chip-package design flow.", "DBLP authors": ["Ren-Jie Lee", "Hung-Ming Chen"], "year": 2013, "doi": "https://doi.org/10.1145/2442087.2442101", "OA papers": [{"PaperId": "https://openalex.org/W2035517962", "PaperTitle": "A study of row-based area-array I/O design planning in concurrent chip-package design flow", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Novatek Microelectronics (Taiwan)": 1.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Ren-Jie Lee", "Hung-Ming Chen"]}]}, {"DBLP title": "Revisiting automated physical synthesis of high-performance clock networks.", "DBLP authors": ["Matthew R. Guthaus", "Gustavo Wilke", "Ricardo Reis"], "year": 2013, "doi": "https://doi.org/10.1145/2442087.2442102", "OA papers": [{"PaperId": "https://openalex.org/W2069142841", "PaperTitle": "Revisiting automated physical synthesis of high-performance clock networks", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of California, Santa Cruz": 1.0, "Federal University of Rio Grande do Sul": 2.0}, "Authors": ["Matthew R. Guthaus", "Gustavo Wilke", "Ricardo Reis"]}]}, {"DBLP title": "BonnRoute: Algorithms and data structures for fast and good VLSI routing.", "DBLP authors": ["Michael Gester", "Dirk M\u00fcller", "Tim Nieberg", "Christian Panten", "Christian Schulte", "Jens Vygen"], "year": 2013, "doi": "https://doi.org/10.1145/2442087.2442103", "OA papers": [{"PaperId": "https://openalex.org/W1977985432", "PaperTitle": "BonnRoute", "Year": 2013, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Bonn": 6.0}, "Authors": ["Michael Gester", "Dirk M\u00fcller", "Tim Nieberg", "Christian Panten", "Christian Schulte", "Jens Vygen"]}]}, {"DBLP title": "The survivability of design-specific spare placement in FPGA architectures with high defect rates.", "DBLP authors": ["Amit Agarwal", "Jason Cong", "Brian Tagiku"], "year": 2013, "doi": "https://doi.org/10.1145/2442087.2442104", "OA papers": [{"PaperId": "https://openalex.org/W2137680068", "PaperTitle": "The survivability of design-specific spare placement in FPGA architectures with high defect rates", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Microsoft Research (United Kingdom)": 1.0, "UCLA Health": 1.0, "Google (United States)": 1.0}, "Authors": ["Amit Agarwal", "Jason Cong", "Brian Tagiku"]}]}, {"DBLP title": "On bottleneck analysis in stochastic stream processing.", "DBLP authors": ["Raj Rao Nadakuditi", "Igor L. Markov"], "year": 2013, "doi": "https://doi.org/10.1145/2491477.2491478", "OA papers": [{"PaperId": "https://openalex.org/W2083782403", "PaperTitle": "On bottleneck analysis in stochastic stream processing", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Raj Rao Nadakuditi", "Igor L. Markov"]}]}, {"DBLP title": "How to efficiently implement dynamic circuit specialization systems.", "DBLP authors": ["Fatma Abouelella", "Tom Davidson", "Wim Meeus", "Karel Bruneel", "Dirk Stroobandt"], "year": 2013, "doi": "https://doi.org/10.1145/2491477.2491479", "OA papers": [{"PaperId": "https://openalex.org/W2015780963", "PaperTitle": "How to efficiently implement dynamic circuit specialization systems", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Ghent University": 5.0}, "Authors": ["Fatma Abouelella", "Tom B. Davidson", "Wim Meeus", "Karel Bruneel", "Dirk Stroobandt"]}]}, {"DBLP title": "Thread-based multi-engine model checking for multicore platforms.", "DBLP authors": ["Gianpiero Cabodi", "Sergio Nocco", "Stefano Quer"], "year": 2013, "doi": "https://doi.org/10.1145/2491477.2491480", "OA papers": [{"PaperId": "https://openalex.org/W1981164177", "PaperTitle": "Thread-based multi-engine model checking for multicore platforms", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Gianpiero Cabodi", "Sergio Nocco", "Stefano Quer"]}]}, {"DBLP title": "Analysis and minimization of power-transmission loss in locally daisy-chained systems by local energy buffering.", "DBLP authors": ["Sehwan Kim", "Pai H. Chou"], "year": 2013, "doi": "https://doi.org/10.1145/2491477.2491481", "OA papers": [{"PaperId": "https://openalex.org/W2125389151", "PaperTitle": "Analysis and minimization of power-transmission loss in locally daisy-chained systems by local energy buffering", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Sehwan Kim", "Pai H. Chou"]}]}, {"DBLP title": "Employing circadian rhythms to enhance power and reliability.", "DBLP authors": ["Saket Gupta", "Sachin S. Sapatnekar"], "year": 2013, "doi": "https://doi.org/10.1145/2491477.2491482", "OA papers": [{"PaperId": "https://openalex.org/W1973169141", "PaperTitle": "Employing circadian rhythms to enhance power and reliability", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Broadcom (Israel)": 1.0, "Twin Cities Orthopedics": 0.5, "University of Minnesota": 0.5}, "Authors": ["Saket Gupta", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Routability optimization for crossbar-switch structured ASIC design.", "DBLP authors": ["Mei-Hsiang Tsai", "Po-Yang Hsu", "Hung-Yi Li", "Yi-Huang Hung", "Yi-Yu Liu"], "year": 2013, "doi": "https://doi.org/10.1145/2491477.2491483", "OA papers": [{"PaperId": "https://openalex.org/W2062934711", "PaperTitle": "Routability optimization for crossbar-switch structured ASIC design", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Yuan Ze University": 5.0}, "Authors": ["Mei-Hsiang Tsai", "Po-Yang Hsu", "Hung-Yi Li", "Yi-Huang Hung", "Yi-Yu Liu"]}]}, {"DBLP title": "Agglomerative-based flip-flop merging and relocation for signal wirelength and clock tree optimization.", "DBLP authors": ["Shih-Ying Sean Liu", "Wan-Ting Lo", "Chieh-Jui Lee", "Hung-Ming Chen"], "year": 2013, "doi": "https://doi.org/10.1145/2491477.2491484", "OA papers": [{"PaperId": "https://openalex.org/W1980077563", "PaperTitle": "Agglomerative-based flip-flop merging and relocation for signal wirelength and clock tree optimization", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0}, "Authors": ["Sean X. Liu", "Wan-Ting Lo", "Chieh-Jui Lee", "Hung-Ming Chen"]}]}, {"DBLP title": "An efficient method for analyzing on-chip thermal reliability considering process variations.", "DBLP authors": ["Yu-Min Lee", "Pei-Yu Huang"], "year": 2013, "doi": "https://doi.org/10.1145/2491477.2491485", "OA papers": [{"PaperId": "https://openalex.org/W2030474578", "PaperTitle": "An efficient method for analyzing on-chip thermal reliability considering process variations", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Yang Ming Chiao Tung University": 1.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Yu-Min Lee", "Peiyu Huang"]}]}, {"DBLP title": "Order statistics for correlated random variables and its application to at-speed testing.", "DBLP authors": ["Yiyu Shi", "Jinjun Xiong", "Vladimir Zolotov", "Chandu Visweswariah"], "year": 2013, "doi": "https://doi.org/10.1145/2491477.2491486", "OA papers": [{"PaperId": "https://openalex.org/W2142666223", "PaperTitle": "Order statistics for correlated random variables and its application to at-speed testing", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Missouri University of Science and Technology": 1.0, "IBM Research - Thomas J. Watson Research Center": 2.0, "IBM (United States)": 1.0}, "Authors": ["Yiyu Shi", "Jinjun Xiong", "Vladimir Zolotov", "Chandu Visweswariah"]}]}, {"DBLP title": "Power-safe application of tdf patterns to flip-chip designs during wafer test.", "DBLP authors": ["Wei Zhao", "Junxia Ma", "Mohammad Tehranipoor", "Sreejit Chakravarty"], "year": 2013, "doi": "https://doi.org/10.1145/2491477.2491487", "OA papers": [{"PaperId": "https://openalex.org/W2127864206", "PaperTitle": "Power-safe application of tdf patterns to flip-chip designs during wafer test", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Connecticut": 3.0, "lSI Corporation": 1.0}, "Authors": ["Wei Zhao", "Junxia Ma", "Mohammad Tehranipoor", "Sreejit Chakravarty"]}]}, {"DBLP title": "Test compaction for small-delay defects using an effective path selection scheme.", "DBLP authors": ["Dong Xiang", "Jianbo Li", "Krishnendu Chakrabarty", "Xijiang Lin"], "year": 2013, "doi": "https://doi.org/10.1145/2491477.2491488", "OA papers": [{"PaperId": "https://openalex.org/W2041350247", "PaperTitle": "Test compaction for small-delay defects using an effective path selection scheme", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Tsinghua University": 2.0, "Duke University": 1.0, "Mentor Technologies": 1.0}, "Authors": ["Dong Xiang", "Jianbo Li", "Krishnendu Chakrabarty", "Xijiang Lin"]}]}, {"DBLP title": "Dynamic power management for multidomain system-on-chip platforms: An optimal control approach.", "DBLP authors": ["Paul Bogdan", "Radu Marculescu", "Siddharth Jain"], "year": 2013, "doi": "https://doi.org/10.1145/2504904", "OA papers": [{"PaperId": "https://openalex.org/W2006288141", "PaperTitle": "Dynamic power management for multidomain system-on-chip platforms", "Year": 2013, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Southern California University for Professional Studies": 0.5, "University of Southern California": 0.5, "Carnegie Mellon University": 1.0, "Indian Institute of Technology Kanpur": 1.0}, "Authors": ["Paul Bogdan", "Radu Marculescu", "Siddharth Jain"]}]}, {"DBLP title": "In-network monitoring and control policy for DVFS of CMP networks-on-chip and last level caches.", "DBLP authors": ["Xi Chen", "Zheng Xu", "Hyungjun Kim", "Paul Gratz", "Jiang Hu", "Michael Kishinevsky", "\u00dcmit Y. Ogras"], "year": 2013, "doi": "https://doi.org/10.1145/2504905", "OA papers": [{"PaperId": "https://openalex.org/W2096835107", "PaperTitle": "In-network monitoring and control policy for DVFS of CMP networks-on-chip and last level caches", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Texas A&M University": 5.0, "Intel (United States)": 2.0}, "Authors": ["Xi Chen", "Zheng Xu", "Hyungjun Kim", "Paul V. Gratz", "Jiang Hu", "Michael Kishinevsky", "Umit Y. Ogras"]}]}, {"DBLP title": "Adaptive virtual channel partitioning for network-on-chip in heterogeneous architectures.", "DBLP authors": ["Jaekyu Lee", "Si Li", "Hyesoon Kim", "Sudhakar Yalamanchili"], "year": 2013, "doi": "https://doi.org/10.1145/2504906", "OA papers": [{"PaperId": "https://openalex.org/W2105572195", "PaperTitle": "Adaptive virtual channel partitioning for network-on-chip in heterogeneous architectures", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Jae-Kyu Lee", "Si Li", "Hyesoon Kim", "Sudhakar Yalamanchili"]}]}, {"DBLP title": "Ordering circuit establishment in multiplane NoCs.", "DBLP authors": ["Ahmed Abousamra", "Alex K. Jones", "Rami G. Melhem"], "year": 2013, "doi": "https://doi.org/10.1145/2500752", "OA papers": [{"PaperId": "https://openalex.org/W2025823997", "PaperTitle": "<i>Ordering</i> circuit establishment in multiplane NoCs", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Ahmed Abousamra", "Alex K. Jones", "Rami Melhem"]}]}, {"DBLP title": "Deflection routing in 3D network-on-chip with limited vertical bandwidth.", "DBLP authors": ["Jinho Lee", "Dongwook Lee", "Sunwook Kim", "Kiyoung Choi"], "year": 2013, "doi": "https://doi.org/10.1145/2505011", "OA papers": [{"PaperId": "https://openalex.org/W2053756914", "PaperTitle": "Deflection routing in 3D network-on-chip with limited vertical bandwidth", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Seoul National University": 4.0}, "Authors": ["Jinho Lee", "Dongwoo Lee", "Maury A. Nussbaum", "Kiyoung Choi"]}]}, {"DBLP title": "A fast and scalable multidimensional multiple-choice knapsack heuristic.", "DBLP authors": ["Hamid Shojaei", "Twan Basten", "Marc Geilen", "Azadeh Davoodi"], "year": 2013, "doi": "https://doi.org/10.1145/2541012.2541014", "OA papers": [{"PaperId": "https://openalex.org/W2094860575", "PaperTitle": "A fast and scalable multidimensional multiple-choice knapsack heuristic", "Year": 2013, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "Eindhoven University of Technology": 2.0}, "Authors": ["Hamid Shojaei", "Twan Basten", "Marc Geilen", "Azadeh Davoodi"]}]}, {"DBLP title": "Architecture customization of on-chip reconfigurable accelerators.", "DBLP authors": ["Jonghee W. Yoon", "Jongeun Lee", "Sanghyun Park", "Yongjoo Kim", "Jinyong Lee", "Yunheung Paek", "Doosan Cho"], "year": 2013, "doi": "https://doi.org/10.1145/2493384", "OA papers": [{"PaperId": "https://openalex.org/W2116069425", "PaperTitle": "Architecture customization of on-chip reconfigurable accelerators", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 2.0, "Ulsan National Institute of Science and Technology": 1.0, "Electronics and Telecommunications Research Institute": 1.0, "Sunchon National University": 3.0}, "Authors": ["Jonghee Yoon", "Jongeun Lee", "Sanghyun Park", "Young-Jin Kim", "Jin-Yong Lee", "Yunheung Paek", "Doosan Cho"]}]}, {"DBLP title": "Enabling energy efficient reliability in embedded systems through smart cache cleaning.", "DBLP authors": ["Reiley Jeyapaul", "Aviral Shrivastava"], "year": 2013, "doi": "https://doi.org/10.1145/2505012", "OA papers": [{"PaperId": "https://openalex.org/W2072882181", "PaperTitle": "Enabling energy efficient reliability in embedded systems through smart cache cleaning", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Reiley Jeyapaul", "Aviral Shrivastava"]}]}, {"DBLP title": "Hardware/software approaches for reducing the process variation impact on instruction fetches.", "DBLP authors": ["Ismail Kadayif", "Mahir Turkcan", "Seher Kiziltepe", "Ozcan Ozturk"], "year": 2013, "doi": "https://doi.org/10.1145/2489778", "OA papers": [{"PaperId": "https://openalex.org/W1968677371", "PaperTitle": "Hardware/software approaches for reducing the process variation impact on instruction fetches", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"\u00c7anakkale Onsekiz Mart University": 3.0, "Bilkent University": 1.0}, "Authors": ["Ismail Kadayif", "Mahir Turkcan", "Selin Keskin K\u0131z\u0131ltepe", "Ozcan Ozturk"]}]}, {"DBLP title": "Exploiting workload dynamics to improve SSD read latency via differentiated error correction codes.", "DBLP authors": ["Guanying Wu", "Xubin He", "Ningde Xie", "Tong Zhang"], "year": 2013, "doi": "https://doi.org/10.1145/2489792", "OA papers": [{"PaperId": "https://openalex.org/W2010343672", "PaperTitle": "Exploiting workload dynamics to improve SSD read latency via differentiated error correction codes", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Virginia Commonwealth University": 2.0, "Intel (United Kingdom)": 1.0, "Rensselaer Polytechnic Institute": 1.0}, "Authors": ["Guanying Wu", "Xubin He", "Ningde Xie", "Tong Zhang"]}]}, {"DBLP title": "An index-based management scheme with adaptive caching for huge-scale low-cost embedded flash storages.", "DBLP authors": ["Po-Chun Huang", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2013, "doi": "https://doi.org/10.1145/2505013", "OA papers": [{"PaperId": "https://openalex.org/W2020841880", "PaperTitle": "An index-based management scheme with adaptive caching for huge-scale low-cost embedded flash storages", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Academia Sinica": 2.3333333333333335, "National Taiwan University": 0.3333333333333333, "Sungkyunkwan University": 0.3333333333333333}, "Authors": ["Po-Chun Huang", "Yuan-Hao Chang", "Tei-Wei Kuo"]}]}, {"DBLP title": "Common-source-line array: An area efficient memory architecture for bipolar nonvolatile devices.", "DBLP authors": ["Bo Zhao", "Jun Yang", "Youtao Zhang", "Yiran Chen", "Hai Li"], "year": 2013, "doi": "https://doi.org/10.1145/2500459", "OA papers": [{"PaperId": "https://openalex.org/W2140017980", "PaperTitle": "Common-source-line array", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Pittsburgh": 5.0}, "Authors": ["Bo Zhao", "Jun Yang", "Youtao Zhang", "Yi Chen", "Hai Li"]}]}, {"DBLP title": "A novel differential scan attack on advanced DFT structures.", "DBLP authors": ["Jean DaRolt", "Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"], "year": 2013, "doi": "https://doi.org/10.1145/2505014", "OA papers": [{"PaperId": "https://openalex.org/W2025669099", "PaperTitle": "A novel differential scan attack on advanced DFT structures", "Year": 2013, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 4.0}, "Authors": ["Jean Da Rolt", "Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"]}]}, {"DBLP title": "A parallel dual-scanline algorithm for partitioning parameterized 45-degree polygons.", "DBLP authors": ["Yao-Lin Chang", "I-Lun Tseng"], "year": 2013, "doi": "https://doi.org/10.1145/2505015", "OA papers": [{"PaperId": "https://openalex.org/W2012198150", "PaperTitle": "A parallel dual-scanline algorithm for partitioning parameterized 45-degree polygons", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Yuan Ze University": 2.0}, "Authors": ["Yao-Lin Chang", "I-Lun Tseng"]}]}, {"DBLP title": "Destination-based congestion awareness for adaptive routing in 2D mesh networks.", "DBLP authors": ["Rohit Sunkam Ramanujam", "Bill Lin"], "year": 2013, "doi": "https://doi.org/10.1145/2505055", "OA papers": [{"PaperId": "https://openalex.org/W2051663873", "PaperTitle": "Destination-based congestion awareness for adaptive routing in 2D mesh networks", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Rohit Sunkam Ramanujam", "Bill Lin"]}]}, {"DBLP title": "A routing algorithm for graphene nanoribbon circuit.", "DBLP authors": ["Tan Yan", "Qiang Ma", "Scott Chilstedt", "Martin D. F. Wong", "Deming Chen"], "year": 2013, "doi": "https://doi.org/10.1145/2505056", "OA papers": [{"PaperId": "https://openalex.org/W2169500615", "PaperTitle": "A routing algorithm for graphene nanoribbon circuit", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Synopsys (Switzerland)": 2.0, "IBM": 1.0, "University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Tan Yan", "Qiang Ma", "Scott Chilstedt", "Martin C.S. Wong", "Deming Chen"]}]}]