;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-137
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SLT 121, -0
	SUB <121, 106
	SLT 121, -0
	JMP @12, #200
	SUB @127, 106
	DJN -1, @-30
	CMP 501, <-1
	SUB @121, 106
	SUB @121, 106
	SUB 70, 300
	ADD 30, 9
	SUB -1, <-0
	SUB 12, @10
	MOV -7, <-20
	SLT -121, -0
	SUB #12, @200
	DAT <-127, #100
	MOV -7, <-20
	SLT 121, 0
	SUB -121, -0
	MOV -11, <-20
	MOV -1, <-20
	ADD <730, 9
	SUB @127, 106
	MOV -1, <-20
	SPL 0, <402
	MOV -7, <-20
	SPL 0, <-472
	SLT -121, -0
	SUB @121, 106
	SPL 0, <-472
	SPL 0, <-472
	MOV -1, <-20
	MOV -1, <-20
	CMP #121, 103
	CMP #-207, @-137
	ADD <730, 9
	ADD <730, 9
	ADD <730, 9
	SLT <730, 9
	JMN 700, 0
	SUB 501, <-501
	SUB 501, <-501
	SUB 12, @10
	SUB 12, @10
	SUB 501, <-501
	SUB 501, <-501
	DJN -1, @-20
