Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Sun Mar 29 18:34:44 2015
| Host         : 2002-15 running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file TopLevel_clock_utilization_placed.rpt
| Design       : TopLevel
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y1
9. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    1 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-------------------------+--------------------+--------------+-------+---------------+-----------+
|       |                         |                    |   Num Loads  |       |               |           |
+-------+-------------------------+--------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell               | Net Name           | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------+--------------------+------+-------+-------+---------------+-----------+
|     1 | Clocktop_IBUF_BUFG_inst | Clocktop_IBUF_BUFG |  121 |    24 |    no |         1.885 |     0.242 |
+-------+-------------------------+--------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+---------------------------+-------------------------------+--------------+-------+---------------+-----------+
|       |                           |                               |   Num Loads  |       |               |           |
+-------+---------------------------+-------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src             | Net Name                      | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+---------------------------+-------------------------------+------+-------+-------+---------------+-----------+
|     1 | ALUcomp/ALU0/Hout_reg_i_2 | ALUcomp/ALU0/n_0_Hout_reg_i_2 |    1 |     1 |    no |         1.141 |     0.109 |
|     2 | ALUcomp/ALU0/temp_reg_i_2 | ALUcomp/ALU0/n_0_temp_reg_i_2 |    1 |     1 |    no |         0.589 |     0.047 |
|     3 | ALUcomp/ALU1/Hout_reg_i_2 | ALUcomp/ALU1/n_0_Hout_reg_i_2 |    1 |     1 |    no |         0.693 |     0.052 |
|     4 | ALUcomp/ALU1/temp_reg_i_2 | ALUcomp/ALU1/n_0_temp_reg_i_2 |    1 |     1 |    no |         0.865 |     0.097 |
|     5 | ALUcomp/ALU2/Hout_reg_i_2 | ALUcomp/ALU2/n_0_Hout_reg_i_2 |    1 |     1 |    no |         0.685 |     0.056 |
|     6 | ALUcomp/ALU2/temp_reg_i_2 | ALUcomp/ALU2/n_0_temp_reg_i_2 |    1 |     1 |    no |         0.999 |     0.097 |
|     7 | ALUcomp/ALU3/Hout_reg_i_2 | ALUcomp/ALU3/n_0_Hout_reg_i_2 |    1 |     1 |    no |         0.604 |     0.047 |
|     8 | ALUcomp/ALU3/temp_reg_i_2 | ALUcomp/ALU3/n_0_temp_reg_i_2 |    1 |     1 |    no |         0.938 |     0.093 |
|     9 | ALUcomp/ALU4/Hout_reg_i_2 | ALUcomp/ALU4/n_0_Hout_reg_i_2 |    1 |     1 |    no |         0.644 |     0.049 |
|    10 | ALUcomp/ALU4/temp_reg_i_2 | ALUcomp/ALU4/n_0_temp_reg_i_2 |    1 |     1 |    no |         0.851 |     0.089 |
|    11 | ALUcomp/ALU5/Hout_reg_i_2 | ALUcomp/ALU5/n_0_Hout_reg_i_2 |    1 |     1 |    no |         0.590 |     0.047 |
|    12 | ALUcomp/ALU5/temp_reg_i_2 | ALUcomp/ALU5/n_0_temp_reg_i_2 |    1 |     1 |    no |         0.851 |     0.089 |
|    13 | ALUcomp/ALU6/Hout_reg_i_2 | ALUcomp/ALU6/n_0_Hout_reg_i_2 |    1 |     1 |    no |         0.590 |     0.047 |
|    14 | ALUcomp/ALU6/temp_reg_i_2 | ALUcomp/ALU6/n_0_temp_reg_i_2 |    1 |     1 |    no |         0.711 |     0.082 |
|    15 | ALUcomp/ALU7/Hout_reg_i_2 | ALUcomp/ALU7/n_0_Hout_reg_i_2 |    1 |     1 |    no |         0.644 |     0.049 |
|    16 | ALUcomp/ALU7/temp_reg_i_2 | ALUcomp/ALU7/n_0_temp_reg_i_2 |    1 |     1 |    no |         0.711 |     0.082 |
+-------+---------------------------+-------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   20 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   85 | 15200 |   32 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |   Clock Net Name   |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  20 |     0 |        0 | Clocktop_IBUF_BUFG |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------+


9. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |   Clock Net Name   |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  69 |    32 |        0 | Clocktop_IBUF_BUFG |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells Clocktop_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports Clocktop]

# Clock net "ALUcomp/ALU0/n_0_Hout_reg_i_2" driven by instance "ALUcomp/ALU0/Hout_reg_i_2" located at site "SLICE_X88Y66"
#startgroup
create_pblock CLKAG_ALUcomp/ALU0/n_0_Hout_reg_i_2
add_cells_to_pblock [get_pblocks  CLKAG_ALUcomp/ALU0/n_0_Hout_reg_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ALUcomp/ALU0/n_0_Hout_reg_i_2"}]]]
resize_pblock [get_pblocks CLKAG_ALUcomp/ALU0/n_0_Hout_reg_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ALUcomp/ALU0/n_0_temp_reg_i_2" driven by instance "ALUcomp/ALU0/temp_reg_i_2" located at site "SLICE_X88Y66"
#startgroup
create_pblock CLKAG_ALUcomp/ALU0/n_0_temp_reg_i_2
add_cells_to_pblock [get_pblocks  CLKAG_ALUcomp/ALU0/n_0_temp_reg_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ALUcomp/ALU0/n_0_temp_reg_i_2"}]]]
resize_pblock [get_pblocks CLKAG_ALUcomp/ALU0/n_0_temp_reg_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ALUcomp/ALU1/n_0_Hout_reg_i_2" driven by instance "ALUcomp/ALU1/Hout_reg_i_2" located at site "SLICE_X88Y66"
#startgroup
create_pblock CLKAG_ALUcomp/ALU1/n_0_Hout_reg_i_2
add_cells_to_pblock [get_pblocks  CLKAG_ALUcomp/ALU1/n_0_Hout_reg_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ALUcomp/ALU1/n_0_Hout_reg_i_2"}]]]
resize_pblock [get_pblocks CLKAG_ALUcomp/ALU1/n_0_Hout_reg_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ALUcomp/ALU1/n_0_temp_reg_i_2" driven by instance "ALUcomp/ALU1/temp_reg_i_2" located at site "SLICE_X88Y66"
#startgroup
create_pblock CLKAG_ALUcomp/ALU1/n_0_temp_reg_i_2
add_cells_to_pblock [get_pblocks  CLKAG_ALUcomp/ALU1/n_0_temp_reg_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ALUcomp/ALU1/n_0_temp_reg_i_2"}]]]
resize_pblock [get_pblocks CLKAG_ALUcomp/ALU1/n_0_temp_reg_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ALUcomp/ALU2/n_0_Hout_reg_i_2" driven by instance "ALUcomp/ALU2/Hout_reg_i_2" located at site "SLICE_X88Y67"
#startgroup
create_pblock CLKAG_ALUcomp/ALU2/n_0_Hout_reg_i_2
add_cells_to_pblock [get_pblocks  CLKAG_ALUcomp/ALU2/n_0_Hout_reg_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ALUcomp/ALU2/n_0_Hout_reg_i_2"}]]]
resize_pblock [get_pblocks CLKAG_ALUcomp/ALU2/n_0_Hout_reg_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ALUcomp/ALU2/n_0_temp_reg_i_2" driven by instance "ALUcomp/ALU2/temp_reg_i_2" located at site "SLICE_X88Y67"
#startgroup
create_pblock CLKAG_ALUcomp/ALU2/n_0_temp_reg_i_2
add_cells_to_pblock [get_pblocks  CLKAG_ALUcomp/ALU2/n_0_temp_reg_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ALUcomp/ALU2/n_0_temp_reg_i_2"}]]]
resize_pblock [get_pblocks CLKAG_ALUcomp/ALU2/n_0_temp_reg_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ALUcomp/ALU3/n_0_Hout_reg_i_2" driven by instance "ALUcomp/ALU3/Hout_reg_i_2" located at site "SLICE_X86Y66"
#startgroup
create_pblock CLKAG_ALUcomp/ALU3/n_0_Hout_reg_i_2
add_cells_to_pblock [get_pblocks  CLKAG_ALUcomp/ALU3/n_0_Hout_reg_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ALUcomp/ALU3/n_0_Hout_reg_i_2"}]]]
resize_pblock [get_pblocks CLKAG_ALUcomp/ALU3/n_0_Hout_reg_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ALUcomp/ALU3/n_0_temp_reg_i_2" driven by instance "ALUcomp/ALU3/temp_reg_i_2" located at site "SLICE_X86Y66"
#startgroup
create_pblock CLKAG_ALUcomp/ALU3/n_0_temp_reg_i_2
add_cells_to_pblock [get_pblocks  CLKAG_ALUcomp/ALU3/n_0_temp_reg_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ALUcomp/ALU3/n_0_temp_reg_i_2"}]]]
resize_pblock [get_pblocks CLKAG_ALUcomp/ALU3/n_0_temp_reg_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ALUcomp/ALU4/n_0_Hout_reg_i_2" driven by instance "ALUcomp/ALU4/Hout_reg_i_2" located at site "SLICE_X82Y65"
#startgroup
create_pblock CLKAG_ALUcomp/ALU4/n_0_Hout_reg_i_2
add_cells_to_pblock [get_pblocks  CLKAG_ALUcomp/ALU4/n_0_Hout_reg_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ALUcomp/ALU4/n_0_Hout_reg_i_2"}]]]
resize_pblock [get_pblocks CLKAG_ALUcomp/ALU4/n_0_Hout_reg_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ALUcomp/ALU4/n_0_temp_reg_i_2" driven by instance "ALUcomp/ALU4/temp_reg_i_2" located at site "SLICE_X82Y65"
#startgroup
create_pblock CLKAG_ALUcomp/ALU4/n_0_temp_reg_i_2
add_cells_to_pblock [get_pblocks  CLKAG_ALUcomp/ALU4/n_0_temp_reg_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ALUcomp/ALU4/n_0_temp_reg_i_2"}]]]
resize_pblock [get_pblocks CLKAG_ALUcomp/ALU4/n_0_temp_reg_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ALUcomp/ALU5/n_0_Hout_reg_i_2" driven by instance "ALUcomp/ALU5/Hout_reg_i_2" located at site "SLICE_X83Y65"
#startgroup
create_pblock CLKAG_ALUcomp/ALU5/n_0_Hout_reg_i_2
add_cells_to_pblock [get_pblocks  CLKAG_ALUcomp/ALU5/n_0_Hout_reg_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ALUcomp/ALU5/n_0_Hout_reg_i_2"}]]]
resize_pblock [get_pblocks CLKAG_ALUcomp/ALU5/n_0_Hout_reg_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ALUcomp/ALU5/n_0_temp_reg_i_2" driven by instance "ALUcomp/ALU5/temp_reg_i_2" located at site "SLICE_X83Y65"
#startgroup
create_pblock CLKAG_ALUcomp/ALU5/n_0_temp_reg_i_2
add_cells_to_pblock [get_pblocks  CLKAG_ALUcomp/ALU5/n_0_temp_reg_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ALUcomp/ALU5/n_0_temp_reg_i_2"}]]]
resize_pblock [get_pblocks CLKAG_ALUcomp/ALU5/n_0_temp_reg_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ALUcomp/ALU6/n_0_Hout_reg_i_2" driven by instance "ALUcomp/ALU6/Hout_reg_i_2" located at site "SLICE_X87Y66"
#startgroup
create_pblock CLKAG_ALUcomp/ALU6/n_0_Hout_reg_i_2
add_cells_to_pblock [get_pblocks  CLKAG_ALUcomp/ALU6/n_0_Hout_reg_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ALUcomp/ALU6/n_0_Hout_reg_i_2"}]]]
resize_pblock [get_pblocks CLKAG_ALUcomp/ALU6/n_0_Hout_reg_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ALUcomp/ALU6/n_0_temp_reg_i_2" driven by instance "ALUcomp/ALU6/temp_reg_i_2" located at site "SLICE_X87Y66"
#startgroup
create_pblock CLKAG_ALUcomp/ALU6/n_0_temp_reg_i_2
add_cells_to_pblock [get_pblocks  CLKAG_ALUcomp/ALU6/n_0_temp_reg_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ALUcomp/ALU6/n_0_temp_reg_i_2"}]]]
resize_pblock [get_pblocks CLKAG_ALUcomp/ALU6/n_0_temp_reg_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ALUcomp/ALU7/n_0_Hout_reg_i_2" driven by instance "ALUcomp/ALU7/Hout_reg_i_2" located at site "SLICE_X87Y68"
#startgroup
create_pblock CLKAG_ALUcomp/ALU7/n_0_Hout_reg_i_2
add_cells_to_pblock [get_pblocks  CLKAG_ALUcomp/ALU7/n_0_Hout_reg_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ALUcomp/ALU7/n_0_Hout_reg_i_2"}]]]
resize_pblock [get_pblocks CLKAG_ALUcomp/ALU7/n_0_Hout_reg_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ALUcomp/ALU7/n_0_temp_reg_i_2" driven by instance "ALUcomp/ALU7/temp_reg_i_2" located at site "SLICE_X87Y68"
#startgroup
create_pblock CLKAG_ALUcomp/ALU7/n_0_temp_reg_i_2
add_cells_to_pblock [get_pblocks  CLKAG_ALUcomp/ALU7/n_0_temp_reg_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ALUcomp/ALU7/n_0_temp_reg_i_2"}]]]
resize_pblock [get_pblocks CLKAG_ALUcomp/ALU7/n_0_temp_reg_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Clocktop_IBUF_BUFG" driven by instance "Clocktop_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_Clocktop_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_Clocktop_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Clocktop_IBUF_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_Clocktop_IBUF_BUFG] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
