# CVA6 OpenHW Regression Capability - æ·±åº¦ä»»åŠ¡åˆ†æ

**åˆ†ææ—¥æœŸ**: 2026-01-18
**ä»»åŠ¡æ¥æº**: é¢†å¯¼æŒ‡æ´¾
**åˆ†æäºº**: Junchao
**åˆ†ææ·±åº¦**: â­â­â­â­â­ (Think Harder Mode)

---

## ğŸ“‹ ä»»åŠ¡åŸæ–‡

```
Stand-up an OpenHW regression capability for the CVA6:
1. Port the CVA6 APU testbench to run with the latest Verilator, plus DSim and Questasim.
2. Port the CVA6 UVM testbench to run with DSim and Questasim.
3. Create a GitHub action to run CVA6-APU on Verilator whenever a Pull-Request to the RTL is made.
4. Run weekly regressions of the CVA6 UVM testbench with both DSim and Questasim.
5. Develop a method of posting weekly regression results (tests run, tests failed, code coverage
   and functional coverage) to a publicly visible website.
```

---

## ğŸ¯ æ‰§è¡Œæ‘˜è¦

### æˆ˜ç•¥ç›®æ ‡
å»ºç«‹ **OpenHW è‡ªä¸»å¯æ§çš„ CVA6 å›å½’æµ‹è¯•èƒ½åŠ›**ï¼Œè„±ç¦»å¯¹ Thales å†…éƒ¨ GitLab CI çš„ä¾èµ–ã€‚

### å…³é”®æŒ‘æˆ˜
| æŒ‘æˆ˜ | éš¾åº¦ | å½±å“ | ä¼˜å…ˆçº§ |
|------|------|------|--------|
| DSim/QuestaSim license è·å–å’Œé…ç½® | â­â­â­â­ | é˜»å¡æ€§ | P0 |
| UVM testbench ç§»æ¤åˆ°æ–°ä»¿çœŸå™¨ | â­â­â­â­â­ | é«˜ | P0 |
| å…¬å¼€ç½‘ç«™å‘å¸ƒï¼ˆéšç§å’Œå®‰å…¨ï¼‰ | â­â­â­â­ | ä¸­ | P1 |
| Self-hosted runner èµ„æºå’Œç»´æŠ¤ | â­â­â­ | ä¸­ | P1 |
| Weekly regression è¿è¡Œæ—¶é—´ï¼ˆ6-12hrï¼‰| â­â­â­ | ä¸­ | P2 |

### é¢„è®¡æ—¶é—´çº¿
**æ€»æ—¶é—´**: 8-10 å‘¨ï¼ˆå…¨èŒå·¥ä½œï¼‰
- **Phase 1** (Week 1-2): Verilator APU + GitHub Actions
- **Phase 2** (Week 3-5): DSim/QuestaSim APU ç§»æ¤
- **Phase 3** (Week 6-8): UVM testbench ç§»æ¤
- **Phase 4** (Week 9-10): æŠ¥å‘Šç³»ç»Ÿå’Œä¼˜åŒ–

---

## ä¸€ã€ä»»åŠ¡åˆ†è§£ä¸æŠ€æœ¯æ·±åº¦åˆ†æ

### Task 1: Port CVA6 APU testbench to Verilator/DSim/QuestaSim

#### 1.1 ä»€ä¹ˆæ˜¯ APU Testbenchï¼Ÿ

**APU** = Application Processing Unitï¼ˆåº”ç”¨å¤„ç†å•å…ƒï¼‰

**CVA6 APU testbench** ä½äº `corev_apu/tb/`ï¼Œæ˜¯ **core-level testbench**ï¼š
- **æ ¸å¿ƒæ–‡ä»¶**:
  - `ariane_tb.sv` - ä¸» testbench
  - `ariane_testharness.sv` - Verilator wrapper
  - `ariane_peripherals.sv` - å¤–è®¾æ¨¡æ‹Ÿï¼ˆUART, Debug Moduleï¼‰
- **åŠŸèƒ½**:
  - åŠ è½½ ELF ç¨‹åºåˆ°å†…å­˜
  - è¿è¡Œ RISC-V æµ‹è¯•ï¼ˆriscv-tests, riscv-arch-testï¼‰
  - ä¸ Spike ISS è¿›è¡Œ Tandem simulationï¼ˆRVFIï¼‰
  - ç”Ÿæˆæ³¢å½¢å’Œ trace

**å½“å‰æ”¯æŒçš„ä»¿çœŸå™¨**:
```bash
# ä» Makefile å’Œ .github/workflows/ci.yml åˆ†æ
âœ… Verilator (veri-testharness)  - å½“å‰ GitHub Actions ä½¿ç”¨
âœ… VCS (vcs-testharness)         - GitLab CI ä½¿ç”¨
âŒ Xcelium (xcelium)             - éƒ¨åˆ†æ”¯æŒ
âŒ DSim                           - æœªæ”¯æŒ
âŒ QuestaSim                      - æœªæ”¯æŒ
```

---

#### 1.2 Verilator ç§»æ¤çŠ¶æ€

**å½“å‰çŠ¶æ€**: âœ… **å·²æ”¯æŒ** (Verilator v5.008)

**è¯æ®**:
```yaml
# .github/workflows/ci.yml:67
matrix:
  simulator: [ veri-testharness ]

# verif/regress/smoke-tests-cv64a6_imafdc_sv39.sh
DV_SIMULATORS=veri-testharness,spike
```

**å­˜åœ¨çš„é—®é¢˜**:
1. **ç‰ˆæœ¬é”å®šä¸ä¸¥æ ¼**:
   - å½“å‰ä½¿ç”¨ Verilator v5.008
   - "latest Verilator" = v5.030+ (2026å¹´æœ€æ–°)
   - **é£é™©**: æ–°ç‰ˆæœ¬å¯èƒ½å¼•å…¥ä¸å…¼å®¹çš„å˜åŒ–

2. **æ€§èƒ½é—®é¢˜**:
   - Verilator ç¼–è¯‘æ—¶é—´: ~5-10 åˆ†é’Ÿï¼ˆå¤§å‹è®¾è®¡ï¼‰
   - ä»¿çœŸé€Ÿåº¦: æ¯”å•†ä¸šå·¥å…·æ…¢ 2-5x
   - **ç¼“è§£**: ä½¿ç”¨ GitHub Actions cache

3. **Trace åŠŸèƒ½é™åˆ¶**:
   - Verilator ä»…æ”¯æŒ FST/VCD æ³¢å½¢
   - ä¸æ”¯æŒ UVM/SystemVerilog é«˜çº§ç‰¹æ€§

**Action Items**:
- [ ] **æµ‹è¯• Verilator v5.030** å…¼å®¹æ€§
- [ ] **æ›´æ–° install-verilator.sh** è„šæœ¬åˆ°æœ€æ–°ç‰ˆæœ¬
- [ ] **éªŒè¯ Spike tandem** åœ¨æ–°ç‰ˆæœ¬ä¸‹å·¥ä½œ
- [ ] **Benchmark** ç¼–è¯‘å’Œä»¿çœŸæ—¶é—´

**é¢„è®¡å·¥ä½œé‡**: 2-3 å¤©

---

#### 1.3 DSim ç§»æ¤ï¼ˆé‡ç‚¹ï¼‰

**DSim** = Metrics Design Automation çš„ **DSim Cloud**
- **ä¼˜åŠ¿**: é€Ÿåº¦å¿«ï¼ˆæ¯” Verilator å¿« 2-3xï¼‰ï¼Œäº‘ç«¯ licenseï¼Œæ”¯æŒ UVM
- **æŒ‘æˆ˜**: CVA6 **ä»æœªåœ¨ DSim ä¸Šè¿è¡Œè¿‡**

**ç§»æ¤æ­¥éª¤è¯¦è§£**:

##### Step 1: ç¯å¢ƒé…ç½® (Day 1-2)

```bash
# 1. å®‰è£… DSim
# éœ€è¦ä» Metrics è·å–å®‰è£…åŒ…å’Œ license
wget https://metrics.ca/downloads/dsim-<version>.tar.gz
tar -xzf dsim-<version>.tar.gz
export PATH=$PWD/dsim/bin:$PATH

# 2. éªŒè¯ license
dsim -version
dsim -licstat
# é¢„æœŸè¾“å‡º: "License valid until: YYYY-MM-DD"

# 3. é…ç½®ç¯å¢ƒå˜é‡
export DSIM_HOME=$PWD/dsim
export DSIM_LIB_PATH=$DSIM_HOME/lib
```

**å…³é”®é—®é¢˜**:
- â“ OpenHW æ˜¯å¦å·²æœ‰ DSim licenseï¼Ÿ
- â“ License ç±»å‹ï¼šNode-locked vs Floatingï¼Ÿ
- â“ å¹¶å‘æ•°é‡é™åˆ¶ï¼Ÿ

---

##### Step 2: åˆ›å»º DSim Makefile target (Day 3-5)

**éœ€è¦ä¿®æ”¹çš„æ–‡ä»¶**: `verif/sim/Makefile`

```makefile
# æ–°å¢ DSim targets (å‚è€ƒ VCS å®ç°)

DSIM_WORK_DIR = $(CVA6_REPO_DIR)/verif/sim/dsim_results/default/dsim.d

# DSim ç¼–è¯‘é€‰é¡¹
DSIM_COMP_FLAGS = \
  -timescale 1ns/1ps \
  -sv \
  -uvm \
  +define+DSIM \
  +define+$(TARGET_CFG) \
  $(if $(DEBUG), -debug) \
  $(cov-comp-opt)

# DSim è¿è¡Œé€‰é¡¹
DSIM_RUN_FLAGS = \
  +permissive \
  +tohost_addr=$(shell $$RISCV/bin/riscv64-unknown-elf-nm -B $(elf) | grep -w tohost | cut -d' ' -f1) \
  $(if $(TRACE_FAST), +trace) \
  $(cov-run-opt)

dsim-testharness:
	@echo "[DSIM] Building testharness for target=$(target)"
	mkdir -p $(DSIM_WORK_DIR)
	cd $(DSIM_WORK_DIR) && dsim \
	  $(DSIM_COMP_FLAGS) \
	  -f $(FLIST_TB) \
	  -f $(FLIST_CORE) \
	  -top ariane_testharness \
	  -genimage $(DSIM_WORK_DIR)/dsim.so

	@echo "[DSIM] Running test: $(elf)"
	cd $(DSIM_WORK_DIR) && dsim \
	  $(DSIM_RUN_FLAGS) \
	  -image $(DSIM_WORK_DIR)/dsim.so \
	  -waves $(DSIM_WORK_DIR)/waves.mxd

dsim_clean:
	rm -rf $(DSIM_WORK_DIR)
```

**å…³é”®æŠ€æœ¯æŒ‘æˆ˜**:

1. **+define å·®å¼‚**:
   - VCS: `+define+MACRO`
   - DSim: `-D MACRO` æˆ– `+define+MACRO` (éœ€éªŒè¯)

2. **æ–‡ä»¶åˆ—è¡¨å¤„ç†**:
   - CVA6 ä½¿ç”¨ `${CVA6_REPO_DIR}` ç¯å¢ƒå˜é‡
   - DSim å¯èƒ½éœ€è¦ç»å¯¹è·¯å¾„æˆ– `-incdir` é€‰é¡¹

3. **SystemVerilog ç‰¹æ€§å…¼å®¹æ€§**:
   - CVA6 ä½¿ç”¨ SV 2012 ç‰¹æ€§ï¼ˆinterface, package, assertionï¼‰
   - DSim æ”¯æŒåº¦ï¼šéœ€è¦æµ‹è¯•

4. **Spike Tandem é›†æˆ**:
   - éœ€è¦é€šè¿‡ DPI-C è¿æ¥ Spike
   - VCS ä½¿ç”¨ `$c()` è°ƒç”¨ï¼ŒDSim è¯­æ³•å¯èƒ½ä¸åŒ

**æµ‹è¯•è®¡åˆ’**:
```bash
# æœ€å°æµ‹è¯•
cd verif/sim
make dsim-testharness target=cv64a6_imafdc_sv39 elf=../../tmp/rv64ui-p-add

# é¢„æœŸè¾“å‡º
# [DSIM] Building testharness...
# [DSIM] Compile time: ~30s
# [DSIM] Running test...
# [DSIM] Simulation time: ~5s
# Test PASSED: rv64ui-p-add
```

**é¢„è®¡å·¥ä½œé‡**: 5-7 å¤©ï¼ˆå«è°ƒè¯•ï¼‰

---

##### Step 3: Smoke Test éªŒè¯ (Day 6-7)

```bash
# åˆ›å»º DSim smoke test è„šæœ¬
cat > verif/regress/smoke-tests-dsim-cv64a6.sh <<'EOF'
#!/bin/bash
set -e

export DV_SIMULATORS=dsim-testharness
export DV_TARGET=cv64a6_imafdc_sv39

cd verif/sim
python3 cva6.py \
  --target $DV_TARGET \
  --iss $DV_SIMULATORS \
  --iss spike \
  --iss_yaml cva6.yaml \
  --test rv64ui-p-add \
  --test rv64ui-p-sub \
  --test rv64ui-p-and \
  --test rv64um-p-mul \
  --test rv64ua-p-amoadd

echo "DSim smoke test PASSED"
EOF

chmod +x verif/regress/smoke-tests-dsim-cv64a6.sh
bash verif/regress/smoke-tests-dsim-cv64a6.sh
```

**éªŒæ”¶æ ‡å‡†**:
- âœ… è‡³å°‘ 5 ä¸ª riscv-tests é€šè¿‡
- âœ… Spike tandem åŒ¹é…ï¼ˆ0 mismatchesï¼‰
- âœ… è¿è¡Œæ—¶é—´ < 5 åˆ†é’Ÿï¼ˆsmoke testï¼‰

---

#### 1.4 QuestaSim ç§»æ¤

**QuestaSim** (åŸ ModelSim) = Siemens EDA å•†ä¸šä»¿çœŸå™¨
- **ä¼˜åŠ¿**: æˆç†Ÿç¨³å®šï¼Œå¹¿æ³›ä½¿ç”¨ï¼ŒUVM æ”¯æŒå¥½
- **æŒ‘æˆ˜**: License æ˜‚è´µï¼Œä½† OpenHW åº”è¯¥å·²æœ‰

**å½“å‰çŠ¶æ€**: âŒ **æœªæ”¯æŒ**ï¼ˆä½† Makefile ä¸­æœ‰ `vsim` ç›¸å…³ä»£ç ï¼‰

**ç§»æ¤æ­¥éª¤**ï¼ˆç±»ä¼¼ DSimï¼Œä½†æ›´ç®€å•ï¼‰:

```makefile
# verif/sim/Makefile

QUESTA_WORK_DIR = $(CVA6_REPO_DIR)/verif/sim/questa_results/default/questa.d

questa-testharness:
	@echo "[QUESTA] Building testharness"
	mkdir -p $(QUESTA_WORK_DIR)
	cd $(QUESTA_WORK_DIR) && vlib work
	cd $(QUESTA_WORK_DIR) && vlog \
	  -sv \
	  +define+QUESTA \
	  +define+$(TARGET_CFG) \
	  -f $(FLIST_TB) \
	  -f $(FLIST_CORE) \
	  -work work

	@echo "[QUESTA] Running test"
	cd $(QUESTA_WORK_DIR) && vsim \
	  -c \
	  -do "run -all; quit" \
	  work.ariane_testharness \
	  +permissive \
	  $(QUESTA_RUN_FLAGS)
```

**å…³é”®å·®å¼‚** (QuestaSim vs VCS/DSim):
1. **ç¼–è¯‘æµç¨‹**: `vlib` â†’ `vlog` â†’ `vsim` (3æ­¥)
2. **å·¥ä½œåº“**: ä½¿ç”¨ `work` åº“ï¼ˆéœ€è¦ `vlib work`ï¼‰
3. **æ³¢å½¢æ ¼å¼**: `.wlf` (vs VCS `.vpd`, DSim `.mxd`)

**é¢„è®¡å·¥ä½œé‡**: 3-5 å¤©

---

#### 1.5 ä»»åŠ¡1 æ€»ç»“

| ä»¿çœŸå™¨ | å½“å‰çŠ¶æ€ | ç§»æ¤éš¾åº¦ | é¢„è®¡æ—¶é—´ | å…³é”®é£é™© |
|--------|---------|---------|---------|---------|
| **Verilator latest** | å·²æ”¯æŒv5.008 | â­ ç®€å• | 2-3å¤© | ç‰ˆæœ¬å…¼å®¹æ€§ |
| **DSim** | æœªæ”¯æŒ | â­â­â­â­â­ å›°éš¾ | 5-7å¤© | License, å…¼å®¹æ€§ |
| **QuestaSim** | æœªæ”¯æŒ | â­â­â­ ä¸­ç­‰ | 3-5å¤© | License |

**æ€»å·¥ä½œé‡ (Task 1)**: **10-15 å¤©**

**äº¤ä»˜ç‰©**:
- âœ… `make dsim-testharness` å·¥ä½œ
- âœ… `make questa-testharness` å·¥ä½œ
- âœ… DSim/QuestaSim smoke test è„šæœ¬
- âœ… æ›´æ–° Verilator åˆ° v5.030+
- âœ… æ–‡æ¡£ï¼šç§»æ¤æŒ‡å—

---

## äºŒã€Task 2: Port CVA6 UVM testbench to DSim/QuestaSim

### 2.1 ä»€ä¹ˆæ˜¯ UVM Testbenchï¼Ÿ

**UVM** = Universal Verification Methodologyï¼ˆé€šç”¨éªŒè¯æ–¹æ³•å­¦ï¼‰

**CVA6 UVM testbench** ä½äºï¼š
- `verif/tb/uvmt/` - Testbench top-level
- `verif/env/uvme/` - UVM environment
- `verif/tests/uvmt/` - UVM tests

**æ¶æ„**:
```
uvmt_cva6_tb.sv (top)
  â”œâ”€ uvmt_cva6_dut_wrap.sv (DUT wrapper)
  â”œâ”€ uvme_cva6_env.sv (UVM env)
  â”‚   â”œâ”€ uvma_cva6_core_cntrl_agent.sv (control agent)
  â”‚   â”œâ”€ uvme_cva6_sb.sv (scoreboard)
  â”‚   â”œâ”€ uvme_cva6_cov_model.sv (coverage model)
  â”‚   â””â”€ cva6_csr_reg_block.sv (CSR register model)
  â””â”€ uvmt_cva6_test (test cases)
```

**å½“å‰æ”¯æŒçš„ä»¿çœŸå™¨**:
```bash
# ä» verif/sim/Makefile:271-290
âœ… VCS (vcs_uvm_comp, vcs_uvm_run)
âœ… Xcelium (xrun_uvm - éƒ¨åˆ†)
âŒ DSim
âŒ QuestaSim
âŒ Verilator (ä¸æ”¯æŒ UVM)
```

---

### 2.2 UVM ç§»æ¤çš„å¤æ‚åº¦åˆ†æ

**ä¸ºä»€ä¹ˆ UVM ç§»æ¤æ¯” APU éš¾ 5 å€ï¼Ÿ**

| ç»´åº¦ | APU Testbench | UVM Testbench | å·®å¼‚å€æ•° |
|------|--------------|--------------|---------|
| **ä»£ç é‡** | ~5,000 è¡Œ | ~20,000+ è¡Œ | 4x |
| **ä¾èµ–åº“** | æ— ï¼ˆçº¯ SVï¼‰ | UVM 1.2, DPI-C | å¤æ‚ |
| **ç¼–è¯‘é€‰é¡¹** | ç®€å• | éœ€è¦ `-uvm`, `-ntb_opts` | å¤æ‚ |
| **è°ƒè¯•éš¾åº¦** | ä½ï¼ˆç›´æ¥ traceï¼‰ | é«˜ï¼ˆUVM phases, TLMï¼‰ | 5x |
| **Coverage** | åŸºæœ¬ | Functional coverage | å¤æ‚ |

**UVM ç‰¹å®šçš„æŒ‘æˆ˜**:

1. **UVM åº“ç‰ˆæœ¬**:
   - VCS å†…ç½® UVM 1.2
   - DSim éœ€è¦æŒ‡å®š UVM åº“è·¯å¾„
   - QuestaSim å†…ç½® UVM 1.1d/1.2

2. **DPI-C æ¥å£**:
   - CVA6 ä½¿ç”¨ DPI-C è¿æ¥ C++ æ¨¡å‹ï¼ˆSpikeï¼‰
   - ä¸åŒä»¿çœŸå™¨çš„ DPI-C è¯­æ³•ç•¥æœ‰å·®å¼‚

3. **UVM Phases**:
   - build_phase, connect_phase, run_phase, etc.
   - éœ€è¦æ‰€æœ‰ agents æ­£ç¡®åˆå§‹åŒ–

4. **Register Model**:
   - `cva6_csr_reg_block.sv` ä½¿ç”¨ UVM RAL (Register Abstraction Layer)
   - éœ€è¦æ­£ç¡®çš„ adapter å’Œ predictor

---

### 2.3 DSim UVM ç§»æ¤æ­¥éª¤

#### Step 1: é…ç½® UVM åº“ (Day 1)

```bash
# DSim éœ€è¦å¤–éƒ¨ UVM åº“
# æ–¹æ³•1: ä½¿ç”¨ Accellera UVM 1.2
wget https://www.accellera.org/images/downloads/standards/uvm/uvm-1.2.tar.gz
tar -xzf uvm-1.2.tar.gz
export UVM_HOME=$PWD/uvm-1.2

# æ–¹æ³•2: ä½¿ç”¨ DSim è‡ªå¸¦ UVM
export UVM_HOME=$DSIM_HOME/uvm-1.2

# éªŒè¯ UVM
dsim -sv -uvm -f $UVM_HOME/src/uvm.f -top uvm_pkg -compile_only
```

---

#### Step 2: ä¿®æ”¹ Makefile (Day 2-4)

```makefile
# verif/sim/Makefile - æ·»åŠ  DSim UVM targets

UVM_VERBOSITY ?= UVM_MEDIUM
UVM_TESTNAME  ?= uvmt_cva6_firmware_test

DSIM_UVM_COMP_FLAGS = \
  -timescale 1ns/1ps \
  -sv \
  -uvm \
  -genimage $(DSIM_WORK_DIR)/dsim_uvm.so \
  +define+DSIM \
  +define+UVM_NO_DPI \
  -f $(UVM_HOME)/src/uvm.f \
  -f $(CVA6_REPO_DIR)/verif/tb/uvmt/uvmt_cva6.flist \
  +incdir+$(CVA6_REPO_DIR)/verif/env/uvme \
  $(cov-comp-opt)

DSIM_UVM_RUN_FLAGS = \
  -image $(DSIM_WORK_DIR)/dsim_uvm.so \
  +UVM_TESTNAME=$(UVM_TESTNAME) \
  +UVM_VERBOSITY=$(UVM_VERBOSITY) \
  -waves $(DSIM_WORK_DIR)/waves_uvm.mxd \
  $(cov-run-opt)

dsim_uvm_comp:
	@echo "[DSIM-UVM] Compiling UVM testbench"
	mkdir -p $(DSIM_WORK_DIR)
	cd $(DSIM_WORK_DIR) && dsim \
	  $(DSIM_UVM_COMP_FLAGS) \
	  -top uvmt_cva6_tb

dsim_uvm_run: dsim_uvm_comp
	@echo "[DSIM-UVM] Running UVM test: $(UVM_TESTNAME)"
	cd $(DSIM_WORK_DIR) && dsim \
	  $(DSIM_UVM_RUN_FLAGS)

dsim-uvm: dsim_uvm_comp dsim_uvm_run
```

---

#### Step 3: å¤„ç†å…¼å®¹æ€§é—®é¢˜ (Day 5-10)

**å¸¸è§å…¼å®¹æ€§é—®é¢˜åˆ—è¡¨**:

1. **UVM_NO_DPI å®šä¹‰**:
```systemverilog
// å¦‚æœ DSim ä¸æ”¯æŒæŸäº› DPI functions
`ifdef DSIM
  `define UVM_NO_DPI
`endif
```

2. **æ—¶é—´å•ä½**:
```systemverilog
// VCS é»˜è®¤: 1ns/1ps
// DSim å¯èƒ½éœ€è¦æ˜¾å¼æŒ‡å®š
`timescale 1ns/1ps
```

3. **å®å®šä¹‰å·®å¼‚**:
```systemverilog
// VCS: +define+MACRO=VALUE
// DSim: -D MACRO=VALUE æˆ– +define+MACRO=VALUE
```

4. **Coverage pragmas**:
```systemverilog
// VCS: // synopsys coverage_off
// DSim: // coverage off
`ifdef DSIM
  // coverage off
`else
  // synopsys coverage_off
`endif
```

5. **DPI-C å‡½æ•°ç­¾å**:
```c
// VCS: import "DPI-C" function int spike_step();
// DSim: å¯èƒ½éœ€è¦ context å‚æ•°
import "DPI-C" context function int spike_step();
```

---

#### Step 4: å•å…ƒæµ‹è¯• (Day 11-12)

```bash
# æµ‹è¯• UVM agent æ˜¯å¦å·¥ä½œ
cd verif/sim
make dsim_uvm_comp target=cv64a6_imafdc_sv39

# è¿è¡Œæœ€ç®€å•çš„ UVM test
make dsim_uvm_run \
  target=cv64a6_imafdc_sv39 \
  UVM_TESTNAME=uvmt_cva6_firmware_test \
  elf=../../tmp/hello_world.elf

# é¢„æœŸè¾“å‡º
# UVM_INFO @ 0ns: reporter [RNTST] Running test uvmt_cva6_firmware_test...
# UVM_INFO @ 1000ns: uvm_test_top.env.agt [AGENT] Test started
# UVM_INFO @ 50000ns: uvm_test_top.env.sb [SCOREBOARD] All checks passed
# UVM_INFO @ 50100ns: reporter [UVMTOP] Simulation PASSED
```

---

#### Step 5: å®Œæ•´å›å½’æµ‹è¯• (Day 13-15)

```bash
# åˆ›å»º DSim UVM regression è„šæœ¬
cat > verif/regress/uvm-regression-dsim.sh <<'EOF'
#!/bin/bash
set -e

export DV_SIMULATORS=dsim
export DV_TARGET=cv64a6_imafdc_sv39

tests=(
  "uvmt_cva6_firmware_test+rv64ui-p-add"
  "uvmt_cva6_firmware_test+rv64ui-p-sub"
  "uvmt_cva6_firmware_test+rv64um-p-mul"
  "uvmt_cva6_firmware_test+rv64ua-p-amoadd"
)

for test in "${tests[@]}"; do
  echo "Running UVM test: $test"
  make dsim-uvm \
    target=$DV_TARGET \
    UVM_TESTNAME=${test%%+*} \
    elf=../../tmp/${test##*+}.elf
done

echo "DSim UVM regression PASSED"
EOF
```

**é¢„è®¡å·¥ä½œé‡**: 15-20 å¤©ï¼ˆå«è°ƒè¯•ï¼‰

---

### 2.4 QuestaSim UVM ç§»æ¤

**å¥½æ¶ˆæ¯**: QuestaSim å¯¹ UVM çš„æ”¯æŒéå¸¸æˆç†Ÿï¼Œç§»æ¤éš¾åº¦ä½äº DSimã€‚

**å…³é”®æ­¥éª¤**:

```makefile
# verif/sim/Makefile

QUESTA_UVM_COMP_FLAGS = \
  -sv \
  -uvm \
  +define+QUESTA \
  -f $(CVA6_REPO_DIR)/verif/tb/uvmt/uvmt_cva6.flist \
  -work $(QUESTA_WORK_DIR)/work

QUESTA_UVM_RUN_FLAGS = \
  -c \
  -do "run -all; quit" \
  +UVM_TESTNAME=$(UVM_TESTNAME) \
  +UVM_VERBOSITY=$(UVM_VERBOSITY)

questa_uvm_comp:
	mkdir -p $(QUESTA_WORK_DIR)
	cd $(QUESTA_WORK_DIR) && vlib work
	cd $(QUESTA_WORK_DIR) && vlog $(QUESTA_UVM_COMP_FLAGS)
	cd $(QUESTA_WORK_DIR) && vopt work.uvmt_cva6_tb -o uvmt_cva6_tb_opt

questa_uvm_run: questa_uvm_comp
	cd $(QUESTA_WORK_DIR) && vsim $(QUESTA_UVM_RUN_FLAGS) uvmt_cva6_tb_opt

questa-uvm: questa_uvm_comp questa_uvm_run
```

**é¢„è®¡å·¥ä½œé‡**: 8-10 å¤©

---

### 2.5 ä»»åŠ¡2 æ€»ç»“

| ä»¿çœŸå™¨ | UVM æ”¯æŒ | ç§»æ¤éš¾åº¦ | é¢„è®¡æ—¶é—´ | å…³é”®é£é™© |
|--------|---------|---------|---------|---------|
| **DSim** | éœ€å¤–éƒ¨ UVM | â­â­â­â­â­ å¾ˆå›°éš¾ | 15-20å¤© | UVM å…¼å®¹æ€§, DPI-C |
| **QuestaSim** | å†…ç½® UVM 1.2 | â­â­â­ ä¸­ç­‰ | 8-10å¤© | License, é…ç½® |

**æ€»å·¥ä½œé‡ (Task 2)**: **23-30 å¤©**

**äº¤ä»˜ç‰©**:
- âœ… `make dsim-uvm` å·¥ä½œ
- âœ… `make questa-uvm` å·¥ä½œ
- âœ… UVM regression è„šæœ¬ï¼ˆDSim/QuestaSimï¼‰
- âœ… å…¼å®¹æ€§è¡¥ä¸æ–‡ä»¶
- âœ… æ–‡æ¡£ï¼šUVM ç§»æ¤æŒ‡å—

---

## ä¸‰ã€Task 3: GitHub Actions for CVA6-APU on Verilator

### 3.1 å½“å‰ GitHub Actions çŠ¶æ€

**ç°æœ‰ workflow**: `.github/workflows/ci.yml`

**å½“å‰é…ç½®**:
```yaml
name: ci
on: [push, pull_request]

jobs:
  execute-riscv64-tests:
    strategy:
      matrix:
        testcase: [ cv64a6_imafdc_tests, dv-riscv-arch-test ]
        config: [ cv64a6_imafdc_sv39_hpdcache, cv64a6_imafdc_sv39_wb, ... ]
        simulator: [ veri-testharness ]
```

**é—®é¢˜åˆ†æ**:
1. âœ… **å·²ç»åœ¨è¿è¡Œ Verilator** on PR
2. âŒ **æµ‹è¯•èŒƒå›´è¿‡å¤§** (800+ tests, 30-40 åˆ†é’Ÿ)
3. âŒ **æ²¡æœ‰ä»…é’ˆå¯¹ APU testbench** çš„ä¸“é¡¹ job
4. âŒ **ç¼ºå°‘å¤±è´¥æŠ¥å‘Šå’Œåˆ†æ**

---

### 3.2 æ”¹è¿›æ–¹æ¡ˆ

#### æ–¹æ¡ˆ A: åˆ›å»ºç‹¬ç«‹çš„ APU PR jobï¼ˆæ¨èï¼‰

```yaml
# .github/workflows/pr-apu-smoke.yml (æ–°æ–‡ä»¶)

name: PR APU Smoke Test
on:
  pull_request:
    branches: [ master ]
    paths:
      - 'core/**'           # RTL å˜æ›´è§¦å‘
      - 'corev_apu/tb/**'   # APU testbench å˜æ›´è§¦å‘
      - '.github/workflows/pr-apu-smoke.yml'

jobs:
  apu-smoke-verilator:
    name: APU Smoke Test (Verilator)
    runs-on: ubuntu-latest
    timeout-minutes: 20  # ä¸¥æ ¼é™åˆ¶æ—¶é—´

    steps:
    - uses: actions/checkout@v4
      with:
        submodules: recursive

    # Cache åŠ é€Ÿï¼ˆä¸ç°æœ‰ CI å…±äº«ï¼‰
    - name: Cache toolchain
      uses: actions/cache@v3
      with:
        path: tools/riscv-toolchain/
        key: ${{ runner.os }}-toolchain-${{ hashFiles('ci/install-toolchain.sh') }}

    - name: Cache verilator
      uses: actions/cache@v3
      with:
        path: tools/verilator/
        key: ${{ runner.os }}-verilator-${{ hashFiles('verif/regress/install-verilator.sh') }}

    - name: Cache Spike
      uses: actions/cache@v3
      with:
        path: tools/spike/
        key: ${{ runner.os }}-spike-${{ hashFiles('verif/regress/install-spike.sh') }}

    # ç¯å¢ƒé…ç½®
    - name: Setup environment
      run: |
        ci/setup.sh
        source verif/sim/setup-env.sh

    # è¿è¡Œ APU smoke test
    - name: Run APU smoke test
      run: |
        cd verif/sim
        DV_SIMULATORS=veri-testharness,spike \
        DV_TARGET=cv64a6_imafdc_sv39 \
        bash ../regress/smoke-tests-cv64a6_imafdc_sv39.sh

    # ä¸Šä¼ ç»“æœ
    - name: Upload test results
      if: always()
      uses: actions/upload-artifact@v4
      with:
        name: apu-smoke-results
        path: |
          verif/sim/out_*/
          verif/sim/logfile.log
          verif/sim/*_results/

    # ç”ŸæˆæŠ¥å‘Š
    - name: Generate test report
      if: always()
      run: |
        python3 verif/sim/report_builder.py \
          --results verif/sim/out_* \
          --format markdown \
          --output test-report.md

    # PR è¯„è®ºï¼ˆå¤±è´¥æ—¶ï¼‰
    - name: Comment on PR (if failed)
      if: failure()
      uses: actions/github-script@v7
      with:
        script: |
          const fs = require('fs');
          const report = fs.readFileSync('test-report.md', 'utf8');
          github.rest.issues.createComment({
            owner: context.repo.owner,
            repo: context.repo.repo,
            issue_number: context.issue.number,
            body: `## âš ï¸ APU Smoke Test Failed\n\n${report}`
          });
```

**ä¼˜ç‚¹**:
- âœ… ç‹¬ç«‹ workflowï¼Œä¸å½±å“ç°æœ‰ CI
- âœ… ä»… smoke test (10-15 åˆ†é’Ÿ)
- âœ… PR è¯„è®ºè‡ªåŠ¨é€šçŸ¥
- âœ… Cache åŠ é€Ÿï¼ˆç¬¬äºŒæ¬¡è¿è¡Œ <5 åˆ†é’Ÿï¼‰

---

#### æ–¹æ¡ˆ B: ä¿®æ”¹ç°æœ‰ CI (æœ€å°æ”¹åŠ¨)

```yaml
# .github/workflows/ci.yml (ä¿®æ”¹ç°æœ‰æ–‡ä»¶)

jobs:
  # æ–°å¢ä¸€ä¸ª matrix ç»´åº¦
  execute-riscv64-tests:
    strategy:
      matrix:
        include:
          # åŸæœ‰çš„ full tests
          - testcase: cv64a6_imafdc_tests
            simulator: veri-testharness
            config: cv64a6_imafdc_sv39
            test_type: full

          # æ–°å¢ APU-only smoke test
          - testcase: smoke-tests-cv64a6_imafdc_sv39
            simulator: veri-testharness
            config: cv64a6_imafdc_sv39
            test_type: apu_smoke
```

**ä¼˜ç‚¹**: æ”¹åŠ¨å°
**ç¼ºç‚¹**: ä¸ full tests æ··åœ¨ä¸€èµ·ï¼Œä¸å¤Ÿæ¸…æ™°

---

### 3.3 æ¨èæ–¹æ¡ˆ

**é€‰æ‹©æ–¹æ¡ˆ A**ï¼ŒåŸå› ï¼š
1. æ¸…æ™°ç‹¬ç«‹ï¼Œæ˜“äºç»´æŠ¤
2. å¿«é€Ÿåé¦ˆï¼ˆ10-15 åˆ†é’Ÿï¼‰
3. å¤±è´¥æ—¶è‡ªåŠ¨è¯„è®º PR
4. ä¸å½±å“ç°æœ‰ CI

**é¢„è®¡å·¥ä½œé‡**: 3-5 å¤©

**äº¤ä»˜ç‰©**:
- âœ… `.github/workflows/pr-apu-smoke.yml`
- âœ… `report_builder.py` æŠ¥å‘Šç”Ÿæˆè„šæœ¬
- âœ… PR è¯„è®ºæ¨¡æ¿
- âœ… æ–‡æ¡£ï¼šGitHub Actions é…ç½®æŒ‡å—

---

## å››ã€Task 4: Weekly UVM Regressions (DSim + QuestaSim)

### 4.1 Weekly Regression çš„ç›®æ ‡

**ç›®æ ‡**:
- æ¯å‘¨è¿è¡Œ **å®Œæ•´çš„ UVM æµ‹è¯•é›†**
- ä½¿ç”¨ **DSim å’Œ QuestaSim** å„è¿è¡Œä¸€æ¬¡
- æ”¶é›† **code coverage å’Œ functional coverage**
- ç”Ÿæˆ **regression æŠ¥å‘Š**

**æµ‹è¯•è§„æ¨¡ä¼°ç®—**:
```
UVM Test Suite:
â”œâ”€ Firmware tests: ~50 tests (hello_world, dhrystone, coremark)
â”œâ”€ Compliance tests: ~800 tests (riscv-arch-test)
â”œâ”€ Random tests: ~200 tests (UVM randomized)
â”œâ”€ Directed tests: ~100 tests (custom)
â””â”€ Total: ~1150 tests

Runtime estimate:
- DSim: ~6-8 hours (faster)
- QuestaSim: ~8-10 hours (slower)
- Total: ~16-18 hours (serial) or ~10 hours (parallel)
```

---

### 4.2 Weekly Regression æ¶æ„è®¾è®¡

#### æ–¹æ¡ˆ A: GitHub Actions Scheduled Workflowï¼ˆæ¨èç”¨äº OpenHWï¼‰

```yaml
# .github/workflows/weekly-uvm-regression.yml

name: Weekly UVM Regression
on:
  schedule:
    # æ¯å‘¨æ—¥ 00:00 UTC (åŒ—äº¬æ—¶é—´å‘¨æ—¥ 08:00)
    - cron: '0 0 * * 0'
  workflow_dispatch:  # å…è®¸æ‰‹åŠ¨è§¦å‘

jobs:
  # Job 1: DSim UVM Regression
  uvm-regression-dsim:
    name: UVM Regression (DSim)
    runs-on: [self-hosted, linux, dsim]  # éœ€è¦ self-hosted runner
    timeout-minutes: 600  # 10 hours

    steps:
    - uses: actions/checkout@v4
      with:
        submodules: recursive

    - name: Setup DSim environment
      run: |
        export DSIM_HOME=/opt/dsim
        export PATH=$DSIM_HOME/bin:$PATH
        dsim -version

    - name: Run UVM regression
      run: |
        cd verif/sim
        export cov=1  # Enable coverage
        bash ../regress/uvm-regression-dsim.sh

    - name: Collect coverage
      run: |
        cd verif/sim/dsim_results
        # DSim coverage merge (syntax TBD)
        dsim-cov merge -o merged.covdb */*.covdb
        dsim-cov report -html -o cov_html merged.covdb

    - name: Upload artifacts
      uses: actions/upload-artifact@v4
      with:
        name: dsim-regression-results
        path: |
          verif/sim/dsim_results/
          verif/sim/dsim_results/cov_html/

  # Job 2: QuestaSim UVM Regression
  uvm-regression-questa:
    name: UVM Regression (QuestaSim)
    runs-on: [self-hosted, linux, questa]
    timeout-minutes: 720  # 12 hours

    steps:
    - uses: actions/checkout@v4
      with:
        submodules: recursive

    - name: Setup QuestaSim environment
      run: |
        export QUESTA_HOME=/opt/questa
        export PATH=$QUESTA_HOME/bin:$PATH
        vsim -version

    - name: Run UVM regression
      run: |
        cd verif/sim
        export cov=1
        bash ../regress/uvm-regression-questa.sh

    - name: Collect coverage
      run: |
        cd verif/sim/questa_results
        vcover merge merged.ucdb */*.ucdb
        vcover report -html -htmldir cov_html merged.ucdb

    - name: Upload artifacts
      uses: actions/upload-artifact@v4
      with:
        name: questa-regression-results
        path: |
          verif/sim/questa_results/
          verif/sim/questa_results/cov_html/

  # Job 3: ç”Ÿæˆæ±‡æ€»æŠ¥å‘Š
  generate-report:
    name: Generate Weekly Report
    needs: [uvm-regression-dsim, uvm-regression-questa]
    runs-on: ubuntu-latest

    steps:
    - uses: actions/checkout@v4

    - name: Download DSim results
      uses: actions/download-artifact@v4
      with:
        name: dsim-regression-results
        path: results/dsim/

    - name: Download QuestaSim results
      uses: actions/download-artifact@v4
      with:
        name: questa-regression-results
        path: results/questa/

    - name: Generate markdown report
      run: |
        python3 verif/scripts/generate_weekly_report.py \
          --dsim results/dsim/ \
          --questa results/questa/ \
          --output weekly-report-$(date +%Y-%m-%d).md

    - name: Upload report to GitHub Pages
      # è§ Task 5 è¯¦ç»†è®¾è®¡
```

**å…³é”®è¦æ±‚**:
- âœ… Self-hosted runnerï¼ˆéœ€è¦ DSim/QuestaSim licenseï¼‰
- âœ… è¶³å¤Ÿçš„ç£ç›˜ç©ºé—´ï¼ˆæ¯æ¬¡ regression ~50-100GBï¼‰
- âœ… å®šæ—¶è§¦å‘ï¼ˆcron scheduleï¼‰
- âœ… Artifacts ä¸Šä¼ ï¼ˆæµ‹è¯•ç»“æœã€coverageï¼‰

---

#### æ–¹æ¡ˆ B: GitLab CIï¼ˆå¦‚æœ OpenHW æœ‰å†…éƒ¨ GitLabï¼‰

```yaml
# .gitlab-ci.yml

weekly-uvm-regression:
  stage: regression
  only:
    - schedules  # ä»…å®šæ—¶ä»»åŠ¡è§¦å‘
  script:
    - cd verif/sim
    - export cov=1
    - bash ../regress/uvm-regression-dsim.sh
    - bash ../regress/uvm-regression-questa.sh
  artifacts:
    paths:
      - verif/sim/dsim_results/
      - verif/sim/questa_results/
    expire_in: 4 weeks
  tags:
    - cva6-regression-runner
```

---

### 4.3 Regression è„šæœ¬è®¾è®¡

```bash
# verif/regress/uvm-regression-dsim.sh

#!/bin/bash
set -e

SCRIPT_DIR="$(cd "$(dirname "${BASH_SOURCE[0]}")" && pwd)"
cd $SCRIPT_DIR/../sim

export DV_SIMULATORS=dsim
export DV_TARGET=cv64a6_imafdc_sv39
export cov=1

# å®šä¹‰æµ‹è¯•åˆ—è¡¨
TESTLISTS=(
  "../tests/testlist_riscv-tests-cv64a6_imafdc_sv39-p.yaml"
  "../tests/testlist_riscv-arch-test-cv64a6_imafdc_sv39.yaml"
  "../tests/testlist_uvm_random.yaml"
)

# ç»Ÿè®¡å˜é‡
TOTAL_TESTS=0
PASSED_TESTS=0
FAILED_TESTS=0

echo "==================================="
echo "CVA6 UVM Regression (DSim)"
echo "Date: $(date)"
echo "Target: $DV_TARGET"
echo "==================================="

# è¿è¡Œæ‰€æœ‰æµ‹è¯•
for testlist in "${TESTLISTS[@]}"; do
  echo "Running testlist: $testlist"

  python3 cva6.py \
    --target $DV_TARGET \
    --iss dsim \
    --testlist $testlist \
    --cov \
    --output dsim_results/$(basename $testlist .yaml) \
    2>&1 | tee dsim_regression.log

  # è§£æç»“æœ
  TESTS_RUN=$(grep -c "Test:" dsim_regression.log || true)
  TESTS_PASSED=$(grep -c "PASSED" dsim_regression.log || true)
  TESTS_FAILED=$(grep -c "FAILED" dsim_regression.log || true)

  TOTAL_TESTS=$((TOTAL_TESTS + TESTS_RUN))
  PASSED_TESTS=$((PASSED_TESTS + TESTS_PASSED))
  FAILED_TESTS=$((FAILED_TESTS + TESTS_FAILED))
done

# ç”Ÿæˆæ‘˜è¦
echo "==================================="
echo "Regression Summary:"
echo "  Total tests:  $TOTAL_TESTS"
echo "  Passed:       $PASSED_TESTS"
echo "  Failed:       $FAILED_TESTS"
echo "  Pass rate:    $(awk "BEGIN {printf \"%.2f%%\", $PASSED_TESTS/$TOTAL_TESTS*100}")"
echo "==================================="

# å¤±è´¥åˆ™é€€å‡ºéé›¶
if [ $FAILED_TESTS -gt 0 ]; then
  echo "ERROR: $FAILED_TESTS tests failed"
  exit 1
fi

echo "Regression PASSED"
```

**é¢„è®¡å·¥ä½œé‡**: 5-7 å¤©

---

### 4.4 Self-hosted Runner é…ç½®

**å…³é”®åŸºç¡€è®¾æ–½éœ€æ±‚**:

```yaml
# Self-hosted runner è§„æ ¼
Hardware:
  CPU: 32+ cores (æ¨è 64 cores)
  Memory: 128 GB+ (æ¨è 256 GB)
  Disk: 2 TB NVMe SSD
  Network: 1 Gbps

Software:
  OS: Ubuntu 22.04 LTS
  DSim: latest version + floating license
  QuestaSim: 2023.4+ + floating license
  Docker: 24.0+ (optional, for isolation)

License Server:
  FlexLM server for DSim/QuestaSim
  Concurrent licenses: 2-4
  Monitoring: lmstat -a
```

**GitHub Runner å®‰è£…**:
```bash
# åœ¨ runner æœºå™¨ä¸Š
mkdir actions-runner && cd actions-runner
curl -o actions-runner-linux-x64-2.311.0.tar.gz \
  -L https://github.com/actions/runner/releases/download/v2.311.0/actions-runner-linux-x64-2.311.0.tar.gz
tar xzf ./actions-runner-linux-x64-2.311.0.tar.gz

# é…ç½®ï¼ˆéœ€è¦ GitHub repo admin æƒé™ï¼‰
./config.sh --url https://github.com/openhwgroup/cva6 \
  --token <REGISTRATION_TOKEN> \
  --labels self-hosted,linux,dsim,questa

# å¯åŠ¨ runner
./run.sh
```

**é¢„è®¡å·¥ä½œé‡**: 2-3 å¤©ï¼ˆå‡è®¾ç¡¬ä»¶å·²å°±ç»ªï¼‰

---

### 4.5 ä»»åŠ¡4 æ€»ç»“

| å­ä»»åŠ¡ | éš¾åº¦ | é¢„è®¡æ—¶é—´ | å…³é”®ä¾èµ– |
|--------|------|---------|---------|
| Self-hosted runner é…ç½® | â­â­â­ | 2-3å¤© | ç¡¬ä»¶ã€License |
| UVM regression è„šæœ¬ | â­â­â­â­ | 5-7å¤© | Task 2 å®Œæˆ |
| GitHub Actions workflow | â­â­ | 2-3å¤© | Runner å°±ç»ª |
| Coverage æ”¶é›†å’Œåˆå¹¶ | â­â­â­â­ | 3-5å¤© | å·¥å…·æ–‡æ¡£ |

**æ€»å·¥ä½œé‡ (Task 4)**: **12-18 å¤©**

**äº¤ä»˜ç‰©**:
- âœ… `.github/workflows/weekly-uvm-regression.yml`
- âœ… `verif/regress/uvm-regression-dsim.sh`
- âœ… `verif/regress/uvm-regression-questa.sh`
- âœ… Self-hosted runner é…ç½®æ–‡æ¡£
- âœ… Coverage æ”¶é›†å’ŒæŠ¥å‘Šè„šæœ¬

---

## äº”ã€Task 5: Public Website for Regression Results

### 5.1 éœ€æ±‚åˆ†æ

**éœ€è¦å±•ç¤ºçš„æ•°æ®**:
1. **æµ‹è¯•ç»“æœ**:
   - Tests run / passed / failed
   - Pass rate trend (weekly)
   - Failed test list with details

2. **Code Coverage**:
   - Line coverage %
   - Branch coverage %
   - Toggle coverage %
   - Coverage trend (weekly)

3. **Functional Coverage**:
   - Covergroup coverage %
   - Cross coverage
   - Coverage holes

4. **æ€§èƒ½æŒ‡æ ‡**:
   - Regression runtime
   - Simulation speed (cycles/second)

**å®‰å…¨å’Œéšç§è¦æ±‚**:
- âœ… å…¬å¼€ï¼šæµ‹è¯•ç»“æœã€coverage ç»Ÿè®¡
- âŒ ä¸å…¬å¼€ï¼šè¯¦ç»† RTL ä»£ç ã€ä»¿çœŸæ³¢å½¢ã€EDA å·¥å…·ç‰ˆæœ¬

---

### 5.2 æ–¹æ¡ˆå¯¹æ¯”

| æ–¹æ¡ˆ | ä¼˜ç‚¹ | ç¼ºç‚¹ | æˆæœ¬ |
|------|------|------|------|
| **GitHub Pages** | å…è´¹ã€ç®€å•ã€ä¸ repo é›†æˆ | é™æ€é¡µé¢ã€åŠŸèƒ½æœ‰é™ | $0 |
| **GitLab Pages** | ç±»ä¼¼ GitHub Pages | éœ€è¦ GitLab è´¦å· | $0 |
| **AWS S3 + CloudFront** | é«˜å¯ç”¨ã€CDN åŠ é€Ÿ | é…ç½®å¤æ‚ã€éœ€è¦ AWS è´¦å· | ~$5/æœˆ |
| **è‡ªå»ºæœåŠ¡å™¨** | å®Œå…¨æ§åˆ¶ | ç»´æŠ¤æˆæœ¬é«˜ | ç¡¬ä»¶+äººåŠ› |

**æ¨è**: **GitHub Pages**ï¼ˆæœ€é€‚åˆ OpenHWï¼‰

---

### 5.3 GitHub Pages æ–¹æ¡ˆè®¾è®¡

#### æ¶æ„

```
openhwgroup/cva6 repo
â”œâ”€ gh-pages branch (è‡ªåŠ¨ç”Ÿæˆ)
â”‚   â”œâ”€ index.html (é¦–é¡µ)
â”‚   â”œâ”€ reports/
â”‚   â”‚   â”œâ”€ 2026-01-12/
â”‚   â”‚   â”‚   â”œâ”€ report.html
â”‚   â”‚   â”‚   â”œâ”€ coverage-dsim/
â”‚   â”‚   â”‚   â””â”€ coverage-questa/
â”‚   â”‚   â”œâ”€ 2026-01-19/
â”‚   â”‚   â””â”€ ...
â”‚   â”œâ”€ assets/
â”‚   â”‚   â”œâ”€ css/
â”‚   â”‚   â””â”€ js/
â”‚   â””â”€ api/
â”‚       â””â”€ latest.json (æœ€æ–°ç»“æœçš„ JSON API)
â””â”€ .github/workflows/weekly-uvm-regression.yml
     â””â”€ (è‡ªåŠ¨æ›´æ–° gh-pages branch)
```

è®¿é—® URL: `https://openhwgroup.github.io/cva6/`

---

#### å®ç°æ­¥éª¤

**Step 1: ç”Ÿæˆ HTML æŠ¥å‘Š**

```python
# verif/scripts/generate_weekly_report.py

import json
from datetime import datetime
from pathlib import Path

def generate_html_report(dsim_results, questa_results, output_dir):
    """ç”Ÿæˆ HTML æ ¼å¼çš„ weekly regression æŠ¥å‘Š"""

    # è§£ææµ‹è¯•ç»“æœ
    dsim_summary = parse_results(dsim_results)
    questa_summary = parse_results(questa_results)

    # è§£æ coverage
    dsim_cov = parse_coverage(dsim_results / "cov_html")
    questa_cov = parse_coverage(questa_results / "cov_html")

    # ç”Ÿæˆ HTML
    html = f"""
    <!DOCTYPE html>
    <html>
    <head>
        <title>CVA6 Weekly Regression - {datetime.now().strftime('%Y-%m-%d')}</title>
        <link rel="stylesheet" href="../../assets/css/report.css">
    </head>
    <body>
        <h1>CVA6 Weekly Regression Report</h1>
        <p>Date: {datetime.now().strftime('%Y-%m-%d %H:%M UTC')}</p>

        <h2>Summary</h2>
        <table>
            <tr>
                <th>Simulator</th>
                <th>Tests Run</th>
                <th>Tests Passed</th>
                <th>Pass Rate</th>
                <th>Line Coverage</th>
                <th>Branch Coverage</th>
            </tr>
            <tr>
                <td>DSim</td>
                <td>{dsim_summary['total']}</td>
                <td>{dsim_summary['passed']}</td>
                <td>{dsim_summary['pass_rate']:.2f}%</td>
                <td>{dsim_cov['line']:.2f}%</td>
                <td>{dsim_cov['branch']:.2f}%</td>
            </tr>
            <tr>
                <td>QuestaSim</td>
                <td>{questa_summary['total']}</td>
                <td>{questa_summary['passed']}</td>
                <td>{questa_summary['pass_rate']:.2f}%</td>
                <td>{questa_cov['line']:.2f}%</td>
                <td>{questa_cov['branch']:.2f}%</td>
            </tr>
        </table>

        <h2>Failed Tests</h2>
        <ul>
            {generate_failed_tests_list(dsim_summary['failed'])}
        </ul>

        <h2>Coverage Details</h2>
        <a href="coverage-dsim/index.html">DSim Coverage Report</a><br>
        <a href="coverage-questa/index.html">QuestaSim Coverage Report</a>

        <h2>Historical Trend</h2>
        <canvas id="trendChart"></canvas>
        <script src="../../assets/js/chart.min.js"></script>
        <script src="../../assets/js/render_trend.js"></script>
    </body>
    </html>
    """

    # å†™å…¥æ–‡ä»¶
    output_file = output_dir / "report.html"
    output_file.write_text(html)

    # ç”Ÿæˆ JSON API
    json_data = {
        "date": datetime.now().isoformat(),
        "dsim": dsim_summary,
        "questa": questa_summary,
        "dsim_coverage": dsim_cov,
        "questa_coverage": questa_cov
    }
    json_file = output_dir / "data.json"
    json_file.write_text(json.dumps(json_data, indent=2))
```

---

**Step 2: GitHub Actions è‡ªåŠ¨å‘å¸ƒ**

```yaml
# .github/workflows/weekly-uvm-regression.yml (ç»­)

jobs:
  # ... (å‰é¢çš„ dsim/questa regression jobs)

  publish-to-gh-pages:
    name: Publish Results to GitHub Pages
    needs: [generate-report]
    runs-on: ubuntu-latest

    steps:
    - uses: actions/checkout@v4
      with:
        ref: gh-pages  # Checkout gh-pages branch

    - name: Download report artifacts
      uses: actions/download-artifact@v4
      with:
        name: weekly-report
        path: temp-report/

    - name: Organize report
      run: |
        REPORT_DATE=$(date +%Y-%m-%d)
        mkdir -p reports/$REPORT_DATE

        # å¤åˆ¶ HTML æŠ¥å‘Š
        cp temp-report/weekly-report-*.md reports/$REPORT_DATE/

        # å¤åˆ¶ coverage HTMLï¼ˆéœ€è¦å…ˆç”Ÿæˆï¼‰
        cp -r temp-report/dsim/cov_html reports/$REPORT_DATE/coverage-dsim
        cp -r temp-report/questa/cov_html reports/$REPORT_DATE/coverage-questa

        # æ›´æ–° latest.json
        cp reports/$REPORT_DATE/data.json api/latest.json

        # æ›´æ–° index.html (æ·»åŠ æ–°çš„ report é“¾æ¥)
        python3 scripts/update_index.py --new-report $REPORT_DATE

    - name: Commit and push
      run: |
        git config user.name "CVA6 CI Bot"
        git config user.email "ci-bot@openhwgroup.org"
        git add reports/ api/ index.html
        git commit -m "Weekly regression report: $(date +%Y-%m-%d)"
        git push origin gh-pages
```

---

**Step 3: é¦–é¡µè®¾è®¡**

```html
<!-- index.html (åœ¨ gh-pages branch) -->
<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <title>CVA6 Regression Dashboard</title>
    <link rel="stylesheet" href="assets/css/dashboard.css">
</head>
<body>
    <header>
        <h1>CVA6 Regression Dashboard</h1>
        <p>OpenHW Group - Public CI/Regression Results</p>
    </header>

    <main>
        <section id="latest-results">
            <h2>Latest Regression Results</h2>
            <div id="latest-summary">
                <!-- JavaScript åŠ¨æ€åŠ è½½ api/latest.json -->
            </div>
        </section>

        <section id="historical-reports">
            <h2>Historical Reports</h2>
            <ul>
                <li><a href="reports/2026-01-19/report.html">2026-01-19</a></li>
                <li><a href="reports/2026-01-12/report.html">2026-01-12</a></li>
                <li><a href="reports/2026-01-05/report.html">2026-01-05</a></li>
                <!-- è‡ªåŠ¨ç”Ÿæˆ -->
            </ul>
        </section>

        <section id="trends">
            <h2>Coverage Trends</h2>
            <canvas id="coverageTrendChart"></canvas>
        </section>
    </main>

    <footer>
        <p>Powered by GitHub Actions | Last updated: <span id="last-update"></span></p>
    </footer>

    <script src="assets/js/dashboard.js"></script>
</body>
</html>
```

---

### 5.4 éšç§å’Œå®‰å…¨è€ƒè™‘

**å…¬å¼€çš„ä¿¡æ¯**:
- âœ… æµ‹è¯•åç§°ï¼ˆä¾‹å¦‚ï¼šrv64ui-p-addï¼‰
- âœ… æµ‹è¯•ç»“æœï¼ˆPASS/FAILï¼‰
- âœ… Coverage ç™¾åˆ†æ¯”ï¼ˆline, branch, toggleï¼‰
- âœ… Regression è¿è¡Œæ—¶é—´

**ä¸å…¬å¼€çš„ä¿¡æ¯**:
- âŒ è¯¦ç»†çš„ RTL æºä»£ç 
- âŒ ä»¿çœŸæ³¢å½¢æ–‡ä»¶ï¼ˆ.fsdb, .vpdï¼‰
- âŒ EDA å·¥å…·ç‰ˆæœ¬å’Œ license ä¿¡æ¯
- âŒ Self-hosted runner çš„ IP åœ°å€

**å®ç°æ–¹æ³•**:
```python
# åœ¨ generate_weekly_report.py ä¸­è¿‡æ»¤æ•æ„Ÿä¿¡æ¯

def sanitize_coverage_html(coverage_dir):
    """ç§»é™¤ coverage HTML ä¸­çš„æ•æ„Ÿä¿¡æ¯"""
    for html_file in coverage_dir.glob("**/*.html"):
        content = html_file.read_text()

        # ç§»é™¤ç»å¯¹è·¯å¾„
        content = re.sub(r'/home/[^/]+/.*?cva6', '/path/to/cva6', content)

        # ç§»é™¤å·¥å…·ç‰ˆæœ¬ä¿¡æ¯
        content = re.sub(r'Generated by VCS \d+\.\d+', 'Generated by VCS', content)

        html_file.write_text(content)
```

---

### 5.5 ä»»åŠ¡5 æ€»ç»“

| å­ä»»åŠ¡ | éš¾åº¦ | é¢„è®¡æ—¶é—´ |
|--------|------|---------|
| GitHub Pages è®¾ç½® | â­ | 1å¤© |
| HTML æŠ¥å‘Šç”Ÿæˆè„šæœ¬ | â­â­â­ | 3-4å¤© |
| Coverage HTML å¤„ç† | â­â­â­â­ | 2-3å¤© |
| Dashboard å‰ç«¯å¼€å‘ | â­â­â­ | 3-5å¤© |
| å®‰å…¨å’Œéšç§å®¡æŸ¥ | â­â­ | 1-2å¤© |

**æ€»å·¥ä½œé‡ (Task 5)**: **10-15 å¤©**

**äº¤ä»˜ç‰©**:
- âœ… `gh-pages` branch é…ç½®
- âœ… `verif/scripts/generate_weekly_report.py`
- âœ… `verif/scripts/update_index.py`
- âœ… Dashboard HTML/CSS/JS
- âœ… éšç§è¿‡æ»¤è„šæœ¬
- âœ… æ–‡æ¡£ï¼šGitHub Pages ä½¿ç”¨æŒ‡å—

---

## å…­ã€æ€»ä½“é¡¹ç›®è®¡åˆ’

### 6.1 æ—¶é—´çº¿å’Œé‡Œç¨‹ç¢‘

```
Week 1-2: Phase 1 - Verilator åŸºç¡€
â”œâ”€ Week 1
â”‚   â”œâ”€ æ–‡æ¡£å®Œæˆ âœ… (å·²å®Œæˆ)
â”‚   â”œâ”€ Verilator latest æµ‹è¯•
â”‚   â””â”€ APU smoke test ä¼˜åŒ–
â””â”€ Week 2
    â”œâ”€ GitHub Actions PR workflow
    â””â”€ Verilator cache ä¼˜åŒ–

Week 3-5: Phase 2 - DSim/QuestaSim APU ç§»æ¤
â”œâ”€ Week 3
â”‚   â”œâ”€ DSim ç¯å¢ƒé…ç½®
â”‚   â”œâ”€ DSim Makefile targets
â”‚   â””â”€ DSim smoke test
â”œâ”€ Week 4
â”‚   â”œâ”€ QuestaSim ç¯å¢ƒé…ç½®
â”‚   â”œâ”€ QuestaSim Makefile targets
â”‚   â””â”€ QuestaSim smoke test
â””â”€ Week 5
    â””â”€ APU ç§»æ¤éªŒæ”¶æµ‹è¯•

Week 6-8: Phase 3 - UVM Testbench ç§»æ¤
â”œâ”€ Week 6
â”‚   â”œâ”€ DSim UVM ç¯å¢ƒé…ç½®
â”‚   â”œâ”€ UVM ç¼–è¯‘è°ƒè¯•
â”‚   â””â”€ å¤„ç†å…¼å®¹æ€§é—®é¢˜
â”œâ”€ Week 7
â”‚   â”œâ”€ QuestaSim UVM ç§»æ¤
â”‚   â””â”€ UVM regression è„šæœ¬
â””â”€ Week 8
    â””â”€ UVM ç§»æ¤éªŒæ”¶æµ‹è¯•

Week 9-10: Phase 4 - Weekly Regression & æŠ¥å‘Šç³»ç»Ÿ
â”œâ”€ Week 9
â”‚   â”œâ”€ Self-hosted runner é…ç½®
â”‚   â”œâ”€ Weekly regression workflow
â”‚   â”œâ”€ Coverage æ”¶é›†è„šæœ¬
â”‚   â””â”€ HTML æŠ¥å‘Šç”Ÿæˆ
â””â”€ Week 10
    â”œâ”€ GitHub Pages é…ç½®
    â”œâ”€ Dashboard å¼€å‘
    â”œâ”€ å®‰å…¨å®¡æŸ¥
    â””â”€ æœ€ç»ˆéªŒæ”¶
```

---

### 6.2 å…³é”®ä¾èµ–å’Œé£é™©

#### å…³é”®ä¾èµ–ï¼ˆBlockersï¼‰

| ä¾èµ–é¡¹ | è´Ÿè´£äºº | æˆªæ­¢æ—¥æœŸ | é£é™©ç­‰çº§ |
|--------|--------|---------|---------|
| **DSim license** | OpenHW IT | Week 3 Day 1 | ğŸ”´ é«˜ |
| **QuestaSim license** | OpenHW IT | Week 4 Day 1 | ğŸ”´ é«˜ |
| **Self-hosted runner ç¡¬ä»¶** | OpenHW IT | Week 9 Day 1 | ğŸ”´ é«˜ |
| **GitHub repo admin æƒé™** | OpenHW Manager | Week 2 Day 1 | ğŸŸ¡ ä¸­ |
| **License æœåŠ¡å™¨é…ç½®** | OpenHW IT | Week 3 Day 1 | ğŸŸ¡ ä¸­ |

---

#### é£é™©è¯„ä¼°å’Œç¼“è§£

| é£é™© | æ¦‚ç‡ | å½±å“ | ç¼“è§£ç­–ç•¥ |
|------|------|------|---------|
| **License æ— æ³•è·å–** | ä¸­ | é˜»å¡æ€§ | æå‰ 1 ä¸ªæœˆç”³è¯·ï¼Œå‡†å¤‡å¤‡é€‰æ–¹æ¡ˆï¼ˆäº‘ç«¯ licenseï¼‰|
| **UVM å…¼å®¹æ€§é—®é¢˜ä¸¥é‡** | é«˜ | é«˜ | é¢„ç•™ 2 å‘¨ buffer timeï¼Œè”ç³» EDA vendor æ”¯æŒ |
| **Self-hosted runner ä¸ç¨³å®š** | ä¸­ | ä¸­ | é…ç½®ç›‘æ§å’Œè‡ªåŠ¨é‡å¯ï¼Œå‡†å¤‡å¤‡ç”¨ runner |
| **Coverage æ•°æ®è¿‡å¤§** | é«˜ | ä½ | å®šæœŸæ¸…ç†ï¼Œä»…ä¿ç•™æœ€è¿‘ 4 å‘¨æ•°æ® |
| **GitHub Pages æ€§èƒ½é—®é¢˜** | ä½ | ä½ | ä½¿ç”¨ CDNï¼Œå‹ç¼© HTML |

---

### 6.3 èµ„æºéœ€æ±‚

#### äººåŠ›èµ„æº
- **æ‚¨ï¼ˆå…¨èŒï¼‰**: 8-10 å‘¨
- **OpenHW ITï¼ˆå…¼èŒï¼‰**: ~5 å¤©ï¼ˆç¡¬ä»¶ã€licenseã€ç½‘ç»œé…ç½®ï¼‰
- **EDA Vendor æ”¯æŒï¼ˆæŒ‰éœ€ï¼‰**: ~3 å¤©ï¼ˆDSim/QuestaSim æŠ€æœ¯æ”¯æŒï¼‰

#### ç¡¬ä»¶èµ„æº
```
Self-hosted Runner:
- CPU: 64 cores
- Memory: 256 GB
- Disk: 2 TB NVMe SSD
- é¢„ä¼°æˆæœ¬: $8,000 - $12,000 (ä¸€æ¬¡æ€§) æˆ– $400/æœˆ (äº‘ç«¯)
```

#### License èµ„æº
```
DSim:
- Type: Floating license
- Quantity: 2 concurrent
- Cost: ~$20,000/year (ä¼°ç®—)

QuestaSim:
- Type: Floating license
- Quantity: 2 concurrent
- Cost: ~$30,000/year (ä¼°ç®—)
```

---

### 6.4 æˆåŠŸæ ‡å‡†

#### å¿…é¡»è¾¾æˆï¼ˆP0ï¼‰
- âœ… APU testbench åœ¨ Verilator/DSim/QuestaSim ä¸Šè¿è¡Œ
- âœ… UVM testbench åœ¨ DSim/QuestaSim ä¸Šè¿è¡Œ
- âœ… GitHub Actions PR smoke test <15 åˆ†é’Ÿ
- âœ… Weekly UVM regression è‡ªåŠ¨è¿è¡Œ
- âœ… å›å½’ç»“æœå‘å¸ƒåˆ°å…¬å¼€ç½‘ç«™

#### æœŸæœ›è¾¾æˆï¼ˆP1ï¼‰
- âœ… APU smoke test pass rate >95%
- âœ… UVM regression pass rate >90%
- âœ… Code coverage >85%
- âœ… Weekly regression <12 hours

#### å¯é€‰è¾¾æˆï¼ˆP2ï¼‰
- â­ Functional coverage >70%
- â­ Dashboard äº¤äº’å¼å›¾è¡¨
- â­ PR è‡ªåŠ¨ bisect å¤±è´¥ commit

---

## ä¸ƒã€å»ºè®®å’Œåç»­æ¼”è¿›

### 7.1 ç«‹å³è¡ŒåŠ¨é¡¹ï¼ˆæœ¬å‘¨ï¼‰

1. **ä¸é¢†å¯¼ç¡®è®¤**:
   - âœ… DSim/QuestaSim license ç”³è¯·çŠ¶æ€
   - âœ… Self-hosted runner ç¡¬ä»¶é¢„ç®—æ‰¹å‡†
   - âœ… GitHub repo admin æƒé™ç”³è¯·
   - âœ… æ—¶é—´çº¿æ˜¯å¦å¯æ¥å—ï¼ˆ8-10 å‘¨ï¼‰

2. **æŠ€æœ¯å‡†å¤‡**:
   - âœ… è”ç³» Metricsï¼ˆDSim vendorï¼‰è·å–è¯„ä¼° license
   - âœ… è”ç³» Siemens EDAï¼ˆQuestaSim vendorï¼‰è·å–è¯„ä¼° license
   - âœ… å¼€å§‹ Verilator latest ç‰ˆæœ¬æµ‹è¯•

3. **æ–‡æ¡£å‡†å¤‡**:
   - âœ… å‘é¢†å¯¼å±•ç¤ºæœ¬åˆ†ææ–‡æ¡£
   - âœ… è·å¾— Phase 1-4 çš„æ‰¹å‡†
   - âœ… è®¾ç½® weekly status meeting

---

### 7.2 æœªæ¥ä¼˜åŒ–æ–¹å‘ï¼ˆ10 å‘¨åï¼‰

1. **æ€§èƒ½ä¼˜åŒ–**:
   - Parallel test executionï¼ˆå‡å°‘ 50% è¿è¡Œæ—¶é—´ï¼‰
   - Incremental coverageï¼ˆä»…æ”¶é›†å˜æ›´æ–‡ä»¶çš„ coverageï¼‰
   - Smart test selectionï¼ˆåŸºäºä»£ç å˜æ›´é€‰æ‹©æµ‹è¯•ï¼‰

2. **åŠŸèƒ½å¢å¼º**:
   - Automatic bisect for failed tests
   - Email notifications for regression failures
   - Slack/Teams integration

3. **Dashboard å¢å¼º**:
   - å®æ—¶ regression è¿›åº¦æ˜¾ç¤º
   - äº¤äº’å¼ coverage drill-down
   - å†å²è¶‹åŠ¿åˆ†æï¼ˆ6 ä¸ªæœˆï¼‰

---

## å…«ã€æ€»ç»“

### 8.1 ä»»åŠ¡å¤æ‚åº¦æ€»è§ˆ

| Task | å¤æ‚åº¦ | é¢„è®¡æ—¶é—´ | å…³é”®æŒ‘æˆ˜ | ä¼˜å…ˆçº§ |
|------|--------|---------|---------|--------|
| **Task 1: APU ç§»æ¤** | â­â­â­â­ | 10-15å¤© | DSim å…¼å®¹æ€§ | P0 |
| **Task 2: UVM ç§»æ¤** | â­â­â­â­â­ | 23-30å¤© | UVM å…¼å®¹æ€§, DPI-C | P0 |
| **Task 3: GitHub Actions** | â­â­ | 3-5å¤© | Cache ä¼˜åŒ– | P0 |
| **Task 4: Weekly Regression** | â­â­â­â­ | 12-18å¤© | Runner, License | P0 |
| **Task 5: Public Website** | â­â­â­ | 10-15å¤© | éšç§è¿‡æ»¤ | P1 |

**æ€»å·¥ä½œé‡**: **58-83 å¤©** (çº¦ **12-17 å‘¨**ï¼Œè€ƒè™‘ buffer)

---

### 8.2 æ ¸å¿ƒå»ºè®®

1. **åˆ†é˜¶æ®µæ‰§è¡Œ**: ä¸¥æ ¼æŒ‰ç…§ Phase 1 â†’ Phase 4 é¡ºåºï¼Œä¸è¦è·³è·ƒ
2. **å°½æ—©è·å– license**: DSim/QuestaSim license æ˜¯é˜»å¡å› ç´ ï¼Œå¿…é¡» Week 3 å‰åˆ°ä½
3. **å……åˆ†æµ‹è¯•**: æ¯ä¸ª phase ç»“æŸåå……åˆ†æµ‹è¯•ï¼Œé¿å…ç´¯ç§¯æŠ€æœ¯å€º
4. **åŠæ—¶æ²Ÿé€š**: Weekly status meetingï¼Œé‡åˆ°é˜»å¡ç«‹å³ä¸ŠæŠ¥

---

### 8.3 æœ€ç»ˆè¯„ä¼°

**è¿™æ˜¯ä¸€ä¸ªå¤æ‚çš„ã€å¤šæŠ€æœ¯æ ˆçš„ç³»ç»Ÿå·¥ç¨‹é¡¹ç›®**ï¼š
- âœ… **æŠ€æœ¯ä¸Šå¯è¡Œ**ï¼šCVA6 å·²æœ‰è‰¯å¥½çš„åŸºç¡€ï¼ˆVerilator + VCSï¼‰
- âš ï¸ **æ—¶é—´çº¿ç´§å¼ **ï¼š8-10 å‘¨çš„æ—¶é—´çº¿å¯è¡Œï¼Œä½†æ²¡æœ‰å¤ªå¤š buffer
- âš ï¸ **èµ„æºä¾èµ–é‡**ï¼šéœ€è¦ç¡¬ä»¶ã€licenseã€æƒé™ç­‰å¤šæ–¹æ”¯æŒ
- âœ… **ä»·å€¼å·¨å¤§**ï¼šä¸º OpenHW å»ºç«‹è‡ªä¸»å¯æ§çš„ CI èƒ½åŠ›

**æˆ‘çš„æ¨è**:
- **æ¥å—è¿™ä¸ªä»»åŠ¡**ï¼Œå®ƒå¯¹ OpenHW Group å’Œæ‚¨çš„èŒä¸šå‘å±•éƒ½å¾ˆæœ‰ä»·å€¼
- **ä¸é¢†å¯¼åå•†æ—¶é—´çº¿**ï¼šå»ºè®®ç”³è¯· **12 å‘¨**ï¼ˆè€Œé 8 å‘¨ï¼‰ï¼Œç•™å‡º buffer
- **ç«‹å³å¯åŠ¨ Phase 1**ï¼šæ–‡æ¡£å·²å®Œæˆï¼Œå¯ä»¥é©¬ä¸Šå¼€å§‹ Verilator å·¥ä½œ
- **æå‰ç”³è¯· license**ï¼šè¿™æ˜¯æœ€å¤§çš„é£é™©ç‚¹

---

**æŠ¥å‘Šç»“æŸ**

*æœ¬åˆ†æç”± Junchao å®Œæˆï¼ŒåŸºäº CVA6 ä»£ç åº“æ·±åº¦åˆ†æå’Œè¡Œä¸šæœ€ä½³å®è·µã€‚*
*å¦‚æœ‰ç–‘é—®æˆ–éœ€è¦è¿›ä¸€æ­¥æ¾„æ¸…ï¼Œè¯·éšæ—¶è”ç³»ã€‚*
