// Seed: 747154939
module module_0 (
    output uwire id_0,
    input  wand  id_1,
    output tri1  id_2,
    input  tri0  id_3
    , id_9,
    input  wor   id_4,
    input  tri1  id_5,
    input  wand  id_6,
    output tri0  id_7
);
  assign id_7 = id_9;
  assign module_1._id_87 = 0;
endmodule
module module_1 #(
    parameter id_86 = 32'd14,
    parameter id_87 = 32'd85
) (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    output supply1 id_3,
    input tri id_4,
    output uwire id_5,
    input tri id_6,
    input tri id_7,
    input supply1 id_8,
    output supply1 id_9,
    input tri id_10,
    input wire id_11,
    output wand id_12,
    input tri0 id_13,
    input tri1 id_14,
    output supply0 id_15,
    input tri1 id_16,
    output wand id_17,
    input uwire id_18,
    input wor id_19,
    input tri1 id_20,
    output wire id_21,
    output supply0 id_22,
    input wire id_23,
    input wire id_24,
    output tri id_25,
    input tri id_26,
    input uwire id_27,
    input tri1 id_28,
    input tri id_29
    , id_81,
    output tri id_30,
    output tri1 id_31,
    output tri1 id_32,
    output tri id_33,
    output tri0 id_34,
    output uwire id_35,
    output supply1 id_36
    , id_82,
    output uwire id_37,
    input uwire id_38,
    output supply1 id_39,
    output wand id_40,
    output uwire id_41
    , id_83,
    output wand id_42,
    output wand id_43,
    inout uwire id_44,
    input wire id_45,
    input wor id_46,
    input tri1 id_47,
    input supply0 id_48,
    input tri1 id_49
    , id_84,
    input tri id_50,
    output wand id_51,
    output wand id_52,
    input uwire id_53,
    input tri0 id_54,
    output tri0 id_55,
    output tri id_56
    , id_85,
    output wor id_57,
    output wor id_58,
    input supply0 id_59,
    output tri1 id_60,
    input supply1 id_61,
    output tri1 id_62,
    input wire id_63,
    input wor id_64,
    output tri1 id_65,
    input wand id_66,
    output uwire id_67,
    output tri0 id_68,
    input supply0 id_69,
    input tri0 id_70,
    input wand id_71,
    output tri1 id_72,
    input wand id_73,
    input wor id_74,
    input tri1 id_75,
    output wand id_76,
    input tri id_77,
    output wor id_78,
    input wor id_79
);
  assign id_21 = (1'b0);
  wire _id_86;
  _id_87 :
  assert property (@(posedge ~id_45 or posedge 1'b0) id_13)
  else;
  module_0 modCall_1 (
      id_40,
      id_61,
      id_56,
      id_20,
      id_77,
      id_79,
      id_20,
      id_67
  );
  wire [id_87 : 1  &  id_86] id_88, id_89, id_90, id_91, id_92, id_93, id_94, id_95, id_96;
endmodule
