#===================================================================================================
#
#   Target Code     :   SystemVerilog
#   Version         :   v1.0.0
#
#   Description     :   UVM based test class
#
#   Additional info :   Get instruction with ":help UltiSnips".
#                       Use "snippet" or "sn" to trigger snippet for snippet edition.
#
#   Author          :   TBD9rain
#   Email           :
#
#===================================================================================================

snippet class "UVM Test" b
class ${1:Test} extends uvm_test;
	\`uvm_component_utils($1)

	localparam ${2:DATA_WIDTH} = 8;

	//  variable definition
	${3:Env}${4: #()} env;$0

	function new(string name="$1", uvm_component parent=null);
		super.new(name, parent);
	endfunction

	virtual function void build_phase(uvm_phase phase);
		super.build_phase(phase);
		uvm_config_db#(uvm_object_wrapper)::set(this,
			"env.i_agt.sqr.main_phase",
			"default_sequence",
			${5:Sequence}${6: #()}::type_id::get());
		env = $3$4::type_id::create("env", this);
	endfunction

	virtual function void report_phase(uvm_phase phase);
		uvm_report_server rpt_ser;
		int err_num;

		super.report_phase(phase);
		rpt_ser = get_report_server();
		err_num = rpt_ser.get_severity_count(UVM_ERROR);

		if (err_num) begin
			$write("\nTest failed.\n");
		end
		else begin
			$write("\nTest passed.\n");
		end
	endfunction
endclass
endsnippet


