
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//post-grohtml_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401660 <.init>:
  401660:	stp	x29, x30, [sp, #-16]!
  401664:	mov	x29, sp
  401668:	bl	401db8 <printf@plt+0x348>
  40166c:	ldp	x29, x30, [sp], #16
  401670:	ret

Disassembly of section .plt:

0000000000401680 <_Znam@plt-0x20>:
  401680:	stp	x16, x30, [sp, #-16]!
  401684:	adrp	x16, 439000 <_ZdlPvm@@Base+0x1a2c0>
  401688:	ldr	x17, [x16, #4088]
  40168c:	add	x16, x16, #0xff8
  401690:	br	x17
  401694:	nop
  401698:	nop
  40169c:	nop

00000000004016a0 <_Znam@plt>:
  4016a0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16]
  4016a8:	add	x16, x16, #0x0
  4016ac:	br	x17

00000000004016b0 <fputs@plt>:
  4016b0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #8]
  4016b8:	add	x16, x16, #0x8
  4016bc:	br	x17

00000000004016c0 <memcpy@plt>:
  4016c0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #16]
  4016c8:	add	x16, x16, #0x10
  4016cc:	br	x17

00000000004016d0 <ungetc@plt>:
  4016d0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #24]
  4016d8:	add	x16, x16, #0x18
  4016dc:	br	x17

00000000004016e0 <_ZSt9terminatev@plt>:
  4016e0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #32]
  4016e8:	add	x16, x16, #0x20
  4016ec:	br	x17

00000000004016f0 <strlen@plt>:
  4016f0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #40]
  4016f8:	add	x16, x16, #0x28
  4016fc:	br	x17

0000000000401700 <fprintf@plt>:
  401700:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #48]
  401708:	add	x16, x16, #0x30
  40170c:	br	x17

0000000000401710 <__cxa_begin_catch@plt>:
  401710:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #56]
  401718:	add	x16, x16, #0x38
  40171c:	br	x17

0000000000401720 <ctime@plt>:
  401720:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #64]
  401728:	add	x16, x16, #0x40
  40172c:	br	x17

0000000000401730 <putc@plt>:
  401730:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #72]
  401738:	add	x16, x16, #0x48
  40173c:	br	x17

0000000000401740 <fclose@plt>:
  401740:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #80]
  401748:	add	x16, x16, #0x50
  40174c:	br	x17

0000000000401750 <isspace@plt>:
  401750:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #88]
  401758:	add	x16, x16, #0x58
  40175c:	br	x17

0000000000401760 <memcmp@plt>:
  401760:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #96]
  401768:	add	x16, x16, #0x60
  40176c:	br	x17

0000000000401770 <strtol@plt>:
  401770:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #104]
  401778:	add	x16, x16, #0x68
  40177c:	br	x17

0000000000401780 <free@plt>:
  401780:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #112]
  401788:	add	x16, x16, #0x70
  40178c:	br	x17

0000000000401790 <memset@plt>:
  401790:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #120]
  401798:	add	x16, x16, #0x78
  40179c:	br	x17

00000000004017a0 <strchr@plt>:
  4017a0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4017a4:	ldr	x17, [x16, #128]
  4017a8:	add	x16, x16, #0x80
  4017ac:	br	x17

00000000004017b0 <_exit@plt>:
  4017b0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4017b4:	ldr	x17, [x16, #136]
  4017b8:	add	x16, x16, #0x88
  4017bc:	br	x17

00000000004017c0 <freopen@plt>:
  4017c0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4017c4:	ldr	x17, [x16, #144]
  4017c8:	add	x16, x16, #0x90
  4017cc:	br	x17

00000000004017d0 <strerror@plt>:
  4017d0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4017d4:	ldr	x17, [x16, #152]
  4017d8:	add	x16, x16, #0x98
  4017dc:	br	x17

00000000004017e0 <strcpy@plt>:
  4017e0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4017e4:	ldr	x17, [x16, #160]
  4017e8:	add	x16, x16, #0xa0
  4017ec:	br	x17

00000000004017f0 <strtok@plt>:
  4017f0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4017f4:	ldr	x17, [x16, #168]
  4017f8:	add	x16, x16, #0xa8
  4017fc:	br	x17

0000000000401800 <sprintf@plt>:
  401800:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401804:	ldr	x17, [x16, #176]
  401808:	add	x16, x16, #0xb0
  40180c:	br	x17

0000000000401810 <unlink@plt>:
  401810:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401814:	ldr	x17, [x16, #184]
  401818:	add	x16, x16, #0xb8
  40181c:	br	x17

0000000000401820 <__libc_start_main@plt>:
  401820:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401824:	ldr	x17, [x16, #192]
  401828:	add	x16, x16, #0xc0
  40182c:	br	x17

0000000000401830 <memchr@plt>:
  401830:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16, #200]
  401838:	add	x16, x16, #0xc8
  40183c:	br	x17

0000000000401840 <mkstemp@plt>:
  401840:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #208]
  401848:	add	x16, x16, #0xd0
  40184c:	br	x17

0000000000401850 <getc@plt>:
  401850:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #216]
  401858:	add	x16, x16, #0xd8
  40185c:	br	x17

0000000000401860 <strncmp@plt>:
  401860:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #224]
  401868:	add	x16, x16, #0xe0
  40186c:	br	x17

0000000000401870 <strncpy@plt>:
  401870:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #232]
  401878:	add	x16, x16, #0xe8
  40187c:	br	x17

0000000000401880 <fputc@plt>:
  401880:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #240]
  401888:	add	x16, x16, #0xf0
  40188c:	br	x17

0000000000401890 <fgets_unlocked@plt>:
  401890:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #248]
  401898:	add	x16, x16, #0xf8
  40189c:	br	x17

00000000004018a0 <__ctype_b_loc@plt>:
  4018a0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #256]
  4018a8:	add	x16, x16, #0x100
  4018ac:	br	x17

00000000004018b0 <__isoc99_sscanf@plt>:
  4018b0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #264]
  4018b8:	add	x16, x16, #0x108
  4018bc:	br	x17

00000000004018c0 <__cxa_atexit@plt>:
  4018c0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #272]
  4018c8:	add	x16, x16, #0x110
  4018cc:	br	x17

00000000004018d0 <fflush@plt>:
  4018d0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #280]
  4018d8:	add	x16, x16, #0x118
  4018dc:	br	x17

00000000004018e0 <pathconf@plt>:
  4018e0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #288]
  4018e8:	add	x16, x16, #0x120
  4018ec:	br	x17

00000000004018f0 <time@plt>:
  4018f0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #296]
  4018f8:	add	x16, x16, #0x128
  4018fc:	br	x17

0000000000401900 <_ZdaPv@plt>:
  401900:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #304]
  401908:	add	x16, x16, #0x130
  40190c:	br	x17

0000000000401910 <__errno_location@plt>:
  401910:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #312]
  401918:	add	x16, x16, #0x138
  40191c:	br	x17

0000000000401920 <wcwidth@plt>:
  401920:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #320]
  401928:	add	x16, x16, #0x140
  40192c:	br	x17

0000000000401930 <fopen@plt>:
  401930:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #328]
  401938:	add	x16, x16, #0x148
  40193c:	br	x17

0000000000401940 <strcmp@plt>:
  401940:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #336]
  401948:	add	x16, x16, #0x150
  40194c:	br	x17

0000000000401950 <write@plt>:
  401950:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #344]
  401958:	add	x16, x16, #0x158
  40195c:	br	x17

0000000000401960 <malloc@plt>:
  401960:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #352]
  401968:	add	x16, x16, #0x160
  40196c:	br	x17

0000000000401970 <abort@plt>:
  401970:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #360]
  401978:	add	x16, x16, #0x168
  40197c:	br	x17

0000000000401980 <getenv@plt>:
  401980:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #368]
  401988:	add	x16, x16, #0x170
  40198c:	br	x17

0000000000401990 <strcasecmp@plt>:
  401990:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #376]
  401998:	add	x16, x16, #0x178
  40199c:	br	x17

00000000004019a0 <__gxx_personality_v0@plt>:
  4019a0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #384]
  4019a8:	add	x16, x16, #0x180
  4019ac:	br	x17

00000000004019b0 <tan@plt>:
  4019b0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #392]
  4019b8:	add	x16, x16, #0x188
  4019bc:	br	x17

00000000004019c0 <exit@plt>:
  4019c0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #400]
  4019c8:	add	x16, x16, #0x190
  4019cc:	br	x17

00000000004019d0 <fwrite@plt>:
  4019d0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #408]
  4019d8:	add	x16, x16, #0x198
  4019dc:	br	x17

00000000004019e0 <_Unwind_Resume@plt>:
  4019e0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #416]
  4019e8:	add	x16, x16, #0x1a0
  4019ec:	br	x17

00000000004019f0 <ferror@plt>:
  4019f0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #424]
  4019f8:	add	x16, x16, #0x1a8
  4019fc:	br	x17

0000000000401a00 <fdopen@plt>:
  401a00:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #432]
  401a08:	add	x16, x16, #0x1b0
  401a0c:	br	x17

0000000000401a10 <__gmon_start__@plt>:
  401a10:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #440]
  401a18:	add	x16, x16, #0x1b8
  401a1c:	br	x17

0000000000401a20 <__cxa_pure_virtual@plt>:
  401a20:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #448]
  401a28:	add	x16, x16, #0x1c0
  401a2c:	br	x17

0000000000401a30 <setbuf@plt>:
  401a30:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #456]
  401a38:	add	x16, x16, #0x1c8
  401a3c:	br	x17

0000000000401a40 <bcmp@plt>:
  401a40:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #464]
  401a48:	add	x16, x16, #0x1d0
  401a4c:	br	x17

0000000000401a50 <strcat@plt>:
  401a50:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #472]
  401a58:	add	x16, x16, #0x1d8
  401a5c:	br	x17

0000000000401a60 <fseek@plt>:
  401a60:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #480]
  401a68:	add	x16, x16, #0x1e0
  401a6c:	br	x17

0000000000401a70 <printf@plt>:
  401a70:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #488]
  401a78:	add	x16, x16, #0x1e8
  401a7c:	br	x17

Disassembly of section .text:

0000000000401a80 <_Znwm@@Base-0x1d210>:
  401a80:	stp	x29, x30, [sp, #-48]!
  401a84:	stp	x22, x21, [sp, #16]
  401a88:	stp	x20, x19, [sp, #32]
  401a8c:	mov	x29, sp
  401a90:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  401a94:	add	x19, x19, #0xe78
  401a98:	mov	x0, x19
  401a9c:	bl	418900 <printf@plt+0x16e90>
  401aa0:	add	x20, x19, #0x30
  401aa4:	mov	x0, x20
  401aa8:	bl	41f90c <_ZdlPvm@@Base+0xbcc>
  401aac:	adrp	x21, 41f000 <_ZdlPvm@@Base+0x2c0>
  401ab0:	adrp	x22, 43a000 <_Znam@GLIBCXX_3.4>
  401ab4:	add	x21, x21, #0xaac
  401ab8:	add	x22, x22, #0x1f8
  401abc:	mov	x0, x21
  401ac0:	mov	x1, x20
  401ac4:	mov	x2, x22
  401ac8:	bl	4018c0 <__cxa_atexit@plt>
  401acc:	add	x19, x19, #0x40
  401ad0:	mov	x0, x19
  401ad4:	bl	41f90c <_ZdlPvm@@Base+0xbcc>
  401ad8:	mov	x0, x21
  401adc:	mov	x1, x19
  401ae0:	mov	x2, x22
  401ae4:	ldp	x20, x19, [sp, #32]
  401ae8:	ldp	x22, x21, [sp, #16]
  401aec:	ldp	x29, x30, [sp], #48
  401af0:	b	4018c0 <__cxa_atexit@plt>
  401af4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  401af8:	add	x0, x0, #0xec8
  401afc:	b	418900 <printf@plt+0x16e90>
  401b00:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  401b04:	add	x0, x0, #0xec9
  401b08:	b	418900 <printf@plt+0x16e90>
  401b0c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  401b10:	add	x0, x0, #0xeca
  401b14:	b	418900 <printf@plt+0x16e90>
  401b18:	stp	x29, x30, [sp, #-16]!
  401b1c:	mov	x29, sp
  401b20:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  401b24:	add	x0, x0, #0xf10
  401b28:	bl	418900 <printf@plt+0x16e90>
  401b2c:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  401b30:	ldr	x8, [x8, #4000]
  401b34:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  401b38:	add	x9, x9, #0xf18
  401b3c:	str	wzr, [x9]
  401b40:	str	x8, [x9, #32]
  401b44:	ldp	x29, x30, [sp], #16
  401b48:	ret
  401b4c:	b	418900 <printf@plt+0x16e90>
  401b50:	stp	x29, x30, [sp, #-32]!
  401b54:	str	x19, [sp, #16]
  401b58:	mov	x29, sp
  401b5c:	adrp	x19, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  401b60:	add	x19, x19, #0xa58
  401b64:	mov	x0, x19
  401b68:	bl	418900 <printf@plt+0x16e90>
  401b6c:	add	x0, x19, #0x1
  401b70:	ldr	x19, [sp, #16]
  401b74:	ldp	x29, x30, [sp], #32
  401b78:	b	41ed4c <_ZdlPvm@@Base+0xc>
  401b7c:	stp	x29, x30, [sp, #-32]!
  401b80:	str	x19, [sp, #16]
  401b84:	mov	x29, sp
  401b88:	adrp	x19, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  401b8c:	add	x19, x19, #0xa60
  401b90:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  401b94:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  401b98:	add	x1, x1, #0x89e
  401b9c:	add	x2, x2, #0x8ae
  401ba0:	mov	x0, x19
  401ba4:	mov	w3, wzr
  401ba8:	mov	w4, wzr
  401bac:	bl	41f24c <_ZdlPvm@@Base+0x50c>
  401bb0:	mov	x1, x19
  401bb4:	ldr	x19, [sp, #16]
  401bb8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x2c0>
  401bbc:	adrp	x2, 43a000 <_Znam@GLIBCXX_3.4>
  401bc0:	add	x0, x0, #0x3fc
  401bc4:	add	x2, x2, #0x1f8
  401bc8:	ldp	x29, x30, [sp], #32
  401bcc:	b	4018c0 <__cxa_atexit@plt>
  401bd0:	stp	x29, x30, [sp, #-48]!
  401bd4:	str	x21, [sp, #16]
  401bd8:	stp	x20, x19, [sp, #32]
  401bdc:	mov	x29, sp
  401be0:	adrp	x19, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  401be4:	add	x19, x19, #0xb10
  401be8:	mov	w8, #0x11                  	// #17
  401bec:	mov	w0, #0x110                 	// #272
  401bf0:	str	w8, [x19, #8]
  401bf4:	bl	4016a0 <_Znam@plt>
  401bf8:	movi	v0.2d, #0x0
  401bfc:	str	x0, [x19]
  401c00:	stp	q0, q0, [x0]
  401c04:	stp	q0, q0, [x0, #32]
  401c08:	stp	q0, q0, [x0, #64]
  401c0c:	stp	q0, q0, [x0, #96]
  401c10:	stp	q0, q0, [x0, #128]
  401c14:	stp	q0, q0, [x0, #160]
  401c18:	stp	q0, q0, [x0, #192]
  401c1c:	stp	q0, q0, [x0, #224]
  401c20:	str	q0, [x0, #256]
  401c24:	adrp	x0, 41d000 <printf@plt+0x1b590>
  401c28:	adrp	x2, 43a000 <_Znam@GLIBCXX_3.4>
  401c2c:	add	x0, x0, #0x698
  401c30:	add	x2, x2, #0x1f8
  401c34:	mov	x1, x19
  401c38:	str	wzr, [x19, #12]
  401c3c:	bl	4018c0 <__cxa_atexit@plt>
  401c40:	adrp	x21, 43a000 <_Znam@GLIBCXX_3.4>
  401c44:	mov	x20, #0xffffffffffffe500    	// #-6912
  401c48:	add	x21, x21, #0x220
  401c4c:	mov	w0, #0x8                   	// #8
  401c50:	bl	4016a0 <_Znam@plt>
  401c54:	add	x8, x21, x20
  401c58:	ldr	x9, [x8, #6920]
  401c5c:	ldr	x1, [x8, #6912]
  401c60:	mov	x2, x0
  401c64:	str	x9, [x0]
  401c68:	mov	x0, x19
  401c6c:	bl	41d704 <printf@plt+0x1bc94>
  401c70:	adds	x20, x20, #0x10
  401c74:	b.ne	401c4c <printf@plt+0x1dc>  // b.any
  401c78:	ldp	x20, x19, [sp, #32]
  401c7c:	ldr	x21, [sp, #16]
  401c80:	ldp	x29, x30, [sp], #48
  401c84:	ret
  401c88:	stp	x29, x30, [sp, #-32]!
  401c8c:	str	x19, [sp, #16]
  401c90:	mov	x29, sp
  401c94:	adrp	x19, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  401c98:	add	x19, x19, #0xb50
  401c9c:	mov	x0, x19
  401ca0:	bl	41e624 <printf@plt+0x1cbb4>
  401ca4:	mov	x1, x19
  401ca8:	ldr	x19, [sp, #16]
  401cac:	adrp	x0, 41e000 <printf@plt+0x1c590>
  401cb0:	adrp	x2, 43a000 <_Znam@GLIBCXX_3.4>
  401cb4:	add	x0, x0, #0x798
  401cb8:	add	x2, x2, #0x1f8
  401cbc:	ldp	x29, x30, [sp], #32
  401cc0:	b	4018c0 <__cxa_atexit@plt>
  401cc4:	b	41ed4c <_ZdlPvm@@Base+0xc>
  401cc8:	stp	x29, x30, [sp, #-16]!
  401ccc:	mov	x29, sp
  401cd0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  401cd4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  401cd8:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  401cdc:	add	x0, x0, #0xf98
  401ce0:	add	x1, x1, #0x476
  401ce4:	mov	w2, wzr
  401ce8:	str	xzr, [x8, #3984]
  401cec:	bl	420620 <_ZdlPvm@@Base+0x18e0>
  401cf0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  401cf4:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  401cf8:	add	x0, x0, #0xfa0
  401cfc:	add	x1, x1, #0x8c6
  401d00:	mov	w2, wzr
  401d04:	ldp	x29, x30, [sp], #16
  401d08:	b	420620 <_ZdlPvm@@Base+0x18e0>
  401d0c:	stp	x29, x30, [sp, #-32]!
  401d10:	str	x19, [sp, #16]
  401d14:	mov	x29, sp
  401d18:	bl	4209c8 <_ZdlPvm@@Base+0x1c88>
  401d1c:	adrp	x19, 43a000 <_Znam@GLIBCXX_3.4>
  401d20:	adrp	x0, 420000 <_ZdlPvm@@Base+0x12c0>
  401d24:	adrp	x1, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  401d28:	add	x19, x19, #0x1f8
  401d2c:	add	x0, x0, #0xae8
  401d30:	add	x1, x1, #0xfbc
  401d34:	mov	x2, x19
  401d38:	bl	4018c0 <__cxa_atexit@plt>
  401d3c:	mov	x2, x19
  401d40:	ldr	x19, [sp, #16]
  401d44:	adrp	x0, 420000 <_ZdlPvm@@Base+0x12c0>
  401d48:	adrp	x1, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  401d4c:	add	x0, x0, #0xba4
  401d50:	add	x1, x1, #0xfc8
  401d54:	ldp	x29, x30, [sp], #32
  401d58:	b	4018c0 <__cxa_atexit@plt>
  401d5c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  401d60:	add	x0, x0, #0xfc9
  401d64:	b	418900 <printf@plt+0x16e90>
  401d68:	mov	x29, #0x0                   	// #0
  401d6c:	mov	x30, #0x0                   	// #0
  401d70:	mov	x5, x0
  401d74:	ldr	x1, [sp]
  401d78:	add	x2, sp, #0x8
  401d7c:	mov	x6, sp
  401d80:	movz	x0, #0x0, lsl #48
  401d84:	movk	x0, #0x0, lsl #32
  401d88:	movk	x0, #0x40, lsl #16
  401d8c:	movk	x0, #0xf488
  401d90:	movz	x3, #0x0, lsl #48
  401d94:	movk	x3, #0x0, lsl #32
  401d98:	movk	x3, #0x42, lsl #16
  401d9c:	movk	x3, #0xee8
  401da0:	movz	x4, #0x0, lsl #48
  401da4:	movk	x4, #0x0, lsl #32
  401da8:	movk	x4, #0x42, lsl #16
  401dac:	movk	x4, #0xf68
  401db0:	bl	401820 <__libc_start_main@plt>
  401db4:	bl	401970 <abort@plt>
  401db8:	adrp	x0, 439000 <_ZdlPvm@@Base+0x1a2c0>
  401dbc:	ldr	x0, [x0, #4064]
  401dc0:	cbz	x0, 401dc8 <printf@plt+0x358>
  401dc4:	b	401a10 <__gmon_start__@plt>
  401dc8:	ret
  401dcc:	nop
  401dd0:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401dd4:	add	x0, x0, #0xe38
  401dd8:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401ddc:	add	x1, x1, #0xe38
  401de0:	cmp	x1, x0
  401de4:	b.eq	401dfc <printf@plt+0x38c>  // b.none
  401de8:	adrp	x1, 420000 <_ZdlPvm@@Base+0x12c0>
  401dec:	ldr	x1, [x1, #3976]
  401df0:	cbz	x1, 401dfc <printf@plt+0x38c>
  401df4:	mov	x16, x1
  401df8:	br	x16
  401dfc:	ret
  401e00:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401e04:	add	x0, x0, #0xe38
  401e08:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401e0c:	add	x1, x1, #0xe38
  401e10:	sub	x1, x1, x0
  401e14:	lsr	x2, x1, #63
  401e18:	add	x1, x2, x1, asr #3
  401e1c:	cmp	xzr, x1, asr #1
  401e20:	asr	x1, x1, #1
  401e24:	b.eq	401e3c <printf@plt+0x3cc>  // b.none
  401e28:	adrp	x2, 420000 <_ZdlPvm@@Base+0x12c0>
  401e2c:	ldr	x2, [x2, #3984]
  401e30:	cbz	x2, 401e3c <printf@plt+0x3cc>
  401e34:	mov	x16, x2
  401e38:	br	x16
  401e3c:	ret
  401e40:	stp	x29, x30, [sp, #-32]!
  401e44:	mov	x29, sp
  401e48:	str	x19, [sp, #16]
  401e4c:	adrp	x19, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401e50:	ldrb	w0, [x19, #3664]
  401e54:	cbnz	w0, 401e64 <printf@plt+0x3f4>
  401e58:	bl	401dd0 <printf@plt+0x360>
  401e5c:	mov	w0, #0x1                   	// #1
  401e60:	strb	w0, [x19, #3664]
  401e64:	ldr	x19, [sp, #16]
  401e68:	ldp	x29, x30, [sp], #32
  401e6c:	ret
  401e70:	b	401e00 <printf@plt+0x390>
  401e74:	ret
  401e78:	adrp	x9, 422000 <_ZdlPvm@@Base+0x32c0>
  401e7c:	add	x8, x0, #0x18
  401e80:	add	x9, x9, #0x476
  401e84:	stp	xzr, xzr, [x0, #8]
  401e88:	str	x1, [x0]
  401e8c:	mov	x0, x8
  401e90:	mov	x1, x9
  401e94:	b	41f990 <_ZdlPvm@@Base+0xc50>
  401e98:	stp	xzr, xzr, [x0]
  401e9c:	str	xzr, [x0, #16]
  401ea0:	ret
  401ea4:	ldr	x8, [x0, #16]
  401ea8:	cbz	x8, 401eb4 <printf@plt+0x444>
  401eac:	ldr	x0, [x8]
  401eb0:	ret
  401eb4:	mov	x0, xzr
  401eb8:	ret
  401ebc:	ldr	x8, [x0]
  401ec0:	str	x8, [x0, #16]
  401ec4:	ret
  401ec8:	ldr	x8, [x0, #16]
  401ecc:	cbz	x8, 401ed8 <printf@plt+0x468>
  401ed0:	ldr	x8, [x8, #8]
  401ed4:	str	x8, [x0, #16]
  401ed8:	ret
  401edc:	stp	x29, x30, [sp, #-48]!
  401ee0:	stp	x22, x21, [sp, #16]
  401ee4:	stp	x20, x19, [sp, #32]
  401ee8:	mov	x29, sp
  401eec:	ldr	x22, [x0]
  401ef0:	mov	x20, x0
  401ef4:	mov	w0, #0x28                  	// #40
  401ef8:	mov	x21, x1
  401efc:	bl	41ec90 <_Znwm@@Base>
  401f00:	mov	x19, x0
  401f04:	add	x0, x0, #0x18
  401f08:	stp	xzr, xzr, [x19, #8]
  401f0c:	str	x21, [x19]
  401f10:	cbz	x22, 401f2c <printf@plt+0x4bc>
  401f14:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  401f18:	add	x1, x1, #0x476
  401f1c:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  401f20:	ldr	x8, [x20, #8]
  401f24:	str	x19, [x8, #8]
  401f28:	b	401f3c <printf@plt+0x4cc>
  401f2c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  401f30:	add	x1, x1, #0x476
  401f34:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  401f38:	str	x19, [x20]
  401f3c:	stp	x19, x19, [x20, #8]
  401f40:	ldp	x20, x19, [sp, #32]
  401f44:	ldp	x22, x21, [sp, #16]
  401f48:	ldp	x29, x30, [sp], #48
  401f4c:	ret
  401f50:	b	401f54 <printf@plt+0x4e4>
  401f54:	mov	x20, x0
  401f58:	mov	x0, x19
  401f5c:	bl	41ed34 <_ZdlPv@@Base>
  401f60:	mov	x0, x20
  401f64:	bl	4019e0 <_Unwind_Resume@plt>
  401f68:	stp	x29, x30, [sp, #-32]!
  401f6c:	str	x19, [sp, #16]
  401f70:	mov	x29, sp
  401f74:	ldr	x8, [x0, #16]
  401f78:	cbz	x8, 401f94 <printf@plt+0x524>
  401f7c:	mov	x19, x0
  401f80:	add	x0, x8, #0x18
  401f84:	bl	41fabc <_ZdlPvm@@Base+0xd7c>
  401f88:	ldr	x8, [x19, #16]
  401f8c:	mov	w9, #0x1                   	// #1
  401f90:	str	w9, [x8, #16]
  401f94:	ldr	x19, [sp, #16]
  401f98:	ldp	x29, x30, [sp], #32
  401f9c:	ret
  401fa0:	ldr	x8, [x0, #16]
  401fa4:	cbz	x8, 401fb0 <printf@plt+0x540>
  401fa8:	mov	w9, #0x1                   	// #1
  401fac:	str	w9, [x8, #20]
  401fb0:	ret
  401fb4:	ldr	x8, [x0, #16]
  401fb8:	cbz	x8, 401fc4 <printf@plt+0x554>
  401fbc:	ldr	w0, [x8, #20]
  401fc0:	ret
  401fc4:	mov	w0, wzr
  401fc8:	ret
  401fcc:	ldr	x8, [x0, #16]
  401fd0:	cbz	x8, 401fdc <printf@plt+0x56c>
  401fd4:	ldr	w0, [x8, #16]
  401fd8:	ret
  401fdc:	mov	w0, wzr
  401fe0:	ret
  401fe4:	ldr	x9, [x0, #16]
  401fe8:	mov	x0, x8
  401fec:	cbz	x9, 401ff8 <printf@plt+0x588>
  401ff0:	add	x1, x9, #0x18
  401ff4:	b	41fa48 <_ZdlPvm@@Base+0xd08>
  401ff8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  401ffc:	add	x1, x1, #0x476
  402000:	b	41f990 <_ZdlPvm@@Base+0xc50>
  402004:	ldr	x9, [x0, #16]
  402008:	mov	x0, x8
  40200c:	cbz	x9, 402020 <printf@plt+0x5b0>
  402010:	ldr	x8, [x9, #8]
  402014:	cbz	x8, 402020 <printf@plt+0x5b0>
  402018:	add	x1, x8, #0x18
  40201c:	b	41fa48 <_ZdlPvm@@Base+0xd08>
  402020:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  402024:	add	x1, x1, #0x476
  402028:	b	41f990 <_ZdlPvm@@Base+0xc50>
  40202c:	str	xzr, [x0]
  402030:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  402034:	ldr	x8, [x8, #4000]
  402038:	str	wzr, [x0, #24]
  40203c:	str	x8, [x0, #56]
  402040:	ret
  402044:	str	x1, [x0]
  402048:	stp	w2, w5, [x0, #8]
  40204c:	stp	w3, w4, [x0, #16]
  402050:	ldr	x8, [x6, #32]
  402054:	ldp	q1, q0, [x6]
  402058:	str	x8, [x0, #56]
  40205c:	stur	q0, [x0, #40]
  402060:	stur	q1, [x0, #24]
  402064:	ret
  402068:	stp	x29, x30, [sp, #-16]!
  40206c:	mov	x29, sp
  402070:	ldr	x8, [x0]
  402074:	ldr	x9, [x1]
  402078:	cmp	x8, x9
  40207c:	b.ne	4020cc <printf@plt+0x65c>  // b.any
  402080:	ldr	w8, [x0, #8]
  402084:	ldr	w9, [x1, #8]
  402088:	cmp	w8, w9
  40208c:	b.ne	4020cc <printf@plt+0x65c>  // b.any
  402090:	ldr	w8, [x0, #16]
  402094:	ldr	w9, [x1, #16]
  402098:	cmp	w8, w9
  40209c:	b.ne	4020cc <printf@plt+0x65c>  // b.any
  4020a0:	ldr	w8, [x0, #20]
  4020a4:	ldr	w9, [x1, #20]
  4020a8:	cmp	w8, w9
  4020ac:	b.ne	4020cc <printf@plt+0x65c>  // b.any
  4020b0:	add	x0, x0, #0x18
  4020b4:	add	x1, x1, #0x18
  4020b8:	bl	417c0c <printf@plt+0x1619c>
  4020bc:	cmp	w0, #0x0
  4020c0:	cset	w0, ne  // ne = any
  4020c4:	ldp	x29, x30, [sp], #16
  4020c8:	ret
  4020cc:	mov	w0, wzr
  4020d0:	ldp	x29, x30, [sp], #16
  4020d4:	ret
  4020d8:	stp	x29, x30, [sp, #-16]!
  4020dc:	mov	x29, sp
  4020e0:	ldr	x8, [x0]
  4020e4:	ldr	x9, [x1]
  4020e8:	cmp	x8, x9
  4020ec:	b.ne	40213c <printf@plt+0x6cc>  // b.any
  4020f0:	ldr	w8, [x0, #8]
  4020f4:	ldr	w9, [x1, #8]
  4020f8:	cmp	w8, w9
  4020fc:	b.ne	40213c <printf@plt+0x6cc>  // b.any
  402100:	ldr	w8, [x0, #16]
  402104:	ldr	w9, [x1, #16]
  402108:	cmp	w8, w9
  40210c:	b.ne	40213c <printf@plt+0x6cc>  // b.any
  402110:	ldr	w8, [x0, #20]
  402114:	ldr	w9, [x1, #20]
  402118:	cmp	w8, w9
  40211c:	b.ne	40213c <printf@plt+0x6cc>  // b.any
  402120:	add	x0, x0, #0x18
  402124:	add	x1, x1, #0x18
  402128:	bl	417c0c <printf@plt+0x1619c>
  40212c:	cmp	w0, #0x0
  402130:	cset	w0, eq  // eq = none
  402134:	ldp	x29, x30, [sp], #16
  402138:	ret
  40213c:	mov	w0, #0x1                   	// #1
  402140:	ldp	x29, x30, [sp], #16
  402144:	ret
  402148:	str	xzr, [x0]
  40214c:	str	wzr, [x0, #8]
  402150:	str	xzr, [x0, #16]
  402154:	ret
  402158:	stp	x29, x30, [sp, #-32]!
  40215c:	str	x19, [sp, #16]
  402160:	mov	x29, sp
  402164:	cmp	w1, #0x100
  402168:	mov	w8, #0x100                 	// #256
  40216c:	mov	x19, x0
  402170:	str	wzr, [x0, #8]
  402174:	str	xzr, [x0, #16]
  402178:	csel	w0, w1, w8, gt
  40217c:	bl	4016a0 <_Znam@plt>
  402180:	str	x0, [x19]
  402184:	ldr	x19, [sp, #16]
  402188:	ldp	x29, x30, [sp], #32
  40218c:	ret
  402190:	ldr	x0, [x0]
  402194:	cbz	x0, 40219c <printf@plt+0x72c>
  402198:	b	401900 <_ZdaPv@plt>
  40219c:	ret
  4021a0:	stp	xzr, xzr, [x0]
  4021a4:	ret
  4021a8:	stp	x29, x30, [sp, #-32]!
  4021ac:	stp	x20, x19, [sp, #16]
  4021b0:	ldr	x20, [x0]
  4021b4:	mov	x29, sp
  4021b8:	cbz	x20, 4021ec <printf@plt+0x77c>
  4021bc:	mov	x19, x0
  4021c0:	b	4021d4 <printf@plt+0x764>
  4021c4:	mov	x0, x20
  4021c8:	bl	41ed34 <_ZdlPv@@Base>
  4021cc:	ldr	x20, [x19]
  4021d0:	cbz	x20, 4021ec <printf@plt+0x77c>
  4021d4:	ldr	x8, [x20, #16]
  4021d8:	str	x8, [x19]
  4021dc:	ldr	x0, [x20]
  4021e0:	cbz	x0, 4021c4 <printf@plt+0x754>
  4021e4:	bl	401900 <_ZdaPv@plt>
  4021e8:	b	4021c4 <printf@plt+0x754>
  4021ec:	ldp	x20, x19, [sp, #16]
  4021f0:	ldp	x29, x30, [sp], #32
  4021f4:	ret
  4021f8:	stp	x29, x30, [sp, #-64]!
  4021fc:	stp	x24, x23, [sp, #16]
  402200:	stp	x22, x21, [sp, #32]
  402204:	stp	x20, x19, [sp, #48]
  402208:	mov	x29, sp
  40220c:	mov	x19, x0
  402210:	mov	x0, xzr
  402214:	cbz	x1, 4022f4 <printf@plt+0x884>
  402218:	mov	w20, w2
  40221c:	cbz	w2, 4022f4 <printf@plt+0x884>
  402220:	ldr	x23, [x19, #8]
  402224:	mov	x21, x1
  402228:	cbz	x23, 402274 <printf@plt+0x804>
  40222c:	ldr	w8, [x23, #8]
  402230:	add	w24, w20, #0x1
  402234:	add	w8, w24, w8
  402238:	cmp	w8, #0x101
  40223c:	b.cc	4022a8 <printf@plt+0x838>  // b.lo, b.ul, b.last
  402240:	mov	w0, #0x18                  	// #24
  402244:	bl	41ec90 <_Znwm@@Base>
  402248:	cmp	w24, #0x100
  40224c:	mov	w8, #0x100                 	// #256
  402250:	mov	x22, x0
  402254:	str	wzr, [x0, #8]
  402258:	str	xzr, [x0, #16]
  40225c:	csel	w0, w24, w8, gt
  402260:	bl	4016a0 <_Znam@plt>
  402264:	str	x0, [x22]
  402268:	str	x22, [x23, #16]
  40226c:	str	x22, [x19, #8]
  402270:	b	4022a4 <printf@plt+0x834>
  402274:	mov	w0, #0x18                  	// #24
  402278:	bl	41ec90 <_Znwm@@Base>
  40227c:	add	w8, w20, #0x1
  402280:	cmp	w8, #0x100
  402284:	mov	w8, #0x100                 	// #256
  402288:	mov	x22, x0
  40228c:	str	wzr, [x0, #8]
  402290:	str	xzr, [x0, #16]
  402294:	csinc	w0, w8, w20, le
  402298:	bl	4016a0 <_Znam@plt>
  40229c:	str	x0, [x22]
  4022a0:	stp	x22, x22, [x19]
  4022a4:	mov	x23, x22
  4022a8:	ldr	w8, [x23, #8]
  4022ac:	mov	w9, w8
  4022b0:	ldrb	w10, [x21], #1
  4022b4:	ldr	x11, [x23]
  4022b8:	subs	w20, w20, #0x1
  4022bc:	strb	w10, [x11, w9, sxtw]
  4022c0:	ldr	x23, [x19, #8]
  4022c4:	ldrsw	x9, [x23, #8]
  4022c8:	add	x9, x9, #0x1
  4022cc:	str	w9, [x23, #8]
  4022d0:	b.ne	4022b0 <printf@plt+0x840>  // b.any
  4022d4:	ldr	x10, [x23]
  4022d8:	strb	wzr, [x10, x9]
  4022dc:	ldr	x9, [x19, #8]
  4022e0:	ldr	w10, [x9, #8]
  4022e4:	ldr	x11, [x9]
  4022e8:	add	w10, w10, #0x1
  4022ec:	add	x0, x11, x8
  4022f0:	str	w10, [x9, #8]
  4022f4:	ldp	x20, x19, [sp, #48]
  4022f8:	ldp	x22, x21, [sp, #32]
  4022fc:	ldp	x24, x23, [sp, #16]
  402300:	ldp	x29, x30, [sp], #64
  402304:	ret
  402308:	b	40230c <printf@plt+0x89c>
  40230c:	mov	x19, x0
  402310:	mov	x0, x22
  402314:	bl	41ed34 <_ZdlPv@@Base>
  402318:	mov	x0, x19
  40231c:	bl	4019e0 <_Unwind_Resume@plt>
  402320:	ldr	x8, [x1]
  402324:	ldr	w2, [x1, #8]
  402328:	mov	x1, x8
  40232c:	b	4021f8 <printf@plt+0x788>
  402330:	ldrb	w9, [sp, #24]
  402334:	ldrb	w10, [sp, #16]
  402338:	ldrb	w11, [sp, #8]
  40233c:	ldrb	w12, [sp]
  402340:	ldr	w8, [sp, #32]
  402344:	ldp	q0, q1, [x1]
  402348:	ldp	q2, q3, [x1, #32]
  40234c:	and	w12, w12, #0x1
  402350:	and	w11, w11, #0x1
  402354:	and	w10, w10, #0x1
  402358:	and	w9, w9, #0x1
  40235c:	str	x2, [x0, #64]
  402360:	stp	w3, w4, [x0, #72]
  402364:	stp	w5, w6, [x0, #80]
  402368:	stp	q2, q3, [x0, #32]
  40236c:	stp	q0, q1, [x0]
  402370:	stp	w7, w12, [x0, #88]
  402374:	stp	w11, w10, [x0, #96]
  402378:	stp	w9, w8, [x0, #104]
  40237c:	str	xzr, [x0, #112]
  402380:	ret
  402384:	str	xzr, [x0]
  402388:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  40238c:	ldr	x8, [x8, #4000]
  402390:	mov	x9, #0xffffffffffffffff    	// #-1
  402394:	str	wzr, [x0, #24]
  402398:	str	wzr, [x0, #72]
  40239c:	stur	x9, [x0, #76]
  4023a0:	stur	x9, [x0, #84]
  4023a4:	str	wzr, [x0, #92]
  4023a8:	stur	xzr, [x0, #108]
  4023ac:	stur	xzr, [x0, #100]
  4023b0:	stp	x8, xzr, [x0, #56]
  4023b4:	str	wzr, [x0, #116]
  4023b8:	ret
  4023bc:	stp	x29, x30, [sp, #-32]!
  4023c0:	stp	x20, x19, [sp, #16]
  4023c4:	ldr	x20, [x0, #112]
  4023c8:	mov	x19, x0
  4023cc:	mov	x29, sp
  4023d0:	cbz	x20, 4023e4 <printf@plt+0x974>
  4023d4:	mov	x0, x20
  4023d8:	bl	40fb2c <printf@plt+0xe0bc>
  4023dc:	mov	x0, x20
  4023e0:	bl	41ed34 <_ZdlPv@@Base>
  4023e4:	add	x0, x19, #0x18
  4023e8:	ldp	x20, x19, [sp, #16]
  4023ec:	ldp	x29, x30, [sp], #32
  4023f0:	b	417c08 <printf@plt+0x16198>
  4023f4:	stp	x29, x30, [sp, #-96]!
  4023f8:	str	x27, [sp, #16]
  4023fc:	stp	x26, x25, [sp, #32]
  402400:	stp	x24, x23, [sp, #48]
  402404:	stp	x22, x21, [sp, #64]
  402408:	stp	x20, x19, [sp, #80]
  40240c:	mov	x29, sp
  402410:	mov	x26, x0
  402414:	mov	w0, #0x78                  	// #120
  402418:	mov	w19, w7
  40241c:	mov	w20, w6
  402420:	mov	w21, w5
  402424:	mov	w22, w4
  402428:	mov	w23, w3
  40242c:	mov	x24, x2
  402430:	mov	x25, x1
  402434:	bl	41ec90 <_Znwm@@Base>
  402438:	ldp	q2, q3, [x25, #32]
  40243c:	ldp	q0, q1, [x25]
  402440:	str	x24, [x0, #64]
  402444:	stp	w23, w22, [x0, #72]
  402448:	stp	w21, w20, [x0, #80]
  40244c:	str	w19, [x0, #88]
  402450:	stur	xzr, [x0, #92]
  402454:	stur	xzr, [x0, #108]
  402458:	stur	xzr, [x0, #100]
  40245c:	str	wzr, [x0, #116]
  402460:	ldp	q4, q5, [x0, #80]
  402464:	ldr	x8, [x0, #112]
  402468:	stp	q2, q3, [x0, #32]
  40246c:	ldr	q2, [x0, #64]
  402470:	stp	q0, q1, [x0]
  402474:	str	x8, [x26, #112]
  402478:	stp	q4, q5, [x26, #80]
  40247c:	str	q2, [x26, #64]
  402480:	ldp	q1, q0, [x0, #32]
  402484:	ldp	q3, q2, [x0]
  402488:	mov	x27, x0
  40248c:	add	x0, x0, #0x18
  402490:	stp	q1, q0, [x26, #32]
  402494:	stp	q3, q2, [x26]
  402498:	bl	417c08 <printf@plt+0x16198>
  40249c:	mov	x0, x27
  4024a0:	ldp	x20, x19, [sp, #80]
  4024a4:	ldp	x22, x21, [sp, #64]
  4024a8:	ldp	x24, x23, [sp, #48]
  4024ac:	ldp	x26, x25, [sp, #32]
  4024b0:	ldr	x27, [sp, #16]
  4024b4:	ldp	x29, x30, [sp], #96
  4024b8:	b	41ed34 <_ZdlPv@@Base>
  4024bc:	stp	x29, x30, [sp, #-96]!
  4024c0:	str	x27, [sp, #16]
  4024c4:	stp	x26, x25, [sp, #32]
  4024c8:	stp	x24, x23, [sp, #48]
  4024cc:	stp	x22, x21, [sp, #64]
  4024d0:	stp	x20, x19, [sp, #80]
  4024d4:	mov	x29, sp
  4024d8:	mov	x26, x0
  4024dc:	mov	w0, #0x78                  	// #120
  4024e0:	mov	w19, w7
  4024e4:	mov	w20, w6
  4024e8:	mov	w21, w5
  4024ec:	mov	w22, w4
  4024f0:	mov	w23, w3
  4024f4:	mov	x24, x2
  4024f8:	mov	x25, x1
  4024fc:	bl	41ec90 <_Znwm@@Base>
  402500:	ldp	q0, q1, [x25, #32]
  402504:	mov	w8, #0x1                   	// #1
  402508:	ldp	q3, q2, [x25]
  40250c:	str	x24, [x0, #64]
  402510:	stp	w23, w22, [x0, #72]
  402514:	stp	w21, w20, [x0, #80]
  402518:	stp	w19, wzr, [x0, #88]
  40251c:	stp	xzr, xzr, [x0, #104]
  402520:	stp	wzr, w8, [x0, #96]
  402524:	ldp	q5, q4, [x0, #64]
  402528:	stp	q0, q1, [x0, #32]
  40252c:	ldr	q0, [x0, #96]
  402530:	mov	x8, xzr
  402534:	stp	q3, q2, [x0]
  402538:	str	x8, [x26, #112]
  40253c:	stp	q5, q4, [x26, #64]
  402540:	str	q0, [x26, #96]
  402544:	ldp	q1, q0, [x0, #32]
  402548:	ldp	q3, q2, [x0]
  40254c:	mov	x27, x0
  402550:	add	x0, x0, #0x18
  402554:	stp	q1, q0, [x26, #32]
  402558:	stp	q3, q2, [x26]
  40255c:	bl	417c08 <printf@plt+0x16198>
  402560:	mov	x0, x27
  402564:	ldp	x20, x19, [sp, #80]
  402568:	ldp	x22, x21, [sp, #64]
  40256c:	ldp	x24, x23, [sp, #48]
  402570:	ldp	x26, x25, [sp, #32]
  402574:	ldr	x27, [sp, #16]
  402578:	ldp	x29, x30, [sp], #96
  40257c:	b	41ed34 <_ZdlPv@@Base>
  402580:	stp	x29, x30, [sp, #-80]!
  402584:	stp	x26, x25, [sp, #16]
  402588:	stp	x24, x23, [sp, #32]
  40258c:	stp	x22, x21, [sp, #48]
  402590:	stp	x20, x19, [sp, #64]
  402594:	mov	x29, sp
  402598:	mov	x25, x0
  40259c:	mov	w0, #0x78                  	// #120
  4025a0:	mov	w19, w6
  4025a4:	mov	w20, w5
  4025a8:	mov	w21, w4
  4025ac:	mov	w22, w3
  4025b0:	mov	w23, w2
  4025b4:	mov	x24, x1
  4025b8:	bl	41ec90 <_Znwm@@Base>
  4025bc:	adrp	x9, 420000 <_ZdlPvm@@Base+0x12c0>
  4025c0:	ldr	d4, [x9, #3992]
  4025c4:	ldp	q0, q1, [x24]
  4025c8:	ldp	q2, q3, [x24, #32]
  4025cc:	adrp	x8, 422000 <_ZdlPvm@@Base+0x32c0>
  4025d0:	add	x8, x8, #0x476
  4025d4:	stp	wzr, w23, [x0, #72]
  4025d8:	stp	w22, w21, [x0, #80]
  4025dc:	stp	w20, wzr, [x0, #88]
  4025e0:	str	wzr, [x0, #96]
  4025e4:	str	w19, [x0, #108]
  4025e8:	str	x8, [x0, #64]
  4025ec:	stur	d4, [x0, #100]
  4025f0:	stp	q2, q3, [x0, #32]
  4025f4:	ldp	q2, q5, [x0, #64]
  4025f8:	stp	q0, q1, [x0]
  4025fc:	ldr	q0, [x0, #96]
  402600:	str	xzr, [x0, #112]
  402604:	str	xzr, [x25, #112]
  402608:	stp	q2, q5, [x25, #64]
  40260c:	str	q0, [x25, #96]
  402610:	ldp	q1, q0, [x0, #32]
  402614:	ldp	q3, q2, [x0]
  402618:	mov	x26, x0
  40261c:	add	x0, x0, #0x18
  402620:	stp	q1, q0, [x25, #32]
  402624:	stp	q3, q2, [x25]
  402628:	bl	417c08 <printf@plt+0x16198>
  40262c:	mov	x0, x26
  402630:	ldp	x20, x19, [sp, #64]
  402634:	ldp	x22, x21, [sp, #48]
  402638:	ldp	x24, x23, [sp, #32]
  40263c:	ldp	x26, x25, [sp, #16]
  402640:	ldp	x29, x30, [sp], #80
  402644:	b	41ed34 <_ZdlPv@@Base>
  402648:	stp	x29, x30, [sp, #-96]!
  40264c:	str	x27, [sp, #16]
  402650:	stp	x26, x25, [sp, #32]
  402654:	stp	x24, x23, [sp, #48]
  402658:	stp	x22, x21, [sp, #64]
  40265c:	stp	x20, x19, [sp, #80]
  402660:	mov	x29, sp
  402664:	mov	x26, x0
  402668:	mov	w0, #0x78                  	// #120
  40266c:	mov	w19, w7
  402670:	mov	w20, w6
  402674:	mov	w21, w5
  402678:	mov	w22, w4
  40267c:	mov	w23, w3
  402680:	mov	x24, x2
  402684:	mov	x25, x1
  402688:	bl	41ec90 <_Znwm@@Base>
  40268c:	ldp	q2, q3, [x25, #32]
  402690:	movi	v4.2s, #0x1
  402694:	ldp	q0, q1, [x25]
  402698:	str	x24, [x0, #64]
  40269c:	stp	w23, w22, [x0, #72]
  4026a0:	stp	w21, w20, [x0, #80]
  4026a4:	str	w19, [x0, #88]
  4026a8:	stur	xzr, [x0, #108]
  4026ac:	stur	xzr, [x0, #100]
  4026b0:	str	wzr, [x0, #116]
  4026b4:	stur	d4, [x0, #92]
  4026b8:	ldr	x8, [x0, #112]
  4026bc:	ldr	q5, [x0, #96]
  4026c0:	stp	q2, q3, [x0, #32]
  4026c4:	ldp	q4, q2, [x0, #64]
  4026c8:	stp	q0, q1, [x0]
  4026cc:	str	x8, [x26, #112]
  4026d0:	str	q5, [x26, #96]
  4026d4:	stp	q4, q2, [x26, #64]
  4026d8:	ldp	q1, q0, [x0, #32]
  4026dc:	ldp	q3, q2, [x0]
  4026e0:	mov	x27, x0
  4026e4:	add	x0, x0, #0x18
  4026e8:	stp	q1, q0, [x26, #32]
  4026ec:	stp	q3, q2, [x26]
  4026f0:	bl	417c08 <printf@plt+0x16198>
  4026f4:	mov	x0, x27
  4026f8:	ldp	x20, x19, [sp, #80]
  4026fc:	ldp	x22, x21, [sp, #64]
  402700:	ldp	x24, x23, [sp, #48]
  402704:	ldp	x26, x25, [sp, #32]
  402708:	ldr	x27, [sp, #16]
  40270c:	ldp	x29, x30, [sp], #96
  402710:	b	41ed34 <_ZdlPv@@Base>
  402714:	stp	x29, x30, [sp, #-96]!
  402718:	str	x27, [sp, #16]
  40271c:	stp	x26, x25, [sp, #32]
  402720:	stp	x24, x23, [sp, #48]
  402724:	stp	x22, x21, [sp, #64]
  402728:	stp	x20, x19, [sp, #80]
  40272c:	mov	x29, sp
  402730:	mov	x26, x0
  402734:	mov	w0, #0x78                  	// #120
  402738:	mov	w19, w7
  40273c:	mov	w20, w6
  402740:	mov	w21, w5
  402744:	mov	w22, w4
  402748:	mov	w23, w3
  40274c:	mov	x24, x2
  402750:	mov	x25, x1
  402754:	bl	41ec90 <_Znwm@@Base>
  402758:	ldp	q0, q1, [x25, #32]
  40275c:	mov	w8, #0x1                   	// #1
  402760:	ldp	q3, q2, [x25]
  402764:	str	x24, [x0, #64]
  402768:	stp	w23, w22, [x0, #72]
  40276c:	stp	w21, w20, [x0, #80]
  402770:	stp	xzr, xzr, [x0, #96]
  402774:	stp	w19, w8, [x0, #88]
  402778:	ldr	q5, [x0, #96]
  40277c:	stp	q0, q1, [x0, #32]
  402780:	ldp	q4, q0, [x0, #64]
  402784:	mov	x8, xzr
  402788:	str	xzr, [x0, #112]
  40278c:	stp	q3, q2, [x0]
  402790:	str	x8, [x26, #112]
  402794:	stp	q0, q5, [x26, #80]
  402798:	ldp	q1, q0, [x0, #32]
  40279c:	ldp	q3, q2, [x0]
  4027a0:	mov	x27, x0
  4027a4:	add	x0, x0, #0x18
  4027a8:	stp	q0, q4, [x26, #48]
  4027ac:	stp	q2, q1, [x26, #16]
  4027b0:	str	q3, [x26]
  4027b4:	bl	417c08 <printf@plt+0x16198>
  4027b8:	mov	x0, x27
  4027bc:	ldp	x20, x19, [sp, #80]
  4027c0:	ldp	x22, x21, [sp, #64]
  4027c4:	ldp	x24, x23, [sp, #48]
  4027c8:	ldp	x26, x25, [sp, #32]
  4027cc:	ldr	x27, [sp, #16]
  4027d0:	ldp	x29, x30, [sp], #96
  4027d4:	b	41ed34 <_ZdlPv@@Base>
  4027d8:	ldr	w0, [x0, #104]
  4027dc:	ret
  4027e0:	ldr	w0, [x0, #92]
  4027e4:	ret
  4027e8:	stp	x29, x30, [sp, #-16]!
  4027ec:	ldr	w8, [x0, #92]
  4027f0:	mov	x29, sp
  4027f4:	cbz	w8, 402818 <printf@plt+0xda8>
  4027f8:	ldr	x0, [x0, #64]
  4027fc:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  402800:	add	x1, x1, #0xe10
  402804:	bl	401940 <strcmp@plt>
  402808:	cmp	w0, #0x0
  40280c:	cset	w0, eq  // eq = none
  402810:	ldp	x29, x30, [sp], #16
  402814:	ret
  402818:	mov	w0, wzr
  40281c:	ldp	x29, x30, [sp], #16
  402820:	ret
  402824:	stp	x29, x30, [sp, #-16]!
  402828:	ldr	w8, [x0, #92]
  40282c:	mov	x29, sp
  402830:	cbz	w8, 402854 <printf@plt+0xde4>
  402834:	ldr	x0, [x0, #64]
  402838:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  40283c:	add	x1, x1, #0xe1c
  402840:	bl	401940 <strcmp@plt>
  402844:	cmp	w0, #0x0
  402848:	cset	w0, eq  // eq = none
  40284c:	ldp	x29, x30, [sp], #16
  402850:	ret
  402854:	mov	w0, wzr
  402858:	ldp	x29, x30, [sp], #16
  40285c:	ret
  402860:	stp	x29, x30, [sp, #-16]!
  402864:	ldr	w8, [x0, #92]
  402868:	mov	x29, sp
  40286c:	cbz	w8, 402890 <printf@plt+0xe20>
  402870:	ldr	x0, [x0, #64]
  402874:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  402878:	add	x1, x1, #0xe2a
  40287c:	bl	401940 <strcmp@plt>
  402880:	cmp	w0, #0x0
  402884:	cset	w0, eq  // eq = none
  402888:	ldp	x29, x30, [sp], #16
  40288c:	ret
  402890:	mov	w0, wzr
  402894:	ldp	x29, x30, [sp], #16
  402898:	ret
  40289c:	stp	x29, x30, [sp, #-16]!
  4028a0:	ldr	w8, [x0, #92]
  4028a4:	mov	x29, sp
  4028a8:	cbz	w8, 4028cc <printf@plt+0xe5c>
  4028ac:	ldr	x0, [x0, #64]
  4028b0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  4028b4:	add	x1, x1, #0xe35
  4028b8:	bl	401940 <strcmp@plt>
  4028bc:	cmp	w0, #0x0
  4028c0:	cset	w0, eq  // eq = none
  4028c4:	ldp	x29, x30, [sp], #16
  4028c8:	ret
  4028cc:	mov	w0, wzr
  4028d0:	ldp	x29, x30, [sp], #16
  4028d4:	ret
  4028d8:	stp	x29, x30, [sp, #-32]!
  4028dc:	stp	x20, x19, [sp, #16]
  4028e0:	ldr	w8, [x0, #92]
  4028e4:	mov	x29, sp
  4028e8:	cbz	w8, 402930 <printf@plt+0xec0>
  4028ec:	ldr	x19, [x0, #64]
  4028f0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  4028f4:	add	x1, x1, #0xe43
  4028f8:	mov	w2, #0xa                   	// #10
  4028fc:	mov	x0, x19
  402900:	bl	401860 <strncmp@plt>
  402904:	cbz	w0, 402918 <printf@plt+0xea8>
  402908:	mov	w0, wzr
  40290c:	ldp	x20, x19, [sp, #16]
  402910:	ldp	x29, x30, [sp], #32
  402914:	ret
  402918:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  40291c:	add	x0, x0, #0xefa
  402920:	mov	w2, #0x7                   	// #7
  402924:	mov	x1, x19
  402928:	bl	401860 <strncmp@plt>
  40292c:	cbz	w0, 402940 <printf@plt+0xed0>
  402930:	mov	w0, wzr
  402934:	ldp	x20, x19, [sp, #16]
  402938:	ldp	x29, x30, [sp], #32
  40293c:	ret
  402940:	ldrb	w20, [x19]
  402944:	cbz	w20, 402930 <printf@plt+0xec0>
  402948:	and	w0, w20, #0xff
  40294c:	bl	401750 <isspace@plt>
  402950:	cbnz	w0, 40296c <printf@plt+0xefc>
  402954:	ldrb	w20, [x19, #1]!
  402958:	cbnz	w20, 402948 <printf@plt+0xed8>
  40295c:	b	40290c <printf@plt+0xe9c>
  402960:	ldrb	w20, [x19, #1]!
  402964:	mov	w0, wzr
  402968:	cbz	w20, 40290c <printf@plt+0xe9c>
  40296c:	and	w0, w20, #0xff
  402970:	bl	401750 <isspace@plt>
  402974:	cbnz	w0, 402960 <printf@plt+0xef0>
  402978:	mov	w2, #0xa                   	// #10
  40297c:	mov	x0, x19
  402980:	mov	x1, xzr
  402984:	bl	401770 <strtol@plt>
  402988:	cmp	w0, #0x0
  40298c:	cset	w0, eq  // eq = none
  402990:	ldp	x20, x19, [sp, #16]
  402994:	ldp	x29, x30, [sp], #32
  402998:	ret
  40299c:	stp	x29, x30, [sp, #-32]!
  4029a0:	stp	x20, x19, [sp, #16]
  4029a4:	ldr	x19, [x0, #64]
  4029a8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  4029ac:	add	x0, x0, #0xefa
  4029b0:	mov	w2, #0x7                   	// #7
  4029b4:	mov	x1, x19
  4029b8:	mov	x29, sp
  4029bc:	bl	401860 <strncmp@plt>
  4029c0:	cbz	w0, 4029d4 <printf@plt+0xf64>
  4029c4:	mov	w0, #0xffffffff            	// #-1
  4029c8:	ldp	x20, x19, [sp, #16]
  4029cc:	ldp	x29, x30, [sp], #32
  4029d0:	ret
  4029d4:	ldrb	w20, [x19]
  4029d8:	cbz	w20, 4029c4 <printf@plt+0xf54>
  4029dc:	and	w0, w20, #0xff
  4029e0:	bl	401750 <isspace@plt>
  4029e4:	cbnz	w0, 4029fc <printf@plt+0xf8c>
  4029e8:	ldrb	w20, [x19, #1]!
  4029ec:	cbnz	w20, 4029dc <printf@plt+0xf6c>
  4029f0:	b	4029c4 <printf@plt+0xf54>
  4029f4:	ldrb	w20, [x19, #1]!
  4029f8:	cbz	w20, 4029c4 <printf@plt+0xf54>
  4029fc:	and	w0, w20, #0xff
  402a00:	bl	401750 <isspace@plt>
  402a04:	cbnz	w0, 4029f4 <printf@plt+0xf84>
  402a08:	mov	w2, #0xa                   	// #10
  402a0c:	mov	x0, x19
  402a10:	mov	x1, xzr
  402a14:	bl	401770 <strtol@plt>
  402a18:	ldp	x20, x19, [sp, #16]
  402a1c:	ldp	x29, x30, [sp], #32
  402a20:	ret
  402a24:	stp	x29, x30, [sp, #-32]!
  402a28:	stp	x20, x19, [sp, #16]
  402a2c:	ldr	w8, [x0, #92]
  402a30:	mov	x29, sp
  402a34:	cbz	w8, 402a7c <printf@plt+0x100c>
  402a38:	ldr	x19, [x0, #64]
  402a3c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  402a40:	add	x1, x1, #0xe43
  402a44:	mov	w2, #0xa                   	// #10
  402a48:	mov	x0, x19
  402a4c:	bl	401860 <strncmp@plt>
  402a50:	cbz	w0, 402a64 <printf@plt+0xff4>
  402a54:	mov	w0, wzr
  402a58:	ldp	x20, x19, [sp, #16]
  402a5c:	ldp	x29, x30, [sp], #32
  402a60:	ret
  402a64:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  402a68:	add	x0, x0, #0xefa
  402a6c:	mov	w2, #0x7                   	// #7
  402a70:	mov	x1, x19
  402a74:	bl	401860 <strncmp@plt>
  402a78:	cbz	w0, 402a8c <printf@plt+0x101c>
  402a7c:	mov	w0, wzr
  402a80:	ldp	x20, x19, [sp, #16]
  402a84:	ldp	x29, x30, [sp], #32
  402a88:	ret
  402a8c:	ldrb	w20, [x19]
  402a90:	cbz	w20, 402a7c <printf@plt+0x100c>
  402a94:	and	w0, w20, #0xff
  402a98:	bl	401750 <isspace@plt>
  402a9c:	cbnz	w0, 402ab8 <printf@plt+0x1048>
  402aa0:	ldrb	w20, [x19, #1]!
  402aa4:	cbnz	w20, 402a94 <printf@plt+0x1024>
  402aa8:	b	402a58 <printf@plt+0xfe8>
  402aac:	ldrb	w20, [x19, #1]!
  402ab0:	mov	w0, wzr
  402ab4:	cbz	w20, 402a58 <printf@plt+0xfe8>
  402ab8:	and	w0, w20, #0xff
  402abc:	bl	401750 <isspace@plt>
  402ac0:	cbnz	w0, 402aac <printf@plt+0x103c>
  402ac4:	mov	w2, #0xa                   	// #10
  402ac8:	mov	x0, x19
  402acc:	mov	x1, xzr
  402ad0:	bl	401770 <strtol@plt>
  402ad4:	cmp	w0, #0x1
  402ad8:	cset	w0, eq  // eq = none
  402adc:	ldp	x20, x19, [sp, #16]
  402ae0:	ldp	x29, x30, [sp], #32
  402ae4:	ret
  402ae8:	stp	x29, x30, [sp, #-16]!
  402aec:	ldr	w8, [x0, #92]
  402af0:	mov	x29, sp
  402af4:	cbz	w8, 402b18 <printf@plt+0x10a8>
  402af8:	ldr	x0, [x0, #64]
  402afc:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  402b00:	add	x1, x1, #0xe4e
  402b04:	bl	401940 <strcmp@plt>
  402b08:	cmp	w0, #0x0
  402b0c:	cset	w0, eq  // eq = none
  402b10:	ldp	x29, x30, [sp], #16
  402b14:	ret
  402b18:	mov	w0, wzr
  402b1c:	ldp	x29, x30, [sp], #16
  402b20:	ret
  402b24:	stp	x29, x30, [sp, #-16]!
  402b28:	ldr	w8, [x0, #92]
  402b2c:	mov	x29, sp
  402b30:	cbz	w8, 402b58 <printf@plt+0x10e8>
  402b34:	ldr	x0, [x0, #64]
  402b38:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  402b3c:	add	x1, x1, #0xe5b
  402b40:	mov	w2, #0xa                   	// #10
  402b44:	bl	401860 <strncmp@plt>
  402b48:	cmp	w0, #0x0
  402b4c:	cset	w0, eq  // eq = none
  402b50:	ldp	x29, x30, [sp], #16
  402b54:	ret
  402b58:	mov	w0, wzr
  402b5c:	ldp	x29, x30, [sp], #16
  402b60:	ret
  402b64:	stp	x29, x30, [sp, #-16]!
  402b68:	ldr	w8, [x0, #92]
  402b6c:	mov	x29, sp
  402b70:	cbz	w8, 402b98 <printf@plt+0x1128>
  402b74:	ldr	x0, [x0, #64]
  402b78:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  402b7c:	add	x1, x1, #0xe66
  402b80:	mov	w2, #0xb                   	// #11
  402b84:	bl	401860 <strncmp@plt>
  402b88:	cmp	w0, #0x0
  402b8c:	cset	w0, eq  // eq = none
  402b90:	ldp	x29, x30, [sp], #16
  402b94:	ret
  402b98:	mov	w0, wzr
  402b9c:	ldp	x29, x30, [sp], #16
  402ba0:	ret
  402ba4:	stp	x29, x30, [sp, #-16]!
  402ba8:	ldr	w8, [x0, #92]
  402bac:	mov	x29, sp
  402bb0:	cbz	w8, 402bd8 <printf@plt+0x1168>
  402bb4:	ldr	x0, [x0, #64]
  402bb8:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  402bbc:	add	x1, x1, #0xe72
  402bc0:	mov	w2, #0xb                   	// #11
  402bc4:	bl	401860 <strncmp@plt>
  402bc8:	cmp	w0, #0x0
  402bcc:	cset	w0, eq  // eq = none
  402bd0:	ldp	x29, x30, [sp], #16
  402bd4:	ret
  402bd8:	mov	w0, wzr
  402bdc:	ldp	x29, x30, [sp], #16
  402be0:	ret
  402be4:	stp	x29, x30, [sp, #-16]!
  402be8:	ldr	w8, [x0, #92]
  402bec:	mov	x29, sp
  402bf0:	cbz	w8, 402c18 <printf@plt+0x11a8>
  402bf4:	ldr	x0, [x0, #64]
  402bf8:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  402bfc:	add	x1, x1, #0xe7e
  402c00:	mov	w2, #0xb                   	// #11
  402c04:	bl	401860 <strncmp@plt>
  402c08:	cmp	w0, #0x0
  402c0c:	cset	w0, eq  // eq = none
  402c10:	ldp	x29, x30, [sp], #16
  402c14:	ret
  402c18:	mov	w0, wzr
  402c1c:	ldp	x29, x30, [sp], #16
  402c20:	ret
  402c24:	stp	x29, x30, [sp, #-16]!
  402c28:	ldr	w8, [x0, #92]
  402c2c:	mov	x29, sp
  402c30:	cbz	w8, 402c58 <printf@plt+0x11e8>
  402c34:	ldr	x0, [x0, #64]
  402c38:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  402c3c:	add	x1, x1, #0xe8a
  402c40:	mov	w2, #0xb                   	// #11
  402c44:	bl	401860 <strncmp@plt>
  402c48:	cmp	w0, #0x0
  402c4c:	cset	w0, eq  // eq = none
  402c50:	ldp	x29, x30, [sp], #16
  402c54:	ret
  402c58:	mov	w0, wzr
  402c5c:	ldp	x29, x30, [sp], #16
  402c60:	ret
  402c64:	stp	x29, x30, [sp, #-16]!
  402c68:	ldr	w8, [x0, #92]
  402c6c:	mov	x29, sp
  402c70:	cbz	w8, 402c98 <printf@plt+0x1228>
  402c74:	ldr	x0, [x0, #64]
  402c78:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  402c7c:	add	x1, x1, #0xe96
  402c80:	mov	w2, #0xb                   	// #11
  402c84:	bl	401860 <strncmp@plt>
  402c88:	cmp	w0, #0x0
  402c8c:	cset	w0, eq  // eq = none
  402c90:	ldp	x29, x30, [sp], #16
  402c94:	ret
  402c98:	mov	w0, wzr
  402c9c:	ldp	x29, x30, [sp], #16
  402ca0:	ret
  402ca4:	stp	x29, x30, [sp, #-16]!
  402ca8:	ldr	w8, [x0, #92]
  402cac:	mov	x29, sp
  402cb0:	cbz	w8, 402cd4 <printf@plt+0x1264>
  402cb4:	ldr	x0, [x0, #64]
  402cb8:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  402cbc:	add	x1, x1, #0xea2
  402cc0:	bl	401940 <strcmp@plt>
  402cc4:	cmp	w0, #0x0
  402cc8:	cset	w0, eq  // eq = none
  402ccc:	ldp	x29, x30, [sp], #16
  402cd0:	ret
  402cd4:	mov	w0, wzr
  402cd8:	ldp	x29, x30, [sp], #16
  402cdc:	ret
  402ce0:	stp	x29, x30, [sp, #-16]!
  402ce4:	ldr	w8, [x0, #92]
  402ce8:	mov	x29, sp
  402cec:	cbz	w8, 402d10 <printf@plt+0x12a0>
  402cf0:	ldr	x0, [x0, #64]
  402cf4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  402cf8:	add	x1, x1, #0xeb1
  402cfc:	bl	401940 <strcmp@plt>
  402d00:	cmp	w0, #0x0
  402d04:	cset	w0, eq  // eq = none
  402d08:	ldp	x29, x30, [sp], #16
  402d0c:	ret
  402d10:	mov	w0, wzr
  402d14:	ldp	x29, x30, [sp], #16
  402d18:	ret
  402d1c:	stp	x29, x30, [sp, #-16]!
  402d20:	ldr	w8, [x0, #92]
  402d24:	mov	x29, sp
  402d28:	cbz	w8, 402d50 <printf@plt+0x12e0>
  402d2c:	ldr	x0, [x0, #64]
  402d30:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  402d34:	add	x1, x1, #0xec0
  402d38:	mov	w2, #0xb                   	// #11
  402d3c:	bl	401860 <strncmp@plt>
  402d40:	cmp	w0, #0x0
  402d44:	cset	w0, eq  // eq = none
  402d48:	ldp	x29, x30, [sp], #16
  402d4c:	ret
  402d50:	mov	w0, wzr
  402d54:	ldp	x29, x30, [sp], #16
  402d58:	ret
  402d5c:	stp	x29, x30, [sp, #-16]!
  402d60:	ldr	w8, [x0, #92]
  402d64:	mov	x29, sp
  402d68:	cbz	w8, 402d90 <printf@plt+0x1320>
  402d6c:	ldr	x0, [x0, #64]
  402d70:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  402d74:	add	x1, x1, #0xecc
  402d78:	mov	w2, #0xb                   	// #11
  402d7c:	bl	401860 <strncmp@plt>
  402d80:	cmp	w0, #0x0
  402d84:	cset	w0, eq  // eq = none
  402d88:	ldp	x29, x30, [sp], #16
  402d8c:	ret
  402d90:	mov	w0, wzr
  402d94:	ldp	x29, x30, [sp], #16
  402d98:	ret
  402d9c:	stp	x29, x30, [sp, #-16]!
  402da0:	ldr	w8, [x0, #92]
  402da4:	mov	x29, sp
  402da8:	cbz	w8, 402dd0 <printf@plt+0x1360>
  402dac:	ldr	x0, [x0, #64]
  402db0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  402db4:	add	x1, x1, #0xed8
  402db8:	mov	w2, #0xb                   	// #11
  402dbc:	bl	401860 <strncmp@plt>
  402dc0:	cmp	w0, #0x0
  402dc4:	cset	w0, eq  // eq = none
  402dc8:	ldp	x29, x30, [sp], #16
  402dcc:	ret
  402dd0:	mov	w0, wzr
  402dd4:	ldp	x29, x30, [sp], #16
  402dd8:	ret
  402ddc:	ldr	w0, [x0, #96]
  402de0:	ret
  402de4:	stp	x29, x30, [sp, #-32]!
  402de8:	ldr	w8, [x0, #92]
  402dec:	str	x19, [sp, #16]
  402df0:	mov	x29, sp
  402df4:	cbz	w8, 402e38 <printf@plt+0x13c8>
  402df8:	ldr	x19, [x0, #64]
  402dfc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  402e00:	add	x0, x0, #0xee4
  402e04:	mov	x1, x19
  402e08:	bl	401940 <strcmp@plt>
  402e0c:	cbz	w0, 402e48 <printf@plt+0x13d8>
  402e10:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  402e14:	add	x0, x0, #0xeef
  402e18:	mov	w2, #0xa                   	// #10
  402e1c:	mov	x1, x19
  402e20:	bl	401860 <strncmp@plt>
  402e24:	cmp	w0, #0x0
  402e28:	cset	w0, eq  // eq = none
  402e2c:	ldr	x19, [sp, #16]
  402e30:	ldp	x29, x30, [sp], #32
  402e34:	ret
  402e38:	mov	w0, wzr
  402e3c:	ldr	x19, [sp, #16]
  402e40:	ldp	x29, x30, [sp], #32
  402e44:	ret
  402e48:	mov	w0, #0x1                   	// #1
  402e4c:	ldr	x19, [sp, #16]
  402e50:	ldp	x29, x30, [sp], #32
  402e54:	ret
  402e58:	stp	x29, x30, [sp, #-48]!
  402e5c:	stp	x20, x19, [sp, #32]
  402e60:	ldr	x19, [x0, #64]
  402e64:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  402e68:	mov	x20, x1
  402e6c:	add	x0, x0, #0xefa
  402e70:	mov	w2, #0x7                   	// #7
  402e74:	mov	x1, x19
  402e78:	str	x21, [sp, #16]
  402e7c:	mov	x29, sp
  402e80:	bl	401860 <strncmp@plt>
  402e84:	cbz	w0, 402e9c <printf@plt+0x142c>
  402e88:	mov	w0, #0xffffffff            	// #-1
  402e8c:	ldp	x20, x19, [sp, #32]
  402e90:	ldr	x21, [sp, #16]
  402e94:	ldp	x29, x30, [sp], #48
  402e98:	ret
  402e9c:	ldrb	w21, [x19]
  402ea0:	cbz	w21, 402ed0 <printf@plt+0x1460>
  402ea4:	and	w0, w21, #0xff
  402ea8:	bl	401750 <isspace@plt>
  402eac:	cbnz	w0, 402ec4 <printf@plt+0x1454>
  402eb0:	ldrb	w21, [x19, #1]!
  402eb4:	cbnz	w21, 402ea4 <printf@plt+0x1434>
  402eb8:	b	402ed0 <printf@plt+0x1460>
  402ebc:	ldrb	w21, [x19, #1]!
  402ec0:	cbz	w21, 402ed0 <printf@plt+0x1460>
  402ec4:	and	w0, w21, #0xff
  402ec8:	bl	401750 <isspace@plt>
  402ecc:	cbnz	w0, 402ebc <printf@plt+0x144c>
  402ed0:	strb	w21, [x20]
  402ed4:	ldrb	w20, [x19]
  402ed8:	cbz	w20, 402e88 <printf@plt+0x1418>
  402edc:	and	w0, w20, #0xff
  402ee0:	bl	401750 <isspace@plt>
  402ee4:	cbnz	w0, 402efc <printf@plt+0x148c>
  402ee8:	ldrb	w20, [x19, #1]!
  402eec:	cbnz	w20, 402edc <printf@plt+0x146c>
  402ef0:	b	402e88 <printf@plt+0x1418>
  402ef4:	ldrb	w20, [x19, #1]!
  402ef8:	cbz	w20, 402e88 <printf@plt+0x1418>
  402efc:	and	w0, w20, #0xff
  402f00:	bl	401750 <isspace@plt>
  402f04:	cbnz	w0, 402ef4 <printf@plt+0x1484>
  402f08:	mov	w2, #0xa                   	// #10
  402f0c:	mov	x0, x19
  402f10:	mov	x1, xzr
  402f14:	bl	401770 <strtol@plt>
  402f18:	ldp	x20, x19, [sp, #32]
  402f1c:	ldr	x21, [sp, #16]
  402f20:	ldp	x29, x30, [sp], #48
  402f24:	ret
  402f28:	stp	x29, x30, [sp, #-48]!
  402f2c:	stp	x20, x19, [sp, #32]
  402f30:	str	x21, [sp, #16]
  402f34:	ldr	x21, [x0, #112]
  402f38:	mov	x19, x0
  402f3c:	mov	x20, x1
  402f40:	mov	x29, sp
  402f44:	cbz	x21, 402f58 <printf@plt+0x14e8>
  402f48:	mov	x0, x21
  402f4c:	bl	40fb2c <printf@plt+0xe0bc>
  402f50:	mov	x0, x21
  402f54:	bl	41ed34 <_ZdlPv@@Base>
  402f58:	str	x20, [x19, #112]
  402f5c:	ldp	x20, x19, [sp, #32]
  402f60:	ldr	x21, [sp, #16]
  402f64:	ldp	x29, x30, [sp], #48
  402f68:	ret
  402f6c:	ldr	x0, [x0, #112]
  402f70:	ret
  402f74:	mov	x8, #0xffffffffffffffff    	// #-1
  402f78:	stp	xzr, xzr, [x0]
  402f7c:	str	wzr, [x0, #24]
  402f80:	str	xzr, [x0, #16]
  402f84:	stur	x8, [x0, #28]
  402f88:	stur	x8, [x0, #36]
  402f8c:	ret
  402f90:	stp	xzr, xzr, [x0]
  402f94:	str	x1, [x0, #16]
  402f98:	stp	w2, w3, [x0, #24]
  402f9c:	stp	w4, w5, [x0, #32]
  402fa0:	str	w6, [x0, #40]
  402fa4:	ret
  402fa8:	stp	x29, x30, [sp, #-32]!
  402fac:	stp	x20, x19, [sp, #16]
  402fb0:	ldr	x19, [x0, #16]
  402fb4:	mov	x29, sp
  402fb8:	cbz	x19, 402fec <printf@plt+0x157c>
  402fbc:	ldr	x20, [x19, #112]
  402fc0:	cbz	x20, 402fd4 <printf@plt+0x1564>
  402fc4:	mov	x0, x20
  402fc8:	bl	40fb2c <printf@plt+0xe0bc>
  402fcc:	mov	x0, x20
  402fd0:	bl	41ed34 <_ZdlPv@@Base>
  402fd4:	add	x0, x19, #0x18
  402fd8:	bl	417c08 <printf@plt+0x16198>
  402fdc:	mov	x0, x19
  402fe0:	ldp	x20, x19, [sp, #16]
  402fe4:	ldp	x29, x30, [sp], #32
  402fe8:	b	41ed34 <_ZdlPv@@Base>
  402fec:	ldp	x20, x19, [sp, #16]
  402ff0:	ldp	x29, x30, [sp], #32
  402ff4:	ret
  402ff8:	stp	xzr, xzr, [x0]
  402ffc:	str	xzr, [x0, #16]
  403000:	ret
  403004:	stp	x29, x30, [sp, #-48]!
  403008:	stp	x22, x21, [sp, #16]
  40300c:	stp	x20, x19, [sp, #32]
  403010:	ldr	x20, [x0]
  403014:	mov	x19, x0
  403018:	mov	x29, sp
  40301c:	cbz	x20, 403074 <printf@plt+0x1604>
  403020:	ldr	x8, [x20]
  403024:	str	x8, [x19]
  403028:	ldr	x21, [x20, #16]
  40302c:	cbz	x21, 403058 <printf@plt+0x15e8>
  403030:	ldr	x22, [x21, #112]
  403034:	cbz	x22, 403048 <printf@plt+0x15d8>
  403038:	mov	x0, x22
  40303c:	bl	40fb2c <printf@plt+0xe0bc>
  403040:	mov	x0, x22
  403044:	bl	41ed34 <_ZdlPv@@Base>
  403048:	add	x0, x21, #0x18
  40304c:	bl	417c08 <printf@plt+0x16198>
  403050:	mov	x0, x21
  403054:	bl	41ed34 <_ZdlPv@@Base>
  403058:	mov	x0, x20
  40305c:	bl	41ed34 <_ZdlPv@@Base>
  403060:	ldr	x20, [x19]
  403064:	cbz	x20, 403074 <printf@plt+0x1604>
  403068:	ldr	x8, [x19, #8]
  40306c:	cmp	x20, x8
  403070:	b.ne	40301c <printf@plt+0x15ac>  // b.any
  403074:	ldp	x20, x19, [sp, #32]
  403078:	ldp	x22, x21, [sp, #16]
  40307c:	ldp	x29, x30, [sp], #48
  403080:	ret
  403084:	ldr	w8, [x1, #24]
  403088:	ldr	w9, [x2, #24]
  40308c:	cmp	w8, w9
  403090:	b.ge	40309c <printf@plt+0x162c>  // b.tcont
  403094:	mov	w0, #0x1                   	// #1
  403098:	ret
  40309c:	b.le	4030a8 <printf@plt+0x1638>
  4030a0:	mov	w0, wzr
  4030a4:	ret
  4030a8:	ldr	w8, [x1, #36]
  4030ac:	ldr	w10, [x2, #28]
  4030b0:	ldr	w9, [x2, #36]
  4030b4:	cmp	w8, w10
  4030b8:	b.lt	4030d0 <printf@plt+0x1660>  // b.tstop
  4030bc:	ldr	w10, [x1, #28]
  4030c0:	cmp	w10, w9
  4030c4:	b.gt	4030d0 <printf@plt+0x1660>
  4030c8:	ldr	w8, [x1, #32]
  4030cc:	ldr	w9, [x2, #32]
  4030d0:	cmp	w8, w9
  4030d4:	cset	w0, lt  // lt = tstop
  4030d8:	ret
  4030dc:	stp	x29, x30, [sp, #-80]!
  4030e0:	str	x25, [sp, #16]
  4030e4:	stp	x24, x23, [sp, #32]
  4030e8:	stp	x22, x21, [sp, #48]
  4030ec:	stp	x20, x19, [sp, #64]
  4030f0:	mov	x29, sp
  4030f4:	mov	x19, x0
  4030f8:	mov	w0, #0x30                  	// #48
  4030fc:	mov	w24, w6
  403100:	mov	w21, w5
  403104:	mov	w20, w4
  403108:	mov	w22, w3
  40310c:	mov	w23, w2
  403110:	mov	x25, x1
  403114:	bl	41ec90 <_Znwm@@Base>
  403118:	stp	xzr, xzr, [x0]
  40311c:	str	x25, [x0, #16]
  403120:	stp	w23, w22, [x0, #24]
  403124:	stp	w20, w21, [x0, #32]
  403128:	str	w24, [x0, #40]
  40312c:	ldr	x8, [x19]
  403130:	cbz	x8, 4031d8 <printf@plt+0x1768>
  403134:	ldr	x9, [x19, #8]
  403138:	cmp	x9, x8
  40313c:	b.eq	4031a8 <printf@plt+0x1738>  // b.none
  403140:	mov	x11, x9
  403144:	b	40315c <printf@plt+0x16ec>
  403148:	cmp	w10, w21
  40314c:	b.le	403190 <printf@plt+0x1720>
  403150:	ldr	x11, [x11, #8]
  403154:	cmp	x11, x8
  403158:	b.eq	4031a8 <printf@plt+0x1738>  // b.none
  40315c:	ldr	w10, [x11, #24]
  403160:	cmp	w10, w23
  403164:	b.gt	403150 <printf@plt+0x16e0>
  403168:	b.lt	403190 <printf@plt+0x1720>  // b.tstop
  40316c:	ldr	w12, [x11, #28]
  403170:	ldr	w10, [x11, #36]
  403174:	cmp	w12, w21
  403178:	b.gt	403148 <printf@plt+0x16d8>
  40317c:	cmp	w10, w22
  403180:	b.lt	403148 <printf@plt+0x16d8>  // b.tstop
  403184:	ldr	w10, [x11, #32]
  403188:	cmp	w10, w20
  40318c:	b.gt	403150 <printf@plt+0x16e0>
  403190:	mov	w10, wzr
  403194:	mov	x8, x11
  403198:	ldr	w11, [x8, #24]
  40319c:	cmp	w11, w23
  4031a0:	b.gt	4031b8 <printf@plt+0x1748>
  4031a4:	b	4031e8 <printf@plt+0x1778>
  4031a8:	mov	w10, #0x1                   	// #1
  4031ac:	ldr	w11, [x8, #24]
  4031b0:	cmp	w11, w23
  4031b4:	b.le	4031e8 <printf@plt+0x1778>
  4031b8:	str	x8, [x0]
  4031bc:	ldr	x9, [x8, #8]
  4031c0:	str	x0, [x9]
  4031c4:	str	x9, [x0, #8]
  4031c8:	str	x0, [x8, #8]
  4031cc:	cbz	w10, 40323c <printf@plt+0x17cc>
  4031d0:	str	x0, [x19]
  4031d4:	b	40323c <printf@plt+0x17cc>
  4031d8:	stp	x0, x0, [x19]
  4031dc:	str	x0, [x19, #16]
  4031e0:	stp	x0, x0, [x0]
  4031e4:	b	40323c <printf@plt+0x17cc>
  4031e8:	b.lt	40321c <printf@plt+0x17ac>  // b.tstop
  4031ec:	ldr	w12, [x8, #28]
  4031f0:	ldr	w11, [x8, #36]
  4031f4:	cmp	w12, w21
  4031f8:	b.gt	403214 <printf@plt+0x17a4>
  4031fc:	cmp	w11, w22
  403200:	b.lt	403214 <printf@plt+0x17a4>  // b.tstop
  403204:	ldr	w11, [x8, #32]
  403208:	cmp	w11, w20
  40320c:	b.gt	4031b8 <printf@plt+0x1748>
  403210:	b	40321c <printf@plt+0x17ac>
  403214:	cmp	w11, w21
  403218:	b.gt	4031b8 <printf@plt+0x1748>
  40321c:	ldr	x10, [x8]
  403220:	cmp	x8, x9
  403224:	stp	x10, x8, [x0]
  403228:	ldr	x10, [x8]
  40322c:	str	x0, [x10, #8]
  403230:	str	x0, [x8]
  403234:	b.ne	40323c <printf@plt+0x17cc>  // b.any
  403238:	str	x0, [x19, #8]
  40323c:	ldp	x20, x19, [sp, #64]
  403240:	ldp	x22, x21, [sp, #48]
  403244:	ldp	x24, x23, [sp, #32]
  403248:	ldr	x25, [sp, #16]
  40324c:	ldp	x29, x30, [sp], #80
  403250:	ret
  403254:	stp	x29, x30, [sp, #-48]!
  403258:	stp	x22, x21, [sp, #16]
  40325c:	stp	x20, x19, [sp, #32]
  403260:	ldr	x8, [x0, #16]
  403264:	mov	x22, x0
  403268:	ldr	x19, [x0]
  40326c:	mov	x29, sp
  403270:	ldr	x9, [x8]
  403274:	ldr	x10, [x22, #8]!
  403278:	cmp	x19, x10
  40327c:	b.eq	403298 <printf@plt+0x1828>  // b.none
  403280:	cmp	x19, x8
  403284:	b.eq	4032ec <printf@plt+0x187c>  // b.none
  403288:	cmp	x10, x8
  40328c:	b.eq	4032f8 <printf@plt+0x1888>  // b.none
  403290:	ldr	x10, [x8, #8]
  403294:	b	403300 <printf@plt+0x1890>
  403298:	str	xzr, [x0]
  40329c:	cbz	x19, 4032d8 <printf@plt+0x1868>
  4032a0:	ldr	x20, [x19, #16]
  4032a4:	cbz	x20, 4032d0 <printf@plt+0x1860>
  4032a8:	ldr	x21, [x20, #112]
  4032ac:	cbz	x21, 4032c0 <printf@plt+0x1850>
  4032b0:	mov	x0, x21
  4032b4:	bl	40fb2c <printf@plt+0xe0bc>
  4032b8:	mov	x0, x21
  4032bc:	bl	41ed34 <_ZdlPv@@Base>
  4032c0:	add	x0, x20, #0x18
  4032c4:	bl	417c08 <printf@plt+0x16198>
  4032c8:	mov	x0, x20
  4032cc:	bl	41ed34 <_ZdlPv@@Base>
  4032d0:	mov	x0, x19
  4032d4:	bl	41ed34 <_ZdlPv@@Base>
  4032d8:	stp	xzr, xzr, [x22]
  4032dc:	ldp	x20, x19, [sp, #32]
  4032e0:	ldp	x22, x21, [sp, #16]
  4032e4:	ldp	x29, x30, [sp], #48
  4032e8:	ret
  4032ec:	str	x9, [x0]
  4032f0:	cmp	x10, x8
  4032f4:	b.ne	403290 <printf@plt+0x1820>  // b.any
  4032f8:	ldr	x10, [x8, #8]
  4032fc:	str	x10, [x22]
  403300:	str	x9, [x10]
  403304:	ldr	x8, [x8]
  403308:	str	x10, [x8, #8]
  40330c:	str	x9, [x0, #16]
  403310:	ldp	x20, x19, [sp, #32]
  403314:	ldp	x22, x21, [sp, #16]
  403318:	ldp	x29, x30, [sp], #48
  40331c:	ret
  403320:	ldr	x8, [x0]
  403324:	str	x8, [x0, #16]
  403328:	ret
  40332c:	ldr	x8, [x0, #8]
  403330:	str	x8, [x0, #16]
  403334:	ret
  403338:	ldr	x8, [x0]
  40333c:	cmp	x8, #0x0
  403340:	cset	w0, eq  // eq = none
  403344:	ret
  403348:	ldp	x9, x8, [x0, #8]
  40334c:	cmp	x8, x9
  403350:	cset	w0, eq  // eq = none
  403354:	ret
  403358:	ldr	x8, [x0, #16]
  40335c:	ldr	x9, [x0]
  403360:	cmp	x8, x9
  403364:	cset	w0, eq  // eq = none
  403368:	ret
  40336c:	ldr	x8, [x0, #16]
  403370:	ldr	x8, [x8, #8]
  403374:	str	x8, [x0, #16]
  403378:	ret
  40337c:	ldr	x8, [x0, #16]
  403380:	ldr	x8, [x8]
  403384:	str	x8, [x0, #16]
  403388:	ret
  40338c:	ldr	x8, [x0, #16]
  403390:	ldr	x0, [x8, #16]
  403394:	ret
  403398:	ldr	x8, [x0, #16]
  40339c:	ldr	x9, [x0]
  4033a0:	ldr	x8, [x8]
  4033a4:	cmp	x8, x9
  4033a8:	str	x8, [x0, #16]
  4033ac:	b.eq	4033b8 <printf@plt+0x1948>  // b.none
  4033b0:	ldr	x0, [x8, #16]
  4033b4:	ret
  4033b8:	mov	x0, xzr
  4033bc:	ret
  4033c0:	ldp	x9, x8, [x0, #8]
  4033c4:	ldr	x8, [x8, #8]
  4033c8:	cmp	x8, x9
  4033cc:	str	x8, [x0, #16]
  4033d0:	b.eq	4033dc <printf@plt+0x196c>  // b.none
  4033d4:	ldr	x0, [x8, #16]
  4033d8:	ret
  4033dc:	mov	x0, xzr
  4033e0:	ret
  4033e4:	stp	x29, x30, [sp, #-48]!
  4033e8:	str	x21, [sp, #16]
  4033ec:	stp	x20, x19, [sp, #32]
  4033f0:	mov	x29, sp
  4033f4:	ldr	x8, [x0]
  4033f8:	cbz	x8, 40346c <printf@plt+0x19fc>
  4033fc:	ldr	x21, [x0, #16]
  403400:	mov	x19, x0
  403404:	mov	x20, x1
  403408:	cbnz	x21, 403414 <printf@plt+0x19a4>
  40340c:	mov	x21, x8
  403410:	str	x8, [x19, #16]
  403414:	mov	w0, #0x30                  	// #48
  403418:	bl	41ec90 <_Znwm@@Base>
  40341c:	ldp	x8, x9, [x21, #24]
  403420:	ldr	w10, [x21, #40]
  403424:	stp	xzr, xzr, [x0]
  403428:	stp	x20, x8, [x0, #16]
  40342c:	str	x9, [x0, #32]
  403430:	str	w10, [x0, #40]
  403434:	ldr	x8, [x19, #8]
  403438:	cmp	x21, x8
  40343c:	b.ne	403444 <printf@plt+0x19d4>  // b.any
  403440:	str	x0, [x19, #8]
  403444:	ldr	x8, [x21]
  403448:	str	x0, [x8, #8]
  40344c:	ldr	x8, [x21]
  403450:	str	x8, [x0]
  403454:	str	x0, [x21]
  403458:	str	x21, [x0, #8]
  40345c:	ldp	x20, x19, [sp, #32]
  403460:	ldr	x21, [sp, #16]
  403464:	ldp	x29, x30, [sp], #48
  403468:	ret
  40346c:	ldp	x20, x19, [sp, #32]
  403470:	ldr	x21, [sp, #16]
  403474:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  403478:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  40347c:	add	x1, x1, #0xa48
  403480:	add	x0, x0, #0xf02
  403484:	mov	x2, x1
  403488:	mov	x3, x1
  40348c:	ldp	x29, x30, [sp], #48
  403490:	b	418ebc <printf@plt+0x1744c>
  403494:	ldp	x8, x9, [x0]
  403498:	cmp	x9, x8
  40349c:	str	x8, [x0, #16]
  4034a0:	b.eq	4034c0 <printf@plt+0x1a50>  // b.none
  4034a4:	ldr	x10, [x8, #16]
  4034a8:	cmp	x10, x1
  4034ac:	b.eq	4034c0 <printf@plt+0x1a50>  // b.none
  4034b0:	ldr	x8, [x8]
  4034b4:	cmp	x9, x8
  4034b8:	str	x8, [x0, #16]
  4034bc:	b.ne	4034a4 <printf@plt+0x1a34>  // b.any
  4034c0:	ret
  4034c4:	movi	v0.2d, #0x0
  4034c8:	str	xzr, [x0, #32]
  4034cc:	stp	q0, q0, [x0]
  4034d0:	ret
  4034d4:	stp	x29, x30, [sp, #-80]!
  4034d8:	stp	x26, x25, [sp, #16]
  4034dc:	stp	x24, x23, [sp, #32]
  4034e0:	stp	x22, x21, [sp, #48]
  4034e4:	stp	x20, x19, [sp, #64]
  4034e8:	mov	x29, sp
  4034ec:	ldr	w22, [x1, #8]
  4034f0:	cmp	w22, #0x1
  4034f4:	b.lt	403638 <printf@plt+0x1bc8>  // b.tstop
  4034f8:	mov	x19, x0
  4034fc:	mov	w0, #0x78                  	// #120
  403500:	mov	x21, x1
  403504:	bl	41ec90 <_Znwm@@Base>
  403508:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  40350c:	ldr	x8, [x8, #4000]
  403510:	mov	x9, #0xffffffffffffffff    	// #-1
  403514:	str	xzr, [x0]
  403518:	str	wzr, [x0, #24]
  40351c:	str	wzr, [x0, #72]
  403520:	str	wzr, [x0, #92]
  403524:	str	wzr, [x0, #116]
  403528:	stur	xzr, [x0, #100]
  40352c:	stur	xzr, [x0, #108]
  403530:	stur	x9, [x0, #84]
  403534:	stur	x9, [x0, #76]
  403538:	stp	x8, xzr, [x0, #56]
  40353c:	ldr	x8, [x19, #16]
  403540:	ldr	x1, [x21]
  403544:	mov	x20, x0
  403548:	add	x0, x19, #0x18
  40354c:	ldr	x23, [x8, #16]
  403550:	mov	w2, w22
  403554:	bl	4021f8 <printf@plt+0x788>
  403558:	ldr	w24, [x21, #8]
  40355c:	ldur	x25, [x23, #76]
  403560:	ldur	x26, [x23, #84]
  403564:	mov	x21, x0
  403568:	mov	w0, #0x78                  	// #120
  40356c:	bl	41ec90 <_Znwm@@Base>
  403570:	ldp	q2, q3, [x23, #32]
  403574:	mov	w8, #0x1                   	// #1
  403578:	ldp	q0, q1, [x23]
  40357c:	stur	x25, [x0, #76]
  403580:	stur	x26, [x0, #84]
  403584:	stp	xzr, xzr, [x0, #104]
  403588:	str	xzr, [x0, #96]
  40358c:	str	w8, [x0, #92]
  403590:	stp	q2, q3, [x0, #32]
  403594:	ldp	q2, q4, [x0, #80]
  403598:	str	x21, [x0, #64]
  40359c:	str	w24, [x0, #72]
  4035a0:	stp	q0, q1, [x0]
  4035a4:	ldp	q0, q5, [x0, #48]
  4035a8:	ldp	q3, q1, [x0]
  4035ac:	stp	q2, q4, [x20, #80]
  4035b0:	ldr	q2, [x0, #32]
  4035b4:	mov	x22, x0
  4035b8:	mov	x8, xzr
  4035bc:	add	x0, x0, #0x18
  4035c0:	stp	q0, q5, [x20, #48]
  4035c4:	str	x8, [x20, #112]
  4035c8:	stp	q3, q1, [x20]
  4035cc:	str	q2, [x20, #32]
  4035d0:	bl	417c08 <printf@plt+0x16198>
  4035d4:	mov	x0, x22
  4035d8:	bl	41ed34 <_ZdlPv@@Base>
  4035dc:	ldr	x8, [x19]
  4035e0:	cbz	x8, 403650 <printf@plt+0x1be0>
  4035e4:	ldr	x21, [x19, #16]
  4035e8:	cbnz	x21, 4035f4 <printf@plt+0x1b84>
  4035ec:	mov	x21, x8
  4035f0:	str	x8, [x19, #16]
  4035f4:	mov	w0, #0x30                  	// #48
  4035f8:	bl	41ec90 <_Znwm@@Base>
  4035fc:	ldp	x8, x9, [x21, #24]
  403600:	ldr	w10, [x21, #40]
  403604:	stp	xzr, xzr, [x0]
  403608:	stp	x20, x8, [x0, #16]
  40360c:	str	x9, [x0, #32]
  403610:	str	w10, [x0, #40]
  403614:	ldr	x8, [x19, #8]
  403618:	cmp	x21, x8
  40361c:	b.ne	403624 <printf@plt+0x1bb4>  // b.any
  403620:	str	x0, [x19, #8]
  403624:	ldr	x8, [x21]
  403628:	str	x0, [x8, #8]
  40362c:	str	x8, [x0]
  403630:	str	x0, [x21]
  403634:	str	x21, [x0, #8]
  403638:	ldp	x20, x19, [sp, #64]
  40363c:	ldp	x22, x21, [sp, #48]
  403640:	ldp	x24, x23, [sp, #32]
  403644:	ldp	x26, x25, [sp, #16]
  403648:	ldp	x29, x30, [sp], #80
  40364c:	ret
  403650:	ldp	x20, x19, [sp, #64]
  403654:	ldp	x22, x21, [sp, #48]
  403658:	ldp	x24, x23, [sp, #32]
  40365c:	ldp	x26, x25, [sp, #16]
  403660:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  403664:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  403668:	add	x1, x1, #0xa48
  40366c:	add	x0, x0, #0xf02
  403670:	mov	x2, x1
  403674:	mov	x3, x1
  403678:	ldp	x29, x30, [sp], #80
  40367c:	b	418ebc <printf@plt+0x1744c>
  403680:	sub	sp, sp, #0x70
  403684:	stp	x29, x30, [sp, #16]
  403688:	stp	x28, x27, [sp, #32]
  40368c:	stp	x26, x25, [sp, #48]
  403690:	stp	x24, x23, [sp, #64]
  403694:	stp	x22, x21, [sp, #80]
  403698:	stp	x20, x19, [sp, #96]
  40369c:	add	x29, sp, #0x10
  4036a0:	ldr	w28, [x2, #8]
  4036a4:	cmp	w28, #0x1
  4036a8:	b.lt	4037d4 <printf@plt+0x1d64>  // b.tstop
  4036ac:	mov	x24, x0
  4036b0:	mov	w0, #0x78                  	// #120
  4036b4:	mov	w19, w7
  4036b8:	mov	w20, w6
  4036bc:	mov	w21, w5
  4036c0:	mov	w22, w4
  4036c4:	mov	x27, x2
  4036c8:	mov	x26, x1
  4036cc:	stur	w3, [x29, #-4]
  4036d0:	bl	41ec90 <_Znwm@@Base>
  4036d4:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  4036d8:	ldr	x8, [x8, #4000]
  4036dc:	mov	x9, #0xffffffffffffffff    	// #-1
  4036e0:	str	xzr, [x0]
  4036e4:	str	wzr, [x0, #24]
  4036e8:	str	wzr, [x0, #72]
  4036ec:	str	wzr, [x0, #92]
  4036f0:	str	wzr, [x0, #116]
  4036f4:	stur	xzr, [x0, #100]
  4036f8:	stur	x9, [x0, #84]
  4036fc:	stur	x9, [x0, #76]
  403700:	stp	x8, xzr, [x0, #56]
  403704:	stur	xzr, [x0, #108]
  403708:	ldr	x1, [x27]
  40370c:	mov	x25, x0
  403710:	add	x0, x24, #0x18
  403714:	mov	w2, w28
  403718:	bl	4021f8 <printf@plt+0x788>
  40371c:	ldr	w23, [x27, #8]
  403720:	mov	x27, x0
  403724:	mov	w0, #0x78                  	// #120
  403728:	bl	41ec90 <_Znwm@@Base>
  40372c:	ldp	q2, q3, [x26, #32]
  403730:	ldp	q0, q1, [x26]
  403734:	str	x27, [x0, #64]
  403738:	stp	w23, w22, [x0, #72]
  40373c:	stp	q2, q3, [x0, #32]
  403740:	ldr	q2, [x0, #64]
  403744:	stp	w21, w20, [x0, #80]
  403748:	str	w19, [x0, #88]
  40374c:	stur	xzr, [x0, #92]
  403750:	stur	xzr, [x0, #108]
  403754:	stur	xzr, [x0, #100]
  403758:	str	wzr, [x0, #116]
  40375c:	stp	q0, q1, [x0]
  403760:	ldp	q4, q5, [x0, #80]
  403764:	ldr	x8, [x0, #112]
  403768:	str	q2, [x25, #64]
  40376c:	ldp	q1, q0, [x0, #32]
  403770:	ldp	q3, q2, [x0]
  403774:	mov	x28, x0
  403778:	add	x0, x0, #0x18
  40377c:	str	x8, [x25, #112]
  403780:	stp	q4, q5, [x25, #80]
  403784:	stp	q1, q0, [x25, #32]
  403788:	stp	q3, q2, [x25]
  40378c:	bl	417c08 <printf@plt+0x16198>
  403790:	mov	x0, x28
  403794:	bl	41ed34 <_ZdlPv@@Base>
  403798:	mov	x0, x24
  40379c:	mov	x1, x25
  4037a0:	ldur	w2, [x29, #-4]
  4037a4:	mov	w3, w22
  4037a8:	mov	w4, w21
  4037ac:	mov	w5, w20
  4037b0:	mov	w6, w19
  4037b4:	ldp	x20, x19, [sp, #96]
  4037b8:	ldp	x22, x21, [sp, #80]
  4037bc:	ldp	x24, x23, [sp, #64]
  4037c0:	ldp	x26, x25, [sp, #48]
  4037c4:	ldp	x28, x27, [sp, #32]
  4037c8:	ldp	x29, x30, [sp, #16]
  4037cc:	add	sp, sp, #0x70
  4037d0:	b	4030dc <printf@plt+0x166c>
  4037d4:	ldp	x20, x19, [sp, #96]
  4037d8:	ldp	x22, x21, [sp, #80]
  4037dc:	ldp	x24, x23, [sp, #64]
  4037e0:	ldp	x26, x25, [sp, #48]
  4037e4:	ldp	x28, x27, [sp, #32]
  4037e8:	ldp	x29, x30, [sp, #16]
  4037ec:	add	sp, sp, #0x70
  4037f0:	ret
  4037f4:	sub	sp, sp, #0x90
  4037f8:	stp	x29, x30, [sp, #48]
  4037fc:	stp	x28, x27, [sp, #64]
  403800:	stp	x26, x25, [sp, #80]
  403804:	stp	x24, x23, [sp, #96]
  403808:	stp	x22, x21, [sp, #112]
  40380c:	stp	x20, x19, [sp, #128]
  403810:	add	x29, sp, #0x30
  403814:	mov	x27, x2
  403818:	ldr	w2, [x2, #8]
  40381c:	cmp	w2, #0x1
  403820:	b.lt	403998 <printf@plt+0x1f28>  // b.tstop
  403824:	sturb	wzr, [x29, #-4]
  403828:	mov	x26, x1
  40382c:	ldr	x1, [x27]
  403830:	mov	w24, w4
  403834:	mov	x22, x0
  403838:	str	w3, [sp, #20]
  40383c:	add	x0, sp, #0x18
  403840:	sub	x3, x29, #0x4
  403844:	mov	w4, #0x1                   	// #1
  403848:	mov	w23, w7
  40384c:	mov	w19, w6
  403850:	mov	w20, w5
  403854:	bl	41ff90 <_ZdlPvm@@Base+0x1250>
  403858:	ldr	x0, [sp, #24]
  40385c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  403860:	add	x1, x1, #0xf32
  403864:	mov	w2, #0x12                  	// #18
  403868:	bl	401860 <strncmp@plt>
  40386c:	mov	w28, w0
  403870:	add	x0, sp, #0x18
  403874:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  403878:	mov	w0, #0x78                  	// #120
  40387c:	bl	41ec90 <_Znwm@@Base>
  403880:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  403884:	ldr	x8, [x8, #4000]
  403888:	mov	x9, #0xffffffffffffffff    	// #-1
  40388c:	str	xzr, [x0]
  403890:	str	wzr, [x0, #24]
  403894:	str	wzr, [x0, #72]
  403898:	str	wzr, [x0, #92]
  40389c:	str	wzr, [x0, #116]
  4038a0:	stur	xzr, [x0, #100]
  4038a4:	stur	xzr, [x0, #108]
  4038a8:	stur	x9, [x0, #84]
  4038ac:	stur	x9, [x0, #76]
  4038b0:	stp	x8, xzr, [x0, #56]
  4038b4:	ldr	x1, [x27]
  4038b8:	ldr	w2, [x27, #8]
  4038bc:	mov	x25, x0
  4038c0:	add	x0, x22, #0x18
  4038c4:	str	x22, [sp, #8]
  4038c8:	bl	4021f8 <printf@plt+0x788>
  4038cc:	mov	w21, w19
  4038d0:	ldr	w19, [x27, #8]
  4038d4:	mov	w22, w20
  4038d8:	mov	w20, w23
  4038dc:	mov	x23, x0
  4038e0:	mov	w0, #0x78                  	// #120
  4038e4:	bl	41ec90 <_Znwm@@Base>
  4038e8:	ldp	q0, q1, [x26, #32]
  4038ec:	ldp	q3, q2, [x26]
  4038f0:	mov	w8, #0x1                   	// #1
  4038f4:	mov	x27, x0
  4038f8:	str	x23, [x0, #64]
  4038fc:	mov	w23, w20
  403900:	stp	w19, w24, [x0, #72]
  403904:	mov	w19, w21
  403908:	stp	w22, w21, [x0, #80]
  40390c:	stp	q0, q1, [x0, #32]
  403910:	stp	q3, q2, [x0]
  403914:	stp	w20, w8, [x0, #88]
  403918:	cbz	w28, 40392c <printf@plt+0x1ebc>
  40391c:	add	x8, x27, #0x60
  403920:	stp	xzr, xzr, [x8]
  403924:	str	xzr, [x8, #16]
  403928:	b	40393c <printf@plt+0x1ecc>
  40392c:	str	w8, [x27, #96]
  403930:	stur	xzr, [x27, #108]
  403934:	stur	xzr, [x27, #100]
  403938:	str	wzr, [x27, #116]
  40393c:	ldp	q1, q0, [x27, #32]
  403940:	ldp	q2, q3, [x27]
  403944:	ldr	x8, [x27, #112]
  403948:	add	x0, x27, #0x18
  40394c:	stp	q1, q0, [x25, #32]
  403950:	str	q3, [x25, #16]
  403954:	ldr	q1, [x27, #64]
  403958:	ldp	q3, q0, [x27, #80]
  40395c:	str	q2, [x25]
  403960:	str	x8, [x25, #112]
  403964:	str	q1, [x25, #64]
  403968:	stp	q3, q0, [x25, #80]
  40396c:	bl	417c08 <printf@plt+0x16198>
  403970:	mov	x0, x27
  403974:	bl	41ed34 <_ZdlPv@@Base>
  403978:	ldr	x0, [sp, #8]
  40397c:	ldr	w2, [sp, #20]
  403980:	mov	x1, x25
  403984:	mov	w3, w24
  403988:	mov	w4, w22
  40398c:	mov	w5, w19
  403990:	mov	w6, w23
  403994:	bl	4030dc <printf@plt+0x166c>
  403998:	ldp	x20, x19, [sp, #128]
  40399c:	ldp	x22, x21, [sp, #112]
  4039a0:	ldp	x24, x23, [sp, #96]
  4039a4:	ldp	x26, x25, [sp, #80]
  4039a8:	ldp	x28, x27, [sp, #64]
  4039ac:	ldp	x29, x30, [sp, #48]
  4039b0:	add	sp, sp, #0x90
  4039b4:	ret
  4039b8:	cmp	w4, w6
  4039bc:	b.ne	403afc <printf@plt+0x208c>  // b.any
  4039c0:	stp	x29, x30, [sp, #-96]!
  4039c4:	str	x27, [sp, #16]
  4039c8:	stp	x26, x25, [sp, #32]
  4039cc:	stp	x24, x23, [sp, #48]
  4039d0:	stp	x22, x21, [sp, #64]
  4039d4:	stp	x20, x19, [sp, #80]
  4039d8:	mov	x29, sp
  4039dc:	mov	x21, x0
  4039e0:	mov	w0, #0x78                  	// #120
  4039e4:	mov	w23, w7
  4039e8:	mov	w25, w5
  4039ec:	mov	w19, w4
  4039f0:	mov	w26, w3
  4039f4:	mov	w20, w2
  4039f8:	mov	x24, x1
  4039fc:	bl	41ec90 <_Znwm@@Base>
  403a00:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  403a04:	ldr	x8, [x8, #4000]
  403a08:	mov	x9, #0xffffffffffffffff    	// #-1
  403a0c:	mov	x22, x0
  403a10:	str	xzr, [x0]
  403a14:	str	wzr, [x0, #24]
  403a18:	str	wzr, [x0, #72]
  403a1c:	str	wzr, [x0, #92]
  403a20:	str	wzr, [x0, #116]
  403a24:	stur	xzr, [x0, #100]
  403a28:	stur	xzr, [x0, #108]
  403a2c:	cmp	w26, w25
  403a30:	stur	x9, [x0, #84]
  403a34:	stur	x9, [x0, #76]
  403a38:	stp	x8, xzr, [x0, #56]
  403a3c:	mov	w0, #0x78                  	// #120
  403a40:	csel	w27, w26, w25, lt  // lt = tstop
  403a44:	csel	w25, w26, w25, gt
  403a48:	bl	41ec90 <_Znwm@@Base>
  403a4c:	adrp	x9, 420000 <_ZdlPvm@@Base+0x12c0>
  403a50:	ldp	q0, q1, [x24]
  403a54:	ldp	q2, q3, [x24, #32]
  403a58:	ldr	d4, [x9, #3992]
  403a5c:	adrp	x8, 422000 <_ZdlPvm@@Base+0x32c0>
  403a60:	add	x8, x8, #0x476
  403a64:	stp	wzr, w19, [x0, #72]
  403a68:	stp	w27, w19, [x0, #80]
  403a6c:	stp	w25, wzr, [x0, #88]
  403a70:	str	wzr, [x0, #96]
  403a74:	str	w23, [x0, #108]
  403a78:	str	x8, [x0, #64]
  403a7c:	stp	q2, q3, [x0, #32]
  403a80:	stp	q0, q1, [x0]
  403a84:	stur	d4, [x0, #100]
  403a88:	ldp	q6, q5, [x0, #64]
  403a8c:	ldp	q0, q1, [x0]
  403a90:	ldp	q2, q3, [x0, #32]
  403a94:	ldr	q4, [x0, #96]
  403a98:	mov	x26, x0
  403a9c:	str	xzr, [x0, #112]
  403aa0:	add	x0, x0, #0x18
  403aa4:	str	xzr, [x22, #112]
  403aa8:	stp	q6, q5, [x22, #64]
  403aac:	stp	q2, q3, [x22, #32]
  403ab0:	stp	q0, q1, [x22]
  403ab4:	str	q4, [x22, #96]
  403ab8:	bl	417c08 <printf@plt+0x16198>
  403abc:	mov	x0, x26
  403ac0:	bl	41ed34 <_ZdlPv@@Base>
  403ac4:	mov	x0, x21
  403ac8:	mov	x1, x22
  403acc:	mov	w2, w20
  403ad0:	mov	w3, w19
  403ad4:	mov	w4, w27
  403ad8:	mov	w5, w19
  403adc:	mov	w6, w25
  403ae0:	ldp	x20, x19, [sp, #80]
  403ae4:	ldp	x22, x21, [sp, #64]
  403ae8:	ldp	x24, x23, [sp, #48]
  403aec:	ldp	x26, x25, [sp, #32]
  403af0:	ldr	x27, [sp, #16]
  403af4:	ldp	x29, x30, [sp], #96
  403af8:	b	4030dc <printf@plt+0x166c>
  403afc:	ret
  403b00:	sub	sp, sp, #0xb0
  403b04:	stp	x29, x30, [sp, #80]
  403b08:	stp	x28, x27, [sp, #96]
  403b0c:	stp	x26, x25, [sp, #112]
  403b10:	stp	x24, x23, [sp, #128]
  403b14:	stp	x22, x21, [sp, #144]
  403b18:	stp	x20, x19, [sp, #160]
  403b1c:	add	x29, sp, #0x50
  403b20:	str	x0, [sp, #16]
  403b24:	sub	x0, x29, #0x18
  403b28:	mov	w19, w7
  403b2c:	mov	w24, w6
  403b30:	mov	w21, w5
  403b34:	mov	w22, w4
  403b38:	mov	w23, w3
  403b3c:	mov	x26, x2
  403b40:	mov	x25, x1
  403b44:	bl	41f90c <_ZdlPvm@@Base+0xbcc>
  403b48:	ldr	x8, [x25]
  403b4c:	cbz	x8, 403f0c <printf@plt+0x249c>
  403b50:	stp	w23, w22, [sp, #4]
  403b54:	ldr	w20, [x26, #8]
  403b58:	mov	w22, w19
  403b5c:	str	w21, [sp, #12]
  403b60:	cmp	w20, #0x1
  403b64:	b.lt	403da8 <printf@plt+0x2338>  // b.tstop
  403b68:	adrp	x27, 422000 <_ZdlPvm@@Base+0x32c0>
  403b6c:	adrp	x28, 421000 <_ZdlPvm@@Base+0x22c0>
  403b70:	mov	w23, wzr
  403b74:	add	x27, x27, #0xd94
  403b78:	add	x28, x28, #0xf45
  403b7c:	b	403ba0 <printf@plt+0x2130>
  403b80:	ldur	x9, [x29, #-24]
  403b84:	add	w10, w8, #0x1
  403b88:	stur	w10, [x29, #-16]
  403b8c:	strb	w19, [x9, w8, sxtw]
  403b90:	mov	w19, w23
  403b94:	add	w23, w19, #0x1
  403b98:	cmp	w23, w20
  403b9c:	b.ge	403da8 <printf@plt+0x2338>  // b.tcont
  403ba0:	add	w8, w23, #0x1
  403ba4:	cmp	w8, w20
  403ba8:	b.ge	403ce4 <printf@plt+0x2274>  // b.tcont
  403bac:	tbnz	w23, #31, 403bc0 <printf@plt+0x2150>
  403bb0:	ldr	w8, [x26, #8]
  403bb4:	add	w9, w23, #0x2
  403bb8:	cmp	w9, w8
  403bbc:	b.le	403bcc <printf@plt+0x215c>
  403bc0:	mov	w0, #0xb5                  	// #181
  403bc4:	mov	x1, x27
  403bc8:	bl	417b7c <printf@plt+0x1610c>
  403bcc:	ldr	x8, [x26]
  403bd0:	add	x1, x8, w23, sxtw
  403bd4:	add	x0, sp, #0x28
  403bd8:	mov	w2, #0x2                   	// #2
  403bdc:	bl	41f914 <_ZdlPvm@@Base+0xbd4>
  403be0:	add	x0, sp, #0x18
  403be4:	mov	x1, x28
  403be8:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  403bec:	ldrsw	x2, [sp, #48]
  403bf0:	ldr	w8, [sp, #32]
  403bf4:	cmp	w2, w8
  403bf8:	b.ne	403c18 <printf@plt+0x21a8>  // b.any
  403bfc:	cbz	w2, 403c20 <printf@plt+0x21b0>
  403c00:	ldr	x0, [sp, #40]
  403c04:	ldr	x1, [sp, #24]
  403c08:	bl	401a40 <bcmp@plt>
  403c0c:	cmp	w0, #0x0
  403c10:	cset	w19, eq  // eq = none
  403c14:	b	403c24 <printf@plt+0x21b4>
  403c18:	mov	w19, wzr
  403c1c:	b	403c24 <printf@plt+0x21b4>
  403c20:	mov	w19, #0x1                   	// #1
  403c24:	add	x0, sp, #0x18
  403c28:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  403c2c:	add	x0, sp, #0x28
  403c30:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  403c34:	cbz	w19, 403ce4 <printf@plt+0x2274>
  403c38:	add	w21, w23, #0x2
  403c3c:	cmp	w21, w20
  403c40:	mov	w19, w21
  403c44:	b.ge	403c88 <printf@plt+0x2218>  // b.tcont
  403c48:	sxtw	x19, w21
  403c4c:	tbnz	x19, #63, 403c5c <printf@plt+0x21ec>
  403c50:	ldrsw	x8, [x26, #8]
  403c54:	cmp	x19, x8
  403c58:	b.lt	403c68 <printf@plt+0x21f8>  // b.tstop
  403c5c:	mov	w0, #0x68                  	// #104
  403c60:	mov	x1, x27
  403c64:	bl	417b7c <printf@plt+0x1610c>
  403c68:	ldr	x8, [x26]
  403c6c:	ldrb	w8, [x8, x19]
  403c70:	cmp	w8, #0x5d
  403c74:	b.eq	403c88 <printf@plt+0x2218>  // b.none
  403c78:	add	x19, x19, #0x1
  403c7c:	cmp	x20, x19
  403c80:	b.ne	403c4c <printf@plt+0x21dc>  // b.any
  403c84:	mov	w19, w20
  403c88:	cmp	w19, #0x1
  403c8c:	b.lt	403b94 <printf@plt+0x2124>  // b.tstop
  403c90:	cmn	w23, #0x2
  403c94:	b.lt	403ca4 <printf@plt+0x2234>  // b.tstop
  403c98:	ldr	w8, [x26, #8]
  403c9c:	cmp	w19, w8
  403ca0:	b.le	403cb0 <printf@plt+0x2240>
  403ca4:	mov	w0, #0xb5                  	// #181
  403ca8:	mov	x1, x27
  403cac:	bl	417b7c <printf@plt+0x1610c>
  403cb0:	ldr	x8, [x26]
  403cb4:	sub	w2, w19, w21
  403cb8:	add	x1, x8, w21, sxtw
  403cbc:	add	x0, sp, #0x28
  403cc0:	bl	41f914 <_ZdlPvm@@Base+0xbd4>
  403cc4:	ldr	x0, [x25]
  403cc8:	add	x1, sp, #0x28
  403ccc:	bl	403f84 <printf@plt+0x2514>
  403cd0:	mov	x1, x0
  403cd4:	cbz	x1, 403d24 <printf@plt+0x22b4>
  403cd8:	sub	x0, x29, #0x18
  403cdc:	bl	41fd1c <_ZdlPvm@@Base+0xfdc>
  403ce0:	b	403d9c <printf@plt+0x232c>
  403ce4:	tbnz	w23, #31, 403cf4 <printf@plt+0x2284>
  403ce8:	ldr	w8, [x26, #8]
  403cec:	cmp	w8, w23
  403cf0:	b.gt	403d00 <printf@plt+0x2290>
  403cf4:	mov	w0, #0x68                  	// #104
  403cf8:	mov	x1, x27
  403cfc:	bl	417b7c <printf@plt+0x1610c>
  403d00:	ldr	x9, [x26]
  403d04:	ldp	w8, w10, [x29, #-16]
  403d08:	ldrb	w19, [x9, w23, sxtw]
  403d0c:	cmp	w8, w10
  403d10:	b.lt	403b80 <printf@plt+0x2110>  // b.tstop
  403d14:	sub	x0, x29, #0x18
  403d18:	bl	41fc84 <_ZdlPvm@@Base+0xf44>
  403d1c:	ldur	w8, [x29, #-16]
  403d20:	b	403b80 <printf@plt+0x2110>
  403d24:	ldr	x1, [sp, #40]
  403d28:	ldr	w2, [sp, #48]
  403d2c:	sturb	wzr, [x29, #-4]
  403d30:	add	x0, sp, #0x18
  403d34:	sub	x3, x29, #0x4
  403d38:	mov	w4, #0x1                   	// #1
  403d3c:	bl	41ff90 <_ZdlPvm@@Base+0x1250>
  403d40:	ldr	x0, [sp, #24]
  403d44:	bl	41e8f0 <printf@plt+0x1ce80>
  403d48:	mov	x23, x0
  403d4c:	add	x0, sp, #0x18
  403d50:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  403d54:	ldr	x0, [x25]
  403d58:	mov	x1, x23
  403d5c:	bl	419848 <printf@plt+0x17dd8>
  403d60:	cbz	w0, 403d9c <printf@plt+0x232c>
  403d64:	ldr	x0, [x25]
  403d68:	mov	x1, x23
  403d6c:	bl	419c68 <printf@plt+0x181f8>
  403d70:	ldp	w8, w9, [x29, #-16]
  403d74:	mov	w23, w0
  403d78:	cmp	w8, w9
  403d7c:	b.lt	403d8c <printf@plt+0x231c>  // b.tstop
  403d80:	sub	x0, x29, #0x18
  403d84:	bl	41fc84 <_ZdlPvm@@Base+0xf44>
  403d88:	ldur	w8, [x29, #-16]
  403d8c:	ldur	x9, [x29, #-24]
  403d90:	add	w10, w8, #0x1
  403d94:	stur	w10, [x29, #-16]
  403d98:	strb	w23, [x9, w8, sxtw]
  403d9c:	add	x0, sp, #0x28
  403da0:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  403da4:	b	403b94 <printf@plt+0x2124>
  403da8:	ldur	w27, [x29, #-16]
  403dac:	mov	w20, w22
  403db0:	mov	w21, w24
  403db4:	ldp	w24, w22, [sp, #8]
  403db8:	ldr	w28, [sp, #4]
  403dbc:	cmp	w27, #0x1
  403dc0:	b.lt	403f0c <printf@plt+0x249c>  // b.tstop
  403dc4:	mov	w0, #0x78                  	// #120
  403dc8:	bl	41ec90 <_Znwm@@Base>
  403dcc:	adrp	x9, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  403dd0:	ldr	x9, [x9, #4000]
  403dd4:	ldr	w8, [x29, #96]
  403dd8:	ldur	x1, [x29, #-24]
  403ddc:	mov	x10, #0xffffffffffffffff    	// #-1
  403de0:	stp	x9, xzr, [x0, #56]
  403de4:	ldr	x9, [sp, #16]
  403de8:	mov	x26, x0
  403dec:	str	xzr, [x0]
  403df0:	str	wzr, [x0, #24]
  403df4:	str	wzr, [x0, #72]
  403df8:	str	wzr, [x0, #92]
  403dfc:	stur	xzr, [x0, #108]
  403e00:	stur	xzr, [x0, #100]
  403e04:	str	wzr, [x0, #116]
  403e08:	stur	x10, [x0, #84]
  403e0c:	stur	x10, [x0, #76]
  403e10:	add	x0, x9, #0x18
  403e14:	cbz	w8, 403e64 <printf@plt+0x23f4>
  403e18:	mov	w2, w27
  403e1c:	bl	4021f8 <printf@plt+0x788>
  403e20:	ldur	w19, [x29, #-16]
  403e24:	mov	x23, x0
  403e28:	mov	w0, #0x78                  	// #120
  403e2c:	bl	41ec90 <_Znwm@@Base>
  403e30:	ldp	q0, q1, [x25]
  403e34:	ldp	q2, q3, [x25, #32]
  403e38:	mov	w8, #0x1                   	// #1
  403e3c:	mov	x27, x0
  403e40:	str	x23, [x0, #64]
  403e44:	stp	w19, w24, [x0, #72]
  403e48:	stp	w22, w21, [x0, #80]
  403e4c:	str	xzr, [x0, #112]
  403e50:	stp	w20, w8, [x0, #88]
  403e54:	stp	q2, q3, [x0, #32]
  403e58:	stp	q0, q1, [x0]
  403e5c:	str	xzr, [x0, #96]
  403e60:	b	403eac <printf@plt+0x243c>
  403e64:	mov	w2, w27
  403e68:	bl	4021f8 <printf@plt+0x788>
  403e6c:	ldur	w19, [x29, #-16]
  403e70:	mov	x23, x0
  403e74:	mov	w0, #0x78                  	// #120
  403e78:	bl	41ec90 <_Znwm@@Base>
  403e7c:	ldp	q0, q1, [x25]
  403e80:	ldp	q2, q3, [x25, #32]
  403e84:	mov	x27, x0
  403e88:	mov	w8, #0x1                   	// #1
  403e8c:	str	x23, [x0, #64]
  403e90:	stp	w19, w24, [x0, #72]
  403e94:	stp	w22, w21, [x0, #80]
  403e98:	stp	w20, wzr, [x0, #88]
  403e9c:	stp	wzr, w8, [x0, #96]
  403ea0:	stp	q2, q3, [x0, #32]
  403ea4:	stp	q0, q1, [x0]
  403ea8:	str	xzr, [x0, #112]
  403eac:	ldp	q1, q0, [x27, #32]
  403eb0:	ldp	q2, q3, [x27]
  403eb4:	str	xzr, [x27, #104]
  403eb8:	ldr	x8, [x27, #112]
  403ebc:	stp	q1, q0, [x26, #32]
  403ec0:	str	q3, [x26, #16]
  403ec4:	ldr	q1, [x27, #64]
  403ec8:	ldp	q3, q0, [x27, #80]
  403ecc:	add	x0, x27, #0x18
  403ed0:	str	q2, [x26]
  403ed4:	str	x8, [x26, #112]
  403ed8:	stp	q3, q0, [x26, #80]
  403edc:	str	q1, [x26, #64]
  403ee0:	bl	417c08 <printf@plt+0x16198>
  403ee4:	mov	x0, x27
  403ee8:	bl	41ed34 <_ZdlPv@@Base>
  403eec:	ldr	x0, [sp, #16]
  403ef0:	mov	x1, x26
  403ef4:	mov	w2, w28
  403ef8:	mov	w3, w24
  403efc:	mov	w4, w22
  403f00:	mov	w5, w21
  403f04:	mov	w6, w20
  403f08:	bl	4030dc <printf@plt+0x166c>
  403f0c:	sub	x0, x29, #0x18
  403f10:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  403f14:	ldp	x20, x19, [sp, #160]
  403f18:	ldp	x22, x21, [sp, #144]
  403f1c:	ldp	x24, x23, [sp, #128]
  403f20:	ldp	x26, x25, [sp, #112]
  403f24:	ldp	x28, x27, [sp, #96]
  403f28:	ldp	x29, x30, [sp, #80]
  403f2c:	add	sp, sp, #0xb0
  403f30:	ret
  403f34:	mov	x19, x0
  403f38:	add	x0, sp, #0x18
  403f3c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  403f40:	b	403f5c <printf@plt+0x24ec>
  403f44:	b	403f58 <printf@plt+0x24e8>
  403f48:	b	403f70 <printf@plt+0x2500>
  403f4c:	b	403f58 <printf@plt+0x24e8>
  403f50:	b	403f70 <printf@plt+0x2500>
  403f54:	b	403f58 <printf@plt+0x24e8>
  403f58:	mov	x19, x0
  403f5c:	add	x0, sp, #0x28
  403f60:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  403f64:	b	403f74 <printf@plt+0x2504>
  403f68:	b	403f70 <printf@plt+0x2500>
  403f6c:	b	403f70 <printf@plt+0x2500>
  403f70:	mov	x19, x0
  403f74:	sub	x0, x29, #0x18
  403f78:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  403f7c:	mov	x0, x19
  403f80:	bl	4019e0 <_Unwind_Resume@plt>
  403f84:	sub	sp, sp, #0x40
  403f88:	stp	x29, x30, [sp, #32]
  403f8c:	stp	x20, x19, [sp, #48]
  403f90:	add	x29, sp, #0x20
  403f94:	cbz	x0, 403ff0 <printf@plt+0x2580>
  403f98:	ldr	w2, [x1, #8]
  403f9c:	cbz	w2, 404000 <printf@plt+0x2590>
  403fa0:	sturb	wzr, [x29, #-4]
  403fa4:	ldr	x1, [x1]
  403fa8:	mov	x19, x0
  403fac:	add	x0, sp, #0x8
  403fb0:	sub	x3, x29, #0x4
  403fb4:	mov	w4, #0x1                   	// #1
  403fb8:	bl	41ff90 <_ZdlPvm@@Base+0x1250>
  403fbc:	ldr	x0, [sp, #8]
  403fc0:	bl	41e8f0 <printf@plt+0x1ce80>
  403fc4:	mov	x20, x0
  403fc8:	add	x0, sp, #0x8
  403fcc:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  403fd0:	mov	x0, x19
  403fd4:	mov	x1, x20
  403fd8:	bl	419848 <printf@plt+0x17dd8>
  403fdc:	cbz	w0, 404000 <printf@plt+0x2590>
  403fe0:	mov	x0, x19
  403fe4:	mov	x1, x20
  403fe8:	bl	419c68 <printf@plt+0x181f8>
  403fec:	bl	40b3a8 <printf@plt+0x9938>
  403ff0:	ldp	x20, x19, [sp, #48]
  403ff4:	ldp	x29, x30, [sp, #32]
  403ff8:	add	sp, sp, #0x40
  403ffc:	ret
  404000:	mov	x0, xzr
  404004:	ldp	x20, x19, [sp, #48]
  404008:	ldp	x29, x30, [sp, #32]
  40400c:	add	sp, sp, #0x40
  404010:	ret
  404014:	mov	x19, x0
  404018:	add	x0, sp, #0x8
  40401c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  404020:	mov	x0, x19
  404024:	bl	4019e0 <_Unwind_Resume@plt>
  404028:	ret
  40402c:	stp	x29, x30, [sp, #-32]!
  404030:	stp	x20, x19, [sp, #16]
  404034:	mov	x29, sp
  404038:	mov	x20, x0
  40403c:	mov	w0, #0x80                  	// #128
  404040:	bl	41ec90 <_Znwm@@Base>
  404044:	mov	x19, x0
  404048:	mov	x1, x20
  40404c:	bl	419494 <printf@plt+0x17a24>
  404050:	adrp	x8, 421000 <_ZdlPvm@@Base+0x22c0>
  404054:	add	x8, x8, #0xcd0
  404058:	mov	x0, x19
  40405c:	mov	x1, xzr
  404060:	mov	w2, wzr
  404064:	str	x8, [x19]
  404068:	bl	41a82c <printf@plt+0x18dbc>
  40406c:	cbz	w0, 404080 <printf@plt+0x2610>
  404070:	mov	x0, x19
  404074:	ldp	x20, x19, [sp, #16]
  404078:	ldp	x29, x30, [sp], #32
  40407c:	ret
  404080:	ldr	x8, [x19]
  404084:	mov	x0, x19
  404088:	ldr	x8, [x8, #8]
  40408c:	blr	x8
  404090:	mov	x19, xzr
  404094:	mov	x0, x19
  404098:	ldp	x20, x19, [sp, #16]
  40409c:	ldp	x29, x30, [sp], #32
  4040a0:	ret
  4040a4:	mov	x20, x0
  4040a8:	mov	x0, x19
  4040ac:	bl	41ed34 <_ZdlPv@@Base>
  4040b0:	mov	x0, x20
  4040b4:	bl	4019e0 <_Unwind_Resume@plt>
  4040b8:	stp	x29, x30, [sp, #-32]!
  4040bc:	str	x19, [sp, #16]
  4040c0:	mov	x29, sp
  4040c4:	mov	x19, x0
  4040c8:	bl	419494 <printf@plt+0x17a24>
  4040cc:	adrp	x8, 421000 <_ZdlPvm@@Base+0x22c0>
  4040d0:	add	x8, x8, #0xcd0
  4040d4:	str	x8, [x19]
  4040d8:	ldr	x19, [sp, #16]
  4040dc:	ldp	x29, x30, [sp], #32
  4040e0:	ret
  4040e4:	b	4194fc <printf@plt+0x17a8c>
  4040e8:	stp	x29, x30, [sp, #-32]!
  4040ec:	str	x19, [sp, #16]
  4040f0:	mov	x29, sp
  4040f4:	mov	x19, x0
  4040f8:	bl	4194fc <printf@plt+0x17a8c>
  4040fc:	mov	x0, x19
  404100:	ldr	x19, [sp, #16]
  404104:	ldp	x29, x30, [sp], #32
  404108:	b	41ed34 <_ZdlPv@@Base>
  40410c:	add	x8, x0, #0x10
  404110:	str	xzr, [x0]
  404114:	str	wzr, [x0, #8]
  404118:	mov	x0, x8
  40411c:	b	41f90c <_ZdlPvm@@Base+0xbcc>
  404120:	add	x0, x0, #0x10
  404124:	b	41faac <_ZdlPvm@@Base+0xd6c>
  404128:	stp	x29, x30, [sp, #-64]!
  40412c:	str	x23, [sp, #16]
  404130:	stp	x22, x21, [sp, #32]
  404134:	stp	x20, x19, [sp, #48]
  404138:	mov	x29, sp
  40413c:	adrp	x8, 420000 <_ZdlPvm@@Base+0x12c0>
  404140:	ldr	d1, [x8, #4000]
  404144:	movi	v0.2d, #0x0
  404148:	mov	x19, x0
  40414c:	str	xzr, [x0, #64]
  404150:	stp	q0, q0, [x0, #32]
  404154:	stp	q0, q0, [x0]
  404158:	str	d1, [x0, #72]
  40415c:	add	x0, x0, #0x50
  404160:	bl	41f90c <_ZdlPvm@@Base+0xbcc>
  404164:	ldp	x20, x19, [sp, #48]
  404168:	ldp	x22, x21, [sp, #32]
  40416c:	ldr	x23, [sp, #16]
  404170:	ldp	x29, x30, [sp], #64
  404174:	ret
  404178:	ldr	x21, [x19, #48]
  40417c:	mov	x20, x0
  404180:	cbz	x21, 4041d8 <printf@plt+0x2768>
  404184:	ldr	x8, [x21]
  404188:	str	x8, [x19, #48]
  40418c:	ldr	x22, [x21, #16]
  404190:	cbz	x22, 4041bc <printf@plt+0x274c>
  404194:	ldr	x23, [x22, #112]
  404198:	cbz	x23, 4041ac <printf@plt+0x273c>
  40419c:	mov	x0, x23
  4041a0:	bl	40fb2c <printf@plt+0xe0bc>
  4041a4:	mov	x0, x23
  4041a8:	bl	41ed34 <_ZdlPv@@Base>
  4041ac:	add	x0, x22, #0x18
  4041b0:	bl	417c08 <printf@plt+0x16198>
  4041b4:	mov	x0, x22
  4041b8:	bl	41ed34 <_ZdlPv@@Base>
  4041bc:	mov	x0, x21
  4041c0:	bl	41ed34 <_ZdlPv@@Base>
  4041c4:	ldr	x21, [x19, #48]
  4041c8:	cbz	x21, 4041d8 <printf@plt+0x2768>
  4041cc:	ldr	x8, [x19, #56]
  4041d0:	cmp	x21, x8
  4041d4:	b.ne	404180 <printf@plt+0x2710>  // b.any
  4041d8:	ldr	x21, [x19, #24]
  4041dc:	cbz	x21, 404240 <printf@plt+0x27d0>
  4041e0:	ldr	x8, [x21]
  4041e4:	str	x8, [x19, #24]
  4041e8:	ldr	x22, [x21, #16]
  4041ec:	cbz	x22, 404218 <printf@plt+0x27a8>
  4041f0:	ldr	x23, [x22, #112]
  4041f4:	cbz	x23, 404208 <printf@plt+0x2798>
  4041f8:	mov	x0, x23
  4041fc:	bl	40fb2c <printf@plt+0xe0bc>
  404200:	mov	x0, x23
  404204:	bl	41ed34 <_ZdlPv@@Base>
  404208:	add	x0, x22, #0x18
  40420c:	bl	417c08 <printf@plt+0x16198>
  404210:	mov	x0, x22
  404214:	bl	41ed34 <_ZdlPv@@Base>
  404218:	mov	x0, x21
  40421c:	bl	41ed34 <_ZdlPv@@Base>
  404220:	ldr	x21, [x19, #24]
  404224:	cbz	x21, 404240 <printf@plt+0x27d0>
  404228:	ldr	x8, [x19, #32]
  40422c:	cmp	x21, x8
  404230:	b.ne	4041dc <printf@plt+0x276c>  // b.any
  404234:	b	404240 <printf@plt+0x27d0>
  404238:	mov	x0, x21
  40423c:	bl	41ed34 <_ZdlPv@@Base>
  404240:	ldr	x21, [x19, #8]
  404244:	cbz	x21, 404260 <printf@plt+0x27f0>
  404248:	ldr	x8, [x21, #16]
  40424c:	str	x8, [x19, #8]
  404250:	ldr	x0, [x21]
  404254:	cbz	x0, 404238 <printf@plt+0x27c8>
  404258:	bl	401900 <_ZdaPv@plt>
  40425c:	b	404238 <printf@plt+0x27c8>
  404260:	mov	x0, x20
  404264:	bl	4019e0 <_Unwind_Resume@plt>
  404268:	stp	x29, x30, [sp, #-48]!
  40426c:	stp	x20, x19, [sp, #32]
  404270:	mov	x19, x0
  404274:	add	x0, x0, #0x50
  404278:	stp	x22, x21, [sp, #16]
  40427c:	mov	x29, sp
  404280:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  404284:	ldr	x20, [x19, #48]
  404288:	cbz	x20, 4042e0 <printf@plt+0x2870>
  40428c:	ldr	x8, [x20]
  404290:	str	x8, [x19, #48]
  404294:	ldr	x21, [x20, #16]
  404298:	cbz	x21, 4042c4 <printf@plt+0x2854>
  40429c:	ldr	x22, [x21, #112]
  4042a0:	cbz	x22, 4042b4 <printf@plt+0x2844>
  4042a4:	mov	x0, x22
  4042a8:	bl	40fb2c <printf@plt+0xe0bc>
  4042ac:	mov	x0, x22
  4042b0:	bl	41ed34 <_ZdlPv@@Base>
  4042b4:	add	x0, x21, #0x18
  4042b8:	bl	417c08 <printf@plt+0x16198>
  4042bc:	mov	x0, x21
  4042c0:	bl	41ed34 <_ZdlPv@@Base>
  4042c4:	mov	x0, x20
  4042c8:	bl	41ed34 <_ZdlPv@@Base>
  4042cc:	ldr	x20, [x19, #48]
  4042d0:	cbz	x20, 4042e0 <printf@plt+0x2870>
  4042d4:	ldr	x8, [x19, #56]
  4042d8:	cmp	x20, x8
  4042dc:	b.ne	404288 <printf@plt+0x2818>  // b.any
  4042e0:	ldr	x20, [x19, #24]
  4042e4:	cbz	x20, 404348 <printf@plt+0x28d8>
  4042e8:	ldr	x8, [x20]
  4042ec:	str	x8, [x19, #24]
  4042f0:	ldr	x21, [x20, #16]
  4042f4:	cbz	x21, 404320 <printf@plt+0x28b0>
  4042f8:	ldr	x22, [x21, #112]
  4042fc:	cbz	x22, 404310 <printf@plt+0x28a0>
  404300:	mov	x0, x22
  404304:	bl	40fb2c <printf@plt+0xe0bc>
  404308:	mov	x0, x22
  40430c:	bl	41ed34 <_ZdlPv@@Base>
  404310:	add	x0, x21, #0x18
  404314:	bl	417c08 <printf@plt+0x16198>
  404318:	mov	x0, x21
  40431c:	bl	41ed34 <_ZdlPv@@Base>
  404320:	mov	x0, x20
  404324:	bl	41ed34 <_ZdlPv@@Base>
  404328:	ldr	x20, [x19, #24]
  40432c:	cbz	x20, 404348 <printf@plt+0x28d8>
  404330:	ldr	x8, [x19, #32]
  404334:	cmp	x20, x8
  404338:	b.ne	4042e4 <printf@plt+0x2874>  // b.any
  40433c:	b	404348 <printf@plt+0x28d8>
  404340:	mov	x0, x20
  404344:	bl	41ed34 <_ZdlPv@@Base>
  404348:	ldr	x20, [x19, #8]
  40434c:	cbz	x20, 404368 <printf@plt+0x28f8>
  404350:	ldr	x8, [x20, #16]
  404354:	str	x8, [x19, #8]
  404358:	ldr	x0, [x20]
  40435c:	cbz	x0, 404340 <printf@plt+0x28d0>
  404360:	bl	401900 <_ZdaPv@plt>
  404364:	b	404340 <printf@plt+0x28d0>
  404368:	ldp	x20, x19, [sp, #32]
  40436c:	ldp	x22, x21, [sp, #16]
  404370:	ldp	x29, x30, [sp], #48
  404374:	ret
  404378:	sub	sp, sp, #0x80
  40437c:	stp	x29, x30, [sp, #32]
  404380:	stp	x28, x27, [sp, #48]
  404384:	stp	x26, x25, [sp, #64]
  404388:	stp	x24, x23, [sp, #80]
  40438c:	stp	x22, x21, [sp, #96]
  404390:	stp	x20, x19, [sp, #112]
  404394:	add	x29, sp, #0x20
  404398:	mov	x19, x1
  40439c:	mov	x20, x0
  4043a0:	cbnz	w2, 4043b0 <printf@plt+0x2940>
  4043a4:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4043a8:	ldrb	w8, [x8, #3708]
  4043ac:	cbnz	w8, 4045bc <printf@plt+0x2b4c>
  4043b0:	ldr	x8, [x20, #24]
  4043b4:	cbz	x8, 4045bc <printf@plt+0x2b4c>
  4043b8:	ldr	x9, [x20, #48]
  4043bc:	str	x8, [x20, #40]
  4043c0:	adrp	x28, 43a000 <_Znam@GLIBCXX_3.4>
  4043c4:	str	x9, [x20, #64]
  4043c8:	ldr	w9, [x28, #512]
  4043cc:	cbnz	w9, 4043ec <printf@plt+0x297c>
  4043d0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  4043d4:	add	x0, x0, #0xf48
  4043d8:	mov	w1, #0x3                   	// #3
  4043dc:	mov	w2, #0x1                   	// #1
  4043e0:	mov	x3, x19
  4043e4:	bl	4019d0 <fwrite@plt>
  4043e8:	ldr	x8, [x20, #40]
  4043ec:	adrp	x22, 421000 <_ZdlPvm@@Base+0x22c0>
  4043f0:	adrp	x24, 422000 <_ZdlPvm@@Base+0x32c0>
  4043f4:	adrp	x25, 422000 <_ZdlPvm@@Base+0x32c0>
  4043f8:	mov	w21, #0x1                   	// #1
  4043fc:	add	x22, x22, #0xf4c
  404400:	adrp	x26, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  404404:	adrp	x23, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  404408:	add	x24, x24, #0x1aa
  40440c:	add	x25, x25, #0x18e
  404410:	b	404420 <printf@plt+0x29b0>
  404414:	ldr	x9, [x20, #24]
  404418:	cmp	x9, x8
  40441c:	b.eq	404590 <printf@plt+0x2b20>  // b.none
  404420:	ldr	x27, [x8, #16]
  404424:	mov	w1, #0x9                   	// #9
  404428:	mov	w2, #0x1                   	// #1
  40442c:	mov	x0, x22
  404430:	mov	x3, x19
  404434:	bl	4019d0 <fwrite@plt>
  404438:	ldrb	w8, [x26, #3712]
  40443c:	cmp	w8, #0x1
  404440:	b.ne	404460 <printf@plt+0x29f0>  // b.any
  404444:	ldr	x8, [x20, #48]
  404448:	cbz	x8, 404460 <printf@plt+0x29f0>
  40444c:	ldr	x8, [x20, #64]
  404450:	mov	x1, x19
  404454:	ldr	x8, [x8, #16]
  404458:	ldr	x0, [x8, #64]
  40445c:	bl	4016b0 <fputs@plt>
  404460:	mov	w0, #0x23                  	// #35
  404464:	mov	x1, x19
  404468:	bl	401880 <fputc@plt>
  40446c:	ldrb	w8, [x23, #3716]
  404470:	cmp	w8, #0x1
  404474:	b.ne	4044e8 <printf@plt+0x2a78>  // b.any
  404478:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  40447c:	add	x0, sp, #0x10
  404480:	add	x1, x1, #0xf56
  404484:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  404488:	mov	x8, sp
  40448c:	mov	w0, w21
  404490:	bl	420564 <_ZdlPvm@@Base+0x1824>
  404494:	add	x0, sp, #0x10
  404498:	mov	x1, sp
  40449c:	bl	41fdf4 <_ZdlPvm@@Base+0x10b4>
  4044a0:	mov	x0, sp
  4044a4:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4044a8:	ldp	w8, w9, [sp, #24]
  4044ac:	cmp	w8, w9
  4044b0:	b.lt	4044c0 <printf@plt+0x2a50>  // b.tstop
  4044b4:	add	x0, sp, #0x10
  4044b8:	bl	41fc84 <_ZdlPvm@@Base+0xf44>
  4044bc:	ldr	w8, [sp, #24]
  4044c0:	ldr	x9, [sp, #16]
  4044c4:	add	w10, w8, #0x1
  4044c8:	str	w10, [sp, #24]
  4044cc:	mov	x1, x19
  4044d0:	strb	wzr, [x9, w8, sxtw]
  4044d4:	ldr	x0, [sp, #16]
  4044d8:	bl	4016b0 <fputs@plt>
  4044dc:	add	x0, sp, #0x10
  4044e0:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4044e4:	b	4044f4 <printf@plt+0x2a84>
  4044e8:	ldr	x0, [x27, #64]
  4044ec:	mov	x1, x19
  4044f0:	bl	4016b0 <fputs@plt>
  4044f4:	mov	w1, #0x2                   	// #2
  4044f8:	mov	w2, #0x1                   	// #1
  4044fc:	mov	x0, x24
  404500:	mov	x3, x19
  404504:	bl	4019d0 <fwrite@plt>
  404508:	ldr	x0, [x27, #64]
  40450c:	mov	x1, x19
  404510:	bl	4016b0 <fputs@plt>
  404514:	mov	w1, #0x4                   	// #4
  404518:	mov	w2, #0x1                   	// #1
  40451c:	mov	x0, x25
  404520:	mov	x3, x19
  404524:	bl	4019d0 <fwrite@plt>
  404528:	ldr	w8, [x28, #512]
  40452c:	cbz	w8, 404544 <printf@plt+0x2ad4>
  404530:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  404534:	mov	w1, #0x5                   	// #5
  404538:	mov	w2, #0x1                   	// #1
  40453c:	add	x0, x0, #0xf65
  404540:	b	404554 <printf@plt+0x2ae4>
  404544:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  404548:	mov	w1, #0x6                   	// #6
  40454c:	mov	w2, #0x1                   	// #1
  404550:	add	x0, x0, #0xf5e
  404554:	mov	x3, x19
  404558:	bl	4019d0 <fwrite@plt>
  40455c:	ldr	x8, [x20, #40]
  404560:	add	w21, w21, #0x1
  404564:	ldr	x8, [x8]
  404568:	str	x8, [x20, #40]
  40456c:	ldrb	w9, [x26, #3712]
  404570:	cmp	w9, #0x1
  404574:	b.ne	404414 <printf@plt+0x29a4>  // b.any
  404578:	ldr	x9, [x20, #48]
  40457c:	cbz	x9, 404414 <printf@plt+0x29a4>
  404580:	ldr	x9, [x20, #64]
  404584:	ldr	x9, [x9]
  404588:	str	x9, [x20, #64]
  40458c:	b	404414 <printf@plt+0x29a4>
  404590:	mov	w0, #0xa                   	// #10
  404594:	mov	x1, x19
  404598:	bl	401880 <fputc@plt>
  40459c:	ldr	w8, [x28, #512]
  4045a0:	cbnz	w8, 4045bc <printf@plt+0x2b4c>
  4045a4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  4045a8:	add	x0, x0, #0xf6b
  4045ac:	mov	w1, #0x5                   	// #5
  4045b0:	mov	w2, #0x1                   	// #1
  4045b4:	mov	x3, x19
  4045b8:	bl	4019d0 <fwrite@plt>
  4045bc:	ldp	x20, x19, [sp, #112]
  4045c0:	ldp	x22, x21, [sp, #96]
  4045c4:	ldp	x24, x23, [sp, #80]
  4045c8:	ldp	x26, x25, [sp, #64]
  4045cc:	ldp	x28, x27, [sp, #48]
  4045d0:	ldp	x29, x30, [sp, #32]
  4045d4:	add	sp, sp, #0x80
  4045d8:	ret
  4045dc:	b	4045f0 <printf@plt+0x2b80>
  4045e0:	mov	x19, x0
  4045e4:	mov	x0, sp
  4045e8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4045ec:	b	4045f4 <printf@plt+0x2b84>
  4045f0:	mov	x19, x0
  4045f4:	add	x0, sp, #0x10
  4045f8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4045fc:	mov	x0, x19
  404600:	bl	4019e0 <_Unwind_Resume@plt>
  404604:	movi	v0.2d, #0x0
  404608:	stp	q0, q0, [x0, #96]
  40460c:	stp	q0, q0, [x0, #64]
  404610:	stp	q0, q0, [x0, #32]
  404614:	stp	q0, q0, [x0]
  404618:	ret
  40461c:	stp	xzr, xzr, [x0]
  404620:	ret
  404624:	stp	x29, x30, [sp, #-32]!
  404628:	stp	x20, x19, [sp, #16]
  40462c:	ldr	x20, [x0, #112]
  404630:	mov	x19, x0
  404634:	mov	x29, sp
  404638:	cbnz	x20, 404650 <printf@plt+0x2be0>
  40463c:	b	40467c <printf@plt+0x2c0c>
  404640:	mov	x0, x20
  404644:	bl	41ed34 <_ZdlPv@@Base>
  404648:	ldr	x20, [x19, #112]
  40464c:	cbz	x20, 40467c <printf@plt+0x2c0c>
  404650:	ldr	x8, [x20]
  404654:	str	x8, [x19, #112]
  404658:	ldr	x0, [x20, #8]
  40465c:	cbz	x0, 404664 <printf@plt+0x2bf4>
  404660:	bl	401900 <_ZdaPv@plt>
  404664:	ldr	x0, [x20, #16]
  404668:	cbz	x0, 404640 <printf@plt+0x2bd0>
  40466c:	bl	401900 <_ZdaPv@plt>
  404670:	b	404640 <printf@plt+0x2bd0>
  404674:	mov	x0, x20
  404678:	bl	41ed34 <_ZdlPv@@Base>
  40467c:	ldr	x20, [x19, #120]
  404680:	cbz	x20, 4046a8 <printf@plt+0x2c38>
  404684:	ldr	x8, [x20]
  404688:	str	x8, [x19, #120]
  40468c:	ldr	x0, [x20, #8]
  404690:	cbz	x0, 404698 <printf@plt+0x2c28>
  404694:	bl	401900 <_ZdaPv@plt>
  404698:	ldr	x0, [x20, #16]
  40469c:	cbz	x0, 404674 <printf@plt+0x2c04>
  4046a0:	bl	401900 <_ZdaPv@plt>
  4046a4:	b	404674 <printf@plt+0x2c04>
  4046a8:	ldp	x20, x19, [sp, #16]
  4046ac:	ldp	x29, x30, [sp], #32
  4046b0:	ret
  4046b4:	stp	x29, x30, [sp, #-96]!
  4046b8:	str	x27, [sp, #16]
  4046bc:	stp	x26, x25, [sp, #32]
  4046c0:	stp	x24, x23, [sp, #48]
  4046c4:	stp	x22, x21, [sp, #64]
  4046c8:	stp	x20, x19, [sp, #80]
  4046cc:	mov	x29, sp
  4046d0:	ldr	x27, [x1]
  4046d4:	mov	x19, x6
  4046d8:	mov	x20, x5
  4046dc:	mov	x21, x4
  4046e0:	mov	x23, x3
  4046e4:	mov	x26, x1
  4046e8:	mov	x22, x2
  4046ec:	cbz	x27, 404710 <printf@plt+0x2ca0>
  4046f0:	mov	x24, x27
  4046f4:	ldr	x25, [x24, #16]
  4046f8:	mov	x1, x23
  4046fc:	mov	x0, x25
  404700:	bl	401940 <strcmp@plt>
  404704:	cbz	w0, 404774 <printf@plt+0x2d04>
  404708:	ldr	x24, [x24]
  40470c:	cbnz	x24, 4046f4 <printf@plt+0x2c84>
  404710:	mov	w0, #0x18                  	// #24
  404714:	bl	41ec90 <_Znwm@@Base>
  404718:	mov	x24, x0
  40471c:	str	x27, [x0]
  404720:	str	x0, [x26]
  404724:	cbz	x21, 4047c4 <printf@plt+0x2d54>
  404728:	ldrb	w8, [x21]
  40472c:	cmp	w8, #0x3d
  404730:	b.ne	4047cc <printf@plt+0x2d5c>  // b.any
  404734:	stp	x21, x23, [x24, #8]
  404738:	cbz	x22, 404744 <printf@plt+0x2cd4>
  40473c:	mov	x0, x22
  404740:	bl	401900 <_ZdaPv@plt>
  404744:	cbz	x20, 404750 <printf@plt+0x2ce0>
  404748:	mov	x0, x20
  40474c:	bl	401900 <_ZdaPv@plt>
  404750:	cbz	x19, 4047a8 <printf@plt+0x2d38>
  404754:	mov	x0, x19
  404758:	ldp	x20, x19, [sp, #80]
  40475c:	ldp	x22, x21, [sp, #64]
  404760:	ldp	x24, x23, [sp, #48]
  404764:	ldp	x26, x25, [sp, #32]
  404768:	ldr	x27, [sp, #16]
  40476c:	ldp	x29, x30, [sp], #96
  404770:	b	401900 <_ZdaPv@plt>
  404774:	cbz	x21, 4047c4 <printf@plt+0x2d54>
  404778:	ldrb	w8, [x21]
  40477c:	cmp	w8, #0x3d
  404780:	b.eq	404734 <printf@plt+0x2cc4>  // b.none
  404784:	ldr	x8, [x24, #8]
  404788:	sub	x22, x8, #0x1
  40478c:	ldrb	w8, [x22, #1]!
  404790:	cmp	w8, #0x3d
  404794:	b.eq	40478c <printf@plt+0x2d1c>  // b.none
  404798:	mov	x0, x21
  40479c:	mov	x1, x22
  4047a0:	bl	401940 <strcmp@plt>
  4047a4:	cbnz	w0, 404814 <printf@plt+0x2da4>
  4047a8:	ldp	x20, x19, [sp, #80]
  4047ac:	ldp	x22, x21, [sp, #64]
  4047b0:	ldp	x24, x23, [sp, #48]
  4047b4:	ldp	x26, x25, [sp, #32]
  4047b8:	ldr	x27, [sp, #16]
  4047bc:	ldp	x29, x30, [sp], #96
  4047c0:	ret
  4047c4:	adrp	x21, 421000 <_ZdlPvm@@Base+0x22c0>
  4047c8:	add	x21, x21, #0xf7e
  4047cc:	adrp	x8, 421000 <_ZdlPvm@@Base+0x22c0>
  4047d0:	add	x8, x8, #0xf71
  4047d4:	cmp	x20, #0x0
  4047d8:	adrp	x9, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4047dc:	csel	x20, x8, x20, eq  // eq = none
  4047e0:	ldr	x0, [x9, #3656]
  4047e4:	adrp	x8, 421000 <_ZdlPvm@@Base+0x22c0>
  4047e8:	add	x8, x8, #0xf77
  4047ec:	cmp	x19, #0x0
  4047f0:	csel	x19, x8, x19, eq  // eq = none
  4047f4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  4047f8:	add	x1, x1, #0xf8e
  4047fc:	mov	x2, x20
  404800:	mov	x3, x19
  404804:	mov	x4, x23
  404808:	mov	x5, x21
  40480c:	bl	401700 <fprintf@plt>
  404810:	b	404734 <printf@plt+0x2cc4>
  404814:	adrp	x8, 421000 <_ZdlPvm@@Base+0x22c0>
  404818:	add	x8, x8, #0xf71
  40481c:	cmp	x20, #0x0
  404820:	adrp	x9, 421000 <_ZdlPvm@@Base+0x22c0>
  404824:	add	x9, x9, #0xf77
  404828:	csel	x2, x8, x20, eq  // eq = none
  40482c:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404830:	cmp	x19, #0x0
  404834:	ldr	x0, [x8, #3656]
  404838:	csel	x3, x9, x19, eq  // eq = none
  40483c:	mov	x4, x25
  404840:	mov	x5, x22
  404844:	mov	x6, x21
  404848:	ldp	x20, x19, [sp, #80]
  40484c:	ldp	x22, x21, [sp, #64]
  404850:	ldp	x24, x23, [sp, #48]
  404854:	ldp	x26, x25, [sp, #32]
  404858:	ldr	x27, [sp, #16]
  40485c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  404860:	add	x1, x1, #0xfe7
  404864:	ldp	x29, x30, [sp], #96
  404868:	b	401700 <fprintf@plt>
  40486c:	stp	x29, x30, [sp, #-64]!
  404870:	stp	x22, x21, [sp, #32]
  404874:	stp	x20, x19, [sp, #48]
  404878:	ldr	x8, [x1, #8]
  40487c:	mov	x20, x4
  404880:	mov	x22, x3
  404884:	mov	x21, x1
  404888:	sub	x19, x2, #0x1
  40488c:	str	x23, [sp, #16]
  404890:	mov	x29, sp
  404894:	ldrb	w9, [x19, #1]!
  404898:	cmp	w9, #0x3d
  40489c:	b.eq	404894 <printf@plt+0x2e24>  // b.none
  4048a0:	sub	x23, x8, #0x1
  4048a4:	ldrb	w8, [x23, #1]!
  4048a8:	cmp	w8, #0x3d
  4048ac:	b.eq	4048a4 <printf@plt+0x2e34>  // b.none
  4048b0:	mov	x0, x19
  4048b4:	mov	x1, x23
  4048b8:	bl	401940 <strcmp@plt>
  4048bc:	cbnz	w0, 4048d4 <printf@plt+0x2e64>
  4048c0:	ldp	x20, x19, [sp, #48]
  4048c4:	ldp	x22, x21, [sp, #32]
  4048c8:	ldr	x23, [sp, #16]
  4048cc:	ldp	x29, x30, [sp], #64
  4048d0:	ret
  4048d4:	adrp	x8, 421000 <_ZdlPvm@@Base+0x22c0>
  4048d8:	add	x8, x8, #0xf71
  4048dc:	cmp	x22, #0x0
  4048e0:	adrp	x9, 421000 <_ZdlPvm@@Base+0x22c0>
  4048e4:	add	x9, x9, #0xf77
  4048e8:	csel	x2, x8, x22, eq  // eq = none
  4048ec:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4048f0:	cmp	x20, #0x0
  4048f4:	ldr	x0, [x8, #3656]
  4048f8:	ldr	x4, [x21, #16]
  4048fc:	csel	x3, x9, x20, eq  // eq = none
  404900:	mov	x5, x23
  404904:	mov	x6, x19
  404908:	ldp	x20, x19, [sp, #48]
  40490c:	ldp	x22, x21, [sp, #32]
  404910:	ldr	x23, [sp, #16]
  404914:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  404918:	add	x1, x1, #0xfe7
  40491c:	ldp	x29, x30, [sp], #64
  404920:	b	401700 <fprintf@plt>
  404924:	add	x8, x0, #0x70
  404928:	mov	x6, x5
  40492c:	mov	x5, x4
  404930:	mov	x4, x3
  404934:	mov	x3, x2
  404938:	mov	x2, x1
  40493c:	mov	x1, x8
  404940:	b	4046b4 <printf@plt+0x2c44>
  404944:	add	x8, x0, #0x78
  404948:	mov	x6, x5
  40494c:	mov	x5, x4
  404950:	mov	x4, x3
  404954:	mov	x3, x2
  404958:	mov	x2, x1
  40495c:	mov	x1, x8
  404960:	b	4046b4 <printf@plt+0x2c44>
  404964:	stp	x29, x30, [sp, #-32]!
  404968:	stp	x20, x19, [sp, #16]
  40496c:	mov	x20, x1
  404970:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  404974:	mov	x19, x0
  404978:	add	x1, x1, #0xef7
  40497c:	mov	x0, x20
  404980:	mov	x29, sp
  404984:	bl	401940 <strcmp@plt>
  404988:	cbz	w0, 4049ec <printf@plt+0x2f7c>
  40498c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  404990:	add	x1, x1, #0xeec
  404994:	mov	x0, x20
  404998:	bl	401940 <strcmp@plt>
  40499c:	cbz	w0, 404a0c <printf@plt+0x2f9c>
  4049a0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  4049a4:	add	x1, x1, #0xe4b
  4049a8:	mov	x0, x20
  4049ac:	bl	401940 <strcmp@plt>
  4049b0:	cbz	w0, 4049fc <printf@plt+0x2f8c>
  4049b4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  4049b8:	add	x1, x1, #0x2e
  4049bc:	mov	x0, x20
  4049c0:	bl	401940 <strcmp@plt>
  4049c4:	cbz	w0, 4049fc <printf@plt+0x2f8c>
  4049c8:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  4049cc:	add	x1, x1, #0xe63
  4049d0:	mov	x0, x20
  4049d4:	bl	401940 <strcmp@plt>
  4049d8:	cbnz	w0, 404a1c <printf@plt+0x2fac>
  4049dc:	str	wzr, [x19, #4]
  4049e0:	ldp	x20, x19, [sp, #16]
  4049e4:	ldp	x29, x30, [sp], #32
  4049e8:	ret
  4049ec:	str	wzr, [x19, #12]
  4049f0:	ldp	x20, x19, [sp, #16]
  4049f4:	ldp	x29, x30, [sp], #32
  4049f8:	ret
  4049fc:	str	wzr, [x19, #8]
  404a00:	ldp	x20, x19, [sp, #16]
  404a04:	ldp	x29, x30, [sp], #32
  404a08:	ret
  404a0c:	str	wzr, [x19]
  404a10:	ldp	x20, x19, [sp, #16]
  404a14:	ldp	x29, x30, [sp], #32
  404a18:	ret
  404a1c:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404a20:	ldr	x0, [x8, #3656]
  404a24:	mov	x2, x20
  404a28:	ldp	x20, x19, [sp, #16]
  404a2c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  404a30:	add	x1, x1, #0x31
  404a34:	ldp	x29, x30, [sp], #32
  404a38:	b	401700 <fprintf@plt>
  404a3c:	stp	x29, x30, [sp, #-32]!
  404a40:	str	x19, [sp, #16]
  404a44:	mov	x19, x1
  404a48:	mov	x29, sp
  404a4c:	cbz	x0, 404a54 <printf@plt+0x2fe4>
  404a50:	bl	401900 <_ZdaPv@plt>
  404a54:	ldrb	w8, [x19]
  404a58:	cbz	w8, 404aa4 <printf@plt+0x3034>
  404a5c:	mov	w2, #0xa                   	// #10
  404a60:	mov	x0, x19
  404a64:	mov	x1, xzr
  404a68:	bl	401770 <strtol@plt>
  404a6c:	mov	x2, x0
  404a70:	cmp	w2, #0x2
  404a74:	b.cs	404a84 <printf@plt+0x3014>  // b.hs, b.nlast
  404a78:	cbz	w2, 404a98 <printf@plt+0x3028>
  404a7c:	mov	w8, #0x30                  	// #48
  404a80:	b	404a9c <printf@plt+0x302c>
  404a84:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404a88:	ldr	x0, [x8, #3656]
  404a8c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  404a90:	add	x1, x1, #0x63
  404a94:	bl	401700 <fprintf@plt>
  404a98:	mov	w8, #0x31                  	// #49
  404a9c:	strb	w8, [x19]
  404aa0:	strb	wzr, [x19, #1]
  404aa4:	mov	x0, x19
  404aa8:	ldr	x19, [sp, #16]
  404aac:	ldp	x29, x30, [sp], #32
  404ab0:	ret
  404ab4:	stp	x29, x30, [sp, #-32]!
  404ab8:	str	x19, [sp, #16]
  404abc:	mov	x19, x1
  404ac0:	mov	x29, sp
  404ac4:	cbz	x0, 404acc <printf@plt+0x305c>
  404ac8:	bl	401900 <_ZdaPv@plt>
  404acc:	mov	x0, x19
  404ad0:	ldr	x19, [sp, #16]
  404ad4:	ldp	x29, x30, [sp], #32
  404ad8:	ret
  404adc:	stp	x29, x30, [sp, #-64]!
  404ae0:	str	x23, [sp, #16]
  404ae4:	stp	x22, x21, [sp, #32]
  404ae8:	stp	x20, x19, [sp, #48]
  404aec:	mov	x29, sp
  404af0:	adrp	x8, 421000 <_ZdlPvm@@Base+0x22c0>
  404af4:	mov	x23, x1
  404af8:	add	x8, x8, #0xf77
  404afc:	cmp	x4, #0x0
  404b00:	adrp	x9, 421000 <_ZdlPvm@@Base+0x22c0>
  404b04:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  404b08:	mov	x19, x0
  404b0c:	add	x9, x9, #0xf71
  404b10:	csel	x20, x8, x4, eq  // eq = none
  404b14:	cmp	x3, #0x0
  404b18:	add	x1, x1, #0xef7
  404b1c:	mov	x0, x23
  404b20:	mov	x22, x2
  404b24:	csel	x21, x9, x3, eq  // eq = none
  404b28:	bl	401940 <strcmp@plt>
  404b2c:	cbz	w0, 404bec <printf@plt+0x317c>
  404b30:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  404b34:	add	x1, x1, #0xeec
  404b38:	mov	x0, x23
  404b3c:	bl	401940 <strcmp@plt>
  404b40:	cbz	w0, 404c58 <printf@plt+0x31e8>
  404b44:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  404b48:	add	x1, x1, #0xe4b
  404b4c:	mov	x0, x23
  404b50:	bl	401940 <strcmp@plt>
  404b54:	cbz	w0, 404cc4 <printf@plt+0x3254>
  404b58:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  404b5c:	add	x1, x1, #0x2e
  404b60:	mov	x0, x23
  404b64:	bl	401940 <strcmp@plt>
  404b68:	cbz	w0, 404cec <printf@plt+0x327c>
  404b6c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  404b70:	add	x1, x1, #0xe63
  404b74:	mov	x0, x23
  404b78:	bl	401940 <strcmp@plt>
  404b7c:	cbnz	w0, 404da4 <printf@plt+0x3334>
  404b80:	ldr	x23, [x19, #24]
  404b84:	mov	w8, #0x1                   	// #1
  404b88:	mov	x0, x22
  404b8c:	str	w8, [x19, #4]
  404b90:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  404b94:	mov	x22, x0
  404b98:	cbz	x23, 404ba4 <printf@plt+0x3134>
  404b9c:	mov	x0, x23
  404ba0:	bl	401900 <_ZdaPv@plt>
  404ba4:	ldr	x23, [x19, #56]
  404ba8:	mov	x0, x21
  404bac:	str	x22, [x19, #24]
  404bb0:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  404bb4:	mov	x21, x0
  404bb8:	cbz	x23, 404bc4 <printf@plt+0x3154>
  404bbc:	mov	x0, x23
  404bc0:	bl	401900 <_ZdaPv@plt>
  404bc4:	ldr	x22, [x19, #88]
  404bc8:	mov	x0, x20
  404bcc:	str	x21, [x19, #56]
  404bd0:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  404bd4:	mov	x20, x0
  404bd8:	cbz	x22, 404be4 <printf@plt+0x3174>
  404bdc:	mov	x0, x22
  404be0:	bl	401900 <_ZdaPv@plt>
  404be4:	str	x20, [x19, #88]
  404be8:	b	404da4 <printf@plt+0x3334>
  404bec:	ldr	x23, [x19, #40]
  404bf0:	mov	w8, #0x1                   	// #1
  404bf4:	mov	x0, x22
  404bf8:	str	w8, [x19, #12]
  404bfc:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  404c00:	mov	x22, x0
  404c04:	cbz	x23, 404c10 <printf@plt+0x31a0>
  404c08:	mov	x0, x23
  404c0c:	bl	401900 <_ZdaPv@plt>
  404c10:	ldr	x23, [x19, #72]
  404c14:	mov	x0, x21
  404c18:	str	x22, [x19, #40]
  404c1c:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  404c20:	mov	x21, x0
  404c24:	cbz	x23, 404c30 <printf@plt+0x31c0>
  404c28:	mov	x0, x23
  404c2c:	bl	401900 <_ZdaPv@plt>
  404c30:	ldr	x22, [x19, #104]
  404c34:	mov	x0, x20
  404c38:	str	x21, [x19, #72]
  404c3c:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  404c40:	mov	x20, x0
  404c44:	cbz	x22, 404c50 <printf@plt+0x31e0>
  404c48:	mov	x0, x22
  404c4c:	bl	401900 <_ZdaPv@plt>
  404c50:	str	x20, [x19, #104]
  404c54:	b	404da4 <printf@plt+0x3334>
  404c58:	ldr	x23, [x19, #16]
  404c5c:	mov	w8, #0x1                   	// #1
  404c60:	mov	x0, x22
  404c64:	str	w8, [x19]
  404c68:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  404c6c:	mov	x22, x0
  404c70:	cbz	x23, 404c7c <printf@plt+0x320c>
  404c74:	mov	x0, x23
  404c78:	bl	401900 <_ZdaPv@plt>
  404c7c:	ldr	x23, [x19, #48]
  404c80:	mov	x0, x21
  404c84:	str	x22, [x19, #16]
  404c88:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  404c8c:	mov	x21, x0
  404c90:	cbz	x23, 404c9c <printf@plt+0x322c>
  404c94:	mov	x0, x23
  404c98:	bl	401900 <_ZdaPv@plt>
  404c9c:	ldr	x22, [x19, #80]
  404ca0:	mov	x0, x20
  404ca4:	str	x21, [x19, #48]
  404ca8:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  404cac:	mov	x20, x0
  404cb0:	cbz	x22, 404cbc <printf@plt+0x324c>
  404cb4:	mov	x0, x22
  404cb8:	bl	401900 <_ZdaPv@plt>
  404cbc:	str	x20, [x19, #80]
  404cc0:	b	404da4 <printf@plt+0x3334>
  404cc4:	ldr	x23, [x19, #32]
  404cc8:	mov	w8, #0x1                   	// #1
  404ccc:	mov	x0, x22
  404cd0:	str	w8, [x19, #8]
  404cd4:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  404cd8:	mov	x22, x0
  404cdc:	cbz	x23, 404d60 <printf@plt+0x32f0>
  404ce0:	mov	x0, x23
  404ce4:	bl	401900 <_ZdaPv@plt>
  404ce8:	b	404d60 <printf@plt+0x32f0>
  404cec:	ldr	x23, [x19, #32]
  404cf0:	mov	w8, #0x1                   	// #1
  404cf4:	mov	x0, x22
  404cf8:	str	w8, [x19, #8]
  404cfc:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  404d00:	mov	x22, x0
  404d04:	cbz	x23, 404d10 <printf@plt+0x32a0>
  404d08:	mov	x0, x23
  404d0c:	bl	401900 <_ZdaPv@plt>
  404d10:	ldrb	w8, [x22]
  404d14:	cbz	w8, 404d60 <printf@plt+0x32f0>
  404d18:	mov	w2, #0xa                   	// #10
  404d1c:	mov	x0, x22
  404d20:	mov	x1, xzr
  404d24:	bl	401770 <strtol@plt>
  404d28:	mov	x2, x0
  404d2c:	cmp	w2, #0x2
  404d30:	b.cs	404d40 <printf@plt+0x32d0>  // b.hs, b.nlast
  404d34:	cbz	w2, 404d54 <printf@plt+0x32e4>
  404d38:	mov	w8, #0x30                  	// #48
  404d3c:	b	404d58 <printf@plt+0x32e8>
  404d40:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404d44:	ldr	x0, [x8, #3656]
  404d48:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  404d4c:	add	x1, x1, #0x63
  404d50:	bl	401700 <fprintf@plt>
  404d54:	mov	w8, #0x31                  	// #49
  404d58:	strb	w8, [x22]
  404d5c:	strb	wzr, [x22, #1]
  404d60:	ldr	x23, [x19, #64]
  404d64:	mov	x0, x21
  404d68:	str	x22, [x19, #32]
  404d6c:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  404d70:	mov	x21, x0
  404d74:	cbz	x23, 404d80 <printf@plt+0x3310>
  404d78:	mov	x0, x23
  404d7c:	bl	401900 <_ZdaPv@plt>
  404d80:	ldr	x22, [x19, #96]
  404d84:	mov	x0, x20
  404d88:	str	x21, [x19, #64]
  404d8c:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  404d90:	mov	x20, x0
  404d94:	cbz	x22, 404da0 <printf@plt+0x3330>
  404d98:	mov	x0, x22
  404d9c:	bl	401900 <_ZdaPv@plt>
  404da0:	str	x20, [x19, #96]
  404da4:	ldp	x20, x19, [sp, #48]
  404da8:	ldp	x22, x21, [sp, #32]
  404dac:	ldr	x23, [sp, #16]
  404db0:	ldp	x29, x30, [sp], #64
  404db4:	ret
  404db8:	stp	x29, x30, [sp, #-32]!
  404dbc:	stp	x20, x19, [sp, #16]
  404dc0:	mov	x29, sp
  404dc4:	ldrb	w8, [x1]
  404dc8:	mov	x19, x1
  404dcc:	mov	x20, x0
  404dd0:	cmp	w8, #0x7b
  404dd4:	b.ne	404de8 <printf@plt+0x3378>  // b.any
  404dd8:	add	x1, x19, #0x1
  404ddc:	mov	x0, x20
  404de0:	bl	404adc <printf@plt+0x306c>
  404de4:	ldrb	w8, [x19]
  404de8:	cmp	w8, #0x7d
  404dec:	b.ne	404e04 <printf@plt+0x3394>  // b.any
  404df0:	add	x1, x19, #0x1
  404df4:	mov	x0, x20
  404df8:	ldp	x20, x19, [sp, #16]
  404dfc:	ldp	x29, x30, [sp], #32
  404e00:	b	404964 <printf@plt+0x2ef4>
  404e04:	ldp	x20, x19, [sp, #16]
  404e08:	ldp	x29, x30, [sp], #32
  404e0c:	ret
  404e10:	mov	w0, w7
  404e14:	cbz	w1, 404e1c <printf@plt+0x33ac>
  404e18:	ret
  404e1c:	stp	x29, x30, [sp, #-16]!
  404e20:	adrp	x10, 421000 <_ZdlPvm@@Base+0x22c0>
  404e24:	adrp	x11, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404e28:	add	x10, x10, #0xf71
  404e2c:	cmp	x5, #0x0
  404e30:	ldr	x0, [x11, #3656]
  404e34:	mov	w8, w2
  404e38:	csel	x2, x10, x5, eq  // eq = none
  404e3c:	adrp	x10, 421000 <_ZdlPvm@@Base+0x22c0>
  404e40:	mov	x9, x3
  404e44:	add	x10, x10, #0xf77
  404e48:	cmp	x6, #0x0
  404e4c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  404e50:	csel	x3, x10, x6, eq  // eq = none
  404e54:	add	x1, x1, #0x8e
  404e58:	mov	x5, x9
  404e5c:	mov	w6, w8
  404e60:	mov	x29, sp
  404e64:	bl	401700 <fprintf@plt>
  404e68:	mov	w0, wzr
  404e6c:	ldp	x29, x30, [sp], #16
  404e70:	ret
  404e74:	stp	x29, x30, [sp, #-64]!
  404e78:	stp	x22, x21, [sp, #32]
  404e7c:	mov	x21, x1
  404e80:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  404e84:	stp	x20, x19, [sp, #48]
  404e88:	mov	w20, w2
  404e8c:	add	x1, x1, #0xed
  404e90:	mov	w2, #0x2                   	// #2
  404e94:	mov	x0, x21
  404e98:	stp	x24, x23, [sp, #16]
  404e9c:	mov	x29, sp
  404ea0:	mov	x19, x6
  404ea4:	mov	x23, x5
  404ea8:	mov	x24, x4
  404eac:	mov	x22, x3
  404eb0:	bl	401860 <strncmp@plt>
  404eb4:	cbz	w0, 404f38 <printf@plt+0x34c8>
  404eb8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  404ebc:	add	x1, x1, #0xf0
  404ec0:	mov	w2, #0x2                   	// #2
  404ec4:	mov	x0, x21
  404ec8:	bl	401860 <strncmp@plt>
  404ecc:	cbz	w0, 404f6c <printf@plt+0x34fc>
  404ed0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  404ed4:	add	x1, x1, #0xf3
  404ed8:	mov	w2, #0x2                   	// #2
  404edc:	mov	x0, x21
  404ee0:	bl	401860 <strncmp@plt>
  404ee4:	cbz	w0, 404fcc <printf@plt+0x355c>
  404ee8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  404eec:	add	x1, x1, #0xf6
  404ef0:	mov	w2, #0x2                   	// #2
  404ef4:	mov	x0, x21
  404ef8:	bl	401860 <strncmp@plt>
  404efc:	cbz	w0, 404fd4 <printf@plt+0x3564>
  404f00:	ldrb	w8, [x21]
  404f04:	cmp	w8, #0x3e
  404f08:	b.eq	404ff0 <printf@plt+0x3580>  // b.none
  404f0c:	cmp	w8, #0x3d
  404f10:	b.eq	40500c <printf@plt+0x359c>  // b.none
  404f14:	cmp	w8, #0x3c
  404f18:	b.ne	405028 <printf@plt+0x35b8>  // b.any
  404f1c:	add	x0, x21, #0x2
  404f20:	mov	w2, #0xa                   	// #10
  404f24:	mov	x1, xzr
  404f28:	bl	401770 <strtol@plt>
  404f2c:	cmp	w0, w20
  404f30:	b.gt	404f50 <printf@plt+0x34e0>
  404f34:	b	404f84 <printf@plt+0x3514>
  404f38:	add	x0, x21, #0x2
  404f3c:	mov	w2, #0xa                   	// #10
  404f40:	mov	x1, xzr
  404f44:	bl	401770 <strtol@plt>
  404f48:	cmp	w0, w20
  404f4c:	b.lt	404f84 <printf@plt+0x3514>  // b.tstop
  404f50:	ldr	w8, [x19]
  404f54:	str	w8, [x19]
  404f58:	ldp	x20, x19, [sp, #48]
  404f5c:	ldp	x22, x21, [sp, #32]
  404f60:	ldp	x24, x23, [sp, #16]
  404f64:	ldp	x29, x30, [sp], #64
  404f68:	ret
  404f6c:	add	x0, x21, #0x2
  404f70:	mov	w2, #0xa                   	// #10
  404f74:	mov	x1, xzr
  404f78:	bl	401770 <strtol@plt>
  404f7c:	cmp	w0, w20
  404f80:	b.le	404f50 <printf@plt+0x34e0>
  404f84:	adrp	x8, 421000 <_ZdlPvm@@Base+0x22c0>
  404f88:	adrp	x9, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404f8c:	add	x8, x8, #0xf71
  404f90:	cmp	x24, #0x0
  404f94:	ldr	x0, [x9, #3656]
  404f98:	csel	x2, x8, x24, eq  // eq = none
  404f9c:	adrp	x8, 421000 <_ZdlPvm@@Base+0x22c0>
  404fa0:	add	x8, x8, #0xf77
  404fa4:	cmp	x23, #0x0
  404fa8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  404fac:	csel	x3, x8, x23, eq  // eq = none
  404fb0:	add	x1, x1, #0x8e
  404fb4:	mov	x4, x22
  404fb8:	mov	x5, x21
  404fbc:	mov	w6, w20
  404fc0:	bl	401700 <fprintf@plt>
  404fc4:	mov	w8, wzr
  404fc8:	b	404f54 <printf@plt+0x34e4>
  404fcc:	add	x0, x21, #0x2
  404fd0:	b	405010 <printf@plt+0x35a0>
  404fd4:	add	x0, x21, #0x2
  404fd8:	mov	w2, #0xa                   	// #10
  404fdc:	mov	x1, xzr
  404fe0:	bl	401770 <strtol@plt>
  404fe4:	cmp	w0, w20
  404fe8:	b.ne	404f50 <printf@plt+0x34e0>  // b.any
  404fec:	b	404f84 <printf@plt+0x3514>
  404ff0:	add	x0, x21, #0x2
  404ff4:	mov	w2, #0xa                   	// #10
  404ff8:	mov	x1, xzr
  404ffc:	bl	401770 <strtol@plt>
  405000:	cmp	w0, w20
  405004:	b.lt	404f50 <printf@plt+0x34e0>  // b.tstop
  405008:	b	404f84 <printf@plt+0x3514>
  40500c:	add	x0, x21, #0x1
  405010:	mov	w2, #0xa                   	// #10
  405014:	mov	x1, xzr
  405018:	bl	401770 <strtol@plt>
  40501c:	cmp	w0, w20
  405020:	b.eq	404f50 <printf@plt+0x34e0>  // b.none
  405024:	b	404f84 <printf@plt+0x3514>
  405028:	mov	w2, #0xa                   	// #10
  40502c:	mov	x0, x21
  405030:	mov	x1, xzr
  405034:	bl	401770 <strtol@plt>
  405038:	cmp	w0, w20
  40503c:	b.eq	404f50 <printf@plt+0x34e0>  // b.none
  405040:	b	404f84 <printf@plt+0x3514>
  405044:	mov	x6, x0
  405048:	ldr	w8, [x6, #12]!
  40504c:	cbz	w8, 40506c <printf@plt+0x35fc>
  405050:	mov	w2, w1
  405054:	ldr	x1, [x0, #40]
  405058:	ldr	x4, [x0, #72]
  40505c:	ldr	x5, [x0, #104]
  405060:	adrp	x3, 421000 <_ZdlPvm@@Base+0x22c0>
  405064:	add	x3, x3, #0xef7
  405068:	b	404e74 <printf@plt+0x3404>
  40506c:	ret
  405070:	mov	x6, x0
  405074:	ldr	w8, [x6, #8]!
  405078:	cbz	w8, 405098 <printf@plt+0x3628>
  40507c:	mov	w2, w1
  405080:	ldr	x1, [x0, #32]
  405084:	ldr	x4, [x0, #64]
  405088:	ldr	x5, [x0, #96]
  40508c:	adrp	x3, 421000 <_ZdlPvm@@Base+0x22c0>
  405090:	add	x3, x3, #0xe4b
  405094:	b	404e74 <printf@plt+0x3404>
  405098:	ret
  40509c:	ldr	w8, [x0]
  4050a0:	cbz	w8, 4050c4 <printf@plt+0x3654>
  4050a4:	mov	w2, w1
  4050a8:	ldr	x1, [x0, #16]
  4050ac:	ldr	x4, [x0, #48]
  4050b0:	ldr	x5, [x0, #80]
  4050b4:	adrp	x3, 421000 <_ZdlPvm@@Base+0x22c0>
  4050b8:	add	x3, x3, #0xeec
  4050bc:	mov	x6, x0
  4050c0:	b	404e74 <printf@plt+0x3404>
  4050c4:	ret
  4050c8:	mov	x6, x0
  4050cc:	ldr	w8, [x6, #4]!
  4050d0:	cbz	w8, 4050f0 <printf@plt+0x3680>
  4050d4:	mov	w2, w1
  4050d8:	ldr	x1, [x0, #24]
  4050dc:	ldr	x4, [x0, #56]
  4050e0:	ldr	x5, [x0, #88]
  4050e4:	adrp	x3, 421000 <_ZdlPvm@@Base+0x22c0>
  4050e8:	add	x3, x3, #0xe63
  4050ec:	b	404e74 <printf@plt+0x3404>
  4050f0:	ret
  4050f4:	stp	x29, x30, [sp, #-32]!
  4050f8:	stp	x20, x19, [sp, #16]
  4050fc:	mov	x29, sp
  405100:	mov	w0, #0x320                 	// #800
  405104:	bl	41ec90 <_Znwm@@Base>
  405108:	mov	x19, x0
  40510c:	bl	40af44 <printf@plt+0x94d4>
  405110:	mov	x0, x19
  405114:	ldp	x20, x19, [sp, #16]
  405118:	ldp	x29, x30, [sp], #32
  40511c:	ret
  405120:	mov	x20, x0
  405124:	mov	x0, x19
  405128:	bl	41ed34 <_ZdlPv@@Base>
  40512c:	mov	x0, x20
  405130:	bl	4019e0 <_Unwind_Resume@plt>
  405134:	stp	x29, x30, [sp, #-16]!
  405138:	mov	x29, sp
  40513c:	ldr	x0, [x1]
  405140:	bl	41a1d4 <printf@plt+0x18764>
  405144:	cbz	x0, 405150 <printf@plt+0x36e0>
  405148:	ldp	x29, x30, [sp], #16
  40514c:	ret
  405150:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  405154:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  405158:	add	x1, x1, #0xa48
  40515c:	add	x0, x0, #0xf9
  405160:	mov	x2, x1
  405164:	mov	x3, x1
  405168:	ldp	x29, x30, [sp], #16
  40516c:	b	418ebc <printf@plt+0x1744c>
  405170:	stp	x29, x30, [sp, #-32]!
  405174:	str	x19, [sp, #16]
  405178:	mov	x29, sp
  40517c:	mov	x0, x1
  405180:	bl	41a1d4 <printf@plt+0x18764>
  405184:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  405188:	add	x1, x1, #0x7d
  40518c:	mov	x19, x0
  405190:	bl	401940 <strcmp@plt>
  405194:	cbz	w0, 4051bc <printf@plt+0x374c>
  405198:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40519c:	add	x1, x1, #0x2a7
  4051a0:	mov	x0, x19
  4051a4:	bl	401940 <strcmp@plt>
  4051a8:	cmp	w0, #0x0
  4051ac:	cset	w0, eq  // eq = none
  4051b0:	ldr	x19, [sp, #16]
  4051b4:	ldp	x29, x30, [sp], #32
  4051b8:	ret
  4051bc:	mov	w0, #0x1                   	// #1
  4051c0:	ldr	x19, [sp, #16]
  4051c4:	ldp	x29, x30, [sp], #32
  4051c8:	ret
  4051cc:	stp	x29, x30, [sp, #-32]!
  4051d0:	stp	x20, x19, [sp, #16]
  4051d4:	mov	x29, sp
  4051d8:	mov	x0, x1
  4051dc:	mov	x19, x1
  4051e0:	bl	41a1d4 <printf@plt+0x18764>
  4051e4:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  4051e8:	add	x1, x1, #0x7d
  4051ec:	mov	x20, x0
  4051f0:	bl	401940 <strcmp@plt>
  4051f4:	cbz	w0, 405224 <printf@plt+0x37b4>
  4051f8:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  4051fc:	add	x1, x1, #0xe34
  405200:	mov	x0, x20
  405204:	bl	401940 <strcmp@plt>
  405208:	cbz	w0, 405234 <printf@plt+0x37c4>
  40520c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405210:	add	x1, x1, #0x2a7
  405214:	mov	x0, x20
  405218:	bl	401940 <strcmp@plt>
  40521c:	cmp	w0, #0x0
  405220:	csel	x19, x19, xzr, eq  // eq = none
  405224:	mov	x0, x19
  405228:	ldp	x20, x19, [sp, #16]
  40522c:	ldp	x29, x30, [sp], #32
  405230:	ret
  405234:	ldp	x20, x19, [sp, #16]
  405238:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40523c:	add	x0, x0, #0x2a7
  405240:	mov	x1, xzr
  405244:	mov	w2, wzr
  405248:	ldp	x29, x30, [sp], #32
  40524c:	b	41a76c <printf@plt+0x18cfc>
  405250:	stp	x29, x30, [sp, #-32]!
  405254:	str	x19, [sp, #16]
  405258:	mov	x29, sp
  40525c:	mov	x19, x0
  405260:	bl	40527c <printf@plt+0x380c>
  405264:	ldr	w8, [x19, #608]
  405268:	add	w8, w8, #0x1
  40526c:	str	w8, [x19, #608]
  405270:	ldr	x19, [sp, #16]
  405274:	ldp	x29, x30, [sp], #32
  405278:	ret
  40527c:	stp	x29, x30, [sp, #-64]!
  405280:	stp	x24, x23, [sp, #16]
  405284:	stp	x22, x21, [sp, #32]
  405288:	stp	x20, x19, [sp, #48]
  40528c:	mov	x29, sp
  405290:	ldr	w8, [x0, #168]
  405294:	cmp	w8, #0x1
  405298:	b.lt	40535c <printf@plt+0x38ec>  // b.tstop
  40529c:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4052a0:	mov	x21, x0
  4052a4:	mov	x19, x0
  4052a8:	ldr	w24, [x8, #2672]
  4052ac:	ldr	x0, [x21, #200]!
  4052b0:	add	x20, x19, #0xa0
  4052b4:	bl	41a1d4 <printf@plt+0x18764>
  4052b8:	cbnz	x0, 4052d8 <printf@plt+0x3868>
  4052bc:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4052c0:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  4052c4:	add	x1, x1, #0xa48
  4052c8:	add	x0, x0, #0xf9
  4052cc:	mov	x2, x1
  4052d0:	mov	x3, x1
  4052d4:	bl	418ebc <printf@plt+0x1744c>
  4052d8:	ldr	w8, [x19, #268]
  4052dc:	cbz	w8, 405390 <printf@plt+0x3920>
  4052e0:	ldr	x0, [x21]
  4052e4:	bl	41a1d4 <printf@plt+0x18764>
  4052e8:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  4052ec:	add	x1, x1, #0x7d
  4052f0:	mov	x22, x0
  4052f4:	bl	401940 <strcmp@plt>
  4052f8:	cbz	w0, 405390 <printf@plt+0x3920>
  4052fc:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405300:	add	x1, x1, #0x2a7
  405304:	mov	x0, x22
  405308:	bl	401940 <strcmp@plt>
  40530c:	cbz	w0, 405390 <printf@plt+0x3920>
  405310:	ldr	x22, [x21]
  405314:	mov	x0, x22
  405318:	bl	41a1d4 <printf@plt+0x18764>
  40531c:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  405320:	add	x1, x1, #0x7d
  405324:	mov	x23, x0
  405328:	bl	401940 <strcmp@plt>
  40532c:	cbz	w0, 405388 <printf@plt+0x3918>
  405330:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  405334:	add	x1, x1, #0xe34
  405338:	mov	x0, x23
  40533c:	bl	401940 <strcmp@plt>
  405340:	cbz	w0, 405370 <printf@plt+0x3900>
  405344:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405348:	add	x1, x1, #0x2a7
  40534c:	mov	x0, x23
  405350:	bl	401940 <strcmp@plt>
  405354:	cbnz	w0, 405390 <printf@plt+0x3920>
  405358:	b	405388 <printf@plt+0x3918>
  40535c:	ldp	x20, x19, [sp, #48]
  405360:	ldp	x22, x21, [sp, #32]
  405364:	ldp	x24, x23, [sp, #16]
  405368:	ldp	x29, x30, [sp], #64
  40536c:	ret
  405370:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  405374:	add	x0, x0, #0x2a7
  405378:	mov	x1, xzr
  40537c:	mov	w2, wzr
  405380:	bl	41a76c <printf@plt+0x18cfc>
  405384:	mov	x22, x0
  405388:	cbz	x22, 405390 <printf@plt+0x3920>
  40538c:	str	x22, [x21]
  405390:	ldr	w8, [x19, #208]
  405394:	mov	w9, #0x8e39                	// #36409
  405398:	movk	w9, #0x38e3, lsl #16
  40539c:	ldp	w5, w6, [x19, #176]
  4053a0:	mul	w8, w8, w24
  4053a4:	ldr	x0, [x19, #528]
  4053a8:	ldr	w3, [x19, #608]
  4053ac:	ldr	w7, [x19, #184]
  4053b0:	smull	x8, w8, w9
  4053b4:	lsr	x9, x8, #63
  4053b8:	asr	x8, x8, #36
  4053bc:	add	w8, w8, w9
  4053c0:	sub	w4, w6, w8
  4053c4:	mov	x1, x21
  4053c8:	mov	x2, x20
  4053cc:	bl	403680 <printf@plt+0x1c10>
  4053d0:	ldur	d0, [x19, #180]
  4053d4:	add	x8, x19, #0xbc
  4053d8:	mov	x0, x20
  4053dc:	rev64	v1.2s, v0.2s
  4053e0:	str	d1, [x19, #336]
  4053e4:	st1	{v0.s}[1], [x8]
  4053e8:	str	xzr, [x19, #264]
  4053ec:	ldp	x20, x19, [sp, #48]
  4053f0:	ldp	x22, x21, [sp, #32]
  4053f4:	ldp	x24, x23, [sp, #16]
  4053f8:	ldp	x29, x30, [sp], #64
  4053fc:	b	4202f4 <_ZdlPvm@@Base+0x15b4>
  405400:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  405404:	ldr	w8, [x8, #512]
  405408:	adrp	x9, 422000 <_ZdlPvm@@Base+0x32c0>
  40540c:	adrp	x10, 422000 <_ZdlPvm@@Base+0x32c0>
  405410:	add	x9, x9, #0x122
  405414:	add	x10, x10, #0x11c
  405418:	cmp	w8, #0x0
  40541c:	add	x0, x0, #0x50
  405420:	csel	x1, x10, x9, eq  // eq = none
  405424:	b	41344c <printf@plt+0x119dc>
  405428:	stp	x29, x30, [sp, #-64]!
  40542c:	str	x23, [sp, #16]
  405430:	stp	x22, x21, [sp, #32]
  405434:	stp	x20, x19, [sp, #48]
  405438:	mov	x29, sp
  40543c:	ldr	w8, [x0, #628]
  405440:	cmp	w8, #0x1
  405444:	str	w8, [x0, #588]
  405448:	b.lt	40548c <printf@plt+0x3a1c>  // b.tstop
  40544c:	ldr	w8, [x0, #564]
  405450:	mov	w9, #0x24c                 	// #588
  405454:	str	wzr, [x0, #592]
  405458:	mov	x19, x0
  40545c:	cmp	w8, #0x0
  405460:	mov	w8, #0x254                 	// #596
  405464:	csel	x8, x8, x9, gt
  405468:	ldr	w20, [x0, x8]
  40546c:	cbz	w20, 40548c <printf@plt+0x3a1c>
  405470:	ldr	x0, [x19, #536]
  405474:	ldr	w21, [x19, #584]
  405478:	ldr	w23, [x19, #580]
  40547c:	bl	411cc8 <printf@plt+0x10258>
  405480:	cbz	w0, 4054a0 <printf@plt+0x3a30>
  405484:	mov	w22, #0x1                   	// #1
  405488:	b	4054ac <printf@plt+0x3a3c>
  40548c:	ldp	x20, x19, [sp, #48]
  405490:	ldp	x22, x21, [sp, #32]
  405494:	ldr	x23, [sp, #16]
  405498:	ldp	x29, x30, [sp], #64
  40549c:	ret
  4054a0:	ldr	w8, [x19, #656]
  4054a4:	cmp	w8, #0x0
  4054a8:	cset	w22, ne  // ne = any
  4054ac:	ldr	x0, [x19, #536]
  4054b0:	bl	411cec <printf@plt+0x1027c>
  4054b4:	ldr	w5, [x19, #576]
  4054b8:	str	w20, [x19, #592]
  4054bc:	str	w21, [x19, #584]
  4054c0:	cmp	w5, w23
  4054c4:	b.lt	4054cc <printf@plt+0x3a5c>  // b.tstop
  4054c8:	str	w23, [x19, #580]
  4054cc:	ldr	x0, [x19, #536]
  4054d0:	add	x1, x19, #0x50
  4054d4:	mov	w3, w20
  4054d8:	mov	w4, w21
  4054dc:	mov	w6, w22
  4054e0:	ldp	x20, x19, [sp, #48]
  4054e4:	ldp	x22, x21, [sp, #32]
  4054e8:	ldr	x23, [sp, #16]
  4054ec:	adrp	x2, 422000 <_ZdlPvm@@Base+0x32c0>
  4054f0:	add	x2, x2, #0x476
  4054f4:	ldp	x29, x30, [sp], #64
  4054f8:	b	412760 <printf@plt+0x10cf0>
  4054fc:	stp	x29, x30, [sp, #-64]!
  405500:	str	x23, [sp, #16]
  405504:	stp	x22, x21, [sp, #32]
  405508:	stp	x20, x19, [sp, #48]
  40550c:	mov	x29, sp
  405510:	ldr	w8, [x0, #592]
  405514:	cmn	w8, #0x1
  405518:	b.eq	40553c <printf@plt+0x3acc>  // b.none
  40551c:	ldr	w9, [x0, #584]
  405520:	mov	w19, w2
  405524:	mov	x21, x0
  405528:	mov	w20, w1
  40552c:	add	w8, w9, w8
  405530:	add	w9, w2, w1
  405534:	cmp	w8, w9
  405538:	b.ne	405550 <printf@plt+0x3ae0>  // b.any
  40553c:	ldp	x20, x19, [sp, #48]
  405540:	ldp	x22, x21, [sp, #32]
  405544:	ldr	x23, [sp, #16]
  405548:	ldp	x29, x30, [sp], #64
  40554c:	ret
  405550:	ldr	x0, [x21, #536]
  405554:	mov	w22, w3
  405558:	bl	411cc8 <printf@plt+0x10258>
  40555c:	cbz	w0, 405568 <printf@plt+0x3af8>
  405560:	mov	w23, #0x1                   	// #1
  405564:	b	405574 <printf@plt+0x3b04>
  405568:	ldr	w8, [x21, #656]
  40556c:	cmp	w8, #0x0
  405570:	cset	w23, ne  // ne = any
  405574:	ldr	x0, [x21, #536]
  405578:	bl	411cec <printf@plt+0x1027c>
  40557c:	ldr	w5, [x21, #576]
  405580:	str	w20, [x21, #592]
  405584:	str	w19, [x21, #584]
  405588:	cmp	w5, w22
  40558c:	b.lt	405594 <printf@plt+0x3b24>  // b.tstop
  405590:	str	w22, [x21, #580]
  405594:	ldr	x0, [x21, #536]
  405598:	add	x1, x21, #0x50
  40559c:	mov	w3, w20
  4055a0:	mov	w4, w19
  4055a4:	mov	w6, w23
  4055a8:	ldp	x20, x19, [sp, #48]
  4055ac:	ldp	x22, x21, [sp, #32]
  4055b0:	ldr	x23, [sp, #16]
  4055b4:	adrp	x2, 422000 <_ZdlPvm@@Base+0x32c0>
  4055b8:	add	x2, x2, #0x476
  4055bc:	ldp	x29, x30, [sp], #64
  4055c0:	b	412760 <printf@plt+0x10cf0>
  4055c4:	ldr	w8, [x0, #564]
  4055c8:	mov	w9, #0x24c                 	// #588
  4055cc:	cmp	w8, #0x0
  4055d0:	mov	w8, #0x254                 	// #596
  4055d4:	csel	x8, x8, x9, gt
  4055d8:	ldr	w0, [x0, x8]
  4055dc:	ret
  4055e0:	stp	x29, x30, [sp, #-64]!
  4055e4:	str	x23, [sp, #16]
  4055e8:	stp	x22, x21, [sp, #32]
  4055ec:	stp	x20, x19, [sp, #48]
  4055f0:	mov	x29, sp
  4055f4:	mov	x20, x1
  4055f8:	mov	x19, x0
  4055fc:	bl	4058e0 <printf@plt+0x3e70>
  405600:	ldr	w8, [x19, #568]
  405604:	ldr	x0, [x19, #536]
  405608:	cmp	w8, #0x3
  40560c:	b.ne	405650 <printf@plt+0x3be0>  // b.any
  405610:	bl	411084 <printf@plt+0xf614>
  405614:	cbz	w0, 4056b8 <printf@plt+0x3c48>
  405618:	ldr	w8, [x19, #336]
  40561c:	ldr	w9, [x20, #80]
  405620:	cmp	w8, w9
  405624:	b.ge	4056e0 <printf@plt+0x3c70>  // b.tcont
  405628:	ldr	w9, [x19, #144]
  40562c:	ldr	x0, [x19, #536]
  405630:	add	w8, w9, w8
  405634:	str	w8, [x19, #336]
  405638:	bl	4129fc <printf@plt+0x10f8c>
  40563c:	ldr	w8, [x19, #336]
  405640:	ldr	w9, [x20, #80]
  405644:	cmp	w8, w9
  405648:	b.lt	405628 <printf@plt+0x3bb8>  // b.tstop
  40564c:	b	4056e0 <printf@plt+0x3c70>
  405650:	bl	411cc8 <printf@plt+0x10258>
  405654:	cbz	w0, 405700 <printf@plt+0x3c90>
  405658:	mov	w21, #0x1                   	// #1
  40565c:	ldr	x0, [x19, #536]
  405660:	bl	411cec <printf@plt+0x1027c>
  405664:	ldr	x8, [x19, #552]
  405668:	cbz	x8, 405680 <printf@plt+0x3c10>
  40566c:	ldr	x0, [x19, #536]
  405670:	bl	411cec <printf@plt+0x1027c>
  405674:	ldr	x0, [x19, #552]
  405678:	bl	41063c <printf@plt+0xebcc>
  40567c:	str	xzr, [x19, #552]
  405680:	ldr	w8, [x19, #568]
  405684:	cmp	w8, #0x2
  405688:	b.eq	405720 <printf@plt+0x3cb0>  // b.none
  40568c:	cmp	w8, #0x1
  405690:	b.eq	405764 <printf@plt+0x3cf4>  // b.none
  405694:	cbnz	w8, 4057a8 <printf@plt+0x3d38>
  405698:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  40569c:	ldr	w8, [x8, #512]
  4056a0:	ldr	x0, [x19, #536]
  4056a4:	cmp	w8, #0x1
  4056a8:	b.ne	4057e8 <printf@plt+0x3d78>  // b.any
  4056ac:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  4056b0:	add	x1, x1, #0x127
  4056b4:	b	4057f0 <printf@plt+0x3d80>
  4056b8:	ldr	w8, [x19, #340]
  4056bc:	ldr	w9, [x20, #76]
  4056c0:	cmp	w8, w9
  4056c4:	b.ne	4056d8 <printf@plt+0x3c68>  // b.any
  4056c8:	ldr	w8, [x19, #336]
  4056cc:	ldr	w9, [x20, #80]
  4056d0:	cmp	w8, w9
  4056d4:	b.ge	4056e0 <printf@plt+0x3c70>  // b.tcont
  4056d8:	ldr	x0, [x19, #536]
  4056dc:	bl	4129fc <printf@plt+0x10f8c>
  4056e0:	ldr	x0, [x19, #536]
  4056e4:	ldr	x1, [x20, #64]
  4056e8:	ldr	w2, [x20, #72]
  4056ec:	ldp	x20, x19, [sp, #48]
  4056f0:	ldp	x22, x21, [sp, #32]
  4056f4:	ldr	x23, [sp, #16]
  4056f8:	ldp	x29, x30, [sp], #64
  4056fc:	b	4120a4 <printf@plt+0x10634>
  405700:	ldr	w8, [x19, #656]
  405704:	cmp	w8, #0x0
  405708:	cset	w21, ne  // ne = any
  40570c:	ldr	x0, [x19, #536]
  405710:	bl	411cec <printf@plt+0x1027c>
  405714:	ldr	x8, [x19, #552]
  405718:	cbnz	x8, 40566c <printf@plt+0x3bfc>
  40571c:	b	405680 <printf@plt+0x3c10>
  405720:	ldr	w9, [x19, #564]
  405724:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  405728:	mov	w10, #0x24c                 	// #588
  40572c:	mov	w11, #0x254                 	// #596
  405730:	cmp	w9, #0x0
  405734:	ldr	w8, [x8, #512]
  405738:	csel	x9, x11, x10, gt
  40573c:	ldr	x0, [x19, #536]
  405740:	ldr	w4, [x19, #584]
  405744:	ldr	w3, [x19, x9]
  405748:	ldr	w5, [x19, #580]
  40574c:	cmp	w8, #0x1
  405750:	add	x1, x19, #0x50
  405754:	b.ne	4057c8 <printf@plt+0x3d58>  // b.any
  405758:	adrp	x2, 422000 <_ZdlPvm@@Base+0x32c0>
  40575c:	add	x2, x2, #0x152
  405760:	b	4057dc <printf@plt+0x3d6c>
  405764:	ldr	w9, [x19, #564]
  405768:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  40576c:	mov	w10, #0x24c                 	// #588
  405770:	mov	w11, #0x254                 	// #596
  405774:	cmp	w9, #0x0
  405778:	ldr	w8, [x8, #512]
  40577c:	csel	x9, x11, x10, gt
  405780:	ldr	x0, [x19, #536]
  405784:	ldr	w4, [x19, #584]
  405788:	ldr	w3, [x19, x9]
  40578c:	ldr	w5, [x19, #580]
  405790:	cmp	w8, #0x1
  405794:	add	x1, x19, #0x50
  405798:	b.ne	4057d4 <printf@plt+0x3d64>  // b.any
  40579c:	adrp	x2, 423000 <_ZdlPvm@@Base+0x42c0>
  4057a0:	add	x2, x2, #0x5d3
  4057a4:	b	4057dc <printf@plt+0x3d6c>
  4057a8:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4057ac:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  4057b0:	add	x1, x1, #0xa48
  4057b4:	add	x0, x0, #0x16e
  4057b8:	mov	x2, x1
  4057bc:	mov	x3, x1
  4057c0:	bl	418ebc <printf@plt+0x1744c>
  4057c4:	b	4057f8 <printf@plt+0x3d88>
  4057c8:	adrp	x2, 422000 <_ZdlPvm@@Base+0x32c0>
  4057cc:	add	x2, x2, #0x160
  4057d0:	b	4057dc <printf@plt+0x3d6c>
  4057d4:	adrp	x2, 422000 <_ZdlPvm@@Base+0x32c0>
  4057d8:	add	x2, x2, #0x145
  4057dc:	mov	w6, w21
  4057e0:	bl	412760 <printf@plt+0x10cf0>
  4057e4:	b	4057f8 <printf@plt+0x3d88>
  4057e8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  4057ec:	add	x1, x1, #0x136
  4057f0:	mov	w2, w21
  4057f4:	bl	412258 <printf@plt+0x107e8>
  4057f8:	ldr	x0, [x19, #536]
  4057fc:	ldr	x1, [x20, #64]
  405800:	ldr	w2, [x20, #72]
  405804:	bl	4120a4 <printf@plt+0x10634>
  405808:	ldr	x0, [x19, #536]
  40580c:	bl	411cec <printf@plt+0x1027c>
  405810:	ldr	w9, [x19, #628]
  405814:	mov	w8, #0x3                   	// #3
  405818:	str	w8, [x19, #568]
  40581c:	mov	w8, #0x1                   	// #1
  405820:	cmp	w9, #0x1
  405824:	str	w8, [x19, #516]
  405828:	str	wzr, [x19, #656]
  40582c:	str	w9, [x19, #588]
  405830:	b.lt	405870 <printf@plt+0x3e00>  // b.tstop
  405834:	ldr	w8, [x19, #564]
  405838:	mov	w9, #0x24c                 	// #588
  40583c:	str	wzr, [x19, #592]
  405840:	cmp	w8, #0x0
  405844:	mov	w8, #0x254                 	// #596
  405848:	csel	x8, x8, x9, gt
  40584c:	ldr	w20, [x19, x8]
  405850:	cbz	w20, 405870 <printf@plt+0x3e00>
  405854:	ldr	x0, [x19, #536]
  405858:	ldr	w21, [x19, #584]
  40585c:	ldr	w23, [x19, #580]
  405860:	bl	411cc8 <printf@plt+0x10258>
  405864:	cbz	w0, 405884 <printf@plt+0x3e14>
  405868:	mov	w22, #0x1                   	// #1
  40586c:	b	405890 <printf@plt+0x3e20>
  405870:	ldp	x20, x19, [sp, #48]
  405874:	ldp	x22, x21, [sp, #32]
  405878:	ldr	x23, [sp, #16]
  40587c:	ldp	x29, x30, [sp], #64
  405880:	ret
  405884:	ldr	w8, [x19, #656]
  405888:	cmp	w8, #0x0
  40588c:	cset	w22, ne  // ne = any
  405890:	ldr	x0, [x19, #536]
  405894:	bl	411cec <printf@plt+0x1027c>
  405898:	ldr	w5, [x19, #576]
  40589c:	str	w20, [x19, #592]
  4058a0:	str	w21, [x19, #584]
  4058a4:	cmp	w5, w23
  4058a8:	b.lt	4058b0 <printf@plt+0x3e40>  // b.tstop
  4058ac:	str	w23, [x19, #580]
  4058b0:	ldr	x0, [x19, #536]
  4058b4:	add	x1, x19, #0x50
  4058b8:	mov	w3, w20
  4058bc:	mov	w4, w21
  4058c0:	mov	w6, w22
  4058c4:	ldp	x20, x19, [sp, #48]
  4058c8:	ldp	x22, x21, [sp, #32]
  4058cc:	ldr	x23, [sp, #16]
  4058d0:	adrp	x2, 422000 <_ZdlPvm@@Base+0x32c0>
  4058d4:	add	x2, x2, #0x476
  4058d8:	ldp	x29, x30, [sp], #64
  4058dc:	b	412760 <printf@plt+0x10cf0>
  4058e0:	stp	x29, x30, [sp, #-48]!
  4058e4:	stp	x22, x21, [sp, #16]
  4058e8:	stp	x20, x19, [sp, #32]
  4058ec:	mov	x29, sp
  4058f0:	ldr	w8, [x0, #280]
  4058f4:	mov	x19, x0
  4058f8:	mov	x20, x1
  4058fc:	cmn	w8, #0x1
  405900:	b.ne	40590c <printf@plt+0x3e9c>  // b.any
  405904:	ldr	w8, [x19, #600]
  405908:	str	w8, [x19, #280]
  40590c:	ldr	x0, [x20]
  405910:	ldr	x8, [x19, #272]
  405914:	cmp	x0, x8
  405918:	b.eq	405950 <printf@plt+0x3ee0>  // b.none
  40591c:	cbz	x8, 405938 <printf@plt+0x3ec8>
  405920:	mov	x0, x8
  405924:	bl	41a1d4 <printf@plt+0x18764>
  405928:	mov	x1, x0
  40592c:	mov	x0, x19
  405930:	bl	40a7dc <printf@plt+0x8d6c>
  405934:	ldr	x0, [x20]
  405938:	str	x0, [x19, #272]
  40593c:	cbz	x0, 405950 <printf@plt+0x3ee0>
  405940:	bl	41a1d4 <printf@plt+0x18764>
  405944:	mov	x1, x0
  405948:	mov	x0, x19
  40594c:	bl	40a8e8 <printf@plt+0x8e78>
  405950:	ldr	w8, [x19, #280]
  405954:	ldr	w9, [x20, #8]
  405958:	cmp	w8, w9
  40595c:	b.eq	4059cc <printf@plt+0x3f5c>  // b.none
  405960:	mov	x0, x19
  405964:	mov	x1, x20
  405968:	bl	40ab90 <printf@plt+0x9120>
  40596c:	ldr	w21, [x19, #280]
  405970:	cmp	w21, #0x1
  405974:	b.lt	4059bc <printf@plt+0x3f4c>  // b.tstop
  405978:	ldr	w22, [x20, #8]
  40597c:	cmp	w22, #0x1
  405980:	b.lt	4059cc <printf@plt+0x3f5c>  // b.tstop
  405984:	cmp	w21, w22
  405988:	b.ge	4059a4 <printf@plt+0x3f34>  // b.tcont
  40598c:	ldr	x0, [x19, #536]
  405990:	bl	412df8 <printf@plt+0x11388>
  405994:	add	w21, w21, #0x2
  405998:	cmp	w21, w22
  40599c:	b.lt	40598c <printf@plt+0x3f1c>  // b.tstop
  4059a0:	b	4059bc <printf@plt+0x3f4c>
  4059a4:	b.le	4059bc <printf@plt+0x3f4c>
  4059a8:	ldr	x0, [x19, #536]
  4059ac:	bl	412d5c <printf@plt+0x112ec>
  4059b0:	sub	w21, w21, #0x2
  4059b4:	cmp	w21, w22
  4059b8:	b.gt	4059a8 <printf@plt+0x3f38>
  4059bc:	ldr	w8, [x20, #8]
  4059c0:	cmp	w8, #0x1
  4059c4:	b.lt	4059cc <printf@plt+0x3f5c>  // b.tstop
  4059c8:	str	w8, [x19, #280]
  4059cc:	add	x21, x19, #0x128
  4059d0:	add	x20, x20, #0x18
  4059d4:	mov	x0, x21
  4059d8:	mov	x1, x20
  4059dc:	bl	417d14 <printf@plt+0x162a4>
  4059e0:	cbz	w0, 405a14 <printf@plt+0x3fa4>
  4059e4:	ldr	x0, [x19, #536]
  4059e8:	bl	412014 <printf@plt+0x105a4>
  4059ec:	ldr	x8, [x20, #32]
  4059f0:	ldp	q1, q0, [x20]
  4059f4:	mov	x1, x21
  4059f8:	str	x8, [x21, #32]
  4059fc:	stp	q1, q0, [x21]
  405a00:	ldr	x0, [x19, #536]
  405a04:	ldp	x20, x19, [sp, #32]
  405a08:	ldp	x22, x21, [sp, #16]
  405a0c:	ldp	x29, x30, [sp], #48
  405a10:	b	411d1c <printf@plt+0x102ac>
  405a14:	ldp	x20, x19, [sp, #32]
  405a18:	ldp	x22, x21, [sp, #16]
  405a1c:	ldp	x29, x30, [sp], #48
  405a20:	ret
  405a24:	stp	x29, x30, [sp, #-32]!
  405a28:	stp	x20, x19, [sp, #16]
  405a2c:	mov	x29, sp
  405a30:	mov	x19, x0
  405a34:	ldr	x0, [x0, #536]
  405a38:	mov	x20, x1
  405a3c:	bl	411084 <printf@plt+0xf614>
  405a40:	cbz	w0, 405a84 <printf@plt+0x4014>
  405a44:	ldr	w8, [x19, #336]
  405a48:	ldr	w9, [x20, #80]
  405a4c:	cmp	w8, w9
  405a50:	b.ge	405a78 <printf@plt+0x4008>  // b.tcont
  405a54:	ldr	w9, [x19, #144]
  405a58:	ldr	x0, [x19, #536]
  405a5c:	add	w8, w9, w8
  405a60:	str	w8, [x19, #336]
  405a64:	bl	4129fc <printf@plt+0x10f8c>
  405a68:	ldr	w8, [x19, #336]
  405a6c:	ldr	w9, [x20, #80]
  405a70:	cmp	w8, w9
  405a74:	b.lt	405a54 <printf@plt+0x3fe4>  // b.tstop
  405a78:	ldp	x20, x19, [sp, #16]
  405a7c:	ldp	x29, x30, [sp], #32
  405a80:	ret
  405a84:	ldr	w8, [x19, #340]
  405a88:	ldr	w9, [x20, #76]
  405a8c:	cmp	w8, w9
  405a90:	b.ne	405aa4 <printf@plt+0x4034>  // b.any
  405a94:	ldr	w8, [x19, #336]
  405a98:	ldr	w9, [x20, #80]
  405a9c:	cmp	w8, w9
  405aa0:	b.ge	405a78 <printf@plt+0x4008>  // b.tcont
  405aa4:	ldr	x0, [x19, #536]
  405aa8:	ldp	x20, x19, [sp, #16]
  405aac:	ldp	x29, x30, [sp], #32
  405ab0:	b	4129fc <printf@plt+0x10f8c>
  405ab4:	stp	x29, x30, [sp, #-32]!
  405ab8:	str	x19, [sp, #16]
  405abc:	mov	x29, sp
  405ac0:	ldr	x8, [x0, #552]
  405ac4:	cbz	x8, 405ae0 <printf@plt+0x4070>
  405ac8:	mov	x19, x0
  405acc:	ldr	x0, [x0, #536]
  405ad0:	bl	411cec <printf@plt+0x1027c>
  405ad4:	ldr	x0, [x19, #552]
  405ad8:	bl	41063c <printf@plt+0xebcc>
  405adc:	str	xzr, [x19, #552]
  405ae0:	ldr	x19, [sp, #16]
  405ae4:	ldp	x29, x30, [sp], #32
  405ae8:	ret
  405aec:	stp	x29, x30, [sp, #-48]!
  405af0:	str	x21, [sp, #16]
  405af4:	stp	x20, x19, [sp, #32]
  405af8:	mov	x29, sp
  405afc:	ldr	w8, [x1, #92]
  405b00:	mov	x19, x1
  405b04:	mov	x20, x0
  405b08:	cbz	w8, 405b88 <printf@plt+0x4118>
  405b0c:	ldr	x21, [x19, #64]
  405b10:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  405b14:	add	x1, x1, #0xe66
  405b18:	mov	w2, #0xb                   	// #11
  405b1c:	mov	x0, x21
  405b20:	bl	401860 <strncmp@plt>
  405b24:	cbz	w0, 405ba0 <printf@plt+0x4130>
  405b28:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  405b2c:	add	x1, x1, #0xe7e
  405b30:	mov	w2, #0xb                   	// #11
  405b34:	mov	x0, x21
  405b38:	bl	401860 <strncmp@plt>
  405b3c:	cbz	w0, 405ba0 <printf@plt+0x4130>
  405b40:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  405b44:	add	x1, x1, #0xe72
  405b48:	mov	w2, #0xb                   	// #11
  405b4c:	mov	x0, x21
  405b50:	bl	401860 <strncmp@plt>
  405b54:	cbz	w0, 405ba0 <printf@plt+0x4130>
  405b58:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  405b5c:	add	x1, x1, #0xe5b
  405b60:	mov	w2, #0xa                   	// #10
  405b64:	mov	x0, x21
  405b68:	bl	401860 <strncmp@plt>
  405b6c:	cbz	w0, 405ba0 <printf@plt+0x4130>
  405b70:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  405b74:	add	x1, x1, #0xe8a
  405b78:	mov	w2, #0xb                   	// #11
  405b7c:	mov	x0, x21
  405b80:	bl	401860 <strncmp@plt>
  405b84:	cbz	w0, 405ba0 <printf@plt+0x4130>
  405b88:	mov	x0, x19
  405b8c:	bl	402a24 <printf@plt+0xfb4>
  405b90:	cbnz	w0, 405ba0 <printf@plt+0x4130>
  405b94:	mov	x0, x19
  405b98:	bl	4028d8 <printf@plt+0xe68>
  405b9c:	cbz	w0, 405bb8 <printf@plt+0x4148>
  405ba0:	mov	x0, x20
  405ba4:	mov	x1, x19
  405ba8:	ldp	x20, x19, [sp, #32]
  405bac:	ldr	x21, [sp, #16]
  405bb0:	ldp	x29, x30, [sp], #48
  405bb4:	b	405bc8 <printf@plt+0x4158>
  405bb8:	ldp	x20, x19, [sp, #32]
  405bbc:	ldr	x21, [sp, #16]
  405bc0:	ldp	x29, x30, [sp], #48
  405bc4:	ret
  405bc8:	sub	sp, sp, #0x60
  405bcc:	stp	x29, x30, [sp, #16]
  405bd0:	stp	x26, x25, [sp, #32]
  405bd4:	stp	x24, x23, [sp, #48]
  405bd8:	stp	x22, x21, [sp, #64]
  405bdc:	stp	x20, x19, [sp, #80]
  405be0:	add	x29, sp, #0x10
  405be4:	ldr	x20, [x1, #64]
  405be8:	mov	x21, x1
  405bec:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405bf0:	mov	x19, x0
  405bf4:	add	x1, x1, #0x1d2
  405bf8:	mov	w2, #0x9                   	// #9
  405bfc:	mov	x0, x20
  405c00:	bl	401860 <strncmp@plt>
  405c04:	cbz	w0, 405f38 <printf@plt+0x44c8>
  405c08:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405c0c:	add	x1, x1, #0x1dc
  405c10:	mov	w2, #0x9                   	// #9
  405c14:	mov	x0, x20
  405c18:	bl	401860 <strncmp@plt>
  405c1c:	cbz	w0, 405f04 <printf@plt+0x4494>
  405c20:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405c24:	add	x1, x1, #0x1e6
  405c28:	mov	w2, #0x9                   	// #9
  405c2c:	mov	x0, x20
  405c30:	bl	401860 <strncmp@plt>
  405c34:	cbz	w0, 405f9c <printf@plt+0x452c>
  405c38:	ldr	w23, [x21, #92]
  405c3c:	cbz	w23, 405c68 <printf@plt+0x41f8>
  405c40:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  405c44:	add	x1, x1, #0xe10
  405c48:	mov	x0, x20
  405c4c:	bl	401940 <strcmp@plt>
  405c50:	cbz	w0, 405fc0 <printf@plt+0x4550>
  405c54:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  405c58:	add	x1, x1, #0xe1c
  405c5c:	mov	x0, x20
  405c60:	bl	401940 <strcmp@plt>
  405c64:	cbz	w0, 406078 <printf@plt+0x4608>
  405c68:	add	x22, x20, #0x7
  405c6c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  405c70:	add	x1, x1, #0xef6
  405c74:	mov	w2, #0x3                   	// #3
  405c78:	mov	x0, x22
  405c7c:	bl	401860 <strncmp@plt>
  405c80:	cbz	w0, 40600c <printf@plt+0x459c>
  405c84:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  405c88:	add	x1, x1, #0xeeb
  405c8c:	mov	w2, #0x3                   	// #3
  405c90:	mov	x0, x22
  405c94:	bl	401860 <strncmp@plt>
  405c98:	cbz	w0, 4060b8 <printf@plt+0x4648>
  405c9c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405ca0:	add	x1, x1, #0x1f0
  405ca4:	mov	x0, x22
  405ca8:	bl	401940 <strcmp@plt>
  405cac:	cbz	w0, 406108 <printf@plt+0x4698>
  405cb0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405cb4:	add	x1, x1, #0x200
  405cb8:	mov	x0, x22
  405cbc:	bl	401940 <strcmp@plt>
  405cc0:	cbz	w0, 406110 <printf@plt+0x46a0>
  405cc4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405cc8:	add	x1, x1, #0x20d
  405ccc:	mov	x0, x22
  405cd0:	bl	401940 <strcmp@plt>
  405cd4:	cbz	w0, 40611c <printf@plt+0x46ac>
  405cd8:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  405cdc:	add	x1, x1, #0xf39
  405ce0:	mov	w2, #0xb                   	// #11
  405ce4:	mov	x0, x22
  405ce8:	bl	401860 <strncmp@plt>
  405cec:	cbz	w0, 406128 <printf@plt+0x46b8>
  405cf0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  405cf4:	add	x1, x1, #0xe62
  405cf8:	mov	w2, #0x3                   	// #3
  405cfc:	mov	x0, x22
  405d00:	bl	401860 <strncmp@plt>
  405d04:	cbz	w0, 406150 <printf@plt+0x46e0>
  405d08:	cbz	w23, 405d20 <printf@plt+0x42b0>
  405d0c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  405d10:	add	x1, x1, #0xe2a
  405d14:	mov	x0, x20
  405d18:	bl	401940 <strcmp@plt>
  405d1c:	cbz	w0, 406184 <printf@plt+0x4714>
  405d20:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405d24:	add	x1, x1, #0x219
  405d28:	mov	w2, #0x8                   	// #8
  405d2c:	mov	x0, x22
  405d30:	bl	401860 <strncmp@plt>
  405d34:	cbz	w0, 406174 <printf@plt+0x4704>
  405d38:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  405d3c:	add	x1, x1, #0xe4a
  405d40:	mov	w2, #0x3                   	// #3
  405d44:	mov	x0, x22
  405d48:	bl	401860 <strncmp@plt>
  405d4c:	cbz	w0, 4061d4 <printf@plt+0x4764>
  405d50:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405d54:	add	x1, x1, #0x222
  405d58:	mov	w2, #0x3                   	// #3
  405d5c:	mov	x0, x22
  405d60:	bl	401860 <strncmp@plt>
  405d64:	cbz	w0, 4061b0 <printf@plt+0x4740>
  405d68:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405d6c:	add	x1, x1, #0x226
  405d70:	mov	w2, #0x3                   	// #3
  405d74:	mov	x0, x22
  405d78:	bl	401860 <strncmp@plt>
  405d7c:	cbz	w0, 4061b0 <printf@plt+0x4740>
  405d80:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405d84:	add	x1, x1, #0x22a
  405d88:	mov	w2, #0x3                   	// #3
  405d8c:	mov	x0, x22
  405d90:	bl	401860 <strncmp@plt>
  405d94:	cbz	w0, 406240 <printf@plt+0x47d0>
  405d98:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405d9c:	add	x1, x1, #0x22e
  405da0:	mov	w2, #0x3                   	// #3
  405da4:	mov	x0, x22
  405da8:	bl	401860 <strncmp@plt>
  405dac:	cbz	w0, 406284 <printf@plt+0x4814>
  405db0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405db4:	add	x1, x1, #0x232
  405db8:	mov	w2, #0x3                   	// #3
  405dbc:	mov	x0, x22
  405dc0:	bl	401860 <strncmp@plt>
  405dc4:	cbz	w0, 4062a4 <printf@plt+0x4834>
  405dc8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405dcc:	add	x1, x1, #0x236
  405dd0:	mov	w2, #0x3                   	// #3
  405dd4:	mov	x0, x22
  405dd8:	bl	401860 <strncmp@plt>
  405ddc:	cbz	w0, 4062c4 <printf@plt+0x4854>
  405de0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405de4:	add	x1, x1, #0x23a
  405de8:	mov	w2, #0x3                   	// #3
  405dec:	mov	x0, x22
  405df0:	bl	401860 <strncmp@plt>
  405df4:	cbz	w0, 4062ec <printf@plt+0x487c>
  405df8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405dfc:	add	x1, x1, #0x23e
  405e00:	mov	w2, #0x3                   	// #3
  405e04:	mov	x0, x22
  405e08:	bl	401860 <strncmp@plt>
  405e0c:	cbz	w0, 406304 <printf@plt+0x4894>
  405e10:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405e14:	add	x1, x1, #0x242
  405e18:	mov	x0, x22
  405e1c:	bl	401940 <strcmp@plt>
  405e20:	cbz	w0, 4063a0 <printf@plt+0x4930>
  405e24:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405e28:	add	x1, x1, #0x249
  405e2c:	mov	w2, #0x9                   	// #9
  405e30:	mov	x0, x22
  405e34:	bl	401860 <strncmp@plt>
  405e38:	cbz	w0, 4063c0 <printf@plt+0x4950>
  405e3c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405e40:	add	x1, x1, #0x253
  405e44:	mov	w2, #0x5                   	// #5
  405e48:	mov	x0, x22
  405e4c:	bl	401860 <strncmp@plt>
  405e50:	cbz	w0, 406408 <printf@plt+0x4998>
  405e54:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405e58:	add	x1, x1, #0x259
  405e5c:	mov	x0, x22
  405e60:	bl	401940 <strcmp@plt>
  405e64:	cbz	w0, 406468 <printf@plt+0x49f8>
  405e68:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  405e6c:	add	x1, x1, #0xea9
  405e70:	mov	x0, x22
  405e74:	bl	401940 <strcmp@plt>
  405e78:	cbz	w0, 406498 <printf@plt+0x4a28>
  405e7c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  405e80:	add	x1, x1, #0xeb8
  405e84:	mov	x0, x22
  405e88:	bl	401940 <strcmp@plt>
  405e8c:	cbz	w0, 4064bc <printf@plt+0x4a4c>
  405e90:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  405e94:	add	x1, x1, #0x267
  405e98:	mov	w2, #0x5                   	// #5
  405e9c:	mov	x0, x22
  405ea0:	bl	401860 <strncmp@plt>
  405ea4:	cbz	w0, 4064dc <printf@plt+0x4a6c>
  405ea8:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  405eac:	add	x1, x1, #0xed3
  405eb0:	mov	w2, #0x4                   	// #4
  405eb4:	mov	x0, x22
  405eb8:	bl	401860 <strncmp@plt>
  405ebc:	cbz	w0, 406564 <printf@plt+0x4af4>
  405ec0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  405ec4:	add	x1, x1, #0xedf
  405ec8:	mov	w2, #0x4                   	// #4
  405ecc:	mov	x0, x22
  405ed0:	bl	401860 <strncmp@plt>
  405ed4:	cbnz	w0, 405f80 <printf@plt+0x4510>
  405ed8:	ldr	x0, [x19, #552]
  405edc:	cbz	x0, 405f80 <printf@plt+0x4510>
  405ee0:	ldr	w8, [x19, #564]
  405ee4:	mov	w10, #0x24c                 	// #588
  405ee8:	ldr	w9, [x19, #584]
  405eec:	cmp	w8, #0x0
  405ef0:	mov	w8, #0x254                 	// #596
  405ef4:	csel	x8, x8, x10, gt
  405ef8:	ldr	w8, [x19, x8]
  405efc:	add	w1, w8, w9
  405f00:	b	4065b4 <printf@plt+0x4b44>
  405f04:	ldr	x0, [x19, #536]
  405f08:	bl	412974 <printf@plt+0x10f04>
  405f0c:	cbz	w0, 405f38 <printf@plt+0x44c8>
  405f10:	ldr	x8, [x21, #64]
  405f14:	add	x0, x19, #0x50
  405f18:	ldp	x20, x19, [sp, #80]
  405f1c:	ldp	x22, x21, [sp, #64]
  405f20:	ldp	x24, x23, [sp, #48]
  405f24:	ldp	x26, x25, [sp, #32]
  405f28:	ldp	x29, x30, [sp, #16]
  405f2c:	add	x1, x8, #0x9
  405f30:	add	sp, sp, #0x60
  405f34:	b	41344c <printf@plt+0x119dc>
  405f38:	mov	x0, x19
  405f3c:	mov	x1, x21
  405f40:	bl	4058e0 <printf@plt+0x3e70>
  405f44:	ldr	x0, [x19, #536]
  405f48:	bl	411cec <printf@plt+0x1027c>
  405f4c:	ldr	x0, [x19, #536]
  405f50:	bl	4127fc <printf@plt+0x10d8c>
  405f54:	ldr	x8, [x21, #64]
  405f58:	add	x0, x19, #0x50
  405f5c:	add	x1, x8, #0x9
  405f60:	bl	41344c <printf@plt+0x119dc>
  405f64:	ldr	w8, [x21, #76]
  405f68:	str	w8, [x19, #340]
  405f6c:	ldr	w8, [x21, #88]
  405f70:	str	w8, [x19, #336]
  405f74:	ldr	w8, [x21, #84]
  405f78:	str	wzr, [x19, #516]
  405f7c:	str	w8, [x19, #344]
  405f80:	ldp	x20, x19, [sp, #80]
  405f84:	ldp	x22, x21, [sp, #64]
  405f88:	ldp	x24, x23, [sp, #48]
  405f8c:	ldp	x26, x25, [sp, #32]
  405f90:	ldp	x29, x30, [sp, #16]
  405f94:	add	sp, sp, #0x60
  405f98:	ret
  405f9c:	mov	x0, x19
  405fa0:	mov	x1, x21
  405fa4:	ldp	x20, x19, [sp, #80]
  405fa8:	ldp	x22, x21, [sp, #64]
  405fac:	ldp	x24, x23, [sp, #48]
  405fb0:	ldp	x26, x25, [sp, #32]
  405fb4:	ldp	x29, x30, [sp, #16]
  405fb8:	add	sp, sp, #0x60
  405fbc:	b	4086a8 <printf@plt+0x6c38>
  405fc0:	ldr	w8, [x19, #572]
  405fc4:	cbnz	w8, 405fe4 <printf@plt+0x4574>
  405fc8:	ldr	x0, [x19, #536]
  405fcc:	bl	4129e4 <printf@plt+0x10f74>
  405fd0:	cbz	w0, 405fe4 <printf@plt+0x4574>
  405fd4:	ldr	x0, [x19, #536]
  405fd8:	bl	412984 <printf@plt+0x10f14>
  405fdc:	ldr	x0, [x19, #536]
  405fe0:	bl	4128cc <printf@plt+0x10e5c>
  405fe4:	ldr	w8, [x19, #564]
  405fe8:	mov	w9, #0x24c                 	// #588
  405fec:	mov	w10, #0x254                 	// #596
  405ff0:	cmp	w8, #0x0
  405ff4:	csel	x8, x10, x9, gt
  405ff8:	ldr	w8, [x19, x8]
  405ffc:	ldr	w9, [x19, #584]
  406000:	add	w8, w9, w8
  406004:	str	w8, [x19, #336]
  406008:	b	405f80 <printf@plt+0x4510>
  40600c:	add	x0, x20, #0xa
  406010:	mov	w2, #0xa                   	// #10
  406014:	mov	x1, xzr
  406018:	bl	401770 <strtol@plt>
  40601c:	ldr	w8, [x19, #684]
  406020:	mov	x20, x0
  406024:	str	w20, [x19, #656]
  406028:	cbz	w8, 40604c <printf@plt+0x45dc>
  40602c:	ldr	x1, [x19, #712]
  406030:	ldr	x4, [x19, #744]
  406034:	ldr	x5, [x19, #776]
  406038:	adrp	x3, 421000 <_ZdlPvm@@Base+0x22c0>
  40603c:	add	x6, x19, #0x2ac
  406040:	add	x3, x3, #0xef7
  406044:	mov	w2, w20
  406048:	bl	404e74 <printf@plt+0x3404>
  40604c:	cmp	w20, #0x1
  406050:	b.lt	40606c <printf@plt+0x45fc>  // b.tstop
  406054:	add	w20, w20, #0x1
  406058:	ldr	x0, [x19, #536]
  40605c:	bl	412804 <printf@plt+0x10d94>
  406060:	sub	w20, w20, #0x1
  406064:	cmp	w20, #0x1
  406068:	b.gt	406058 <printf@plt+0x45e8>
  40606c:	mov	w8, #0x1                   	// #1
  406070:	str	w8, [x19, #516]
  406074:	b	405f80 <printf@plt+0x4510>
  406078:	ldr	w8, [x19, #560]
  40607c:	cmp	w8, #0x1
  406080:	b.lt	405f80 <printf@plt+0x4510>  // b.tstop
  406084:	b.eq	40609c <printf@plt+0x462c>  // b.none
  406088:	ldr	x0, [x19, #536]
  40608c:	bl	412974 <printf@plt+0x10f04>
  406090:	cbz	w0, 40609c <printf@plt+0x462c>
  406094:	ldr	x0, [x19, #536]
  406098:	bl	4128cc <printf@plt+0x10e5c>
  40609c:	ldr	w8, [x19, #560]
  4060a0:	subs	w8, w8, #0x1
  4060a4:	str	w8, [x19, #560]
  4060a8:	b.ne	405f80 <printf@plt+0x4510>  // b.any
  4060ac:	ldr	x0, [x19, #536]
  4060b0:	bl	411cec <printf@plt+0x1027c>
  4060b4:	b	40606c <printf@plt+0x45fc>
  4060b8:	ldr	w8, [x19, #672]
  4060bc:	mov	w9, #0x1                   	// #1
  4060c0:	str	w9, [x19, #660]
  4060c4:	cbz	w8, 4060e8 <printf@plt+0x4678>
  4060c8:	ldr	x1, [x19, #688]
  4060cc:	ldr	x4, [x19, #720]
  4060d0:	ldr	x5, [x19, #752]
  4060d4:	adrp	x3, 421000 <_ZdlPvm@@Base+0x22c0>
  4060d8:	add	x6, x19, #0x2a0
  4060dc:	add	x3, x3, #0xeec
  4060e0:	mov	w2, #0x1                   	// #1
  4060e4:	bl	404e74 <printf@plt+0x3404>
  4060e8:	mov	x0, x19
  4060ec:	ldp	x20, x19, [sp, #80]
  4060f0:	ldp	x22, x21, [sp, #64]
  4060f4:	ldp	x24, x23, [sp, #48]
  4060f8:	ldp	x26, x25, [sp, #32]
  4060fc:	ldp	x29, x30, [sp, #16]
  406100:	add	sp, sp, #0x60
  406104:	b	408108 <printf@plt+0x6698>
  406108:	str	wzr, [x19, #568]
  40610c:	b	405f80 <printf@plt+0x4510>
  406110:	mov	w8, #0x2                   	// #2
  406114:	str	w8, [x19, #568]
  406118:	b	405f80 <printf@plt+0x4510>
  40611c:	mov	w8, #0x1                   	// #1
  406120:	str	w8, [x19, #568]
  406124:	b	405f80 <printf@plt+0x4510>
  406128:	add	x2, x20, #0x12
  40612c:	mov	x0, x19
  406130:	mov	x1, x21
  406134:	ldp	x20, x19, [sp, #80]
  406138:	ldp	x22, x21, [sp, #64]
  40613c:	ldp	x24, x23, [sp, #48]
  406140:	ldp	x26, x25, [sp, #32]
  406144:	ldp	x29, x30, [sp, #16]
  406148:	add	sp, sp, #0x60
  40614c:	b	40665c <printf@plt+0x4bec>
  406150:	add	x0, x20, #0xa
  406154:	mov	w20, #0x1                   	// #1
  406158:	mov	w2, #0xa                   	// #10
  40615c:	mov	x1, xzr
  406160:	str	w20, [x19, #516]
  406164:	bl	401770 <strtol@plt>
  406168:	str	w0, [x19, #652]
  40616c:	str	w20, [x19, #648]
  406170:	b	405f80 <printf@plt+0x4510>
  406174:	mov	w8, #0x1                   	// #1
  406178:	str	w8, [x19, #516]
  40617c:	str	wzr, [x19, #392]
  406180:	b	406190 <printf@plt+0x4720>
  406184:	mov	w8, #0x1                   	// #1
  406188:	str	w8, [x19, #516]
  40618c:	str	w8, [x19, #392]
  406190:	mov	x0, x19
  406194:	ldp	x20, x19, [sp, #80]
  406198:	ldp	x22, x21, [sp, #64]
  40619c:	ldp	x24, x23, [sp, #48]
  4061a0:	ldp	x26, x25, [sp, #32]
  4061a4:	ldp	x29, x30, [sp, #16]
  4061a8:	add	sp, sp, #0x60
  4061ac:	b	406a80 <printf@plt+0x5010>
  4061b0:	add	x1, x20, #0xa
  4061b4:	mov	x0, x19
  4061b8:	ldp	x20, x19, [sp, #80]
  4061bc:	ldp	x22, x21, [sp, #64]
  4061c0:	ldp	x24, x23, [sp, #48]
  4061c4:	ldp	x26, x25, [sp, #32]
  4061c8:	ldp	x29, x30, [sp, #16]
  4061cc:	add	sp, sp, #0x60
  4061d0:	b	407748 <printf@plt+0x5cd8>
  4061d4:	add	x0, x20, #0xa
  4061d8:	mov	w2, #0xa                   	// #10
  4061dc:	mov	x1, xzr
  4061e0:	bl	401770 <strtol@plt>
  4061e4:	ldr	w8, [x19, #564]
  4061e8:	mov	w9, #0x24c                 	// #588
  4061ec:	mov	w10, #0x254                 	// #596
  4061f0:	ldr	w11, [x19, #584]
  4061f4:	cmp	w8, #0x0
  4061f8:	csel	x8, x10, x9, gt
  4061fc:	ldr	w12, [x19, #572]
  406200:	ldr	w8, [x19, x8]
  406204:	mov	x20, x0
  406208:	mov	w9, #0x1                   	// #1
  40620c:	cmp	w12, w20
  406210:	add	w8, w11, w8
  406214:	str	w8, [x19, #336]
  406218:	str	w9, [x19, #516]
  40621c:	b.eq	405f80 <printf@plt+0x4510>  // b.none
  406220:	cbz	w20, 406238 <printf@plt+0x47c8>
  406224:	ldr	x0, [x19, #536]
  406228:	ldr	w2, [x19, #656]
  40622c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  406230:	add	x1, x1, #0x476
  406234:	bl	412258 <printf@plt+0x107e8>
  406238:	str	w20, [x19, #572]
  40623c:	b	405f80 <printf@plt+0x4510>
  406240:	ldr	w8, [x19, #576]
  406244:	add	x20, x20, #0xa
  406248:	cmn	w8, #0x1
  40624c:	b.ne	406264 <printf@plt+0x47f4>  // b.any
  406250:	mov	w2, #0xa                   	// #10
  406254:	mov	x0, x20
  406258:	mov	x1, xzr
  40625c:	bl	401770 <strtol@plt>
  406260:	str	w0, [x19, #576]
  406264:	mov	w2, #0xa                   	// #10
  406268:	mov	x0, x20
  40626c:	mov	x1, xzr
  406270:	bl	401770 <strtol@plt>
  406274:	mov	w8, #0x1                   	// #1
  406278:	str	w0, [x19, #644]
  40627c:	str	w8, [x19, #640]
  406280:	b	405f80 <printf@plt+0x4510>
  406284:	add	x0, x20, #0xa
  406288:	mov	w2, #0xa                   	// #10
  40628c:	mov	x1, xzr
  406290:	bl	401770 <strtol@plt>
  406294:	mov	w8, #0x1                   	// #1
  406298:	str	w0, [x19, #636]
  40629c:	str	w8, [x19, #632]
  4062a0:	b	405f80 <printf@plt+0x4510>
  4062a4:	add	x0, x20, #0xa
  4062a8:	mov	w2, #0xa                   	// #10
  4062ac:	mov	x1, xzr
  4062b0:	bl	401770 <strtol@plt>
  4062b4:	mov	w8, #0x1                   	// #1
  4062b8:	str	w0, [x19, #628]
  4062bc:	str	w8, [x19, #624]
  4062c0:	b	405f80 <printf@plt+0x4510>
  4062c4:	ldr	w8, [x19, #572]
  4062c8:	cbz	w8, 405f80 <printf@plt+0x4510>
  4062cc:	add	x0, x20, #0xa
  4062d0:	mov	w8, #0x2                   	// #2
  4062d4:	mov	w2, #0xa                   	// #10
  4062d8:	mov	x1, xzr
  4062dc:	str	w8, [x19, #564]
  4062e0:	bl	401770 <strtol@plt>
  4062e4:	str	w0, [x19, #596]
  4062e8:	b	405f80 <printf@plt+0x4510>
  4062ec:	add	x0, x20, #0xa
  4062f0:	mov	w2, #0xa                   	// #10
  4062f4:	mov	x1, xzr
  4062f8:	bl	401770 <strtol@plt>
  4062fc:	str	w0, [x19, #604]
  406300:	b	405f80 <printf@plt+0x4510>
  406304:	ldr	x22, [x19, #528]
  406308:	ldr	x8, [x22]
  40630c:	cbz	x8, 405f80 <printf@plt+0x4510>
  406310:	ldr	x9, [x22, #16]
  406314:	mov	x21, x8
  406318:	ldr	x23, [x9, #16]
  40631c:	mov	x8, x9
  406320:	ldr	w9, [x23, #92]
  406324:	cbz	w9, 406388 <printf@plt+0x4918>
  406328:	adrp	x26, 421000 <_ZdlPvm@@Base+0x22c0>
  40632c:	add	x26, x26, #0xe2a
  406330:	mov	x25, x23
  406334:	cmp	x8, x21
  406338:	b.eq	40636c <printf@plt+0x48fc>  // b.none
  40633c:	ldr	x0, [x25, #64]
  406340:	mov	x1, x26
  406344:	mov	x24, x8
  406348:	bl	401940 <strcmp@plt>
  40634c:	cbz	w0, 406478 <printf@plt+0x4a08>
  406350:	mov	x8, x24
  406354:	ldr	x8, [x24]
  406358:	str	x8, [x22, #16]
  40635c:	ldr	x25, [x8, #16]
  406360:	ldr	w9, [x25, #92]
  406364:	cbnz	w9, 406334 <printf@plt+0x48c4>
  406368:	mov	x21, x8
  40636c:	cmp	x25, x23
  406370:	b.eq	406388 <printf@plt+0x4918>  // b.none
  406374:	ldr	x21, [x21, #8]
  406378:	ldr	x8, [x21, #16]
  40637c:	cmp	x8, x23
  406380:	b.ne	406374 <printf@plt+0x4904>  // b.any
  406384:	str	x21, [x22, #16]
  406388:	add	x0, x20, #0xa
  40638c:	mov	w2, #0xa                   	// #10
  406390:	mov	x1, xzr
  406394:	bl	401770 <strtol@plt>
  406398:	str	w0, [x19, #600]
  40639c:	b	405f80 <printf@plt+0x4510>
  4063a0:	mov	x0, x19
  4063a4:	ldp	x20, x19, [sp, #80]
  4063a8:	ldp	x22, x21, [sp, #64]
  4063ac:	ldp	x24, x23, [sp, #48]
  4063b0:	ldp	x26, x25, [sp, #32]
  4063b4:	ldp	x29, x30, [sp, #16]
  4063b8:	add	sp, sp, #0x60
  4063bc:	b	407f74 <printf@plt+0x6504>
  4063c0:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4063c4:	ldrb	w9, [x8, #3712]
  4063c8:	tbnz	w9, #0, 405f80 <printf@plt+0x4510>
  4063cc:	mov	w9, #0x1                   	// #1
  4063d0:	add	x1, x20, #0xf
  4063d4:	strb	w9, [x8, #3712]
  4063d8:	ldrb	w8, [x1, #1]!
  4063dc:	cmp	w8, #0x20
  4063e0:	b.eq	4063d8 <printf@plt+0x4968>  // b.none
  4063e4:	ldp	x20, x19, [sp, #80]
  4063e8:	ldp	x22, x21, [sp, #64]
  4063ec:	ldp	x24, x23, [sp, #48]
  4063f0:	ldp	x26, x25, [sp, #32]
  4063f4:	ldp	x29, x30, [sp, #16]
  4063f8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4063fc:	add	x0, x0, #0xea8
  406400:	add	sp, sp, #0x60
  406404:	b	41fb48 <_ZdlPvm@@Base+0xe08>
  406408:	add	x1, x20, #0xc
  40640c:	mov	x0, sp
  406410:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  406414:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  406418:	add	x19, x19, #0xeb8
  40641c:	mov	x1, sp
  406420:	mov	x0, x19
  406424:	bl	41fdf4 <_ZdlPvm@@Base+0x10b4>
  406428:	mov	x0, sp
  40642c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406430:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  406434:	add	x9, x9, #0xec0
  406438:	ldp	w8, w9, [x9]
  40643c:	cmp	w8, w9
  406440:	b.lt	406450 <printf@plt+0x49e0>  // b.tstop
  406444:	mov	x0, x19
  406448:	bl	41fc84 <_ZdlPvm@@Base+0xf44>
  40644c:	ldr	w8, [x19, #8]
  406450:	ldr	x9, [x19]
  406454:	add	w10, w8, #0x1
  406458:	str	w10, [x19, #8]
  40645c:	mov	w10, #0xa                   	// #10
  406460:	strb	w10, [x9, w8, sxtw]
  406464:	b	405f80 <printf@plt+0x4510>
  406468:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40646c:	mov	w9, #0x1                   	// #1
  406470:	strb	w9, [x8, #3724]
  406474:	b	405f80 <printf@plt+0x4510>
  406478:	cmp	x25, x23
  40647c:	b.eq	405f80 <printf@plt+0x4510>  // b.none
  406480:	ldr	x24, [x24, #8]
  406484:	ldr	x8, [x24, #16]
  406488:	cmp	x8, x23
  40648c:	b.ne	406480 <printf@plt+0x4a10>  // b.any
  406490:	str	x24, [x22, #16]
  406494:	b	405f80 <printf@plt+0x4510>
  406498:	mov	x0, x19
  40649c:	mov	x1, x21
  4064a0:	ldp	x20, x19, [sp, #80]
  4064a4:	ldp	x22, x21, [sp, #64]
  4064a8:	ldp	x24, x23, [sp, #48]
  4064ac:	ldp	x26, x25, [sp, #32]
  4064b0:	ldp	x29, x30, [sp, #16]
  4064b4:	add	sp, sp, #0x60
  4064b8:	b	408318 <printf@plt+0x68a8>
  4064bc:	mov	x0, x19
  4064c0:	ldp	x20, x19, [sp, #80]
  4064c4:	ldp	x22, x21, [sp, #64]
  4064c8:	ldp	x24, x23, [sp, #48]
  4064cc:	ldp	x26, x25, [sp, #32]
  4064d0:	ldp	x29, x30, [sp, #16]
  4064d4:	add	sp, sp, #0x60
  4064d8:	b	4083a8 <printf@plt+0x6938>
  4064dc:	ldr	x8, [x19, #552]
  4064e0:	cbz	x8, 405f80 <printf@plt+0x4510>
  4064e4:	add	x20, x20, #0xb
  4064e8:	mov	w2, #0xa                   	// #10
  4064ec:	mov	x0, x20
  4064f0:	mov	x1, xzr
  4064f4:	bl	401770 <strtol@plt>
  4064f8:	ldr	w8, [x19, #664]
  4064fc:	cmp	w8, w0
  406500:	b.le	40650c <printf@plt+0x4a9c>
  406504:	ldr	w8, [x19, #656]
  406508:	str	w8, [x19, #668]
  40650c:	mov	w2, #0xa                   	// #10
  406510:	mov	x0, x20
  406514:	mov	x1, xzr
  406518:	bl	401770 <strtol@plt>
  40651c:	ldr	x8, [x19, #536]
  406520:	str	w0, [x19, #664]
  406524:	mov	x0, x8
  406528:	bl	411cec <printf@plt+0x1027c>
  40652c:	ldr	x0, [x19, #552]
  406530:	ldr	w1, [x19, #664]
  406534:	bl	410264 <printf@plt+0xe7f4>
  406538:	ldr	x0, [x19, #536]
  40653c:	ldr	w2, [x19, #668]
  406540:	ldp	x20, x19, [sp, #80]
  406544:	ldp	x22, x21, [sp, #64]
  406548:	ldp	x24, x23, [sp, #48]
  40654c:	ldp	x26, x25, [sp, #32]
  406550:	ldp	x29, x30, [sp, #16]
  406554:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  406558:	add	x1, x1, #0x476
  40655c:	add	sp, sp, #0x60
  406560:	b	412258 <printf@plt+0x107e8>
  406564:	ldr	x21, [x19, #552]
  406568:	cbz	x21, 405f80 <printf@plt+0x4510>
  40656c:	add	x20, x20, #0xa
  406570:	ldrb	w0, [x20], #1
  406574:	bl	401750 <isspace@plt>
  406578:	cbnz	w0, 406570 <printf@plt+0x4b00>
  40657c:	mov	w2, #0xa                   	// #10
  406580:	mov	x0, x20
  406584:	mov	x1, xzr
  406588:	bl	401770 <strtol@plt>
  40658c:	ldr	w8, [x19, #564]
  406590:	mov	w10, #0x24c                 	// #588
  406594:	ldr	w9, [x19, #584]
  406598:	cmp	w8, #0x0
  40659c:	mov	w8, #0x254                 	// #596
  4065a0:	csel	x8, x8, x10, gt
  4065a4:	ldr	w8, [x19, x8]
  4065a8:	add	w9, w9, w0
  4065ac:	mov	x0, x21
  4065b0:	add	w1, w9, w8
  4065b4:	bl	4108c0 <printf@plt+0xee50>
  4065b8:	cmp	w0, #0x1
  4065bc:	b.lt	405f80 <printf@plt+0x4510>  // b.tstop
  4065c0:	mov	w20, w0
  4065c4:	ldr	x0, [x19, #536]
  4065c8:	bl	411cec <printf@plt+0x1027c>
  4065cc:	ldr	x0, [x19, #552]
  4065d0:	mov	w1, w20
  4065d4:	ldp	x20, x19, [sp, #80]
  4065d8:	ldp	x22, x21, [sp, #64]
  4065dc:	ldp	x24, x23, [sp, #48]
  4065e0:	ldp	x26, x25, [sp, #32]
  4065e4:	ldp	x29, x30, [sp, #16]
  4065e8:	add	sp, sp, #0x60
  4065ec:	b	410264 <printf@plt+0xe7f4>
  4065f0:	mov	x19, x0
  4065f4:	mov	x0, sp
  4065f8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4065fc:	mov	x0, x19
  406600:	bl	4019e0 <_Unwind_Resume@plt>
  406604:	stp	x29, x30, [sp, #-32]!
  406608:	str	x19, [sp, #16]
  40660c:	mov	x19, x0
  406610:	mov	w2, #0xa                   	// #10
  406614:	mov	x0, x1
  406618:	mov	x1, xzr
  40661c:	mov	x29, sp
  406620:	bl	401770 <strtol@plt>
  406624:	mov	w8, #0x1                   	// #1
  406628:	str	w0, [x19, #652]
  40662c:	str	w8, [x19, #648]
  406630:	ldr	x19, [sp, #16]
  406634:	ldp	x29, x30, [sp], #32
  406638:	ret
  40663c:	str	wzr, [x0, #568]
  406640:	ret
  406644:	mov	w8, #0x2                   	// #2
  406648:	str	w8, [x0, #568]
  40664c:	ret
  406650:	mov	w8, #0x1                   	// #1
  406654:	str	w8, [x0, #568]
  406658:	ret
  40665c:	sub	sp, sp, #0xb0
  406660:	stp	x29, x30, [sp, #144]
  406664:	stp	x20, x19, [sp, #160]
  406668:	add	x29, sp, #0x90
  40666c:	mov	x19, x0
  406670:	mov	x0, x2
  406674:	mov	x20, x1
  406678:	bl	406750 <printf@plt+0x4ce0>
  40667c:	mov	x1, x0
  406680:	sub	x0, x29, #0x10
  406684:	bl	41fa48 <_ZdlPvm@@Base+0xd08>
  406688:	ldur	w8, [x29, #-8]
  40668c:	cbz	w8, 4066f8 <printf@plt+0x4c88>
  406690:	ldp	q1, q0, [x20, #32]
  406694:	ldp	q3, q2, [x20]
  406698:	stp	q1, q0, [sp, #32]
  40669c:	stp	q3, q2, [sp]
  4066a0:	ldr	x9, [x20, #112]
  4066a4:	ldp	q2, q0, [x20, #80]
  4066a8:	ldr	q1, [x20, #64]
  4066ac:	str	x9, [sp, #112]
  4066b0:	ldur	x9, [x29, #-16]
  4066b4:	stp	q2, q0, [sp, #80]
  4066b8:	str	q1, [sp, #64]
  4066bc:	str	w8, [sp, #72]
  4066c0:	str	x9, [sp, #64]
  4066c4:	mov	x1, sp
  4066c8:	mov	x0, x19
  4066cc:	bl	4055e0 <printf@plt+0x3b70>
  4066d0:	ldr	x19, [sp, #112]
  4066d4:	cbz	x19, 4066e8 <printf@plt+0x4c78>
  4066d8:	mov	x0, x19
  4066dc:	bl	40fb2c <printf@plt+0xe0bc>
  4066e0:	mov	x0, x19
  4066e4:	bl	41ed34 <_ZdlPv@@Base>
  4066e8:	mov	x8, sp
  4066ec:	add	x0, x8, #0x18
  4066f0:	bl	417c08 <printf@plt+0x16198>
  4066f4:	b	406700 <printf@plt+0x4c90>
  4066f8:	mov	w8, #0x3                   	// #3
  4066fc:	str	w8, [x19, #568]
  406700:	sub	x0, x29, #0x10
  406704:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406708:	ldp	x20, x19, [sp, #160]
  40670c:	ldp	x29, x30, [sp, #144]
  406710:	add	sp, sp, #0xb0
  406714:	ret
  406718:	ldr	x20, [sp, #112]
  40671c:	mov	x19, x0
  406720:	cbz	x20, 406734 <printf@plt+0x4cc4>
  406724:	mov	x0, x20
  406728:	bl	40fb2c <printf@plt+0xe0bc>
  40672c:	mov	x0, x20
  406730:	bl	41ed34 <_ZdlPv@@Base>
  406734:	mov	x8, sp
  406738:	add	x0, x8, #0x18
  40673c:	bl	417c08 <printf@plt+0x16198>
  406740:	sub	x0, x29, #0x10
  406744:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406748:	mov	x0, x19
  40674c:	bl	4019e0 <_Unwind_Resume@plt>
  406750:	sub	sp, sp, #0xa0
  406754:	stp	x29, x30, [sp, #96]
  406758:	str	x23, [sp, #112]
  40675c:	stp	x22, x21, [sp, #128]
  406760:	stp	x20, x19, [sp, #144]
  406764:	add	x29, sp, #0x60
  406768:	mov	x20, x0
  40676c:	mov	w0, #0x10                  	// #16
  406770:	bl	41ec90 <_Znwm@@Base>
  406774:	mov	x19, x0
  406778:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40677c:	add	x1, x1, #0x476
  406780:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  406784:	cbz	x20, 4067a0 <printf@plt+0x4d30>
  406788:	sub	x20, x20, #0x1
  40678c:	ldrb	w8, [x20, #1]!
  406790:	cmp	w8, #0x20
  406794:	b.eq	40678c <printf@plt+0x4d1c>  // b.none
  406798:	mov	w23, wzr
  40679c:	b	4067a4 <printf@plt+0x4d34>
  4067a0:	mov	w23, #0x1                   	// #1
  4067a4:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  4067a8:	add	x1, x1, #0x1b5
  4067ac:	mov	x0, x20
  4067b0:	bl	401930 <fopen@plt>
  4067b4:	cbz	x0, 4068f0 <printf@plt+0x4e80>
  4067b8:	bl	401740 <fclose@plt>
  4067bc:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  4067c0:	add	x1, x1, #0xdb0
  4067c4:	mov	x0, sp
  4067c8:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  4067cc:	cbz	w23, 4067e0 <printf@plt+0x4d70>
  4067d0:	add	x0, sp, #0x10
  4067d4:	mov	x1, sp
  4067d8:	bl	41fa48 <_ZdlPvm@@Base+0xd08>
  4067dc:	b	406808 <printf@plt+0x4d98>
  4067e0:	ldr	x21, [sp]
  4067e4:	ldr	w22, [sp, #8]
  4067e8:	mov	x0, x20
  4067ec:	bl	4016f0 <strlen@plt>
  4067f0:	mov	x4, x0
  4067f4:	add	x0, sp, #0x10
  4067f8:	mov	x1, x21
  4067fc:	mov	w2, w22
  406800:	mov	x3, x20
  406804:	bl	41ff90 <_ZdlPvm@@Base+0x1250>
  406808:	ldr	x1, [sp, #16]
  40680c:	ldr	w2, [sp, #24]
  406810:	adrp	x3, 422000 <_ZdlPvm@@Base+0x32c0>
  406814:	add	x3, x3, #0xdbb
  406818:	add	x0, sp, #0x20
  40681c:	mov	w4, #0x2                   	// #2
  406820:	bl	41ff90 <_ZdlPvm@@Base+0x1250>
  406824:	ldr	x1, [sp, #32]
  406828:	ldr	w2, [sp, #40]
  40682c:	adrp	x3, 422000 <_ZdlPvm@@Base+0x32c0>
  406830:	add	x3, x3, #0xdbe
  406834:	add	x0, sp, #0x30
  406838:	mov	w4, #0xb                   	// #11
  40683c:	bl	41ff90 <_ZdlPvm@@Base+0x1250>
  406840:	cbz	w23, 406854 <printf@plt+0x4de4>
  406844:	sub	x0, x29, #0x20
  406848:	add	x1, sp, #0x30
  40684c:	bl	41fa48 <_ZdlPvm@@Base+0xd08>
  406850:	b	40687c <printf@plt+0x4e0c>
  406854:	ldr	x21, [sp, #48]
  406858:	ldr	w22, [sp, #56]
  40685c:	mov	x0, x20
  406860:	bl	4016f0 <strlen@plt>
  406864:	mov	x4, x0
  406868:	sub	x0, x29, #0x20
  40686c:	mov	x1, x21
  406870:	mov	w2, w22
  406874:	mov	x3, x20
  406878:	bl	41ff90 <_ZdlPvm@@Base+0x1250>
  40687c:	ldur	x1, [x29, #-32]
  406880:	ldur	w2, [x29, #-24]
  406884:	adrp	x3, 422000 <_ZdlPvm@@Base+0x32c0>
  406888:	add	x3, x3, #0x1aa
  40688c:	sub	x0, x29, #0x10
  406890:	mov	w4, #0x2                   	// #2
  406894:	bl	41ff90 <_ZdlPvm@@Base+0x1250>
  406898:	sub	x1, x29, #0x10
  40689c:	mov	x0, x19
  4068a0:	bl	41fdf4 <_ZdlPvm@@Base+0x10b4>
  4068a4:	sub	x0, x29, #0x10
  4068a8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4068ac:	sub	x0, x29, #0x20
  4068b0:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4068b4:	add	x0, sp, #0x30
  4068b8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4068bc:	add	x0, sp, #0x20
  4068c0:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4068c4:	add	x0, sp, #0x10
  4068c8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4068cc:	mov	x0, sp
  4068d0:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4068d4:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  4068d8:	ldr	w8, [x8, #512]
  4068dc:	cbnz	w8, 4068f0 <printf@plt+0x4e80>
  4068e0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  4068e4:	add	x1, x1, #0xdca
  4068e8:	mov	x0, x19
  4068ec:	bl	41fd1c <_ZdlPvm@@Base+0xfdc>
  4068f0:	mov	x0, x19
  4068f4:	ldp	x20, x19, [sp, #144]
  4068f8:	ldp	x22, x21, [sp, #128]
  4068fc:	ldr	x23, [sp, #112]
  406900:	ldp	x29, x30, [sp, #96]
  406904:	add	sp, sp, #0xa0
  406908:	ret
  40690c:	mov	x20, x0
  406910:	sub	x0, x29, #0x10
  406914:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406918:	b	406920 <printf@plt+0x4eb0>
  40691c:	mov	x20, x0
  406920:	sub	x0, x29, #0x20
  406924:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406928:	b	406930 <printf@plt+0x4ec0>
  40692c:	mov	x20, x0
  406930:	add	x0, sp, #0x30
  406934:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406938:	b	406940 <printf@plt+0x4ed0>
  40693c:	mov	x20, x0
  406940:	add	x0, sp, #0x20
  406944:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406948:	b	406950 <printf@plt+0x4ee0>
  40694c:	mov	x20, x0
  406950:	add	x0, sp, #0x10
  406954:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406958:	mov	x0, sp
  40695c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406960:	mov	x0, x20
  406964:	bl	4019e0 <_Unwind_Resume@plt>
  406968:	mov	x20, x0
  40696c:	mov	x0, sp
  406970:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406974:	mov	x0, x20
  406978:	bl	4019e0 <_Unwind_Resume@plt>
  40697c:	mov	x20, x0
  406980:	mov	x0, x19
  406984:	bl	41ed34 <_ZdlPv@@Base>
  406988:	mov	x0, x20
  40698c:	bl	4019e0 <_Unwind_Resume@plt>
  406990:	stp	x29, x30, [sp, #-48]!
  406994:	stp	x22, x21, [sp, #16]
  406998:	stp	x20, x19, [sp, #32]
  40699c:	mov	x29, sp
  4069a0:	cmp	w1, #0x1
  4069a4:	b.lt	406a0c <printf@plt+0x4f9c>  // b.tstop
  4069a8:	mov	x19, x0
  4069ac:	add	w20, w1, #0x1
  4069b0:	mov	w21, #0x24c                 	// #588
  4069b4:	mov	w22, #0x254                 	// #596
  4069b8:	b	4069e4 <printf@plt+0x4f74>
  4069bc:	ldr	w8, [x19, #564]
  4069c0:	ldr	w9, [x19, #584]
  4069c4:	sub	w20, w20, #0x1
  4069c8:	cmp	w8, #0x0
  4069cc:	csel	x8, x22, x21, gt
  4069d0:	ldr	w8, [x19, x8]
  4069d4:	cmp	w20, #0x1
  4069d8:	add	w8, w9, w8
  4069dc:	str	w8, [x19, #336]
  4069e0:	b.le	406a0c <printf@plt+0x4f9c>
  4069e4:	ldr	w8, [x19, #572]
  4069e8:	cbnz	w8, 4069bc <printf@plt+0x4f4c>
  4069ec:	ldr	x0, [x19, #536]
  4069f0:	bl	4129e4 <printf@plt+0x10f74>
  4069f4:	cbz	w0, 4069bc <printf@plt+0x4f4c>
  4069f8:	ldr	x0, [x19, #536]
  4069fc:	bl	412984 <printf@plt+0x10f14>
  406a00:	ldr	x0, [x19, #536]
  406a04:	bl	4128cc <printf@plt+0x10e5c>
  406a08:	b	4069bc <printf@plt+0x4f4c>
  406a0c:	ldp	x20, x19, [sp, #32]
  406a10:	ldp	x22, x21, [sp, #16]
  406a14:	ldp	x29, x30, [sp], #48
  406a18:	ret
  406a1c:	stp	x29, x30, [sp, #-32]!
  406a20:	str	x19, [sp, #16]
  406a24:	mov	x29, sp
  406a28:	ldr	w8, [x0, #572]
  406a2c:	mov	x19, x0
  406a30:	cbnz	w8, 406a50 <printf@plt+0x4fe0>
  406a34:	ldr	x0, [x19, #536]
  406a38:	bl	4129e4 <printf@plt+0x10f74>
  406a3c:	cbz	w0, 406a50 <printf@plt+0x4fe0>
  406a40:	ldr	x0, [x19, #536]
  406a44:	bl	412984 <printf@plt+0x10f14>
  406a48:	ldr	x0, [x19, #536]
  406a4c:	bl	4128cc <printf@plt+0x10e5c>
  406a50:	ldr	w8, [x19, #564]
  406a54:	mov	w9, #0x24c                 	// #588
  406a58:	mov	w10, #0x254                 	// #596
  406a5c:	cmp	w8, #0x0
  406a60:	csel	x8, x10, x9, gt
  406a64:	ldr	w8, [x19, x8]
  406a68:	ldr	w9, [x19, #584]
  406a6c:	add	w8, w9, w8
  406a70:	str	w8, [x19, #336]
  406a74:	ldr	x19, [sp, #16]
  406a78:	ldp	x29, x30, [sp], #32
  406a7c:	ret
  406a80:	sub	sp, sp, #0x60
  406a84:	stp	x29, x30, [sp, #32]
  406a88:	stp	x24, x23, [sp, #48]
  406a8c:	stp	x22, x21, [sp, #64]
  406a90:	stp	x20, x19, [sp, #80]
  406a94:	add	x29, sp, #0x20
  406a98:	ldr	w8, [x0, #376]
  406a9c:	cmp	w8, #0x1
  406aa0:	b.ne	406c78 <printf@plt+0x5208>  // b.any
  406aa4:	mov	x19, x0
  406aa8:	ldr	x0, [x0, #528]
  406aac:	ldr	x8, [x0]
  406ab0:	cbz	x8, 406c78 <printf@plt+0x5208>
  406ab4:	bl	403254 <printf@plt+0x17e4>
  406ab8:	ldr	x8, [x19, #528]
  406abc:	adrp	x21, 422000 <_ZdlPvm@@Base+0x32c0>
  406ac0:	adrp	x22, 421000 <_ZdlPvm@@Base+0x22c0>
  406ac4:	mov	w24, wzr
  406ac8:	ldr	x8, [x8, #16]
  406acc:	add	x20, x19, #0x190
  406ad0:	add	x21, x21, #0xdbc
  406ad4:	add	x22, x22, #0xe35
  406ad8:	ldr	x23, [x8, #16]
  406adc:	ldr	w8, [x23, #96]
  406ae0:	cbz	w8, 406b4c <printf@plt+0x50dc>
  406ae4:	ldr	x8, [x23, #64]
  406ae8:	add	x0, x8, #0x14
  406aec:	bl	406750 <printf@plt+0x4ce0>
  406af0:	mov	x1, x0
  406af4:	add	x0, sp, #0x10
  406af8:	bl	41fa48 <_ZdlPvm@@Base+0xd08>
  406afc:	ldr	w8, [sp, #24]
  406b00:	cbz	w8, 406b28 <printf@plt+0x50b8>
  406b04:	cbz	w24, 406b14 <printf@plt+0x50a4>
  406b08:	mov	x0, x20
  406b0c:	mov	x1, x21
  406b10:	bl	41fd1c <_ZdlPvm@@Base+0xfdc>
  406b14:	mov	w24, #0x1                   	// #1
  406b18:	str	w24, [x19, #388]
  406b1c:	add	x1, sp, #0x10
  406b20:	mov	x0, x20
  406b24:	bl	41fdf4 <_ZdlPvm@@Base+0x10b4>
  406b28:	ldr	x0, [x19, #528]
  406b2c:	bl	403254 <printf@plt+0x17e4>
  406b30:	ldr	x8, [x19, #528]
  406b34:	ldr	x9, [x8]
  406b38:	cbz	x9, 406b74 <printf@plt+0x5104>
  406b3c:	ldr	x8, [x8, #16]
  406b40:	cmp	x8, x9
  406b44:	cset	w23, eq  // eq = none
  406b48:	b	406b78 <printf@plt+0x5108>
  406b4c:	ldr	w8, [x23, #92]
  406b50:	cbz	w8, 406b94 <printf@plt+0x5124>
  406b54:	ldr	x0, [x23, #64]
  406b58:	mov	x1, x22
  406b5c:	bl	401940 <strcmp@plt>
  406b60:	cbz	w0, 406c90 <printf@plt+0x5220>
  406b64:	mov	x0, x19
  406b68:	mov	x1, x23
  406b6c:	bl	405aec <printf@plt+0x407c>
  406b70:	b	406bdc <printf@plt+0x516c>
  406b74:	mov	w23, wzr
  406b78:	add	x0, sp, #0x10
  406b7c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406b80:	ldr	x8, [x19, #528]
  406b84:	ldr	x9, [x8]
  406b88:	ldr	x8, [x8, #16]
  406b8c:	tbz	w23, #0, 406c70 <printf@plt+0x5200>
  406b90:	b	406ad8 <printf@plt+0x5068>
  406b94:	cbz	w24, 406c08 <printf@plt+0x5198>
  406b98:	ldr	x1, [x23, #64]
  406b9c:	ldr	w2, [x23, #72]
  406ba0:	mov	x0, sp
  406ba4:	bl	41f914 <_ZdlPvm@@Base+0xbd4>
  406ba8:	ldr	x3, [sp]
  406bac:	ldr	w4, [sp, #8]
  406bb0:	add	x0, sp, #0x10
  406bb4:	mov	w2, #0x1                   	// #1
  406bb8:	mov	x1, x21
  406bbc:	bl	41ff90 <_ZdlPvm@@Base+0x1250>
  406bc0:	add	x1, sp, #0x10
  406bc4:	mov	x0, x20
  406bc8:	bl	41fdf4 <_ZdlPvm@@Base+0x10b4>
  406bcc:	add	x0, sp, #0x10
  406bd0:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406bd4:	mov	x0, sp
  406bd8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406bdc:	ldr	x0, [x19, #528]
  406be0:	bl	403254 <printf@plt+0x17e4>
  406be4:	ldr	x8, [x19, #528]
  406be8:	ldr	x9, [x8]
  406bec:	cbz	x9, 406c64 <printf@plt+0x51f4>
  406bf0:	ldr	x10, [x8, #16]
  406bf4:	cmp	x10, x9
  406bf8:	cset	w23, eq  // eq = none
  406bfc:	ldr	x8, [x8, #16]
  406c00:	tbz	w23, #0, 406c70 <printf@plt+0x5200>
  406c04:	b	406ad8 <printf@plt+0x5068>
  406c08:	ldr	x1, [x23, #64]
  406c0c:	ldr	w2, [x23, #72]
  406c10:	add	x0, sp, #0x10
  406c14:	bl	41f914 <_ZdlPvm@@Base+0xbd4>
  406c18:	add	x1, sp, #0x10
  406c1c:	mov	x0, x20
  406c20:	bl	41fdf4 <_ZdlPvm@@Base+0x10b4>
  406c24:	add	x0, sp, #0x10
  406c28:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406c2c:	ldr	x0, [x19, #528]
  406c30:	mov	w24, #0x1                   	// #1
  406c34:	str	w24, [x19, #388]
  406c38:	bl	403254 <printf@plt+0x17e4>
  406c3c:	ldr	x8, [x19, #528]
  406c40:	ldr	x9, [x8]
  406c44:	cbz	x9, 406c64 <printf@plt+0x51f4>
  406c48:	ldr	x10, [x8, #16]
  406c4c:	mov	w24, #0x1                   	// #1
  406c50:	cmp	x10, x9
  406c54:	cset	w23, eq  // eq = none
  406c58:	ldr	x8, [x8, #16]
  406c5c:	tbz	w23, #0, 406c70 <printf@plt+0x5200>
  406c60:	b	406ad8 <printf@plt+0x5068>
  406c64:	mov	w23, wzr
  406c68:	ldr	x8, [x8, #16]
  406c6c:	tbnz	w23, #0, 406ad8 <printf@plt+0x5068>
  406c70:	cmp	x8, x9
  406c74:	b.ne	406ad8 <printf@plt+0x5068>  // b.any
  406c78:	ldp	x20, x19, [sp, #80]
  406c7c:	ldp	x22, x21, [sp, #64]
  406c80:	ldp	x24, x23, [sp, #48]
  406c84:	ldp	x29, x30, [sp, #32]
  406c88:	add	sp, sp, #0x60
  406c8c:	ret
  406c90:	mov	w8, #0x1                   	// #1
  406c94:	str	w8, [x19, #388]
  406c98:	b	406c78 <printf@plt+0x5208>
  406c9c:	b	406cbc <printf@plt+0x524c>
  406ca0:	mov	x19, x0
  406ca4:	add	x0, sp, #0x10
  406ca8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406cac:	b	406cb4 <printf@plt+0x5244>
  406cb0:	mov	x19, x0
  406cb4:	mov	x0, sp
  406cb8:	b	406cc4 <printf@plt+0x5254>
  406cbc:	mov	x19, x0
  406cc0:	add	x0, sp, #0x10
  406cc4:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406cc8:	mov	x0, x19
  406ccc:	bl	4019e0 <_Unwind_Resume@plt>
  406cd0:	sub	sp, sp, #0x40
  406cd4:	stp	x29, x30, [sp, #32]
  406cd8:	stp	x20, x19, [sp, #48]
  406cdc:	add	x29, sp, #0x20
  406ce0:	cbz	x1, 406dac <printf@plt+0x533c>
  406ce4:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  406ce8:	ldr	w8, [x8, #512]
  406cec:	cmp	w8, #0x1
  406cf0:	b.ne	406dac <printf@plt+0x533c>  // b.any
  406cf4:	add	x19, x0, #0x50
  406cf8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  406cfc:	mov	x20, x0
  406d00:	add	x1, x1, #0x182
  406d04:	mov	x0, x19
  406d08:	bl	41344c <printf@plt+0x119dc>
  406d0c:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  406d10:	ldrb	w8, [x8, #3716]
  406d14:	cmp	w8, #0x1
  406d18:	b.ne	406d8c <printf@plt+0x531c>  // b.any
  406d1c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  406d20:	add	x1, x1, #0xf56
  406d24:	add	x0, sp, #0x10
  406d28:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  406d2c:	ldr	w0, [x20, #420]
  406d30:	mov	x8, sp
  406d34:	bl	420564 <_ZdlPvm@@Base+0x1824>
  406d38:	add	x0, sp, #0x10
  406d3c:	mov	x1, sp
  406d40:	bl	41fdf4 <_ZdlPvm@@Base+0x10b4>
  406d44:	mov	x0, sp
  406d48:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406d4c:	ldp	w8, w9, [sp, #24]
  406d50:	cmp	w8, w9
  406d54:	b.lt	406d64 <printf@plt+0x52f4>  // b.tstop
  406d58:	add	x0, sp, #0x10
  406d5c:	bl	41fc84 <_ZdlPvm@@Base+0xf44>
  406d60:	ldr	w8, [sp, #24]
  406d64:	ldr	x9, [sp, #16]
  406d68:	add	w10, w8, #0x1
  406d6c:	str	w10, [sp, #24]
  406d70:	strb	wzr, [x9, w8, sxtw]
  406d74:	ldr	x1, [sp, #16]
  406d78:	mov	x0, x19
  406d7c:	bl	41344c <printf@plt+0x119dc>
  406d80:	add	x0, sp, #0x10
  406d84:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406d88:	b	406d98 <printf@plt+0x5328>
  406d8c:	add	x1, x20, #0x1f0
  406d90:	mov	x0, x19
  406d94:	bl	41392c <printf@plt+0x11ebc>
  406d98:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  406d9c:	add	x1, x1, #0x18c
  406da0:	mov	x0, x19
  406da4:	bl	41344c <printf@plt+0x119dc>
  406da8:	bl	413614 <printf@plt+0x11ba4>
  406dac:	ldp	x20, x19, [sp, #48]
  406db0:	ldp	x29, x30, [sp, #32]
  406db4:	add	sp, sp, #0x40
  406db8:	ret
  406dbc:	mov	x19, x0
  406dc0:	mov	x0, sp
  406dc4:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406dc8:	b	406dd4 <printf@plt+0x5364>
  406dcc:	b	406dd0 <printf@plt+0x5360>
  406dd0:	mov	x19, x0
  406dd4:	add	x0, sp, #0x10
  406dd8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406ddc:	mov	x0, x19
  406de0:	bl	4019e0 <_Unwind_Resume@plt>
  406de4:	sub	sp, sp, #0x40
  406de8:	stp	x29, x30, [sp, #32]
  406dec:	stp	x20, x19, [sp, #48]
  406df0:	add	x29, sp, #0x20
  406df4:	cbz	x1, 406eb8 <printf@plt+0x5448>
  406df8:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  406dfc:	ldr	w8, [x8, #512]
  406e00:	cbnz	w8, 406eb8 <printf@plt+0x5448>
  406e04:	add	x19, x0, #0x50
  406e08:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  406e0c:	mov	x20, x0
  406e10:	add	x1, x1, #0x193
  406e14:	mov	x0, x19
  406e18:	bl	41344c <printf@plt+0x119dc>
  406e1c:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  406e20:	ldrb	w8, [x8, #3716]
  406e24:	cmp	w8, #0x1
  406e28:	b.ne	406e9c <printf@plt+0x542c>  // b.any
  406e2c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  406e30:	add	x1, x1, #0xf56
  406e34:	add	x0, sp, #0x10
  406e38:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  406e3c:	ldr	w0, [x20, #420]
  406e40:	mov	x8, sp
  406e44:	bl	420564 <_ZdlPvm@@Base+0x1824>
  406e48:	add	x0, sp, #0x10
  406e4c:	mov	x1, sp
  406e50:	bl	41fdf4 <_ZdlPvm@@Base+0x10b4>
  406e54:	mov	x0, sp
  406e58:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406e5c:	ldp	w8, w9, [sp, #24]
  406e60:	cmp	w8, w9
  406e64:	b.lt	406e74 <printf@plt+0x5404>  // b.tstop
  406e68:	add	x0, sp, #0x10
  406e6c:	bl	41fc84 <_ZdlPvm@@Base+0xf44>
  406e70:	ldr	w8, [sp, #24]
  406e74:	ldr	x9, [sp, #16]
  406e78:	add	w10, w8, #0x1
  406e7c:	str	w10, [sp, #24]
  406e80:	strb	wzr, [x9, w8, sxtw]
  406e84:	ldr	x1, [sp, #16]
  406e88:	mov	x0, x19
  406e8c:	bl	41344c <printf@plt+0x119dc>
  406e90:	add	x0, sp, #0x10
  406e94:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406e98:	b	406ea8 <printf@plt+0x5438>
  406e9c:	add	x1, x20, #0x1f0
  406ea0:	mov	x0, x19
  406ea4:	bl	41392c <printf@plt+0x11ebc>
  406ea8:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  406eac:	add	x1, x1, #0x572
  406eb0:	mov	x0, x19
  406eb4:	bl	41344c <printf@plt+0x119dc>
  406eb8:	ldp	x20, x19, [sp, #48]
  406ebc:	ldp	x29, x30, [sp, #32]
  406ec0:	add	sp, sp, #0x40
  406ec4:	ret
  406ec8:	mov	x19, x0
  406ecc:	mov	x0, sp
  406ed0:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406ed4:	b	406ee0 <printf@plt+0x5470>
  406ed8:	b	406edc <printf@plt+0x546c>
  406edc:	mov	x19, x0
  406ee0:	add	x0, sp, #0x10
  406ee4:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  406ee8:	mov	x0, x19
  406eec:	bl	4019e0 <_Unwind_Resume@plt>
  406ef0:	sub	sp, sp, #0xc0
  406ef4:	stp	x29, x30, [sp, #96]
  406ef8:	str	x27, [sp, #112]
  406efc:	stp	x26, x25, [sp, #128]
  406f00:	stp	x24, x23, [sp, #144]
  406f04:	stp	x22, x21, [sp, #160]
  406f08:	stp	x20, x19, [sp, #176]
  406f0c:	add	x29, sp, #0x60
  406f10:	ldr	w8, [x0, #504]
  406f14:	cbz	w8, 40737c <printf@plt+0x590c>
  406f18:	mov	x19, x0
  406f1c:	ldr	x0, [x0, #536]
  406f20:	bl	411cc8 <printf@plt+0x10258>
  406f24:	cbz	w0, 407168 <printf@plt+0x56f8>
  406f28:	mov	w20, #0x1                   	// #1
  406f2c:	ldr	w8, [x19, #488]
  406f30:	cmp	w8, #0x8
  406f34:	b.lt	406f40 <printf@plt+0x54d0>  // b.tstop
  406f38:	mov	w8, #0x7                   	// #7
  406f3c:	str	w8, [x19, #488]
  406f40:	ldr	x0, [x19, #536]
  406f44:	bl	411cec <printf@plt+0x1027c>
  406f48:	ldr	w8, [x19, #520]
  406f4c:	ldr	w9, [x19, #488]
  406f50:	mov	w10, #0x1                   	// #1
  406f54:	adrp	x25, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  406f58:	add	w8, w8, #0x2
  406f5c:	cmp	w8, w9
  406f60:	str	w10, [x19, #516]
  406f64:	b.le	407080 <printf@plt+0x5610>
  406f68:	ldr	w8, [x19, #420]
  406f6c:	add	w8, w8, #0x1
  406f70:	str	w8, [x19, #420]
  406f74:	ldr	x21, [x25, #4000]
  406f78:	str	xzr, [sp, #32]
  406f7c:	str	wzr, [sp, #56]
  406f80:	str	x21, [sp, #88]
  406f84:	mov	w0, #0x78                  	// #120
  406f88:	bl	41ec90 <_Znwm@@Base>
  406f8c:	mov	x8, #0xffffffffffffffff    	// #-1
  406f90:	str	xzr, [x0]
  406f94:	str	wzr, [x0, #24]
  406f98:	stp	x21, xzr, [x0, #56]
  406f9c:	str	wzr, [x0, #72]
  406fa0:	str	wzr, [x0, #92]
  406fa4:	stur	xzr, [x0, #108]
  406fa8:	stur	xzr, [x0, #100]
  406fac:	str	wzr, [x0, #116]
  406fb0:	stur	x8, [x0, #76]
  406fb4:	stur	x8, [x0, #84]
  406fb8:	ldr	x1, [x19, #496]
  406fbc:	ldr	w2, [x19, #504]
  406fc0:	mov	x22, x0
  406fc4:	add	x0, x19, #0x1a8
  406fc8:	bl	4021f8 <printf@plt+0x788>
  406fcc:	ldr	w27, [x19, #504]
  406fd0:	ldr	w24, [x19, #420]
  406fd4:	ldr	w26, [x19, #488]
  406fd8:	mov	x23, x0
  406fdc:	mov	w0, #0x78                  	// #120
  406fe0:	bl	41ec90 <_Znwm@@Base>
  406fe4:	ldp	q2, q3, [sp, #64]
  406fe8:	ldp	q0, q1, [sp, #32]
  406fec:	str	x23, [x0, #64]
  406ff0:	stp	w27, w24, [x0, #72]
  406ff4:	stp	w26, w24, [x0, #80]
  406ff8:	str	w26, [x0, #88]
  406ffc:	stur	xzr, [x0, #92]
  407000:	stur	xzr, [x0, #108]
  407004:	stur	xzr, [x0, #100]
  407008:	ldp	q4, q5, [x0, #64]
  40700c:	stp	q2, q3, [x0, #32]
  407010:	ldr	q3, [x0, #96]
  407014:	str	wzr, [x0, #116]
  407018:	stp	q0, q1, [x0]
  40701c:	ldr	x8, [x0, #112]
  407020:	stp	q5, q3, [x22, #80]
  407024:	ldp	q0, q1, [x0]
  407028:	ldp	q3, q2, [x0, #32]
  40702c:	mov	x21, x0
  407030:	add	x0, x0, #0x18
  407034:	str	x8, [x22, #112]
  407038:	stp	q2, q4, [x22, #48]
  40703c:	stp	q1, q3, [x22, #16]
  407040:	str	q0, [x22]
  407044:	bl	417c08 <printf@plt+0x16198>
  407048:	mov	x0, x21
  40704c:	bl	41ed34 <_ZdlPv@@Base>
  407050:	ldr	w2, [x19, #420]
  407054:	add	x0, x19, #0x1b8
  407058:	mov	x1, x22
  40705c:	mov	w3, w2
  407060:	mov	w4, w2
  407064:	mov	w5, w2
  407068:	mov	w6, w2
  40706c:	bl	4030dc <printf@plt+0x166c>
  407070:	add	x8, sp, #0x20
  407074:	add	x0, x8, #0x18
  407078:	bl	417c08 <printf@plt+0x16198>
  40707c:	b	407084 <printf@plt+0x5614>
  407080:	mov	x22, xzr
  407084:	add	x21, x19, #0x50
  407088:	mov	x0, x21
  40708c:	add	x23, x19, #0x1f0
  407090:	bl	413614 <printf@plt+0x11ba4>
  407094:	bl	413614 <printf@plt+0x11ba4>
  407098:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40709c:	ldrb	w8, [x8, #3720]
  4070a0:	cmp	w8, #0x1
  4070a4:	b.ne	4070f0 <printf@plt+0x5680>  // b.any
  4070a8:	ldr	x0, [x19, #536]
  4070ac:	bl	412974 <printf@plt+0x10f04>
  4070b0:	cbz	w0, 407184 <printf@plt+0x5714>
  4070b4:	ldr	w8, [x19, #488]
  4070b8:	cmp	w8, #0x3
  4070bc:	b.gt	407198 <printf@plt+0x5728>
  4070c0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  4070c4:	add	x1, x1, #0x199
  4070c8:	mov	x0, x21
  4070cc:	bl	41344c <printf@plt+0x119dc>
  4070d0:	mov	x0, x21
  4070d4:	mov	x1, x23
  4070d8:	bl	41392c <printf@plt+0x11ebc>
  4070dc:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  4070e0:	add	x1, x1, #0x1ad
  4070e4:	mov	x0, x21
  4070e8:	bl	41344c <printf@plt+0x119dc>
  4070ec:	b	4071b4 <printf@plt+0x5744>
  4070f0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  4070f4:	add	x1, x1, #0x1be
  4070f8:	mov	x0, x21
  4070fc:	bl	41344c <printf@plt+0x119dc>
  407100:	ldr	w1, [x19, #488]
  407104:	mov	x0, x21
  407108:	bl	413960 <printf@plt+0x11ef0>
  40710c:	mov	x0, x19
  407110:	mov	x1, x22
  407114:	bl	406de4 <printf@plt+0x5374>
  407118:	adrp	x24, 422000 <_ZdlPvm@@Base+0x32c0>
  40711c:	add	x24, x24, #0x1ab
  407120:	mov	x0, x21
  407124:	mov	x1, x24
  407128:	bl	41344c <printf@plt+0x119dc>
  40712c:	mov	x0, x21
  407130:	mov	x1, x23
  407134:	bl	41392c <printf@plt+0x11ebc>
  407138:	bl	413614 <printf@plt+0x11ba4>
  40713c:	mov	x0, x19
  407140:	mov	x1, x22
  407144:	bl	406cd0 <printf@plt+0x5260>
  407148:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40714c:	add	x1, x1, #0x1c1
  407150:	mov	x0, x21
  407154:	bl	41344c <printf@plt+0x119dc>
  407158:	ldr	w1, [x19, #488]
  40715c:	mov	x0, x21
  407160:	bl	413960 <printf@plt+0x11ef0>
  407164:	b	4071cc <printf@plt+0x575c>
  407168:	ldr	w8, [x19, #656]
  40716c:	cmp	w8, #0x0
  407170:	cset	w20, ne  // ne = any
  407174:	ldr	w8, [x19, #488]
  407178:	cmp	w8, #0x8
  40717c:	b.ge	406f38 <printf@plt+0x54c8>  // b.tcont
  407180:	b	406f40 <printf@plt+0x54d0>
  407184:	ldr	x0, [x19, #536]
  407188:	bl	412804 <printf@plt+0x10d94>
  40718c:	ldr	w8, [x19, #488]
  407190:	cmp	w8, #0x3
  407194:	b.le	4070c0 <printf@plt+0x5650>
  407198:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40719c:	add	x1, x1, #0x1ba
  4071a0:	mov	x0, x21
  4071a4:	bl	41344c <printf@plt+0x119dc>
  4071a8:	mov	x0, x21
  4071ac:	mov	x1, x23
  4071b0:	bl	41392c <printf@plt+0x11ebc>
  4071b4:	bl	413614 <printf@plt+0x11ba4>
  4071b8:	mov	x0, x19
  4071bc:	mov	x1, x22
  4071c0:	bl	406cd0 <printf@plt+0x5260>
  4071c4:	adrp	x24, 422000 <_ZdlPvm@@Base+0x32c0>
  4071c8:	add	x24, x24, #0x1b5
  4071cc:	mov	x0, x21
  4071d0:	mov	x1, x24
  4071d4:	bl	41344c <printf@plt+0x119dc>
  4071d8:	bl	413614 <printf@plt+0x11ba4>
  4071dc:	ldr	x23, [x25, #4000]
  4071e0:	str	xzr, [sp, #32]
  4071e4:	str	wzr, [sp, #56]
  4071e8:	str	x23, [sp, #88]
  4071ec:	mov	w0, #0x78                  	// #120
  4071f0:	bl	41ec90 <_Znwm@@Base>
  4071f4:	mov	x8, #0xffffffffffffffff    	// #-1
  4071f8:	str	xzr, [x0]
  4071fc:	str	wzr, [x0, #24]
  407200:	stp	x23, xzr, [x0, #56]
  407204:	str	wzr, [x0, #72]
  407208:	str	wzr, [x0, #92]
  40720c:	stur	xzr, [x0, #108]
  407210:	stur	xzr, [x0, #100]
  407214:	stur	x8, [x0, #76]
  407218:	stur	x8, [x0, #84]
  40721c:	str	wzr, [x0, #116]
  407220:	ldr	x8, [x19, #72]
  407224:	mov	x22, x0
  407228:	cbz	x8, 40723c <printf@plt+0x57cc>
  40722c:	add	x1, x8, #0x18
  407230:	add	x0, sp, #0x10
  407234:	bl	41fa48 <_ZdlPvm@@Base+0xd08>
  407238:	b	40724c <printf@plt+0x57dc>
  40723c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  407240:	add	x1, x1, #0x476
  407244:	add	x0, sp, #0x10
  407248:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40724c:	ldr	x1, [sp, #16]
  407250:	ldr	w2, [sp, #24]
  407254:	add	x0, x19, #0x1a8
  407258:	bl	4021f8 <printf@plt+0x788>
  40725c:	ldr	x8, [x19, #72]
  407260:	mov	x23, x0
  407264:	cbz	x8, 407278 <printf@plt+0x5808>
  407268:	add	x1, x8, #0x18
  40726c:	mov	x0, sp
  407270:	bl	41fa48 <_ZdlPvm@@Base+0xd08>
  407274:	b	407288 <printf@plt+0x5818>
  407278:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40727c:	add	x1, x1, #0x476
  407280:	mov	x0, sp
  407284:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  407288:	ldr	w27, [sp, #8]
  40728c:	ldr	w25, [x19, #420]
  407290:	ldr	w26, [x19, #488]
  407294:	mov	w0, #0x78                  	// #120
  407298:	bl	41ec90 <_Znwm@@Base>
  40729c:	ldp	q2, q3, [sp, #64]
  4072a0:	ldp	q0, q1, [sp, #32]
  4072a4:	str	x23, [x0, #64]
  4072a8:	stp	w27, w25, [x0, #72]
  4072ac:	stp	w26, w25, [x0, #80]
  4072b0:	str	w26, [x0, #88]
  4072b4:	stur	xzr, [x0, #92]
  4072b8:	stur	xzr, [x0, #108]
  4072bc:	stur	xzr, [x0, #100]
  4072c0:	ldp	q4, q5, [x0, #64]
  4072c4:	stp	q2, q3, [x0, #32]
  4072c8:	ldr	q3, [x0, #96]
  4072cc:	str	wzr, [x0, #116]
  4072d0:	stp	q0, q1, [x0]
  4072d4:	ldr	x8, [x0, #112]
  4072d8:	stp	q5, q3, [x22, #80]
  4072dc:	ldp	q0, q1, [x0]
  4072e0:	ldp	q3, q2, [x0, #32]
  4072e4:	mov	x24, x0
  4072e8:	add	x0, x0, #0x18
  4072ec:	str	x8, [x22, #112]
  4072f0:	stp	q2, q4, [x22, #48]
  4072f4:	stp	q1, q3, [x22, #16]
  4072f8:	str	q0, [x22]
  4072fc:	bl	417c08 <printf@plt+0x16198>
  407300:	mov	x0, x24
  407304:	bl	41ed34 <_ZdlPv@@Base>
  407308:	mov	x0, sp
  40730c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  407310:	add	x0, sp, #0x10
  407314:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  407318:	ldr	w2, [x19, #420]
  40731c:	add	x0, x19, #0x1d0
  407320:	mov	x1, x22
  407324:	mov	w3, w2
  407328:	mov	w4, w2
  40732c:	mov	w5, w2
  407330:	mov	w6, w2
  407334:	bl	4030dc <printf@plt+0x166c>
  407338:	ldr	w8, [x19, #564]
  40733c:	mov	w9, #0x24c                 	// #588
  407340:	mov	w10, #0x254                 	// #596
  407344:	ldr	x0, [x19, #536]
  407348:	cmp	w8, #0x0
  40734c:	csel	x8, x10, x9, gt
  407350:	ldr	w4, [x19, #584]
  407354:	ldr	w3, [x19, x8]
  407358:	ldr	w5, [x19, #580]
  40735c:	adrp	x2, 422000 <_ZdlPvm@@Base+0x32c0>
  407360:	add	x2, x2, #0x476
  407364:	mov	x1, x21
  407368:	mov	w6, w20
  40736c:	bl	412760 <printf@plt+0x10cf0>
  407370:	add	x8, sp, #0x20
  407374:	add	x0, x8, #0x18
  407378:	bl	417c08 <printf@plt+0x16198>
  40737c:	ldp	x20, x19, [sp, #176]
  407380:	ldp	x22, x21, [sp, #160]
  407384:	ldp	x24, x23, [sp, #144]
  407388:	ldp	x26, x25, [sp, #128]
  40738c:	ldr	x27, [sp, #112]
  407390:	ldp	x29, x30, [sp, #96]
  407394:	add	sp, sp, #0xc0
  407398:	ret
  40739c:	mov	x19, x0
  4073a0:	mov	x0, sp
  4073a4:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4073a8:	b	4073b4 <printf@plt+0x5944>
  4073ac:	b	4073b0 <printf@plt+0x5940>
  4073b0:	mov	x19, x0
  4073b4:	add	x0, sp, #0x10
  4073b8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4073bc:	b	4073cc <printf@plt+0x595c>
  4073c0:	b	4073c8 <printf@plt+0x5958>
  4073c4:	b	4073c8 <printf@plt+0x5958>
  4073c8:	mov	x19, x0
  4073cc:	add	x8, sp, #0x20
  4073d0:	add	x0, x8, #0x18
  4073d4:	bl	417c08 <printf@plt+0x16198>
  4073d8:	mov	x0, x19
  4073dc:	bl	4019e0 <_Unwind_Resume@plt>
  4073e0:	stp	x29, x30, [sp, #-48]!
  4073e4:	stp	x22, x21, [sp, #16]
  4073e8:	stp	x20, x19, [sp, #32]
  4073ec:	mov	x29, sp
  4073f0:	mov	w20, w1
  4073f4:	mov	x19, x0
  4073f8:	cbz	w1, 40744c <printf@plt+0x59dc>
  4073fc:	add	w8, w20, #0x1
  407400:	cmp	w20, #0x1
  407404:	str	w8, [x19, #488]
  407408:	b.lt	40743c <printf@plt+0x59cc>  // b.tstop
  40740c:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  407410:	ldr	w8, [x8, #516]
  407414:	cmp	w20, w8
  407418:	b.ge	40743c <printf@plt+0x59cc>  // b.tcont
  40741c:	ldr	w8, [x19, #416]
  407420:	mov	x0, x19
  407424:	add	w8, w8, #0x1
  407428:	str	w8, [x19, #416]
  40742c:	ldp	x20, x19, [sp, #32]
  407430:	ldp	x22, x21, [sp, #16]
  407434:	ldp	x29, x30, [sp], #48
  407438:	b	4074e8 <printf@plt+0x5a78>
  40743c:	ldp	x20, x19, [sp, #32]
  407440:	ldp	x22, x21, [sp, #16]
  407444:	ldp	x29, x30, [sp], #48
  407448:	ret
  40744c:	ldr	w9, [x19, #504]
  407450:	cmp	w9, #0x1
  407454:	b.lt	4074e0 <printf@plt+0x5a70>  // b.tstop
  407458:	ldr	x8, [x19, #496]
  40745c:	adrp	x21, 422000 <_ZdlPvm@@Base+0x32c0>
  407460:	mov	x22, xzr
  407464:	mov	w20, wzr
  407468:	add	x21, x21, #0xd94
  40746c:	b	407488 <printf@plt+0x5a18>
  407470:	ldrb	w10, [x8, x22]
  407474:	add	x22, x22, #0x1
  407478:	cmp	w10, #0x2e
  40747c:	cinc	w20, w20, eq  // eq = none
  407480:	cmp	x22, w9, sxtw
  407484:	b.ge	4073fc <printf@plt+0x598c>  // b.tcont
  407488:	ldrb	w10, [x8, x22]
  40748c:	cmp	w10, #0x2e
  407490:	b.eq	4074c0 <printf@plt+0x5a50>  // b.none
  407494:	cmp	x22, w9, sxtw
  407498:	b.lt	4074b0 <printf@plt+0x5a40>  // b.tstop
  40749c:	mov	w0, #0x62                  	// #98
  4074a0:	mov	x1, x21
  4074a4:	bl	417b7c <printf@plt+0x1610c>
  4074a8:	ldr	x8, [x19, #496]
  4074ac:	ldrb	w10, [x8, x22]
  4074b0:	sub	w9, w10, #0x30
  4074b4:	cmp	w9, #0x9
  4074b8:	b.hi	4073fc <printf@plt+0x598c>  // b.pmore
  4074bc:	ldr	w9, [x19, #504]
  4074c0:	cmp	x22, w9, sxtw
  4074c4:	b.lt	407470 <printf@plt+0x5a00>  // b.tstop
  4074c8:	mov	w0, #0x62                  	// #98
  4074cc:	mov	x1, x21
  4074d0:	bl	417b7c <printf@plt+0x1610c>
  4074d4:	ldr	x8, [x19, #496]
  4074d8:	ldr	w9, [x19, #504]
  4074dc:	b	407470 <printf@plt+0x5a00>
  4074e0:	mov	w20, wzr
  4074e4:	b	4073fc <printf@plt+0x598c>
  4074e8:	sub	sp, sp, #0x70
  4074ec:	stp	x29, x30, [sp, #48]
  4074f0:	str	x23, [sp, #64]
  4074f4:	stp	x22, x21, [sp, #80]
  4074f8:	stp	x20, x19, [sp, #96]
  4074fc:	add	x29, sp, #0x30
  407500:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  407504:	ldrb	w8, [x8, #3712]
  407508:	cmp	w8, #0x1
  40750c:	b.ne	4076cc <printf@plt+0x5c5c>  // b.any
  407510:	mov	x20, x0
  407514:	ldr	x0, [x0, #536]
  407518:	bl	411cec <printf@plt+0x1027c>
  40751c:	add	x19, x20, #0x50
  407520:	mov	x0, x19
  407524:	bl	4131d0 <printf@plt+0x11760>
  407528:	ldr	x8, [x20, #72]
  40752c:	cbz	x8, 407538 <printf@plt+0x5ac8>
  407530:	ldr	x1, [x8]
  407534:	b	40753c <printf@plt+0x5acc>
  407538:	mov	x1, xzr
  40753c:	mov	x0, x19
  407540:	bl	413150 <printf@plt+0x116e0>
  407544:	mov	w3, #0x1                   	// #1
  407548:	mov	x0, xzr
  40754c:	mov	x1, xzr
  407550:	mov	x2, xzr
  407554:	bl	420c58 <_ZdlPvm@@Base+0x1f18>
  407558:	ldr	x23, [x20, #56]
  40755c:	mov	x22, x0
  407560:	mov	w0, #0x28                  	// #40
  407564:	bl	41ec90 <_Znwm@@Base>
  407568:	mov	x21, x0
  40756c:	add	x0, x0, #0x18
  407570:	stp	xzr, xzr, [x21, #8]
  407574:	str	x22, [x21]
  407578:	cbz	x23, 407594 <printf@plt+0x5b24>
  40757c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  407580:	add	x1, x1, #0x476
  407584:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  407588:	ldr	x8, [x20, #64]
  40758c:	str	x21, [x8, #8]
  407590:	b	4075a4 <printf@plt+0x5b34>
  407594:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  407598:	add	x1, x1, #0x476
  40759c:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  4075a0:	str	x21, [x20, #56]
  4075a4:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4075a8:	add	x1, x1, #0xea8
  4075ac:	sub	x0, x29, #0x10
  4075b0:	stp	x21, x21, [x20, #64]
  4075b4:	bl	41fa48 <_ZdlPvm@@Base+0xd08>
  4075b8:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  4075bc:	add	x1, x1, #0xd68
  4075c0:	add	x0, sp, #0x10
  4075c4:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  4075c8:	sub	x0, x29, #0x10
  4075cc:	add	x1, sp, #0x10
  4075d0:	bl	41fdf4 <_ZdlPvm@@Base+0x10b4>
  4075d4:	add	x0, sp, #0x10
  4075d8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4075dc:	ldr	w0, [x20, #416]
  4075e0:	add	x8, sp, #0x10
  4075e4:	bl	420564 <_ZdlPvm@@Base+0x1824>
  4075e8:	sub	x0, x29, #0x10
  4075ec:	add	x1, sp, #0x10
  4075f0:	bl	41fdf4 <_ZdlPvm@@Base+0x10b4>
  4075f4:	add	x0, sp, #0x10
  4075f8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4075fc:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  407600:	ldr	w8, [x8, #512]
  407604:	cbz	w8, 407628 <printf@plt+0x5bb8>
  407608:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40760c:	add	x1, x1, #0x1cc
  407610:	add	x0, sp, #0x10
  407614:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  407618:	sub	x0, x29, #0x10
  40761c:	add	x1, sp, #0x10
  407620:	bl	41fdf4 <_ZdlPvm@@Base+0x10b4>
  407624:	b	407644 <printf@plt+0x5bd4>
  407628:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40762c:	add	x1, x1, #0x1c5
  407630:	add	x0, sp, #0x10
  407634:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  407638:	sub	x0, x29, #0x10
  40763c:	add	x1, sp, #0x10
  407640:	bl	41fdf4 <_ZdlPvm@@Base+0x10b4>
  407644:	add	x0, sp, #0x10
  407648:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40764c:	ldp	w8, w9, [x29, #-8]
  407650:	cmp	w8, w9
  407654:	b.lt	407664 <printf@plt+0x5bf4>  // b.tstop
  407658:	sub	x0, x29, #0x10
  40765c:	bl	41fc84 <_ZdlPvm@@Base+0xf44>
  407660:	ldur	w8, [x29, #-8]
  407664:	ldur	x9, [x29, #-16]
  407668:	add	w10, w8, #0x1
  40766c:	stur	w10, [x29, #-8]
  407670:	strb	wzr, [x9, w8, sxtw]
  407674:	mov	x0, sp
  407678:	sub	x1, x29, #0x10
  40767c:	bl	41fa48 <_ZdlPvm@@Base+0xd08>
  407680:	ldr	x8, [x20, #72]
  407684:	cbz	x8, 4076a0 <printf@plt+0x5c30>
  407688:	add	x0, x8, #0x18
  40768c:	mov	x1, sp
  407690:	bl	41fabc <_ZdlPvm@@Base+0xd7c>
  407694:	ldr	x8, [x20, #72]
  407698:	mov	w9, #0x1                   	// #1
  40769c:	str	w9, [x8, #16]
  4076a0:	mov	x0, sp
  4076a4:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4076a8:	ldr	x8, [x20, #72]
  4076ac:	cbz	x8, 4076b8 <printf@plt+0x5c48>
  4076b0:	ldr	x1, [x8]
  4076b4:	b	4076bc <printf@plt+0x5c4c>
  4076b8:	mov	x1, xzr
  4076bc:	mov	x0, x19
  4076c0:	bl	413150 <printf@plt+0x116e0>
  4076c4:	sub	x0, x29, #0x10
  4076c8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4076cc:	ldp	x20, x19, [sp, #96]
  4076d0:	ldp	x22, x21, [sp, #80]
  4076d4:	ldr	x23, [sp, #64]
  4076d8:	ldp	x29, x30, [sp, #48]
  4076dc:	add	sp, sp, #0x70
  4076e0:	ret
  4076e4:	b	407720 <printf@plt+0x5cb0>
  4076e8:	b	407734 <printf@plt+0x5cc4>
  4076ec:	b	407704 <printf@plt+0x5c94>
  4076f0:	mov	x19, x0
  4076f4:	mov	x0, sp
  4076f8:	b	407728 <printf@plt+0x5cb8>
  4076fc:	b	407720 <printf@plt+0x5cb0>
  407700:	b	407734 <printf@plt+0x5cc4>
  407704:	mov	x19, x0
  407708:	mov	x0, x21
  40770c:	bl	41ed34 <_ZdlPv@@Base>
  407710:	mov	x0, x19
  407714:	bl	4019e0 <_Unwind_Resume@plt>
  407718:	b	407720 <printf@plt+0x5cb0>
  40771c:	b	407734 <printf@plt+0x5cc4>
  407720:	mov	x19, x0
  407724:	add	x0, sp, #0x10
  407728:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40772c:	b	407738 <printf@plt+0x5cc8>
  407730:	b	407734 <printf@plt+0x5cc4>
  407734:	mov	x19, x0
  407738:	sub	x0, x29, #0x10
  40773c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  407740:	mov	x0, x19
  407744:	bl	4019e0 <_Unwind_Resume@plt>
  407748:	sub	sp, sp, #0x70
  40774c:	stp	x29, x30, [sp, #16]
  407750:	stp	x28, x27, [sp, #32]
  407754:	stp	x26, x25, [sp, #48]
  407758:	stp	x24, x23, [sp, #64]
  40775c:	stp	x22, x21, [sp, #80]
  407760:	stp	x20, x19, [sp, #96]
  407764:	add	x29, sp, #0x10
  407768:	mov	x19, x0
  40776c:	mov	w2, #0xa                   	// #10
  407770:	mov	x0, x1
  407774:	mov	x1, xzr
  407778:	bl	401770 <strtol@plt>
  40777c:	add	x21, x19, #0x1f0
  407780:	mov	x20, x0
  407784:	mov	x0, x21
  407788:	bl	4202f4 <_ZdlPvm@@Base+0x15b4>
  40778c:	ldr	x9, [x19, #528]
  407790:	ldr	x8, [x9, #16]
  407794:	ldr	x10, [x9]
  407798:	ldr	x8, [x8]
  40779c:	cmp	x10, x8
  4077a0:	str	x8, [x9, #16]
  4077a4:	b.eq	407974 <printf@plt+0x5f04>  // b.none
  4077a8:	ldr	x27, [x8, #16]
  4077ac:	adrp	x23, 421000 <_ZdlPvm@@Base+0x22c0>
  4077b0:	adrp	x28, 421000 <_ZdlPvm@@Base+0x22c0>
  4077b4:	mov	w25, #0x1                   	// #1
  4077b8:	ldr	w22, [x27, #80]
  4077bc:	add	x23, x23, #0xe66
  4077c0:	add	x28, x28, #0xe4e
  4077c4:	adrp	x24, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4077c8:	b	4077d0 <printf@plt+0x5d60>
  4077cc:	cbnz	w8, 407974 <printf@plt+0x5f04>
  4077d0:	ldr	w8, [x27, #96]
  4077d4:	cbz	w8, 407830 <printf@plt+0x5dc0>
  4077d8:	ldr	x8, [x27, #64]
  4077dc:	add	x0, x8, #0x14
  4077e0:	bl	406750 <printf@plt+0x4ce0>
  4077e4:	mov	x1, x0
  4077e8:	mov	x0, sp
  4077ec:	bl	41fa48 <_ZdlPvm@@Base+0xd08>
  4077f0:	ldr	w8, [sp, #8]
  4077f4:	cbz	w8, 407824 <printf@plt+0x5db4>
  4077f8:	strb	w25, [x24, #3716]
  4077fc:	ldr	w8, [x27, #80]
  407800:	cmp	w22, w8
  407804:	b.ge	407818 <printf@plt+0x5da8>  // b.tcont
  407808:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40780c:	mov	x0, x21
  407810:	add	x1, x1, #0xdbc
  407814:	bl	41fd1c <_ZdlPvm@@Base+0xfdc>
  407818:	mov	x1, sp
  40781c:	mov	x0, x21
  407820:	bl	41fdf4 <_ZdlPvm@@Base+0x10b4>
  407824:	mov	x0, sp
  407828:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40782c:	b	4078d0 <printf@plt+0x5e60>
  407830:	ldr	w8, [x27, #92]
  407834:	cbz	w8, 4078b0 <printf@plt+0x5e40>
  407838:	ldr	x26, [x27, #64]
  40783c:	mov	w2, #0xb                   	// #11
  407840:	mov	x1, x23
  407844:	mov	x0, x26
  407848:	bl	401860 <strncmp@plt>
  40784c:	cbz	w0, 4078c4 <printf@plt+0x5e54>
  407850:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  407854:	mov	w2, #0xb                   	// #11
  407858:	mov	x0, x26
  40785c:	add	x1, x1, #0xe7e
  407860:	bl	401860 <strncmp@plt>
  407864:	cbz	w0, 4078c4 <printf@plt+0x5e54>
  407868:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  40786c:	mov	w2, #0xb                   	// #11
  407870:	mov	x0, x26
  407874:	add	x1, x1, #0xe72
  407878:	bl	401860 <strncmp@plt>
  40787c:	cbz	w0, 4078c4 <printf@plt+0x5e54>
  407880:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  407884:	mov	w2, #0xa                   	// #10
  407888:	mov	x0, x26
  40788c:	add	x1, x1, #0xe5b
  407890:	bl	401860 <strncmp@plt>
  407894:	cbz	w0, 4078c4 <printf@plt+0x5e54>
  407898:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  40789c:	mov	w2, #0xb                   	// #11
  4078a0:	mov	x0, x26
  4078a4:	add	x1, x1, #0xe8a
  4078a8:	bl	401860 <strncmp@plt>
  4078ac:	cbz	w0, 4078c4 <printf@plt+0x5e54>
  4078b0:	mov	x0, x27
  4078b4:	bl	402a24 <printf@plt+0xfb4>
  4078b8:	cbz	w0, 407910 <printf@plt+0x5ea0>
  4078bc:	str	w25, [x19, #572]
  4078c0:	b	4078d0 <printf@plt+0x5e60>
  4078c4:	mov	x0, x19
  4078c8:	mov	x1, x27
  4078cc:	bl	405bc8 <printf@plt+0x4158>
  4078d0:	ldr	x9, [x19, #528]
  4078d4:	ldr	x8, [x9, #16]
  4078d8:	ldr	x10, [x9]
  4078dc:	ldr	x8, [x8]
  4078e0:	cmp	x10, x8
  4078e4:	str	x8, [x9, #16]
  4078e8:	b.eq	407974 <printf@plt+0x5f04>  // b.none
  4078ec:	ldr	x27, [x8, #16]
  4078f0:	ldr	w8, [x27, #92]
  4078f4:	cbz	w8, 4077cc <printf@plt+0x5d5c>
  4078f8:	ldr	x0, [x27, #64]
  4078fc:	mov	x1, x28
  407900:	bl	401940 <strcmp@plt>
  407904:	cmp	w0, #0x0
  407908:	cset	w8, eq  // eq = none
  40790c:	b	4077cc <printf@plt+0x5d5c>
  407910:	mov	x0, x27
  407914:	bl	4028d8 <printf@plt+0xe68>
  407918:	cbz	w0, 407924 <printf@plt+0x5eb4>
  40791c:	str	wzr, [x19, #572]
  407920:	b	4078d0 <printf@plt+0x5e60>
  407924:	ldr	w8, [x27, #104]
  407928:	cbnz	w8, 4078d0 <printf@plt+0x5e60>
  40792c:	ldr	w8, [x27, #92]
  407930:	cbnz	w8, 4078d0 <printf@plt+0x5e60>
  407934:	ldr	w8, [x27, #80]
  407938:	cmp	w22, w8
  40793c:	b.ge	407950 <printf@plt+0x5ee0>  // b.tcont
  407940:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  407944:	mov	x0, x21
  407948:	add	x1, x1, #0xdbc
  40794c:	bl	41fd1c <_ZdlPvm@@Base+0xfdc>
  407950:	ldr	x1, [x27, #64]
  407954:	ldr	w2, [x27, #72]
  407958:	ldr	w22, [x27, #88]
  40795c:	mov	x0, sp
  407960:	bl	41f914 <_ZdlPvm@@Base+0xbd4>
  407964:	mov	x1, sp
  407968:	mov	x0, x21
  40796c:	bl	41fdf4 <_ZdlPvm@@Base+0x10b4>
  407970:	b	407824 <printf@plt+0x5db4>
  407974:	mov	x0, x19
  407978:	mov	w1, w20
  40797c:	bl	4073e0 <printf@plt+0x5970>
  407980:	mov	x0, x19
  407984:	bl	406ef0 <printf@plt+0x5480>
  407988:	ldr	x8, [x19, #528]
  40798c:	str	xzr, [x19, #272]
  407990:	ldr	x9, [x8, #16]
  407994:	ldr	x9, [x9, #8]
  407998:	str	x9, [x8, #16]
  40799c:	ldp	x20, x19, [sp, #96]
  4079a0:	ldp	x22, x21, [sp, #80]
  4079a4:	ldp	x24, x23, [sp, #64]
  4079a8:	ldp	x26, x25, [sp, #48]
  4079ac:	ldp	x28, x27, [sp, #32]
  4079b0:	ldp	x29, x30, [sp, #16]
  4079b4:	add	sp, sp, #0x70
  4079b8:	ret
  4079bc:	b	4079c0 <printf@plt+0x5f50>
  4079c0:	mov	x19, x0
  4079c4:	mov	x0, sp
  4079c8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4079cc:	mov	x0, x19
  4079d0:	bl	4019e0 <_Unwind_Resume@plt>
  4079d4:	stp	x29, x30, [sp, #-48]!
  4079d8:	stp	x22, x21, [sp, #16]
  4079dc:	stp	x20, x19, [sp, #32]
  4079e0:	mov	x29, sp
  4079e4:	ldr	x9, [x0, #528]
  4079e8:	ldp	x8, x10, [x9, #8]
  4079ec:	cmp	x10, x8
  4079f0:	b.eq	407a88 <printf@plt+0x6018>  // b.none
  4079f4:	ldr	x8, [x10]
  4079f8:	ldr	x22, [x10, #16]
  4079fc:	adrp	x20, 421000 <_ZdlPvm@@Base+0x22c0>
  407a00:	mov	x19, x0
  407a04:	add	x20, x20, #0xe10
  407a08:	str	x8, [x9, #16]
  407a0c:	b	407a18 <printf@plt+0x5fa8>
  407a10:	ldr	x8, [x19, #528]
  407a14:	ldr	x8, [x8, #16]
  407a18:	ldr	x21, [x8, #16]
  407a1c:	ldr	w8, [x21, #92]
  407a20:	cbnz	w8, 407a40 <printf@plt+0x5fd0>
  407a24:	ldr	x0, [x21]
  407a28:	cbz	x0, 407a9c <printf@plt+0x602c>
  407a2c:	bl	41a1d4 <printf@plt+0x18764>
  407a30:	cbz	x0, 407a9c <printf@plt+0x602c>
  407a34:	ldrb	w8, [x0]
  407a38:	cmp	w8, #0x43
  407a3c:	b.ne	407a9c <printf@plt+0x602c>  // b.any
  407a40:	ldr	x8, [x19, #528]
  407a44:	ldr	x9, [x8, #16]
  407a48:	ldr	x10, [x8]
  407a4c:	ldr	x9, [x9]
  407a50:	cmp	x10, x9
  407a54:	str	x9, [x8, #16]
  407a58:	b.eq	407a80 <printf@plt+0x6010>  // b.none
  407a5c:	mov	x0, x21
  407a60:	bl	402a24 <printf@plt+0xfb4>
  407a64:	cbnz	w0, 407a80 <printf@plt+0x6010>
  407a68:	ldr	w8, [x21, #92]
  407a6c:	cbz	w8, 407a10 <printf@plt+0x5fa0>
  407a70:	ldr	x0, [x21, #64]
  407a74:	mov	x1, x20
  407a78:	bl	401940 <strcmp@plt>
  407a7c:	cbnz	w0, 407a10 <printf@plt+0x5fa0>
  407a80:	mov	w0, #0x1                   	// #1
  407a84:	b	407ab0 <printf@plt+0x6040>
  407a88:	mov	w0, #0x1                   	// #1
  407a8c:	ldp	x20, x19, [sp, #32]
  407a90:	ldp	x22, x21, [sp, #16]
  407a94:	ldp	x29, x30, [sp], #48
  407a98:	ret
  407a9c:	ldr	x8, [x19, #528]
  407aa0:	mov	w0, wzr
  407aa4:	ldr	x9, [x8, #16]
  407aa8:	ldr	x9, [x9]
  407aac:	str	x9, [x8, #16]
  407ab0:	ldr	x8, [x19, #528]
  407ab4:	ldr	x9, [x8, #16]
  407ab8:	ldr	x10, [x9, #16]
  407abc:	cmp	x10, x22
  407ac0:	b.eq	407a8c <printf@plt+0x601c>  // b.none
  407ac4:	ldr	x9, [x9, #8]
  407ac8:	ldr	x10, [x9, #16]
  407acc:	cmp	x10, x22
  407ad0:	b.ne	407ac4 <printf@plt+0x6054>  // b.any
  407ad4:	str	x9, [x8, #16]
  407ad8:	ldp	x20, x19, [sp, #32]
  407adc:	ldp	x22, x21, [sp, #16]
  407ae0:	ldp	x29, x30, [sp], #48
  407ae4:	ret
  407ae8:	stp	x29, x30, [sp, #-16]!
  407aec:	mov	x29, sp
  407af0:	cbz	x1, 407b14 <printf@plt+0x60a4>
  407af4:	mov	x0, x1
  407af8:	bl	41a1d4 <printf@plt+0x18764>
  407afc:	cbz	x0, 407b0c <printf@plt+0x609c>
  407b00:	ldrb	w8, [x0]
  407b04:	cmp	w8, #0x43
  407b08:	cset	w0, eq  // eq = none
  407b0c:	ldp	x29, x30, [sp], #16
  407b10:	ret
  407b14:	mov	w0, wzr
  407b18:	ldp	x29, x30, [sp], #16
  407b1c:	ret
  407b20:	stp	x29, x30, [sp, #-32]!
  407b24:	stp	x20, x19, [sp, #16]
  407b28:	ldr	w8, [x0, #576]
  407b2c:	mov	x19, x0
  407b30:	mov	x20, x1
  407b34:	mov	x29, sp
  407b38:	cmn	w8, #0x1
  407b3c:	b.ne	407b54 <printf@plt+0x60e4>  // b.any
  407b40:	mov	w2, #0xa                   	// #10
  407b44:	mov	x0, x20
  407b48:	mov	x1, xzr
  407b4c:	bl	401770 <strtol@plt>
  407b50:	str	w0, [x19, #576]
  407b54:	mov	w2, #0xa                   	// #10
  407b58:	mov	x0, x20
  407b5c:	mov	x1, xzr
  407b60:	bl	401770 <strtol@plt>
  407b64:	mov	w8, #0x1                   	// #1
  407b68:	str	w0, [x19, #644]
  407b6c:	str	w8, [x19, #640]
  407b70:	ldp	x20, x19, [sp, #16]
  407b74:	ldp	x29, x30, [sp], #32
  407b78:	ret
  407b7c:	stp	x29, x30, [sp, #-32]!
  407b80:	str	x19, [sp, #16]
  407b84:	mov	x19, x0
  407b88:	mov	w2, #0xa                   	// #10
  407b8c:	mov	x0, x1
  407b90:	mov	x1, xzr
  407b94:	mov	x29, sp
  407b98:	bl	401770 <strtol@plt>
  407b9c:	mov	w8, #0x1                   	// #1
  407ba0:	str	w0, [x19, #636]
  407ba4:	str	w8, [x19, #632]
  407ba8:	ldr	x19, [sp, #16]
  407bac:	ldp	x29, x30, [sp], #32
  407bb0:	ret
  407bb4:	stp	x29, x30, [sp, #-32]!
  407bb8:	str	x19, [sp, #16]
  407bbc:	mov	x19, x0
  407bc0:	mov	w2, #0xa                   	// #10
  407bc4:	mov	x0, x1
  407bc8:	mov	x1, xzr
  407bcc:	mov	x29, sp
  407bd0:	bl	401770 <strtol@plt>
  407bd4:	mov	w8, #0x1                   	// #1
  407bd8:	str	w0, [x19, #628]
  407bdc:	str	w8, [x19, #624]
  407be0:	ldr	x19, [sp, #16]
  407be4:	ldp	x29, x30, [sp], #32
  407be8:	ret
  407bec:	stp	x29, x30, [sp, #-32]!
  407bf0:	ldr	w8, [x0, #572]
  407bf4:	str	x19, [sp, #16]
  407bf8:	mov	x29, sp
  407bfc:	cbz	w8, 407c20 <printf@plt+0x61b0>
  407c00:	mov	w8, #0x2                   	// #2
  407c04:	mov	x19, x0
  407c08:	str	w8, [x0, #564]
  407c0c:	mov	w2, #0xa                   	// #10
  407c10:	mov	x0, x1
  407c14:	mov	x1, xzr
  407c18:	bl	401770 <strtol@plt>
  407c1c:	str	w0, [x19, #596]
  407c20:	ldr	x19, [sp, #16]
  407c24:	ldp	x29, x30, [sp], #32
  407c28:	ret
  407c2c:	stp	x29, x30, [sp, #-32]!
  407c30:	str	x19, [sp, #16]
  407c34:	mov	x19, x0
  407c38:	mov	w2, #0xa                   	// #10
  407c3c:	mov	x0, x1
  407c40:	mov	x1, xzr
  407c44:	mov	x29, sp
  407c48:	bl	401770 <strtol@plt>
  407c4c:	str	w0, [x19, #604]
  407c50:	ldr	x19, [sp, #16]
  407c54:	ldp	x29, x30, [sp], #32
  407c58:	ret
  407c5c:	stp	x29, x30, [sp, #-80]!
  407c60:	stp	x26, x25, [sp, #16]
  407c64:	stp	x24, x23, [sp, #32]
  407c68:	stp	x22, x21, [sp, #48]
  407c6c:	stp	x20, x19, [sp, #64]
  407c70:	ldr	x22, [x0, #528]
  407c74:	mov	x29, sp
  407c78:	ldr	x25, [x22]
  407c7c:	cbz	x25, 407d00 <printf@plt+0x6290>
  407c80:	ldr	x23, [x22, #16]
  407c84:	mov	x19, x0
  407c88:	mov	x20, x1
  407c8c:	ldr	x24, [x23, #16]
  407c90:	ldr	w8, [x24, #92]
  407c94:	cbz	w8, 407cec <printf@plt+0x627c>
  407c98:	adrp	x21, 421000 <_ZdlPvm@@Base+0x22c0>
  407c9c:	add	x21, x21, #0xe2a
  407ca0:	mov	x26, x24
  407ca4:	cmp	x23, x25
  407ca8:	b.eq	407cd0 <printf@plt+0x6260>  // b.none
  407cac:	ldr	x0, [x26, #64]
  407cb0:	mov	x1, x21
  407cb4:	bl	401940 <strcmp@plt>
  407cb8:	cbz	w0, 407d18 <printf@plt+0x62a8>
  407cbc:	ldr	x23, [x23]
  407cc0:	str	x23, [x22, #16]
  407cc4:	ldr	x26, [x23, #16]
  407cc8:	ldr	w8, [x26, #92]
  407ccc:	cbnz	w8, 407ca4 <printf@plt+0x6234>
  407cd0:	cmp	x26, x24
  407cd4:	b.eq	407cec <printf@plt+0x627c>  // b.none
  407cd8:	ldr	x23, [x23, #8]
  407cdc:	ldr	x8, [x23, #16]
  407ce0:	cmp	x8, x24
  407ce4:	b.ne	407cd8 <printf@plt+0x6268>  // b.any
  407ce8:	str	x23, [x22, #16]
  407cec:	mov	w2, #0xa                   	// #10
  407cf0:	mov	x0, x20
  407cf4:	mov	x1, xzr
  407cf8:	bl	401770 <strtol@plt>
  407cfc:	str	w0, [x19, #600]
  407d00:	ldp	x20, x19, [sp, #64]
  407d04:	ldp	x22, x21, [sp, #48]
  407d08:	ldp	x24, x23, [sp, #32]
  407d0c:	ldp	x26, x25, [sp, #16]
  407d10:	ldp	x29, x30, [sp], #80
  407d14:	ret
  407d18:	cmp	x26, x24
  407d1c:	b.eq	407d00 <printf@plt+0x6290>  // b.none
  407d20:	ldr	x23, [x23, #8]
  407d24:	ldr	x8, [x23, #16]
  407d28:	cmp	x8, x24
  407d2c:	b.ne	407d20 <printf@plt+0x62b0>  // b.any
  407d30:	str	x23, [x22, #16]
  407d34:	b	407d00 <printf@plt+0x6290>
  407d38:	stp	x29, x30, [sp, #-32]!
  407d3c:	stp	x20, x19, [sp, #16]
  407d40:	mov	x29, sp
  407d44:	mov	x19, x0
  407d48:	mov	w2, #0xa                   	// #10
  407d4c:	mov	x0, x1
  407d50:	mov	x1, xzr
  407d54:	bl	401770 <strtol@plt>
  407d58:	ldr	w8, [x19, #564]
  407d5c:	mov	w9, #0x24c                 	// #588
  407d60:	mov	w10, #0x254                 	// #596
  407d64:	ldr	w11, [x19, #584]
  407d68:	cmp	w8, #0x0
  407d6c:	csel	x8, x10, x9, gt
  407d70:	ldr	w12, [x19, #572]
  407d74:	ldr	w8, [x19, x8]
  407d78:	mov	x20, x0
  407d7c:	mov	w9, #0x1                   	// #1
  407d80:	cmp	w12, w20
  407d84:	add	w8, w11, w8
  407d88:	str	w8, [x19, #336]
  407d8c:	str	w9, [x19, #516]
  407d90:	b.eq	407db0 <printf@plt+0x6340>  // b.none
  407d94:	cbz	w20, 407dac <printf@plt+0x633c>
  407d98:	ldr	x0, [x19, #536]
  407d9c:	ldr	w2, [x19, #656]
  407da0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  407da4:	add	x1, x1, #0x476
  407da8:	bl	412258 <printf@plt+0x107e8>
  407dac:	str	w20, [x19, #572]
  407db0:	ldp	x20, x19, [sp, #16]
  407db4:	ldp	x29, x30, [sp], #32
  407db8:	ret
  407dbc:	stp	x29, x30, [sp, #-48]!
  407dc0:	str	x21, [sp, #16]
  407dc4:	stp	x20, x19, [sp, #32]
  407dc8:	mov	x29, sp
  407dcc:	ldr	w8, [x0, #648]
  407dd0:	cbz	w8, 407ef0 <printf@plt+0x6480>
  407dd4:	ldr	w9, [x0, #652]
  407dd8:	ldr	w8, [x0, #560]
  407ddc:	mov	x19, x0
  407de0:	str	wzr, [x0, #648]
  407de4:	cmp	w9, #0x1
  407de8:	b.lt	407e74 <printf@plt+0x6404>  // b.tstop
  407dec:	ldr	x0, [x19, #536]
  407df0:	cbz	w8, 407e2c <printf@plt+0x63bc>
  407df4:	bl	412cf0 <printf@plt+0x11280>
  407df8:	mov	x1, x0
  407dfc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  407e00:	add	x0, x0, #0x127
  407e04:	bl	401940 <strcmp@plt>
  407e08:	cbz	w0, 407ec0 <printf@plt+0x6450>
  407e0c:	ldr	x0, [x19, #536]
  407e10:	bl	412cf0 <printf@plt+0x11280>
  407e14:	mov	x1, x0
  407e18:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  407e1c:	add	x0, x0, #0x136
  407e20:	bl	401940 <strcmp@plt>
  407e24:	cbz	w0, 407ec0 <printf@plt+0x6450>
  407e28:	ldr	x0, [x19, #536]
  407e2c:	bl	411cc8 <printf@plt+0x10258>
  407e30:	mov	w21, #0x1                   	// #1
  407e34:	mov	w20, #0x1                   	// #1
  407e38:	cbnz	w0, 407e48 <printf@plt+0x63d8>
  407e3c:	ldr	w8, [x19, #656]
  407e40:	cmp	w8, #0x0
  407e44:	cset	w20, ne  // ne = any
  407e48:	ldr	x0, [x19, #536]
  407e4c:	bl	411cec <printf@plt+0x1027c>
  407e50:	str	w21, [x19, #516]
  407e54:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  407e58:	ldr	w8, [x8, #512]
  407e5c:	ldr	x0, [x19, #536]
  407e60:	cmp	w8, #0x1
  407e64:	b.ne	407ed8 <printf@plt+0x6468>  // b.any
  407e68:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  407e6c:	add	x1, x1, #0x127
  407e70:	b	407ee0 <printf@plt+0x6470>
  407e74:	cmp	w8, #0x1
  407e78:	b.lt	407ee8 <printf@plt+0x6478>  // b.tstop
  407e7c:	ldr	w9, [x19, #656]
  407e80:	mov	w20, #0x1                   	// #1
  407e84:	mov	w8, #0x1                   	// #1
  407e88:	cbnz	w9, 407e9c <printf@plt+0x642c>
  407e8c:	ldr	x0, [x19, #536]
  407e90:	bl	411cc8 <printf@plt+0x10258>
  407e94:	cmp	w0, #0x0
  407e98:	cset	w8, ne  // ne = any
  407e9c:	ldr	x0, [x19, #536]
  407ea0:	str	w8, [x19, #656]
  407ea4:	bl	411cec <printf@plt+0x1027c>
  407ea8:	ldr	x0, [x19, #536]
  407eac:	ldr	w2, [x19, #656]
  407eb0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  407eb4:	add	x1, x1, #0x476
  407eb8:	str	w20, [x19, #516]
  407ebc:	b	407ee4 <printf@plt+0x6474>
  407ec0:	ldr	x0, [x19, #536]
  407ec4:	bl	412974 <printf@plt+0x10f04>
  407ec8:	cbz	w0, 407ee8 <printf@plt+0x6478>
  407ecc:	ldr	x0, [x19, #536]
  407ed0:	bl	4128cc <printf@plt+0x10e5c>
  407ed4:	b	407ee8 <printf@plt+0x6478>
  407ed8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  407edc:	add	x1, x1, #0x136
  407ee0:	mov	w2, w20
  407ee4:	bl	412258 <printf@plt+0x107e8>
  407ee8:	ldr	w8, [x19, #652]
  407eec:	str	w8, [x19, #560]
  407ef0:	ldp	x20, x19, [sp, #32]
  407ef4:	ldr	x21, [sp, #16]
  407ef8:	ldp	x29, x30, [sp], #48
  407efc:	ret
  407f00:	stp	x29, x30, [sp, #-32]!
  407f04:	str	x19, [sp, #16]
  407f08:	mov	x29, sp
  407f0c:	ldr	w8, [x0, #560]
  407f10:	cmp	w8, #0x1
  407f14:	b.lt	407f44 <printf@plt+0x64d4>  // b.tstop
  407f18:	mov	x19, x0
  407f1c:	b.eq	407f34 <printf@plt+0x64c4>  // b.none
  407f20:	ldr	x0, [x19, #536]
  407f24:	bl	412974 <printf@plt+0x10f04>
  407f28:	cbz	w0, 407f34 <printf@plt+0x64c4>
  407f2c:	ldr	x0, [x19, #536]
  407f30:	bl	4128cc <printf@plt+0x10e5c>
  407f34:	ldr	w8, [x19, #560]
  407f38:	subs	w8, w8, #0x1
  407f3c:	str	w8, [x19, #560]
  407f40:	b.eq	407f50 <printf@plt+0x64e0>  // b.none
  407f44:	ldr	x19, [sp, #16]
  407f48:	ldp	x29, x30, [sp], #32
  407f4c:	ret
  407f50:	ldr	x0, [x19, #536]
  407f54:	bl	411cec <printf@plt+0x1027c>
  407f58:	mov	w8, #0x1                   	// #1
  407f5c:	str	w8, [x19, #516]
  407f60:	ldr	x19, [sp, #16]
  407f64:	ldp	x29, x30, [sp], #32
  407f68:	ret
  407f6c:	ldr	x0, [x0, #536]
  407f70:	b	411cec <printf@plt+0x1027c>
  407f74:	stp	x29, x30, [sp, #-64]!
  407f78:	str	x23, [sp, #16]
  407f7c:	stp	x22, x21, [sp, #32]
  407f80:	stp	x20, x19, [sp, #48]
  407f84:	mov	x29, sp
  407f88:	add	x19, x0, #0x50
  407f8c:	mov	x20, x0
  407f90:	mov	x0, x19
  407f94:	bl	4131d0 <printf@plt+0x11760>
  407f98:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  407f9c:	mov	w9, #0x1                   	// #1
  407fa0:	mov	w3, #0x1                   	// #1
  407fa4:	mov	x0, xzr
  407fa8:	mov	x1, xzr
  407fac:	mov	x2, xzr
  407fb0:	strb	w9, [x8, #3708]
  407fb4:	bl	420c58 <_ZdlPvm@@Base+0x1f18>
  407fb8:	ldr	x23, [x20, #56]
  407fbc:	mov	x22, x0
  407fc0:	mov	w0, #0x28                  	// #40
  407fc4:	bl	41ec90 <_Znwm@@Base>
  407fc8:	mov	x21, x0
  407fcc:	add	x0, x0, #0x18
  407fd0:	stp	xzr, xzr, [x21, #8]
  407fd4:	str	x22, [x21]
  407fd8:	cbz	x23, 407ff4 <printf@plt+0x6584>
  407fdc:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  407fe0:	add	x1, x1, #0x476
  407fe4:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  407fe8:	ldr	x8, [x20, #64]
  407fec:	str	x21, [x8, #8]
  407ff0:	b	408004 <printf@plt+0x6594>
  407ff4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  407ff8:	add	x1, x1, #0x476
  407ffc:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  408000:	str	x21, [x20, #56]
  408004:	mov	w8, #0x1                   	// #1
  408008:	stp	x21, x21, [x20, #64]
  40800c:	str	w8, [x21, #20]
  408010:	ldr	x1, [x21]
  408014:	mov	x0, x19
  408018:	ldp	x20, x19, [sp, #48]
  40801c:	ldp	x22, x21, [sp, #32]
  408020:	ldr	x23, [sp, #16]
  408024:	ldp	x29, x30, [sp], #64
  408028:	b	413150 <printf@plt+0x116e0>
  40802c:	b	408030 <printf@plt+0x65c0>
  408030:	mov	x19, x0
  408034:	mov	x0, x21
  408038:	bl	41ed34 <_ZdlPv@@Base>
  40803c:	mov	x0, x19
  408040:	bl	4019e0 <_Unwind_Resume@plt>
  408044:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  408048:	ldrb	w9, [x8, #3712]
  40804c:	tbz	w9, #0, 408054 <printf@plt+0x65e4>
  408050:	ret
  408054:	mov	w9, #0x1                   	// #1
  408058:	strb	w9, [x8, #3712]
  40805c:	cbz	x1, 408070 <printf@plt+0x6600>
  408060:	sub	x1, x1, #0x1
  408064:	ldrb	w8, [x1, #1]!
  408068:	cmp	w8, #0x20
  40806c:	b.eq	408064 <printf@plt+0x65f4>  // b.none
  408070:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  408074:	add	x0, x0, #0xea8
  408078:	b	41fb48 <_ZdlPvm@@Base+0xe08>
  40807c:	sub	sp, sp, #0x30
  408080:	stp	x29, x30, [sp, #16]
  408084:	str	x19, [sp, #32]
  408088:	add	x29, sp, #0x10
  40808c:	mov	x0, sp
  408090:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  408094:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  408098:	add	x19, x19, #0xeb8
  40809c:	mov	x1, sp
  4080a0:	mov	x0, x19
  4080a4:	bl	41fdf4 <_ZdlPvm@@Base+0x10b4>
  4080a8:	mov	x0, sp
  4080ac:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4080b0:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4080b4:	add	x9, x9, #0xec0
  4080b8:	ldp	w8, w9, [x9]
  4080bc:	cmp	w8, w9
  4080c0:	b.lt	4080d0 <printf@plt+0x6660>  // b.tstop
  4080c4:	mov	x0, x19
  4080c8:	bl	41fc84 <_ZdlPvm@@Base+0xf44>
  4080cc:	ldr	w8, [x19, #8]
  4080d0:	ldr	x9, [x19]
  4080d4:	add	w10, w8, #0x1
  4080d8:	str	w10, [x19, #8]
  4080dc:	mov	w10, #0xa                   	// #10
  4080e0:	strb	w10, [x9, w8, sxtw]
  4080e4:	ldr	x19, [sp, #32]
  4080e8:	ldp	x29, x30, [sp, #16]
  4080ec:	add	sp, sp, #0x30
  4080f0:	ret
  4080f4:	mov	x19, x0
  4080f8:	mov	x0, sp
  4080fc:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  408100:	mov	x0, x19
  408104:	bl	4019e0 <_Unwind_Resume@plt>
  408108:	stp	x29, x30, [sp, #-64]!
  40810c:	stp	x24, x23, [sp, #16]
  408110:	stp	x22, x21, [sp, #32]
  408114:	stp	x20, x19, [sp, #48]
  408118:	mov	x29, sp
  40811c:	mov	x19, x0
  408120:	ldr	x0, [x0, #536]
  408124:	bl	4128cc <printf@plt+0x10e5c>
  408128:	ldr	w8, [x19, #564]
  40812c:	subs	w9, w8, #0x1
  408130:	b.lt	408158 <printf@plt+0x66e8>  // b.tstop
  408134:	cset	w23, ne  // ne = any
  408138:	mov	w8, w9
  40813c:	str	w9, [x19, #564]
  408140:	ldr	w9, [x19, #624]
  408144:	cbz	w9, 408164 <printf@plt+0x66f4>
  408148:	cbnz	w23, 408178 <printf@plt+0x6708>
  40814c:	ldr	w9, [x19, #628]
  408150:	str	w9, [x19, #588]
  408154:	b	408178 <printf@plt+0x6708>
  408158:	mov	w23, wzr
  40815c:	ldr	w9, [x19, #624]
  408160:	cbnz	w9, 408148 <printf@plt+0x66d8>
  408164:	ldr	w9, [x19, #632]
  408168:	cbnz	w9, 408178 <printf@plt+0x6708>
  40816c:	ldr	w9, [x19, #640]
  408170:	orr	w9, w9, w23
  408174:	cbz	w9, 408240 <printf@plt+0x67d0>
  408178:	ldr	w9, [x19, #632]
  40817c:	cbz	w9, 408190 <printf@plt+0x6720>
  408180:	ldr	w9, [x19, #640]
  408184:	cbz	w9, 4081a0 <printf@plt+0x6730>
  408188:	ldr	w24, [x19, #644]
  40818c:	b	4081a8 <printf@plt+0x6738>
  408190:	ldr	w9, [x19, #584]
  408194:	str	w9, [x19, #636]
  408198:	ldr	w9, [x19, #640]
  40819c:	cbnz	w9, 408188 <printf@plt+0x6718>
  4081a0:	ldr	w24, [x19, #580]
  4081a4:	str	w24, [x19, #644]
  4081a8:	cmp	w8, #0x0
  4081ac:	ldr	w8, [x19, #592]
  4081b0:	mov	w9, #0x24c                 	// #588
  4081b4:	mov	w10, #0x254                 	// #596
  4081b8:	csel	x9, x10, x9, gt
  4081bc:	cmn	w8, #0x1
  4081c0:	b.eq	408240 <printf@plt+0x67d0>  // b.none
  4081c4:	ldr	w20, [x19, x9]
  4081c8:	ldr	w9, [x19, #584]
  4081cc:	ldr	w21, [x19, #636]
  4081d0:	add	w8, w9, w8
  4081d4:	add	w9, w21, w20
  4081d8:	cmp	w8, w9
  4081dc:	b.eq	408240 <printf@plt+0x67d0>  // b.none
  4081e0:	ldr	x0, [x19, #536]
  4081e4:	bl	411cc8 <printf@plt+0x10258>
  4081e8:	cbz	w0, 4081f4 <printf@plt+0x6784>
  4081ec:	mov	w22, #0x1                   	// #1
  4081f0:	b	408200 <printf@plt+0x6790>
  4081f4:	ldr	w8, [x19, #656]
  4081f8:	cmp	w8, #0x0
  4081fc:	cset	w22, ne  // ne = any
  408200:	ldr	x0, [x19, #536]
  408204:	bl	411cec <printf@plt+0x1027c>
  408208:	ldr	w5, [x19, #576]
  40820c:	str	w20, [x19, #592]
  408210:	str	w21, [x19, #584]
  408214:	cmp	w5, w24
  408218:	b.lt	408220 <printf@plt+0x67b0>  // b.tstop
  40821c:	str	w24, [x19, #580]
  408220:	ldr	x0, [x19, #536]
  408224:	adrp	x2, 422000 <_ZdlPvm@@Base+0x32c0>
  408228:	add	x1, x19, #0x50
  40822c:	add	x2, x2, #0x476
  408230:	mov	w3, w20
  408234:	mov	w4, w21
  408238:	mov	w6, w22
  40823c:	bl	412760 <printf@plt+0x10cf0>
  408240:	mov	x0, x19
  408244:	str	w23, [x19, #624]
  408248:	str	wzr, [x19, #640]
  40824c:	str	wzr, [x19, #632]
  408250:	bl	407dbc <printf@plt+0x634c>
  408254:	ldr	w8, [x19, #564]
  408258:	mov	w9, #0x24c                 	// #588
  40825c:	mov	w10, #0x254                 	// #596
  408260:	ldr	w11, [x19, #584]
  408264:	cmp	w8, #0x0
  408268:	csel	x8, x10, x9, gt
  40826c:	ldr	w8, [x19, x8]
  408270:	mov	w9, #0x1                   	// #1
  408274:	str	w9, [x19, #516]
  408278:	add	w8, w11, w8
  40827c:	str	w8, [x19, #336]
  408280:	ldp	x20, x19, [sp, #48]
  408284:	ldp	x22, x21, [sp, #32]
  408288:	ldp	x24, x23, [sp, #16]
  40828c:	ldp	x29, x30, [sp], #64
  408290:	ret
  408294:	stp	x29, x30, [sp, #-32]!
  408298:	stp	x20, x19, [sp, #16]
  40829c:	mov	x29, sp
  4082a0:	mov	x19, x0
  4082a4:	mov	w2, #0xa                   	// #10
  4082a8:	mov	x0, x1
  4082ac:	mov	x1, xzr
  4082b0:	bl	401770 <strtol@plt>
  4082b4:	ldr	w8, [x19, #684]
  4082b8:	mov	x20, x0
  4082bc:	str	w20, [x19, #656]
  4082c0:	cbz	w8, 4082e4 <printf@plt+0x6874>
  4082c4:	ldr	x1, [x19, #712]
  4082c8:	ldr	x4, [x19, #744]
  4082cc:	ldr	x5, [x19, #776]
  4082d0:	adrp	x3, 421000 <_ZdlPvm@@Base+0x22c0>
  4082d4:	add	x6, x19, #0x2ac
  4082d8:	add	x3, x3, #0xef7
  4082dc:	mov	w2, w20
  4082e0:	bl	404e74 <printf@plt+0x3404>
  4082e4:	cmp	w20, #0x1
  4082e8:	b.lt	408304 <printf@plt+0x6894>  // b.tstop
  4082ec:	add	w20, w20, #0x1
  4082f0:	ldr	x0, [x19, #536]
  4082f4:	bl	412804 <printf@plt+0x10d94>
  4082f8:	sub	w20, w20, #0x1
  4082fc:	cmp	w20, #0x1
  408300:	b.gt	4082f0 <printf@plt+0x6880>
  408304:	mov	w8, #0x1                   	// #1
  408308:	str	w8, [x19, #516]
  40830c:	ldp	x20, x19, [sp, #16]
  408310:	ldp	x29, x30, [sp], #32
  408314:	ret
  408318:	stp	x29, x30, [sp, #-32]!
  40831c:	stp	x20, x19, [sp, #16]
  408320:	mov	x29, sp
  408324:	ldr	x19, [x1, #112]
  408328:	mov	x20, x0
  40832c:	cbz	x19, 408398 <printf@plt+0x6928>
  408330:	ldr	x0, [x20, #536]
  408334:	str	wzr, [x20, #664]
  408338:	bl	41203c <printf@plt+0x105cc>
  40833c:	ldr	x0, [x20, #536]
  408340:	bl	411cec <printf@plt+0x1027c>
  408344:	ldr	x0, [x20, #536]
  408348:	bl	4127fc <printf@plt+0x10d8c>
  40834c:	ldr	w1, [x20, #576]
  408350:	mov	x0, x19
  408354:	bl	40fbbc <printf@plt+0xe14c>
  408358:	ldr	w1, [x20, #584]
  40835c:	mov	x0, x19
  408360:	bl	40fddc <printf@plt+0xe36c>
  408364:	mov	x0, x19
  408368:	mov	w1, wzr
  40836c:	bl	40fe04 <printf@plt+0xe394>
  408370:	ldr	x0, [x20, #536]
  408374:	bl	411cc8 <printf@plt+0x10258>
  408378:	cbz	w0, 408384 <printf@plt+0x6914>
  40837c:	mov	w8, #0x1                   	// #1
  408380:	b	408390 <printf@plt+0x6920>
  408384:	ldr	w8, [x20, #656]
  408388:	cmp	w8, #0x0
  40838c:	cset	w8, ne  // ne = any
  408390:	str	w8, [x20, #668]
  408394:	str	wzr, [x20, #656]
  408398:	str	x19, [x20, #552]
  40839c:	ldp	x20, x19, [sp, #16]
  4083a0:	ldp	x29, x30, [sp], #32
  4083a4:	ret
  4083a8:	stp	x29, x30, [sp, #-64]!
  4083ac:	str	x23, [sp, #16]
  4083b0:	stp	x22, x21, [sp, #32]
  4083b4:	stp	x20, x19, [sp, #48]
  4083b8:	mov	x29, sp
  4083bc:	ldr	x8, [x0, #552]
  4083c0:	mov	x19, x0
  4083c4:	cbz	x8, 4083e0 <printf@plt+0x6970>
  4083c8:	ldr	x0, [x19, #536]
  4083cc:	bl	411cec <printf@plt+0x1027c>
  4083d0:	ldr	x0, [x19, #536]
  4083d4:	bl	4127fc <printf@plt+0x10d8c>
  4083d8:	ldr	x0, [x19, #552]
  4083dc:	bl	41063c <printf@plt+0xebcc>
  4083e0:	ldr	w8, [x19, #628]
  4083e4:	str	xzr, [x19, #552]
  4083e8:	cmp	w8, #0x1
  4083ec:	str	w8, [x19, #588]
  4083f0:	b.lt	408430 <printf@plt+0x69c0>  // b.tstop
  4083f4:	ldr	w8, [x19, #564]
  4083f8:	mov	w9, #0x24c                 	// #588
  4083fc:	str	wzr, [x19, #592]
  408400:	cmp	w8, #0x0
  408404:	mov	w8, #0x254                 	// #596
  408408:	csel	x8, x8, x9, gt
  40840c:	ldr	w20, [x19, x8]
  408410:	cbz	w20, 408430 <printf@plt+0x69c0>
  408414:	ldr	x0, [x19, #536]
  408418:	ldr	w21, [x19, #584]
  40841c:	ldr	w23, [x19, #580]
  408420:	bl	411cc8 <printf@plt+0x10258>
  408424:	cbz	w0, 408444 <printf@plt+0x69d4>
  408428:	mov	w22, #0x1                   	// #1
  40842c:	b	408450 <printf@plt+0x69e0>
  408430:	ldp	x20, x19, [sp, #48]
  408434:	ldp	x22, x21, [sp, #32]
  408438:	ldr	x23, [sp, #16]
  40843c:	ldp	x29, x30, [sp], #64
  408440:	ret
  408444:	ldr	w8, [x19, #656]
  408448:	cmp	w8, #0x0
  40844c:	cset	w22, ne  // ne = any
  408450:	ldr	x0, [x19, #536]
  408454:	bl	411cec <printf@plt+0x1027c>
  408458:	ldr	w5, [x19, #576]
  40845c:	str	w20, [x19, #592]
  408460:	str	w21, [x19, #584]
  408464:	cmp	w5, w23
  408468:	b.lt	408470 <printf@plt+0x6a00>  // b.tstop
  40846c:	str	w23, [x19, #580]
  408470:	ldr	x0, [x19, #536]
  408474:	add	x1, x19, #0x50
  408478:	mov	w3, w20
  40847c:	mov	w4, w21
  408480:	mov	w6, w22
  408484:	ldp	x20, x19, [sp, #48]
  408488:	ldp	x22, x21, [sp, #32]
  40848c:	ldr	x23, [sp, #16]
  408490:	adrp	x2, 422000 <_ZdlPvm@@Base+0x32c0>
  408494:	add	x2, x2, #0x476
  408498:	ldp	x29, x30, [sp], #64
  40849c:	b	412760 <printf@plt+0x10cf0>
  4084a0:	stp	x29, x30, [sp, #-48]!
  4084a4:	str	x21, [sp, #16]
  4084a8:	stp	x20, x19, [sp, #32]
  4084ac:	mov	x29, sp
  4084b0:	ldr	x20, [x0, #552]
  4084b4:	cbz	x20, 408534 <printf@plt+0x6ac4>
  4084b8:	mov	x19, x0
  4084bc:	mov	x21, x1
  4084c0:	ldrb	w0, [x21], #1
  4084c4:	bl	401750 <isspace@plt>
  4084c8:	cbnz	w0, 4084c0 <printf@plt+0x6a50>
  4084cc:	mov	w2, #0xa                   	// #10
  4084d0:	mov	x0, x21
  4084d4:	mov	x1, xzr
  4084d8:	bl	401770 <strtol@plt>
  4084dc:	ldr	w8, [x19, #564]
  4084e0:	mov	w10, #0x24c                 	// #588
  4084e4:	ldr	w9, [x19, #584]
  4084e8:	cmp	w8, #0x0
  4084ec:	mov	w8, #0x254                 	// #596
  4084f0:	csel	x8, x8, x10, gt
  4084f4:	ldr	w8, [x19, x8]
  4084f8:	add	w9, w9, w0
  4084fc:	mov	x0, x20
  408500:	add	w1, w9, w8
  408504:	bl	4108c0 <printf@plt+0xee50>
  408508:	cmp	w0, #0x1
  40850c:	b.lt	408534 <printf@plt+0x6ac4>  // b.tstop
  408510:	mov	w20, w0
  408514:	ldr	x0, [x19, #536]
  408518:	bl	411cec <printf@plt+0x1027c>
  40851c:	ldr	x0, [x19, #552]
  408520:	mov	w1, w20
  408524:	ldp	x20, x19, [sp, #32]
  408528:	ldr	x21, [sp, #16]
  40852c:	ldp	x29, x30, [sp], #48
  408530:	b	410264 <printf@plt+0xe7f4>
  408534:	ldp	x20, x19, [sp, #32]
  408538:	ldr	x21, [sp, #16]
  40853c:	ldp	x29, x30, [sp], #48
  408540:	ret
  408544:	stp	x29, x30, [sp, #-32]!
  408548:	stp	x20, x19, [sp, #16]
  40854c:	mov	x29, sp
  408550:	mov	x19, x0
  408554:	ldr	x0, [x0, #552]
  408558:	cbz	x0, 4085a8 <printf@plt+0x6b38>
  40855c:	ldr	w8, [x19, #564]
  408560:	mov	w10, #0x24c                 	// #588
  408564:	ldr	w9, [x19, #584]
  408568:	cmp	w8, #0x0
  40856c:	mov	w8, #0x254                 	// #596
  408570:	csel	x8, x8, x10, gt
  408574:	ldr	w8, [x19, x8]
  408578:	add	w1, w8, w9
  40857c:	bl	4108c0 <printf@plt+0xee50>
  408580:	cmp	w0, #0x1
  408584:	b.lt	4085a8 <printf@plt+0x6b38>  // b.tstop
  408588:	mov	w20, w0
  40858c:	ldr	x0, [x19, #536]
  408590:	bl	411cec <printf@plt+0x1027c>
  408594:	ldr	x0, [x19, #552]
  408598:	mov	w1, w20
  40859c:	ldp	x20, x19, [sp, #16]
  4085a0:	ldp	x29, x30, [sp], #32
  4085a4:	b	410264 <printf@plt+0xe7f4>
  4085a8:	ldp	x20, x19, [sp, #16]
  4085ac:	ldp	x29, x30, [sp], #32
  4085b0:	ret
  4085b4:	stp	x29, x30, [sp, #-32]!
  4085b8:	stp	x20, x19, [sp, #16]
  4085bc:	mov	x29, sp
  4085c0:	ldr	x8, [x0, #552]
  4085c4:	cbz	x8, 40863c <printf@plt+0x6bcc>
  4085c8:	mov	x19, x0
  4085cc:	mov	x20, x1
  4085d0:	mov	w2, #0xa                   	// #10
  4085d4:	mov	x0, x1
  4085d8:	mov	x1, xzr
  4085dc:	bl	401770 <strtol@plt>
  4085e0:	ldr	w8, [x19, #664]
  4085e4:	cmp	w8, w0
  4085e8:	b.le	4085f4 <printf@plt+0x6b84>
  4085ec:	ldr	w8, [x19, #656]
  4085f0:	str	w8, [x19, #668]
  4085f4:	mov	w2, #0xa                   	// #10
  4085f8:	mov	x0, x20
  4085fc:	mov	x1, xzr
  408600:	bl	401770 <strtol@plt>
  408604:	ldr	x8, [x19, #536]
  408608:	str	w0, [x19, #664]
  40860c:	mov	x0, x8
  408610:	bl	411cec <printf@plt+0x1027c>
  408614:	ldr	x0, [x19, #552]
  408618:	ldr	w1, [x19, #664]
  40861c:	bl	410264 <printf@plt+0xe7f4>
  408620:	ldr	x0, [x19, #536]
  408624:	ldr	w2, [x19, #668]
  408628:	ldp	x20, x19, [sp, #16]
  40862c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  408630:	add	x1, x1, #0x476
  408634:	ldp	x29, x30, [sp], #32
  408638:	b	412258 <printf@plt+0x107e8>
  40863c:	ldp	x20, x19, [sp, #16]
  408640:	ldp	x29, x30, [sp], #32
  408644:	ret
  408648:	stp	x29, x30, [sp, #-32]!
  40864c:	stp	x20, x19, [sp, #16]
  408650:	mov	x29, sp
  408654:	mov	x19, x1
  408658:	mov	x20, x0
  40865c:	bl	4058e0 <printf@plt+0x3e70>
  408660:	ldr	x0, [x20, #536]
  408664:	bl	411cec <printf@plt+0x1027c>
  408668:	ldr	x0, [x20, #536]
  40866c:	bl	4127fc <printf@plt+0x10d8c>
  408670:	ldr	x8, [x19, #64]
  408674:	add	x0, x20, #0x50
  408678:	add	x1, x8, #0x9
  40867c:	bl	41344c <printf@plt+0x119dc>
  408680:	ldr	w8, [x19, #76]
  408684:	str	w8, [x20, #340]
  408688:	ldr	w8, [x19, #88]
  40868c:	str	w8, [x20, #336]
  408690:	ldr	w8, [x19, #84]
  408694:	str	wzr, [x20, #516]
  408698:	str	w8, [x20, #344]
  40869c:	ldp	x20, x19, [sp, #16]
  4086a0:	ldp	x29, x30, [sp], #32
  4086a4:	ret
  4086a8:	stp	x29, x30, [sp, #-32]!
  4086ac:	stp	x20, x19, [sp, #16]
  4086b0:	mov	x29, sp
  4086b4:	mov	x20, x1
  4086b8:	mov	x19, x0
  4086bc:	bl	4058e0 <printf@plt+0x3e70>
  4086c0:	ldr	x0, [x19, #536]
  4086c4:	bl	412974 <printf@plt+0x10f04>
  4086c8:	cbz	w0, 4086e4 <printf@plt+0x6c74>
  4086cc:	ldr	x8, [x20, #64]
  4086d0:	add	x0, x19, #0x50
  4086d4:	ldp	x20, x19, [sp, #16]
  4086d8:	add	x1, x8, #0x9
  4086dc:	ldp	x29, x30, [sp], #32
  4086e0:	b	41344c <printf@plt+0x119dc>
  4086e4:	mov	x0, x19
  4086e8:	mov	x1, x20
  4086ec:	bl	4058e0 <printf@plt+0x3e70>
  4086f0:	ldr	x0, [x19, #536]
  4086f4:	bl	411cec <printf@plt+0x1027c>
  4086f8:	ldr	x0, [x19, #536]
  4086fc:	bl	4127fc <printf@plt+0x10d8c>
  408700:	ldr	x8, [x20, #64]
  408704:	add	x0, x19, #0x50
  408708:	add	x1, x8, #0x9
  40870c:	bl	41344c <printf@plt+0x119dc>
  408710:	ldr	w8, [x20, #76]
  408714:	str	w8, [x19, #340]
  408718:	ldr	w8, [x20, #88]
  40871c:	str	w8, [x19, #336]
  408720:	ldr	w8, [x20, #84]
  408724:	str	wzr, [x19, #516]
  408728:	str	w8, [x19, #344]
  40872c:	ldp	x20, x19, [sp, #16]
  408730:	ldp	x29, x30, [sp], #32
  408734:	ret
  408738:	ldr	w8, [x0, #584]
  40873c:	ldr	w9, [x0, #580]
  408740:	subs	w10, w1, w8
  408744:	sub	w8, w8, w2
  408748:	cneg	w10, w10, mi  // mi = first
  40874c:	adds	w8, w8, w9
  408750:	cneg	w8, w8, mi  // mi = first
  408754:	subs	w8, w10, w8
  408758:	cneg	w8, w8, mi  // mi = first
  40875c:	cmp	w8, #0x3
  408760:	cset	w0, lt  // lt = tstop
  408764:	ret
  408768:	stp	x29, x30, [sp, #-96]!
  40876c:	stp	x28, x27, [sp, #16]
  408770:	stp	x26, x25, [sp, #32]
  408774:	stp	x24, x23, [sp, #48]
  408778:	stp	x22, x21, [sp, #64]
  40877c:	stp	x20, x19, [sp, #80]
  408780:	mov	x29, sp
  408784:	ldr	x9, [x0, #528]
  408788:	ldr	x8, [x9]
  40878c:	cbz	x8, 408900 <printf@plt+0x6e90>
  408790:	adrp	x25, 421000 <_ZdlPvm@@Base+0x22c0>
  408794:	adrp	x26, 421000 <_ZdlPvm@@Base+0x22c0>
  408798:	mov	x19, x0
  40879c:	add	x20, x0, #0x50
  4087a0:	add	x21, x0, #0x2ac
  4087a4:	add	x22, x0, #0x2a0
  4087a8:	add	x23, x0, #0x2a8
  4087ac:	add	x24, x0, #0x2a4
  4087b0:	adrp	x28, 43a000 <_Znam@GLIBCXX_3.4>
  4087b4:	add	x25, x25, #0xe63
  4087b8:	add	x26, x26, #0xe4b
  4087bc:	str	x8, [x9, #16]
  4087c0:	b	4087d8 <printf@plt+0x6d68>
  4087c4:	ldr	x8, [x10, #16]
  4087c8:	ldr	x8, [x8]
  4087cc:	str	x8, [x10, #16]
  4087d0:	cmp	x8, x9
  4087d4:	b.eq	408900 <printf@plt+0x6e90>  // b.none
  4087d8:	ldr	x27, [x8, #16]
  4087dc:	mov	x0, x19
  4087e0:	mov	x1, x27
  4087e4:	bl	40891c <printf@plt+0x6eac>
  4087e8:	ldr	w8, [x27, #92]
  4087ec:	cbz	w8, 408860 <printf@plt+0x6df0>
  4087f0:	mov	x0, x19
  4087f4:	mov	x1, x27
  4087f8:	bl	405bc8 <printf@plt+0x4158>
  4087fc:	ldr	w8, [x23]
  408800:	cbz	w8, 408820 <printf@plt+0x6db0>
  408804:	ldr	w2, [x19, #572]
  408808:	ldr	x1, [x19, #704]
  40880c:	ldr	x4, [x19, #736]
  408810:	ldr	x5, [x19, #768]
  408814:	mov	x3, x26
  408818:	mov	x6, x23
  40881c:	bl	404e74 <printf@plt+0x3404>
  408820:	ldr	w8, [x24]
  408824:	cbz	w8, 408844 <printf@plt+0x6dd4>
  408828:	ldr	w2, [x19, #560]
  40882c:	ldr	x1, [x19, #696]
  408830:	ldr	x4, [x19, #728]
  408834:	ldr	x5, [x19, #760]
  408838:	mov	x3, x25
  40883c:	mov	x6, x24
  408840:	bl	404e74 <printf@plt+0x3404>
  408844:	ldr	x10, [x19, #528]
  408848:	ldr	x9, [x10]
  40884c:	cbnz	x9, 4087c4 <printf@plt+0x6d54>
  408850:	ldr	x8, [x10, #16]
  408854:	cmp	x8, x9
  408858:	b.ne	4087d8 <printf@plt+0x6d68>  // b.any
  40885c:	b	408900 <printf@plt+0x6e90>
  408860:	ldr	w8, [x27, #104]
  408864:	cbz	w8, 408884 <printf@plt+0x6e14>
  408868:	ldr	w8, [x28, #512]
  40886c:	cbz	w8, 4088ec <printf@plt+0x6e7c>
  408870:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  408874:	mov	x0, x20
  408878:	add	x1, x1, #0x122
  40887c:	bl	41344c <printf@plt+0x119dc>
  408880:	b	4087fc <printf@plt+0x6d8c>
  408884:	ldr	w8, [x21]
  408888:	cbz	w8, 4088ac <printf@plt+0x6e3c>
  40888c:	ldr	w2, [x19, #656]
  408890:	ldr	x1, [x19, #712]
  408894:	ldr	x4, [x19, #744]
  408898:	ldr	x5, [x19, #776]
  40889c:	adrp	x3, 421000 <_ZdlPvm@@Base+0x22c0>
  4088a0:	add	x3, x3, #0xef7
  4088a4:	mov	x6, x21
  4088a8:	bl	404e74 <printf@plt+0x3404>
  4088ac:	ldr	w8, [x22]
  4088b0:	cbz	w8, 4088d4 <printf@plt+0x6e64>
  4088b4:	ldr	w2, [x19, #660]
  4088b8:	ldr	x1, [x19, #688]
  4088bc:	ldr	x4, [x19, #720]
  4088c0:	ldr	x5, [x19, #752]
  4088c4:	adrp	x3, 421000 <_ZdlPvm@@Base+0x22c0>
  4088c8:	add	x3, x3, #0xeec
  4088cc:	mov	x6, x22
  4088d0:	bl	404e74 <printf@plt+0x3404>
  4088d4:	movi	v0.2d, #0x0
  4088d8:	mov	x0, x19
  4088dc:	mov	x1, x27
  4088e0:	str	d0, [x19, #656]
  4088e4:	bl	408be0 <printf@plt+0x7170>
  4088e8:	b	4087fc <printf@plt+0x6d8c>
  4088ec:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  4088f0:	mov	x0, x20
  4088f4:	add	x1, x1, #0x11c
  4088f8:	bl	41344c <printf@plt+0x119dc>
  4088fc:	b	4087fc <printf@plt+0x6d8c>
  408900:	ldp	x20, x19, [sp, #80]
  408904:	ldp	x22, x21, [sp, #64]
  408908:	ldp	x24, x23, [sp, #48]
  40890c:	ldp	x26, x25, [sp, #32]
  408910:	ldp	x28, x27, [sp, #16]
  408914:	ldp	x29, x30, [sp], #96
  408918:	ret
  40891c:	stp	x29, x30, [sp, #-80]!
  408920:	stp	x26, x25, [sp, #16]
  408924:	stp	x24, x23, [sp, #32]
  408928:	stp	x22, x21, [sp, #48]
  40892c:	stp	x20, x19, [sp, #64]
  408930:	mov	x29, sp
  408934:	cbz	x1, 408bb0 <printf@plt+0x7140>
  408938:	ldr	w8, [x1, #92]
  40893c:	cbz	w8, 408bb0 <printf@plt+0x7140>
  408940:	ldr	x22, [x1, #64]
  408944:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  408948:	mov	x19, x0
  40894c:	add	x1, x1, #0xb3b
  408950:	mov	w2, #0xb                   	// #11
  408954:	mov	x0, x22
  408958:	bl	401860 <strncmp@plt>
  40895c:	cbnz	w0, 408bb0 <printf@plt+0x7140>
  408960:	mov	x8, xzr
  408964:	add	x21, x22, #0xb
  408968:	ldrb	w23, [x21, x8]
  40896c:	cbz	w23, 40898c <printf@plt+0x6f1c>
  408970:	cmp	w23, #0x2c
  408974:	b.eq	40898c <printf@plt+0x6f1c>  // b.none
  408978:	cmp	w23, #0x5d
  40897c:	b.eq	40898c <printf@plt+0x6f1c>  // b.none
  408980:	add	x8, x8, #0x1
  408984:	ldrb	w23, [x21, x8]
  408988:	cbnz	w23, 408970 <printf@plt+0x6f00>
  40898c:	cbz	w8, 4089d0 <printf@plt+0x6f60>
  408990:	add	w22, w8, #0x1
  408994:	mov	x0, x22
  408998:	and	x24, x8, #0xffffffff
  40899c:	bl	4016a0 <_Znam@plt>
  4089a0:	mov	x1, x21
  4089a4:	mov	x2, x22
  4089a8:	mov	x20, x0
  4089ac:	bl	4016c0 <memcpy@plt>
  4089b0:	cmp	w23, #0x2c
  4089b4:	csel	x8, x22, x24, eq  // eq = none
  4089b8:	strb	wzr, [x20, x24]
  4089bc:	add	x22, x21, x8
  4089c0:	mov	x8, xzr
  4089c4:	ldrb	w24, [x22, x8]
  4089c8:	cbnz	w24, 4089ec <printf@plt+0x6f7c>
  4089cc:	b	408a08 <printf@plt+0x6f98>
  4089d0:	add	x8, x22, #0xc
  4089d4:	cmp	w23, #0x2c
  4089d8:	mov	x20, xzr
  4089dc:	csel	x22, x8, x21, eq  // eq = none
  4089e0:	mov	x8, xzr
  4089e4:	ldrb	w24, [x22, x8]
  4089e8:	cbz	w24, 408a08 <printf@plt+0x6f98>
  4089ec:	cmp	w24, #0x2c
  4089f0:	b.eq	408a08 <printf@plt+0x6f98>  // b.none
  4089f4:	cmp	w24, #0x5d
  4089f8:	b.eq	408a08 <printf@plt+0x6f98>  // b.none
  4089fc:	add	x8, x8, #0x1
  408a00:	ldrb	w24, [x22, x8]
  408a04:	cbnz	w24, 4089ec <printf@plt+0x6f7c>
  408a08:	cbz	w8, 408a4c <printf@plt+0x6fdc>
  408a0c:	add	w23, w8, #0x1
  408a10:	mov	x0, x23
  408a14:	and	x25, x8, #0xffffffff
  408a18:	bl	4016a0 <_Znam@plt>
  408a1c:	mov	x1, x22
  408a20:	mov	x2, x23
  408a24:	mov	x21, x0
  408a28:	bl	4016c0 <memcpy@plt>
  408a2c:	cmp	w24, #0x2c
  408a30:	csel	x8, x23, x25, eq  // eq = none
  408a34:	strb	wzr, [x21, x25]
  408a38:	add	x8, x22, x8
  408a3c:	mov	x10, xzr
  408a40:	ldrb	w11, [x8, x10]
  408a44:	cbnz	w11, 408a64 <printf@plt+0x6ff4>
  408a48:	b	408a80 <printf@plt+0x7010>
  408a4c:	cmp	w24, #0x2c
  408a50:	mov	x21, xzr
  408a54:	cinc	x8, x22, eq  // eq = none
  408a58:	mov	x10, xzr
  408a5c:	ldrb	w11, [x8, x10]
  408a60:	cbz	w11, 408a80 <printf@plt+0x7010>
  408a64:	cmp	w11, #0x2c
  408a68:	b.eq	408a80 <printf@plt+0x7010>  // b.none
  408a6c:	cmp	w11, #0x5d
  408a70:	b.eq	408a80 <printf@plt+0x7010>  // b.none
  408a74:	add	x10, x10, #0x1
  408a78:	ldrb	w11, [x8, x10]
  408a7c:	cbnz	w11, 408a64 <printf@plt+0x6ff4>
  408a80:	cmp	w11, #0x2c
  408a84:	cinc	w11, w10, eq  // eq = none
  408a88:	cinc	x12, x8, eq  // eq = none
  408a8c:	add	x8, x8, x11
  408a90:	cmp	w10, #0x0
  408a94:	mov	x9, xzr
  408a98:	csel	x23, x12, x8, eq  // eq = none
  408a9c:	ldrb	w25, [x23, x9]
  408aa0:	cbz	w25, 408ac0 <printf@plt+0x7050>
  408aa4:	cmp	w25, #0x2c
  408aa8:	b.eq	408ac0 <printf@plt+0x7050>  // b.none
  408aac:	cmp	w25, #0x5d
  408ab0:	b.eq	408ac0 <printf@plt+0x7050>  // b.none
  408ab4:	add	x9, x9, #0x1
  408ab8:	ldrb	w25, [x23, x9]
  408abc:	cbnz	w25, 408aa4 <printf@plt+0x7034>
  408ac0:	cbz	w9, 408b04 <printf@plt+0x7094>
  408ac4:	add	w24, w9, #0x1
  408ac8:	mov	x0, x24
  408acc:	and	x26, x9, #0xffffffff
  408ad0:	bl	4016a0 <_Znam@plt>
  408ad4:	mov	x1, x23
  408ad8:	mov	x2, x24
  408adc:	mov	x22, x0
  408ae0:	bl	4016c0 <memcpy@plt>
  408ae4:	cmp	w25, #0x2c
  408ae8:	csel	x8, x24, x26, eq  // eq = none
  408aec:	strb	wzr, [x22, x26]
  408af0:	add	x23, x23, x8
  408af4:	mov	x26, xzr
  408af8:	ldrb	w8, [x23, x26]
  408afc:	cbnz	w8, 408b1c <printf@plt+0x70ac>
  408b00:	b	408b38 <printf@plt+0x70c8>
  408b04:	cmp	w25, #0x2c
  408b08:	mov	x22, xzr
  408b0c:	cinc	x23, x23, eq  // eq = none
  408b10:	mov	x26, xzr
  408b14:	ldrb	w8, [x23, x26]
  408b18:	cbz	w8, 408b38 <printf@plt+0x70c8>
  408b1c:	cmp	w8, #0x2c
  408b20:	b.eq	408b38 <printf@plt+0x70c8>  // b.none
  408b24:	cmp	w8, #0x5d
  408b28:	b.eq	408b38 <printf@plt+0x70c8>  // b.none
  408b2c:	add	x26, x26, #0x1
  408b30:	ldrb	w8, [x23, x26]
  408b34:	cbnz	w8, 408b1c <printf@plt+0x70ac>
  408b38:	cbz	w26, 408bc8 <printf@plt+0x7158>
  408b3c:	add	w25, w26, #0x1
  408b40:	mov	x0, x25
  408b44:	bl	4016a0 <_Znam@plt>
  408b48:	mov	x1, x23
  408b4c:	mov	x2, x25
  408b50:	mov	x24, x0
  408b54:	bl	4016c0 <memcpy@plt>
  408b58:	strb	wzr, [x24, w26, uxtw]
  408b5c:	ldrb	w8, [x20]
  408b60:	add	x19, x19, #0x2a0
  408b64:	cmp	w8, #0x7b
  408b68:	b.ne	408b88 <printf@plt+0x7118>  // b.any
  408b6c:	add	x1, x20, #0x1
  408b70:	mov	x0, x19
  408b74:	mov	x2, x21
  408b78:	mov	x3, x22
  408b7c:	mov	x4, x24
  408b80:	bl	404adc <printf@plt+0x306c>
  408b84:	ldrb	w8, [x20]
  408b88:	cmp	w8, #0x7d
  408b8c:	b.ne	408bb0 <printf@plt+0x7140>  // b.any
  408b90:	add	x1, x20, #0x1
  408b94:	mov	x0, x19
  408b98:	ldp	x20, x19, [sp, #64]
  408b9c:	ldp	x22, x21, [sp, #48]
  408ba0:	ldp	x24, x23, [sp, #32]
  408ba4:	ldp	x26, x25, [sp, #16]
  408ba8:	ldp	x29, x30, [sp], #80
  408bac:	b	404964 <printf@plt+0x2ef4>
  408bb0:	ldp	x20, x19, [sp, #64]
  408bb4:	ldp	x22, x21, [sp, #48]
  408bb8:	ldp	x24, x23, [sp, #32]
  408bbc:	ldp	x26, x25, [sp, #16]
  408bc0:	ldp	x29, x30, [sp], #80
  408bc4:	ret
  408bc8:	mov	x24, xzr
  408bcc:	ldrb	w8, [x20]
  408bd0:	add	x19, x19, #0x2a0
  408bd4:	cmp	w8, #0x7b
  408bd8:	b.eq	408b6c <printf@plt+0x70fc>  // b.none
  408bdc:	b	408b88 <printf@plt+0x7118>
  408be0:	stp	x29, x30, [sp, #-32]!
  408be4:	stp	x20, x19, [sp, #16]
  408be8:	mov	x29, sp
  408bec:	mov	x20, x1
  408bf0:	mov	x19, x0
  408bf4:	bl	4058e0 <printf@plt+0x3e70>
  408bf8:	ldr	x0, [x19, #536]
  408bfc:	bl	411084 <printf@plt+0xf614>
  408c00:	cbz	w0, 408c3c <printf@plt+0x71cc>
  408c04:	ldr	w8, [x19, #336]
  408c08:	ldr	w9, [x20, #80]
  408c0c:	cmp	w8, w9
  408c10:	b.ge	408c64 <printf@plt+0x71f4>  // b.tcont
  408c14:	ldr	w9, [x19, #144]
  408c18:	ldr	x0, [x19, #536]
  408c1c:	add	w8, w9, w8
  408c20:	str	w8, [x19, #336]
  408c24:	bl	4129fc <printf@plt+0x10f8c>
  408c28:	ldr	w8, [x19, #336]
  408c2c:	ldr	w9, [x20, #80]
  408c30:	cmp	w8, w9
  408c34:	b.lt	408c14 <printf@plt+0x71a4>  // b.tstop
  408c38:	b	408c64 <printf@plt+0x71f4>
  408c3c:	ldr	w8, [x19, #340]
  408c40:	ldr	w9, [x20, #76]
  408c44:	cmp	w8, w9
  408c48:	b.ne	408c5c <printf@plt+0x71ec>  // b.any
  408c4c:	ldr	w8, [x19, #336]
  408c50:	ldr	w9, [x20, #80]
  408c54:	cmp	w8, w9
  408c58:	b.ge	408c64 <printf@plt+0x71f4>  // b.tcont
  408c5c:	ldr	x0, [x19, #536]
  408c60:	bl	4129fc <printf@plt+0x10f8c>
  408c64:	ldr	x0, [x19, #536]
  408c68:	ldr	x1, [x20, #64]
  408c6c:	ldr	w2, [x20, #72]
  408c70:	bl	4120a4 <printf@plt+0x10634>
  408c74:	ldr	w8, [x20, #76]
  408c78:	str	w8, [x19, #340]
  408c7c:	ldr	w8, [x20, #88]
  408c80:	str	w8, [x19, #336]
  408c84:	ldr	w8, [x20, #84]
  408c88:	str	wzr, [x19, #516]
  408c8c:	str	w8, [x19, #344]
  408c90:	ldp	x20, x19, [sp, #16]
  408c94:	ldp	x29, x30, [sp], #32
  408c98:	ret
  408c9c:	stp	x29, x30, [sp, #-48]!
  408ca0:	stp	x20, x19, [sp, #32]
  408ca4:	mov	w19, w2
  408ca8:	mov	x20, x0
  408cac:	str	x21, [sp, #16]
  408cb0:	mov	x29, sp
  408cb4:	cbz	x1, 408d34 <printf@plt+0x72c4>
  408cb8:	mov	x0, x1
  408cbc:	mov	x21, x1
  408cc0:	bl	402a24 <printf@plt+0xfb4>
  408cc4:	cbz	w0, 408cf8 <printf@plt+0x7288>
  408cc8:	ldr	w8, [x20, #680]
  408ccc:	cbz	w8, 408cf0 <printf@plt+0x7280>
  408cd0:	ldr	x1, [x20, #704]
  408cd4:	ldr	x4, [x20, #736]
  408cd8:	ldr	x5, [x20, #768]
  408cdc:	adrp	x3, 421000 <_ZdlPvm@@Base+0x22c0>
  408ce0:	add	x6, x20, #0x2a8
  408ce4:	add	x3, x3, #0xe4b
  408ce8:	mov	w2, #0x1                   	// #1
  408cec:	bl	404e74 <printf@plt+0x3404>
  408cf0:	mov	w19, wzr
  408cf4:	b	408d60 <printf@plt+0x72f0>
  408cf8:	mov	x0, x21
  408cfc:	bl	4028d8 <printf@plt+0xe68>
  408d00:	cbz	w0, 408d34 <printf@plt+0x72c4>
  408d04:	ldr	w8, [x20, #680]
  408d08:	cbz	w8, 408d2c <printf@plt+0x72bc>
  408d0c:	ldr	x1, [x20, #704]
  408d10:	ldr	x4, [x20, #736]
  408d14:	ldr	x5, [x20, #768]
  408d18:	adrp	x3, 421000 <_ZdlPvm@@Base+0x22c0>
  408d1c:	add	x6, x20, #0x2a8
  408d20:	add	x3, x3, #0xe4b
  408d24:	mov	w2, wzr
  408d28:	bl	404e74 <printf@plt+0x3404>
  408d2c:	mov	w19, #0x1                   	// #1
  408d30:	b	408d60 <printf@plt+0x72f0>
  408d34:	ldr	w8, [x20, #680]
  408d38:	cbz	w8, 408d60 <printf@plt+0x72f0>
  408d3c:	ldr	x1, [x20, #704]
  408d40:	ldr	x4, [x20, #736]
  408d44:	ldr	x5, [x20, #768]
  408d48:	cmp	w19, #0x0
  408d4c:	adrp	x3, 421000 <_ZdlPvm@@Base+0x22c0>
  408d50:	add	x6, x20, #0x2a8
  408d54:	cset	w2, eq  // eq = none
  408d58:	add	x3, x3, #0xe4b
  408d5c:	bl	404e74 <printf@plt+0x3404>
  408d60:	mov	w0, w19
  408d64:	ldp	x20, x19, [sp, #32]
  408d68:	ldr	x21, [sp, #16]
  408d6c:	ldp	x29, x30, [sp], #48
  408d70:	ret
  408d74:	stp	x29, x30, [sp, #-64]!
  408d78:	stp	x22, x21, [sp, #32]
  408d7c:	stp	x20, x19, [sp, #48]
  408d80:	str	x23, [sp, #16]
  408d84:	ldr	w23, [x1, #92]
  408d88:	mov	x29, sp
  408d8c:	cbz	w23, 408eb0 <printf@plt+0x7440>
  408d90:	ldr	x20, [x1, #64]
  408d94:	mov	x21, x1
  408d98:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  408d9c:	mov	w22, w2
  408da0:	mov	x19, x0
  408da4:	add	x1, x1, #0xe66
  408da8:	mov	w2, #0xb                   	// #11
  408dac:	mov	x0, x20
  408db0:	bl	401860 <strncmp@plt>
  408db4:	cbz	w0, 408e40 <printf@plt+0x73d0>
  408db8:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  408dbc:	add	x1, x1, #0xe72
  408dc0:	mov	w2, #0xb                   	// #11
  408dc4:	mov	x0, x20
  408dc8:	bl	401860 <strncmp@plt>
  408dcc:	cbz	w0, 408e64 <printf@plt+0x73f4>
  408dd0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  408dd4:	add	x1, x1, #0xe7e
  408dd8:	mov	w2, #0xb                   	// #11
  408ddc:	mov	x0, x20
  408de0:	bl	401860 <strncmp@plt>
  408de4:	cbz	w0, 408e88 <printf@plt+0x7418>
  408de8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  408dec:	add	x0, x0, #0xee4
  408df0:	mov	x1, x20
  408df4:	bl	401940 <strcmp@plt>
  408df8:	cbz	w0, 408e30 <printf@plt+0x73c0>
  408dfc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  408e00:	add	x0, x0, #0xeef
  408e04:	mov	w2, #0xa                   	// #10
  408e08:	mov	x1, x20
  408e0c:	bl	401860 <strncmp@plt>
  408e10:	cbz	w0, 408e30 <printf@plt+0x73c0>
  408e14:	cbz	w22, 408eb0 <printf@plt+0x7440>
  408e18:	cbz	w23, 408eb0 <printf@plt+0x7440>
  408e1c:	ldr	x0, [x21, #64]
  408e20:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  408e24:	add	x1, x1, #0xe10
  408e28:	bl	401940 <strcmp@plt>
  408e2c:	cbnz	w0, 408eb0 <printf@plt+0x7440>
  408e30:	ldr	w8, [x19, #564]
  408e34:	subs	w8, w8, #0x1
  408e38:	b.ge	408eac <printf@plt+0x743c>  // b.tcont
  408e3c:	b	408eb0 <printf@plt+0x7440>
  408e40:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  408e44:	add	x0, x0, #0xefa
  408e48:	mov	w2, #0x7                   	// #7
  408e4c:	mov	x1, x20
  408e50:	bl	401860 <strncmp@plt>
  408e54:	cbz	w0, 408ec4 <printf@plt+0x7454>
  408e58:	mov	w0, #0xffffffff            	// #-1
  408e5c:	str	w0, [x19, #588]
  408e60:	b	408eb0 <printf@plt+0x7440>
  408e64:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  408e68:	add	x0, x0, #0xefa
  408e6c:	mov	w2, #0x7                   	// #7
  408e70:	mov	x1, x20
  408e74:	bl	401860 <strncmp@plt>
  408e78:	cbz	w0, 408f10 <printf@plt+0x74a0>
  408e7c:	mov	w0, #0xffffffff            	// #-1
  408e80:	str	w0, [x19, #584]
  408e84:	b	408eb0 <printf@plt+0x7440>
  408e88:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  408e8c:	add	x0, x0, #0xefa
  408e90:	mov	w2, #0x7                   	// #7
  408e94:	mov	x1, x20
  408e98:	bl	401860 <strncmp@plt>
  408e9c:	cbz	w0, 408f5c <printf@plt+0x74ec>
  408ea0:	mov	w0, #0xffffffff            	// #-1
  408ea4:	str	w0, [x19, #596]
  408ea8:	mov	w8, #0x2                   	// #2
  408eac:	str	w8, [x19, #564]
  408eb0:	ldp	x20, x19, [sp, #48]
  408eb4:	ldp	x22, x21, [sp, #32]
  408eb8:	ldr	x23, [sp, #16]
  408ebc:	ldp	x29, x30, [sp], #64
  408ec0:	ret
  408ec4:	ldrb	w21, [x20]
  408ec8:	cbz	w21, 408e58 <printf@plt+0x73e8>
  408ecc:	and	w0, w21, #0xff
  408ed0:	bl	401750 <isspace@plt>
  408ed4:	cbnz	w0, 408eec <printf@plt+0x747c>
  408ed8:	ldrb	w21, [x20, #1]!
  408edc:	cbnz	w21, 408ecc <printf@plt+0x745c>
  408ee0:	b	408e58 <printf@plt+0x73e8>
  408ee4:	ldrb	w21, [x20, #1]!
  408ee8:	cbz	w21, 408e58 <printf@plt+0x73e8>
  408eec:	and	w0, w21, #0xff
  408ef0:	bl	401750 <isspace@plt>
  408ef4:	cbnz	w0, 408ee4 <printf@plt+0x7474>
  408ef8:	mov	w2, #0xa                   	// #10
  408efc:	mov	x0, x20
  408f00:	mov	x1, xzr
  408f04:	bl	401770 <strtol@plt>
  408f08:	str	w0, [x19, #588]
  408f0c:	b	408eb0 <printf@plt+0x7440>
  408f10:	ldrb	w21, [x20]
  408f14:	cbz	w21, 408e7c <printf@plt+0x740c>
  408f18:	and	w0, w21, #0xff
  408f1c:	bl	401750 <isspace@plt>
  408f20:	cbnz	w0, 408f38 <printf@plt+0x74c8>
  408f24:	ldrb	w21, [x20, #1]!
  408f28:	cbnz	w21, 408f18 <printf@plt+0x74a8>
  408f2c:	b	408e7c <printf@plt+0x740c>
  408f30:	ldrb	w21, [x20, #1]!
  408f34:	cbz	w21, 408e7c <printf@plt+0x740c>
  408f38:	and	w0, w21, #0xff
  408f3c:	bl	401750 <isspace@plt>
  408f40:	cbnz	w0, 408f30 <printf@plt+0x74c0>
  408f44:	mov	w2, #0xa                   	// #10
  408f48:	mov	x0, x20
  408f4c:	mov	x1, xzr
  408f50:	bl	401770 <strtol@plt>
  408f54:	str	w0, [x19, #584]
  408f58:	b	408eb0 <printf@plt+0x7440>
  408f5c:	ldrb	w21, [x20]
  408f60:	cbz	w21, 408ea0 <printf@plt+0x7430>
  408f64:	and	w0, w21, #0xff
  408f68:	bl	401750 <isspace@plt>
  408f6c:	cbnz	w0, 408f84 <printf@plt+0x7514>
  408f70:	ldrb	w21, [x20, #1]!
  408f74:	cbnz	w21, 408f64 <printf@plt+0x74f4>
  408f78:	b	408ea0 <printf@plt+0x7430>
  408f7c:	ldrb	w21, [x20, #1]!
  408f80:	cbz	w21, 408ea0 <printf@plt+0x7430>
  408f84:	and	w0, w21, #0xff
  408f88:	bl	401750 <isspace@plt>
  408f8c:	cbnz	w0, 408f7c <printf@plt+0x750c>
  408f90:	mov	w2, #0xa                   	// #10
  408f94:	mov	x0, x20
  408f98:	mov	x1, xzr
  408f9c:	bl	401770 <strtol@plt>
  408fa0:	b	408ea4 <printf@plt+0x7434>
  408fa4:	stp	x29, x30, [sp, #-64]!
  408fa8:	str	x23, [sp, #16]
  408fac:	stp	x22, x21, [sp, #32]
  408fb0:	stp	x20, x19, [sp, #48]
  408fb4:	mov	x29, sp
  408fb8:	cbz	x1, 409044 <printf@plt+0x75d4>
  408fbc:	ldr	w23, [x1, #92]
  408fc0:	mov	x19, x1
  408fc4:	cbz	w23, 409044 <printf@plt+0x75d4>
  408fc8:	ldr	x22, [x19, #64]
  408fcc:	mov	x20, x0
  408fd0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  408fd4:	add	x0, x0, #0xee4
  408fd8:	mov	x1, x22
  408fdc:	mov	w21, w2
  408fe0:	bl	401940 <strcmp@plt>
  408fe4:	cbz	w0, 409020 <printf@plt+0x75b0>
  408fe8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  408fec:	add	x0, x0, #0xeef
  408ff0:	mov	w2, #0xa                   	// #10
  408ff4:	mov	x1, x22
  408ff8:	bl	401860 <strncmp@plt>
  408ffc:	cbz	w0, 409020 <printf@plt+0x75b0>
  409000:	mov	w0, #0xffffffff            	// #-1
  409004:	cbz	w21, 409048 <printf@plt+0x75d8>
  409008:	cbz	w23, 409048 <printf@plt+0x75d8>
  40900c:	ldr	x0, [x19, #64]
  409010:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  409014:	add	x1, x1, #0xe10
  409018:	bl	401940 <strcmp@plt>
  40901c:	cbnz	w0, 409044 <printf@plt+0x75d4>
  409020:	ldr	x8, [x20, #528]
  409024:	ldr	x9, [x8]
  409028:	cbz	x9, 409044 <printf@plt+0x75d4>
  40902c:	ldr	x9, [x8, #16]
  409030:	ldr	w0, [x19, #80]
  409034:	ldr	x9, [x9]
  409038:	ldr	x9, [x9, #8]
  40903c:	str	x9, [x8, #16]
  409040:	b	409048 <printf@plt+0x75d8>
  409044:	mov	w0, #0xffffffff            	// #-1
  409048:	ldp	x20, x19, [sp, #48]
  40904c:	ldp	x22, x21, [sp, #32]
  409050:	ldr	x23, [sp, #16]
  409054:	ldp	x29, x30, [sp], #64
  409058:	ret
  40905c:	sub	sp, sp, #0x40
  409060:	stp	x29, x30, [sp, #16]
  409064:	str	x21, [sp, #32]
  409068:	stp	x20, x19, [sp, #48]
  40906c:	add	x29, sp, #0x10
  409070:	ldr	x20, [x0, #528]
  409074:	mov	x19, x0
  409078:	ldp	x9, x10, [x20, #8]
  40907c:	ldr	x8, [x20]
  409080:	ldr	x21, [x10, #16]
  409084:	cmp	x9, x8
  409088:	str	x8, [x20, #16]
  40908c:	b.eq	4090b0 <printf@plt+0x7640>  // b.none
  409090:	ldr	x10, [x8, #16]
  409094:	cmp	x10, x1
  409098:	b.eq	4090b0 <printf@plt+0x7640>  // b.none
  40909c:	ldr	x8, [x8]
  4090a0:	cmp	x9, x8
  4090a4:	str	x8, [x20, #16]
  4090a8:	b.ne	409090 <printf@plt+0x7620>  // b.any
  4090ac:	mov	x8, x9
  4090b0:	ldr	x8, [x8, #8]
  4090b4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  4090b8:	add	x1, x1, #0xea2
  4090bc:	mov	x0, sp
  4090c0:	str	x8, [x20, #16]
  4090c4:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  4090c8:	mov	x1, sp
  4090cc:	mov	x0, x20
  4090d0:	bl	4034d4 <printf@plt+0x1a64>
  4090d4:	mov	x0, sp
  4090d8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4090dc:	ldr	x8, [x19, #528]
  4090e0:	ldp	x10, x9, [x8, #8]
  4090e4:	ldr	x11, [x9]
  4090e8:	ldr	x9, [x8]
  4090ec:	ldr	x0, [x11, #16]
  4090f0:	cmp	x10, x9
  4090f4:	str	x9, [x8, #16]
  4090f8:	b.eq	409118 <printf@plt+0x76a8>  // b.none
  4090fc:	ldr	x11, [x9, #16]
  409100:	cmp	x11, x21
  409104:	b.eq	409118 <printf@plt+0x76a8>  // b.none
  409108:	ldr	x9, [x9]
  40910c:	cmp	x10, x9
  409110:	str	x9, [x8, #16]
  409114:	b.ne	4090fc <printf@plt+0x768c>  // b.any
  409118:	ldp	x20, x19, [sp, #48]
  40911c:	ldr	x21, [sp, #32]
  409120:	ldp	x29, x30, [sp, #16]
  409124:	add	sp, sp, #0x40
  409128:	ret
  40912c:	mov	x19, x0
  409130:	mov	x0, sp
  409134:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  409138:	mov	x0, x19
  40913c:	bl	4019e0 <_Unwind_Resume@plt>
  409140:	sub	sp, sp, #0x40
  409144:	stp	x29, x30, [sp, #16]
  409148:	str	x21, [sp, #32]
  40914c:	stp	x20, x19, [sp, #48]
  409150:	add	x29, sp, #0x10
  409154:	ldr	x20, [x0, #528]
  409158:	mov	x19, x0
  40915c:	ldr	x8, [x20, #16]
  409160:	ldr	x21, [x8, #16]
  409164:	ldr	w9, [x21, #92]
  409168:	cbz	w9, 409180 <printf@plt+0x7710>
  40916c:	ldr	x8, [x8, #8]
  409170:	ldr	x9, [x8, #16]
  409174:	ldr	w9, [x9, #92]
  409178:	cbnz	w9, 40916c <printf@plt+0x76fc>
  40917c:	str	x8, [x20, #16]
  409180:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  409184:	add	x1, x1, #0xeb1
  409188:	mov	x0, sp
  40918c:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  409190:	mov	x1, sp
  409194:	mov	x0, x20
  409198:	bl	4034d4 <printf@plt+0x1a64>
  40919c:	mov	x0, sp
  4091a0:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4091a4:	ldr	x8, [x19, #528]
  4091a8:	ldr	x9, [x8, #16]
  4091ac:	ldr	x10, [x9, #16]
  4091b0:	cmp	x21, x10
  4091b4:	b.eq	4091cc <printf@plt+0x775c>  // b.none
  4091b8:	ldr	x9, [x9]
  4091bc:	ldr	x10, [x9, #16]
  4091c0:	cmp	x21, x10
  4091c4:	b.ne	4091b8 <printf@plt+0x7748>  // b.any
  4091c8:	str	x9, [x8, #16]
  4091cc:	ldp	x20, x19, [sp, #48]
  4091d0:	ldr	x21, [sp, #32]
  4091d4:	ldp	x29, x30, [sp, #16]
  4091d8:	add	sp, sp, #0x40
  4091dc:	ret
  4091e0:	mov	x19, x0
  4091e4:	mov	x0, sp
  4091e8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4091ec:	mov	x0, x19
  4091f0:	bl	4019e0 <_Unwind_Resume@plt>
  4091f4:	sub	sp, sp, #0x40
  4091f8:	stp	x29, x30, [sp, #16]
  4091fc:	str	x21, [sp, #32]
  409200:	stp	x20, x19, [sp, #48]
  409204:	add	x29, sp, #0x10
  409208:	ldr	x20, [x0, #528]
  40920c:	mov	x19, x0
  409210:	ldp	x9, x10, [x20, #8]
  409214:	ldr	x8, [x20]
  409218:	ldr	x21, [x10, #16]
  40921c:	cmp	x9, x8
  409220:	str	x8, [x20, #16]
  409224:	b.eq	409248 <printf@plt+0x77d8>  // b.none
  409228:	ldr	x10, [x8, #16]
  40922c:	cmp	x10, x1
  409230:	b.eq	409248 <printf@plt+0x77d8>  // b.none
  409234:	ldr	x8, [x8]
  409238:	cmp	x9, x8
  40923c:	str	x8, [x20, #16]
  409240:	b.ne	409228 <printf@plt+0x77b8>  // b.any
  409244:	mov	x8, x9
  409248:	ldr	x8, [x8, #8]
  40924c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  409250:	add	x1, x1, #0xed8
  409254:	mov	x0, sp
  409258:	str	x8, [x20, #16]
  40925c:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  409260:	mov	x1, sp
  409264:	mov	x0, x20
  409268:	bl	4034d4 <printf@plt+0x1a64>
  40926c:	mov	x0, sp
  409270:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  409274:	ldr	x8, [x19, #528]
  409278:	ldp	x9, x10, [x8]
  40927c:	cmp	x10, x9
  409280:	str	x9, [x8, #16]
  409284:	b.eq	4092a4 <printf@plt+0x7834>  // b.none
  409288:	ldr	x11, [x9, #16]
  40928c:	cmp	x11, x21
  409290:	b.eq	4092a4 <printf@plt+0x7834>  // b.none
  409294:	ldr	x9, [x9]
  409298:	cmp	x10, x9
  40929c:	str	x9, [x8, #16]
  4092a0:	b.ne	409288 <printf@plt+0x7818>  // b.any
  4092a4:	ldp	x20, x19, [sp, #48]
  4092a8:	ldr	x21, [sp, #32]
  4092ac:	ldp	x29, x30, [sp, #16]
  4092b0:	add	sp, sp, #0x40
  4092b4:	ret
  4092b8:	mov	x19, x0
  4092bc:	mov	x0, sp
  4092c0:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4092c4:	mov	x0, x19
  4092c8:	bl	4019e0 <_Unwind_Resume@plt>
  4092cc:	stp	x29, x30, [sp, #-80]!
  4092d0:	stp	x24, x23, [sp, #32]
  4092d4:	stp	x22, x21, [sp, #48]
  4092d8:	stp	x20, x19, [sp, #64]
  4092dc:	ldr	x19, [x0, #528]
  4092e0:	str	x25, [sp, #16]
  4092e4:	mov	x29, sp
  4092e8:	ldp	x9, x8, [x19, #8]
  4092ec:	cmp	x8, x9
  4092f0:	b.eq	4093ac <printf@plt+0x793c>  // b.none
  4092f4:	ldr	x24, [x8, #16]
  4092f8:	adrp	x21, 421000 <_ZdlPvm@@Base+0x22c0>
  4092fc:	adrp	x22, 421000 <_ZdlPvm@@Base+0x22c0>
  409300:	mov	x20, x0
  409304:	add	x21, x21, #0xe10
  409308:	add	x22, x22, #0xecc
  40930c:	mov	x23, x24
  409310:	b	409318 <printf@plt+0x78a8>
  409314:	ldr	x24, [x25, #16]
  409318:	ldr	w8, [x24, #92]
  40931c:	cbz	w8, 409334 <printf@plt+0x78c4>
  409320:	ldr	x0, [x24, #64]
  409324:	mov	w2, #0xb                   	// #11
  409328:	mov	x1, x22
  40932c:	bl	401860 <strncmp@plt>
  409330:	cbz	w0, 40936c <printf@plt+0x78fc>
  409334:	ldr	x8, [x19, #16]
  409338:	ldr	x8, [x8]
  40933c:	str	x8, [x19, #16]
  409340:	ldr	x25, [x19, #16]
  409344:	ldr	x8, [x19]
  409348:	cmp	x25, x8
  40934c:	b.eq	40938c <printf@plt+0x791c>  // b.none
  409350:	ldr	w8, [x24, #92]
  409354:	cbz	w8, 409314 <printf@plt+0x78a4>
  409358:	ldr	x0, [x24, #64]
  40935c:	mov	x1, x21
  409360:	bl	401940 <strcmp@plt>
  409364:	cbnz	w0, 409314 <printf@plt+0x78a4>
  409368:	b	40938c <printf@plt+0x791c>
  40936c:	mov	x0, x19
  409370:	bl	403254 <printf@plt+0x17e4>
  409374:	ldr	x19, [x20, #528]
  409378:	cmp	x24, x23
  40937c:	b.ne	409340 <printf@plt+0x78d0>  // b.any
  409380:	ldr	x8, [x19, #16]
  409384:	ldr	x23, [x8, #16]
  409388:	b	409340 <printf@plt+0x78d0>
  40938c:	ldr	x8, [x25, #16]
  409390:	cmp	x8, x23
  409394:	b.eq	4093ac <printf@plt+0x793c>  // b.none
  409398:	ldr	x25, [x25, #8]
  40939c:	ldr	x8, [x25, #16]
  4093a0:	cmp	x8, x23
  4093a4:	b.ne	409398 <printf@plt+0x7928>  // b.any
  4093a8:	str	x25, [x19, #16]
  4093ac:	ldp	x20, x19, [sp, #64]
  4093b0:	ldp	x22, x21, [sp, #48]
  4093b4:	ldp	x24, x23, [sp, #32]
  4093b8:	ldr	x25, [sp, #16]
  4093bc:	ldp	x29, x30, [sp], #80
  4093c0:	ret
  4093c4:	stp	x29, x30, [sp, #-80]!
  4093c8:	str	x25, [sp, #16]
  4093cc:	stp	x24, x23, [sp, #32]
  4093d0:	stp	x22, x21, [sp, #48]
  4093d4:	stp	x20, x19, [sp, #64]
  4093d8:	mov	x29, sp
  4093dc:	ldr	x8, [x0, #528]
  4093e0:	ldr	x9, [x8]
  4093e4:	cbz	x9, 4094f8 <printf@plt+0x7a88>
  4093e8:	movi	v0.2d, #0x0
  4093ec:	str	x9, [x8, #16]
  4093f0:	str	q0, [x0, #672]
  4093f4:	ldr	x8, [x8, #16]
  4093f8:	adrp	x21, 421000 <_ZdlPvm@@Base+0x22c0>
  4093fc:	adrp	x22, 421000 <_ZdlPvm@@Base+0x22c0>
  409400:	adrp	x23, 421000 <_ZdlPvm@@Base+0x22c0>
  409404:	mov	x19, x0
  409408:	mov	w20, wzr
  40940c:	mov	w25, #0x1                   	// #1
  409410:	add	x21, x21, #0xee4
  409414:	add	x22, x22, #0xeef
  409418:	add	x23, x23, #0xe10
  40941c:	b	409448 <printf@plt+0x79d8>
  409420:	cbz	w20, 4094f0 <printf@plt+0x7a80>
  409424:	cmp	w8, #0x0
  409428:	cset	w25, ne  // ne = any
  40942c:	ldr	x9, [x19, #528]
  409430:	ldr	x8, [x9, #16]
  409434:	ldr	x10, [x9]
  409438:	ldr	x8, [x8]
  40943c:	cmp	x10, x8
  409440:	str	x8, [x9, #16]
  409444:	b.eq	4094f8 <printf@plt+0x7a88>  // b.none
  409448:	ldr	x24, [x8, #16]
  40944c:	mov	x0, x19
  409450:	mov	x1, x24
  409454:	bl	40891c <printf@plt+0x6eac>
  409458:	mov	x0, x19
  40945c:	mov	x1, x24
  409460:	mov	w2, w20
  409464:	bl	408c9c <printf@plt+0x722c>
  409468:	mov	w20, w0
  40946c:	cbz	w25, 409494 <printf@plt+0x7a24>
  409470:	cbz	w20, 409494 <printf@plt+0x7a24>
  409474:	mov	x0, x19
  409478:	bl	4079d4 <printf@plt+0x5f64>
  40947c:	cbz	w0, 409494 <printf@plt+0x7a24>
  409480:	mov	x0, x19
  409484:	bl	4092cc <printf@plt+0x785c>
  409488:	ldr	x8, [x19, #528]
  40948c:	ldr	x8, [x8, #16]
  409490:	ldr	x24, [x8, #16]
  409494:	ldr	w8, [x24, #92]
  409498:	cbz	w8, 409420 <printf@plt+0x79b0>
  40949c:	ldr	x25, [x24, #64]
  4094a0:	mov	x0, x21
  4094a4:	mov	x1, x25
  4094a8:	bl	401940 <strcmp@plt>
  4094ac:	cbz	w0, 4094e8 <printf@plt+0x7a78>
  4094b0:	mov	w2, #0xa                   	// #10
  4094b4:	mov	x0, x22
  4094b8:	mov	x1, x25
  4094bc:	bl	401860 <strncmp@plt>
  4094c0:	cmp	w0, #0x0
  4094c4:	cset	w25, eq  // eq = none
  4094c8:	cbz	w20, 40942c <printf@plt+0x79bc>
  4094cc:	cbz	w0, 40942c <printf@plt+0x79bc>
  4094d0:	ldr	x0, [x24, #64]
  4094d4:	mov	x1, x23
  4094d8:	bl	401940 <strcmp@plt>
  4094dc:	cmp	w0, #0x0
  4094e0:	cset	w8, eq  // eq = none
  4094e4:	b	409424 <printf@plt+0x79b4>
  4094e8:	mov	w25, #0x1                   	// #1
  4094ec:	b	40942c <printf@plt+0x79bc>
  4094f0:	mov	w25, wzr
  4094f4:	b	40942c <printf@plt+0x79bc>
  4094f8:	ldp	x20, x19, [sp, #64]
  4094fc:	ldp	x22, x21, [sp, #48]
  409500:	ldp	x24, x23, [sp, #32]
  409504:	ldr	x25, [sp, #16]
  409508:	ldp	x29, x30, [sp], #80
  40950c:	ret
  409510:	sub	sp, sp, #0x70
  409514:	stp	x29, x30, [sp, #16]
  409518:	stp	x28, x27, [sp, #32]
  40951c:	stp	x26, x25, [sp, #48]
  409520:	stp	x24, x23, [sp, #64]
  409524:	stp	x22, x21, [sp, #80]
  409528:	stp	x20, x19, [sp, #96]
  40952c:	add	x29, sp, #0x10
  409530:	ldr	x8, [x0, #528]
  409534:	ldr	x9, [x8]
  409538:	cbz	x9, 4097f0 <printf@plt+0x7d80>
  40953c:	movi	v0.2d, #0x0
  409540:	str	x9, [x8, #16]
  409544:	str	q0, [x0, #672]
  409548:	ldr	x8, [x8, #16]
  40954c:	adrp	x23, 421000 <_ZdlPvm@@Base+0x22c0>
  409550:	adrp	x22, 421000 <_ZdlPvm@@Base+0x22c0>
  409554:	mov	x19, x0
  409558:	ldr	x28, [x8, #16]
  40955c:	mov	w25, wzr
  409560:	mov	w27, wzr
  409564:	mov	w26, wzr
  409568:	add	x23, x23, #0xecc
  40956c:	add	x22, x22, #0xe96
  409570:	str	x28, [sp, #8]
  409574:	mov	x0, x19
  409578:	mov	x1, x28
  40957c:	bl	40891c <printf@plt+0x6eac>
  409580:	mov	x0, x19
  409584:	mov	x1, x28
  409588:	mov	w2, w26
  40958c:	bl	408c9c <printf@plt+0x722c>
  409590:	ldr	w20, [x28, #92]
  409594:	mov	w26, w0
  409598:	cbz	w20, 4095fc <printf@plt+0x7b8c>
  40959c:	ldr	x24, [x28, #64]
  4095a0:	mov	w2, #0xb                   	// #11
  4095a4:	mov	x1, x23
  4095a8:	mov	x0, x24
  4095ac:	bl	401860 <strncmp@plt>
  4095b0:	cmp	w0, #0x0
  4095b4:	mov	w2, #0xb                   	// #11
  4095b8:	mov	x0, x24
  4095bc:	mov	x1, x22
  4095c0:	csinc	w25, w25, wzr, ne  // ne = any
  4095c4:	bl	401860 <strncmp@plt>
  4095c8:	cmp	w0, #0x0
  4095cc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  4095d0:	add	x0, x0, #0xee4
  4095d4:	mov	x1, x24
  4095d8:	csinc	w27, w27, wzr, ne  // ne = any
  4095dc:	bl	401940 <strcmp@plt>
  4095e0:	cbz	w0, 409618 <printf@plt+0x7ba8>
  4095e4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  4095e8:	mov	w2, #0xa                   	// #10
  4095ec:	add	x0, x0, #0xeef
  4095f0:	mov	x1, x24
  4095f4:	bl	401860 <strncmp@plt>
  4095f8:	cbz	w0, 409618 <printf@plt+0x7ba8>
  4095fc:	cbz	w26, 409794 <printf@plt+0x7d24>
  409600:	cbz	w20, 409794 <printf@plt+0x7d24>
  409604:	ldr	x0, [x28, #64]
  409608:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  40960c:	add	x1, x1, #0xe10
  409610:	bl	401940 <strcmp@plt>
  409614:	cbnz	w0, 409794 <printf@plt+0x7d24>
  409618:	ldr	x8, [x19, #528]
  40961c:	mov	x0, x19
  409620:	mov	x21, x23
  409624:	ldr	x9, [x8, #16]
  409628:	ldr	x9, [x9]
  40962c:	str	x9, [x8, #16]
  409630:	ldr	x28, [x9, #16]
  409634:	mov	x1, x28
  409638:	bl	40891c <printf@plt+0x6eac>
  40963c:	mov	x0, x19
  409640:	mov	x1, x28
  409644:	mov	w2, w26
  409648:	bl	408c9c <printf@plt+0x722c>
  40964c:	ldr	x20, [x19, #528]
  409650:	ldr	x8, [x20, #16]
  409654:	ldr	x9, [x20]
  409658:	cmp	x8, x9
  40965c:	b.eq	4097b8 <printf@plt+0x7d48>  // b.none
  409660:	mov	w26, w0
  409664:	b	4096c4 <printf@plt+0x7c54>
  409668:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  40966c:	mov	w2, #0xb                   	// #11
  409670:	mov	x0, x24
  409674:	add	x1, x1, #0xec0
  409678:	bl	401860 <strncmp@plt>
  40967c:	cbnz	w0, 40972c <printf@plt+0x7cbc>
  409680:	ldr	x8, [x20, #16]
  409684:	mov	x0, x19
  409688:	ldr	x8, [x8]
  40968c:	str	x8, [x20, #16]
  409690:	ldr	x28, [x8, #16]
  409694:	mov	x1, x28
  409698:	bl	40891c <printf@plt+0x6eac>
  40969c:	mov	x0, x19
  4096a0:	mov	x1, x28
  4096a4:	mov	w2, w26
  4096a8:	bl	408c9c <printf@plt+0x722c>
  4096ac:	ldr	x20, [x19, #528]
  4096b0:	mov	w26, w0
  4096b4:	ldr	x8, [x20, #16]
  4096b8:	ldr	x9, [x20]
  4096bc:	cmp	x8, x9
  4096c0:	b.eq	4097b8 <printf@plt+0x7d48>  // b.none
  4096c4:	ldr	w23, [x28, #92]
  4096c8:	cbz	w23, 4096fc <printf@plt+0x7c8c>
  4096cc:	ldr	x24, [x28, #64]
  4096d0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  4096d4:	add	x0, x0, #0xee4
  4096d8:	mov	x1, x24
  4096dc:	bl	401940 <strcmp@plt>
  4096e0:	cbz	w0, 409680 <printf@plt+0x7c10>
  4096e4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  4096e8:	mov	w2, #0xa                   	// #10
  4096ec:	add	x0, x0, #0xeef
  4096f0:	mov	x1, x24
  4096f4:	bl	401860 <strncmp@plt>
  4096f8:	cbz	w0, 409680 <printf@plt+0x7c10>
  4096fc:	cbz	w26, 409720 <printf@plt+0x7cb0>
  409700:	cbz	w23, 40972c <printf@plt+0x7cbc>
  409704:	ldr	x24, [x28, #64]
  409708:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  40970c:	add	x1, x1, #0xe10
  409710:	mov	x0, x24
  409714:	bl	401940 <strcmp@plt>
  409718:	cbnz	w0, 409668 <printf@plt+0x7bf8>
  40971c:	b	409680 <printf@plt+0x7c10>
  409720:	cbz	w23, 40972c <printf@plt+0x7cbc>
  409724:	ldr	x24, [x28, #64]
  409728:	b	409668 <printf@plt+0x7bf8>
  40972c:	cbnz	w27, 409784 <printf@plt+0x7d14>
  409730:	mov	x23, x21
  409734:	cbz	w25, 409778 <printf@plt+0x7d08>
  409738:	ldr	x1, [sp, #8]
  40973c:	mov	x0, x19
  409740:	bl	4091f4 <printf@plt+0x7784>
  409744:	ldr	x8, [x19, #528]
  409748:	ldp	x9, x10, [x8]
  40974c:	cmp	x10, x9
  409750:	str	x9, [x8, #16]
  409754:	b.eq	409774 <printf@plt+0x7d04>  // b.none
  409758:	ldr	x11, [x9, #16]
  40975c:	cmp	x11, x28
  409760:	b.eq	409774 <printf@plt+0x7d04>  // b.none
  409764:	ldr	x9, [x9]
  409768:	cmp	x10, x9
  40976c:	str	x9, [x8, #16]
  409770:	b.ne	409758 <printf@plt+0x7ce8>  // b.any
  409774:	mov	w25, wzr
  409778:	mov	w27, wzr
  40977c:	str	x28, [sp, #8]
  409780:	b	409794 <printf@plt+0x7d24>
  409784:	mov	w25, wzr
  409788:	mov	w27, wzr
  40978c:	str	x28, [sp, #8]
  409790:	mov	x23, x21
  409794:	ldr	x9, [x19, #528]
  409798:	ldr	x8, [x9, #16]
  40979c:	ldr	x10, [x9]
  4097a0:	ldr	x8, [x8]
  4097a4:	cmp	x10, x8
  4097a8:	str	x8, [x9, #16]
  4097ac:	b.eq	4097e8 <printf@plt+0x7d78>  // b.none
  4097b0:	ldr	x28, [x8, #16]
  4097b4:	b	409574 <printf@plt+0x7b04>
  4097b8:	cbnz	w27, 4097f0 <printf@plt+0x7d80>
  4097bc:	cbz	w25, 4097f0 <printf@plt+0x7d80>
  4097c0:	mov	x0, x19
  4097c4:	ldr	x1, [sp, #8]
  4097c8:	ldp	x20, x19, [sp, #96]
  4097cc:	ldp	x22, x21, [sp, #80]
  4097d0:	ldp	x24, x23, [sp, #64]
  4097d4:	ldp	x26, x25, [sp, #48]
  4097d8:	ldp	x28, x27, [sp, #32]
  4097dc:	ldp	x29, x30, [sp, #16]
  4097e0:	add	sp, sp, #0x70
  4097e4:	b	4091f4 <printf@plt+0x7784>
  4097e8:	cbz	w25, 4097f0 <printf@plt+0x7d80>
  4097ec:	cbz	w27, 4097c0 <printf@plt+0x7d50>
  4097f0:	ldp	x20, x19, [sp, #96]
  4097f4:	ldp	x22, x21, [sp, #80]
  4097f8:	ldp	x24, x23, [sp, #64]
  4097fc:	ldp	x26, x25, [sp, #48]
  409800:	ldp	x28, x27, [sp, #32]
  409804:	ldp	x29, x30, [sp, #16]
  409808:	add	sp, sp, #0x70
  40980c:	ret
  409810:	cbz	w1, 409824 <printf@plt+0x7db4>
  409814:	cmp	w1, #0x2
  409818:	b.ne	40983c <printf@plt+0x7dcc>  // b.any
  40981c:	add	x8, x4, #0x50
  409820:	b	409834 <printf@plt+0x7dc4>
  409824:	ldr	w8, [x4, #80]
  409828:	str	w8, [x2]
  40982c:	add	x8, x4, #0x58
  409830:	mov	x2, x3
  409834:	ldr	w8, [x8]
  409838:	str	w8, [x2]
  40983c:	ret
  409840:	sub	sp, sp, #0x40
  409844:	stp	x29, x30, [sp, #16]
  409848:	str	x21, [sp, #32]
  40984c:	stp	x20, x19, [sp, #48]
  409850:	add	x29, sp, #0x10
  409854:	ldr	x20, [x0, #528]
  409858:	mov	x19, x0
  40985c:	ldr	x8, [x20, #16]
  409860:	ldr	x8, [x8, #8]
  409864:	str	x8, [x20, #16]
  409868:	ldr	x21, [x8, #16]
  40986c:	ldr	w9, [x21, #92]
  409870:	cbz	w9, 409888 <printf@plt+0x7e18>
  409874:	ldr	x8, [x8, #8]
  409878:	ldr	x9, [x8, #16]
  40987c:	ldr	w9, [x9, #92]
  409880:	cbnz	w9, 409874 <printf@plt+0x7e04>
  409884:	str	x8, [x20, #16]
  409888:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  40988c:	add	x1, x1, #0xeb1
  409890:	mov	x0, sp
  409894:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  409898:	mov	x1, sp
  40989c:	mov	x0, x20
  4098a0:	bl	4034d4 <printf@plt+0x1a64>
  4098a4:	mov	x0, sp
  4098a8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4098ac:	ldr	x8, [x19, #528]
  4098b0:	ldr	x9, [x8, #16]
  4098b4:	ldr	x10, [x9, #16]
  4098b8:	cmp	x21, x10
  4098bc:	b.eq	4098d4 <printf@plt+0x7e64>  // b.none
  4098c0:	ldr	x9, [x9]
  4098c4:	ldr	x10, [x9, #16]
  4098c8:	cmp	x21, x10
  4098cc:	b.ne	4098c0 <printf@plt+0x7e50>  // b.any
  4098d0:	str	x9, [x8, #16]
  4098d4:	ldp	x20, x19, [sp, #48]
  4098d8:	ldr	x21, [sp, #32]
  4098dc:	ldp	x29, x30, [sp, #16]
  4098e0:	add	sp, sp, #0x40
  4098e4:	ret
  4098e8:	mov	x19, x0
  4098ec:	mov	x0, sp
  4098f0:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  4098f4:	mov	x0, x19
  4098f8:	bl	4019e0 <_Unwind_Resume@plt>
  4098fc:	sub	sp, sp, #0xb0
  409900:	stp	x29, x30, [sp, #80]
  409904:	stp	x28, x27, [sp, #96]
  409908:	stp	x26, x25, [sp, #112]
  40990c:	stp	x24, x23, [sp, #128]
  409910:	stp	x22, x21, [sp, #144]
  409914:	stp	x20, x19, [sp, #160]
  409918:	add	x29, sp, #0x50
  40991c:	mov	x19, x0
  409920:	mov	w0, #0x30                  	// #48
  409924:	bl	41ec90 <_Znwm@@Base>
  409928:	mov	x20, x0
  40992c:	add	x1, x19, #0x50
  409930:	mov	w2, #0xffffffff            	// #-1
  409934:	str	x1, [sp, #16]
  409938:	bl	40faf0 <printf@plt+0xe080>
  40993c:	mov	w8, #0x4c                  	// #76
  409940:	sturb	w8, [x29, #-20]
  409944:	ldr	w25, [x19, #584]
  409948:	mov	x0, x19
  40994c:	bl	4093c4 <printf@plt+0x7954>
  409950:	mov	x0, x19
  409954:	bl	409510 <printf@plt+0x7aa0>
  409958:	ldr	x23, [x19, #528]
  40995c:	ldr	x8, [x23]
  409960:	cbz	x8, 40a3c8 <printf@plt+0x8958>
  409964:	movi	v0.2d, #0x0
  409968:	str	x8, [x23, #16]
  40996c:	str	q0, [x19, #672]
  409970:	ldr	x24, [x23, #16]
  409974:	ldr	x22, [x24, #16]
  409978:	ldr	w8, [x22, #92]
  40997c:	cbz	w8, 4099b0 <printf@plt+0x7f40>
  409980:	ldr	x21, [x22, #64]
  409984:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  409988:	add	x0, x0, #0xee4
  40998c:	mov	x1, x21
  409990:	bl	401940 <strcmp@plt>
  409994:	cbz	w0, 4099b8 <printf@plt+0x7f48>
  409998:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  40999c:	add	x0, x0, #0xeef
  4099a0:	mov	w2, #0xa                   	// #10
  4099a4:	mov	x1, x21
  4099a8:	bl	401860 <strncmp@plt>
  4099ac:	cbz	w0, 4099b8 <printf@plt+0x7f48>
  4099b0:	mov	x21, xzr
  4099b4:	b	4099fc <printf@plt+0x7f8c>
  4099b8:	ldr	x8, [x24]
  4099bc:	ldr	x9, [x23]
  4099c0:	str	x8, [x23, #16]
  4099c4:	cmp	x8, x9
  4099c8:	b.eq	4099d4 <printf@plt+0x7f64>  // b.none
  4099cc:	ldr	x21, [x8, #16]
  4099d0:	b	4099d8 <printf@plt+0x7f68>
  4099d4:	mov	x21, xzr
  4099d8:	mov	x0, x19
  4099dc:	mov	x1, x21
  4099e0:	bl	40891c <printf@plt+0x6eac>
  4099e4:	ldr	x8, [x19, #528]
  4099e8:	mov	x22, x21
  4099ec:	ldr	x9, [x8, #16]
  4099f0:	ldr	x8, [x8]
  4099f4:	cmp	x9, x8
  4099f8:	b.eq	40a4c0 <printf@plt+0x8a50>  // b.none
  4099fc:	str	x21, [sp, #40]
  409a00:	str	w25, [sp, #12]
  409a04:	mov	w21, wzr
  409a08:	mov	x28, xzr
  409a0c:	mov	x27, xzr
  409a10:	mov	w23, wzr
  409a14:	add	x8, x19, #0x2a0
  409a18:	mov	w25, #0x3                   	// #3
  409a1c:	str	wzr, [sp, #28]
  409a20:	stur	xzr, [x29, #-32]
  409a24:	str	wzr, [sp, #24]
  409a28:	str	xzr, [sp, #32]
  409a2c:	str	x8, [sp]
  409a30:	b	409a70 <printf@plt+0x8000>
  409a34:	ldr	w8, [sp, #24]
  409a38:	stp	xzr, x22, [sp, #32]
  409a3c:	str	wzr, [sp, #24]
  409a40:	cmp	w8, #0x0
  409a44:	ldur	x8, [x29, #-32]
  409a48:	csel	x8, x8, x22, eq  // eq = none
  409a4c:	stur	x8, [x29, #-32]
  409a50:	ldr	x8, [x19, #528]
  409a54:	mov	w21, w27
  409a58:	mov	x27, x25
  409a5c:	mov	w25, w26
  409a60:	ldr	x9, [x8, #16]
  409a64:	ldr	x8, [x8]
  409a68:	cmp	x9, x8
  409a6c:	b.eq	40a37c <printf@plt+0x890c>  // b.none
  409a70:	mov	x0, x19
  409a74:	mov	x1, x22
  409a78:	mov	w2, w23
  409a7c:	bl	408c9c <printf@plt+0x722c>
  409a80:	mov	w23, w0
  409a84:	mov	x0, x19
  409a88:	mov	x1, x22
  409a8c:	mov	w2, w23
  409a90:	bl	408d74 <printf@plt+0x7304>
  409a94:	ldr	w8, [x22, #92]
  409a98:	cbz	w8, 409c2c <printf@plt+0x81bc>
  409a9c:	ldr	x24, [x22, #64]
  409aa0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  409aa4:	mov	w2, #0xb                   	// #11
  409aa8:	add	x1, x1, #0xe96
  409aac:	mov	x0, x24
  409ab0:	bl	401860 <strncmp@plt>
  409ab4:	cbz	w0, 409c4c <printf@plt+0x81dc>
  409ab8:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  409abc:	mov	w2, #0xb                   	// #11
  409ac0:	mov	x0, x24
  409ac4:	add	x1, x1, #0xecc
  409ac8:	bl	401860 <strncmp@plt>
  409acc:	cbz	w0, 409d90 <printf@plt+0x8320>
  409ad0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  409ad4:	mov	w2, #0xb                   	// #11
  409ad8:	mov	x0, x24
  409adc:	add	x1, x1, #0xed8
  409ae0:	bl	401860 <strncmp@plt>
  409ae4:	cbnz	w0, 409e2c <printf@plt+0x83bc>
  409ae8:	cbz	x28, 409bd0 <printf@plt+0x8160>
  409aec:	cbnz	w25, 409bd0 <printf@plt+0x8160>
  409af0:	ldr	x21, [x19, #528]
  409af4:	ldr	x8, [x21, #16]
  409af8:	ldr	x8, [x8, #8]
  409afc:	str	x8, [x21, #16]
  409b00:	ldr	x24, [x8, #16]
  409b04:	ldr	w9, [x24, #92]
  409b08:	cbz	w9, 409b20 <printf@plt+0x80b0>
  409b0c:	ldr	x8, [x8, #8]
  409b10:	ldr	x9, [x8, #16]
  409b14:	ldr	w9, [x9, #92]
  409b18:	cbnz	w9, 409b0c <printf@plt+0x809c>
  409b1c:	str	x8, [x21, #16]
  409b20:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  409b24:	sub	x0, x29, #0x10
  409b28:	add	x1, x1, #0xeb1
  409b2c:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  409b30:	sub	x1, x29, #0x10
  409b34:	mov	x0, x21
  409b38:	bl	4034d4 <printf@plt+0x1a64>
  409b3c:	sub	x0, x29, #0x10
  409b40:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  409b44:	ldr	x8, [x19, #528]
  409b48:	ldr	x9, [x8, #16]
  409b4c:	ldr	x10, [x9, #16]
  409b50:	cmp	x24, x10
  409b54:	b.eq	409b6c <printf@plt+0x80fc>  // b.none
  409b58:	ldr	x9, [x9]
  409b5c:	ldr	x10, [x9, #16]
  409b60:	cmp	x24, x10
  409b64:	b.ne	409b58 <printf@plt+0x80e8>  // b.any
  409b68:	str	x9, [x8, #16]
  409b6c:	ldr	x21, [x28, #112]
  409b70:	cbz	x21, 409b84 <printf@plt+0x8114>
  409b74:	mov	x0, x21
  409b78:	bl	40fb2c <printf@plt+0xe0bc>
  409b7c:	mov	x0, x21
  409b80:	bl	41ed34 <_ZdlPv@@Base>
  409b84:	mov	w0, #0x30                  	// #48
  409b88:	str	x20, [x28, #112]
  409b8c:	bl	41ec90 <_Znwm@@Base>
  409b90:	mov	x20, x0
  409b94:	ldr	x1, [sp, #16]
  409b98:	mov	w2, #0xffffffff            	// #-1
  409b9c:	bl	40faf0 <printf@plt+0xe080>
  409ba0:	ldr	x21, [x19, #528]
  409ba4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  409ba8:	sub	x0, x29, #0x10
  409bac:	add	x1, x1, #0x280
  409bb0:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  409bb4:	sub	x1, x29, #0x10
  409bb8:	mov	x0, x21
  409bbc:	bl	4034d4 <printf@plt+0x1a64>
  409bc0:	sub	x0, x29, #0x10
  409bc4:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  409bc8:	mov	x28, xzr
  409bcc:	stur	xzr, [x29, #-32]
  409bd0:	cbz	x27, 409be0 <printf@plt+0x8170>
  409bd4:	ldr	x0, [x20]
  409bd8:	mov	x1, x27
  409bdc:	bl	40f8d0 <printf@plt+0xde60>
  409be0:	mov	w1, #0x2                   	// #2
  409be4:	mov	x0, x20
  409be8:	mov	w25, #0x2                   	// #2
  409bec:	bl	41099c <printf@plt+0xef2c>
  409bf0:	ldr	w8, [x19, #564]
  409bf4:	mov	w10, #0x254                 	// #596
  409bf8:	ldr	w9, [x19, #584]
  409bfc:	str	wzr, [sp, #28]
  409c00:	cmp	w8, #0x0
  409c04:	mov	w8, #0x24c                 	// #588
  409c08:	csel	x8, x10, x8, gt
  409c0c:	ldr	w8, [x19, x8]
  409c10:	add	w9, w9, w0
  409c14:	add	w21, w9, w8
  409c18:	mov	w8, #0x1                   	// #1
  409c1c:	str	x8, [sp, #32]
  409c20:	ldr	w8, [x22, #92]
  409c24:	cbnz	w8, 409e34 <printf@plt+0x83c4>
  409c28:	b	40a040 <printf@plt+0x85d0>
  409c2c:	cbz	w25, 409e20 <printf@plt+0x83b0>
  409c30:	cmp	w25, #0x2
  409c34:	b.ne	409e2c <printf@plt+0x83bc>  // b.any
  409c38:	ldr	w8, [x22, #80]
  409c3c:	str	w8, [sp, #28]
  409c40:	ldr	w8, [x22, #92]
  409c44:	cbnz	w8, 409e34 <printf@plt+0x83c4>
  409c48:	b	40a040 <printf@plt+0x85d0>
  409c4c:	cbz	x28, 409d48 <printf@plt+0x82d8>
  409c50:	cmp	w25, #0x1
  409c54:	b.ne	409d48 <printf@plt+0x82d8>  // b.any
  409c58:	ldr	x21, [x19, #528]
  409c5c:	ldr	x8, [x21, #16]
  409c60:	ldr	x8, [x8, #8]
  409c64:	str	x8, [x21, #16]
  409c68:	ldr	x24, [x8, #16]
  409c6c:	ldr	w9, [x24, #92]
  409c70:	cbz	w9, 409c88 <printf@plt+0x8218>
  409c74:	ldr	x8, [x8, #8]
  409c78:	ldr	x9, [x8, #16]
  409c7c:	ldr	w9, [x9, #92]
  409c80:	cbnz	w9, 409c74 <printf@plt+0x8204>
  409c84:	str	x8, [x21, #16]
  409c88:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  409c8c:	sub	x0, x29, #0x10
  409c90:	add	x1, x1, #0xeb1
  409c94:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  409c98:	sub	x1, x29, #0x10
  409c9c:	mov	x0, x21
  409ca0:	bl	4034d4 <printf@plt+0x1a64>
  409ca4:	sub	x0, x29, #0x10
  409ca8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  409cac:	ldr	x8, [x19, #528]
  409cb0:	ldr	x9, [x8, #16]
  409cb4:	ldr	x10, [x9, #16]
  409cb8:	cmp	x24, x10
  409cbc:	b.eq	409cd4 <printf@plt+0x8264>  // b.none
  409cc0:	ldr	x9, [x9]
  409cc4:	ldr	x10, [x9, #16]
  409cc8:	cmp	x24, x10
  409ccc:	b.ne	409cc0 <printf@plt+0x8250>  // b.any
  409cd0:	str	x9, [x8, #16]
  409cd4:	ldr	x21, [x28, #112]
  409cd8:	cbz	x21, 409cec <printf@plt+0x827c>
  409cdc:	mov	x0, x21
  409ce0:	bl	40fb2c <printf@plt+0xe0bc>
  409ce4:	mov	x0, x21
  409ce8:	bl	41ed34 <_ZdlPv@@Base>
  409cec:	mov	w0, #0x30                  	// #48
  409cf0:	str	x20, [x28, #112]
  409cf4:	bl	41ec90 <_Znwm@@Base>
  409cf8:	mov	x20, x0
  409cfc:	ldr	x1, [sp, #16]
  409d00:	mov	w2, #0xffffffff            	// #-1
  409d04:	bl	40faf0 <printf@plt+0xe080>
  409d08:	ldr	x21, [x19, #528]
  409d0c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  409d10:	sub	x0, x29, #0x10
  409d14:	add	x1, x1, #0x26d
  409d18:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  409d1c:	sub	x1, x29, #0x10
  409d20:	mov	x0, x21
  409d24:	bl	4034d4 <printf@plt+0x1a64>
  409d28:	sub	x0, x29, #0x10
  409d2c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  409d30:	cbz	x27, 409d40 <printf@plt+0x82d0>
  409d34:	ldr	x0, [x20]
  409d38:	mov	x1, x27
  409d3c:	bl	40f8d0 <printf@plt+0xde60>
  409d40:	mov	x28, xzr
  409d44:	stur	xzr, [x29, #-32]
  409d48:	ldr	x21, [x22, #64]
  409d4c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  409d50:	mov	w2, #0x7                   	// #7
  409d54:	add	x0, x0, #0xefa
  409d58:	mov	x1, x21
  409d5c:	bl	401860 <strncmp@plt>
  409d60:	cbz	w0, 409fbc <printf@plt+0x854c>
  409d64:	mov	w8, #0xffffffff            	// #-1
  409d68:	str	x8, [sp, #32]
  409d6c:	mov	w8, #0x4c                  	// #76
  409d70:	sturb	w8, [x29, #-20]
  409d74:	mov	w8, #0x1                   	// #1
  409d78:	mov	w21, wzr
  409d7c:	mov	w25, wzr
  409d80:	stp	w8, wzr, [sp, #24]
  409d84:	ldr	w8, [x22, #92]
  409d88:	cbnz	w8, 409e34 <printf@plt+0x83c4>
  409d8c:	b	40a040 <printf@plt+0x85d0>
  409d90:	sub	x1, x29, #0x14
  409d94:	mov	x0, x22
  409d98:	bl	402e58 <printf@plt+0x13e8>
  409d9c:	mov	w24, w0
  409da0:	mov	w8, #0x4c                  	// #76
  409da4:	mov	x0, x20
  409da8:	mov	w1, w24
  409dac:	sturb	w8, [x29, #-20]
  409db0:	bl	41088c <printf@plt+0xee1c>
  409db4:	ldr	w8, [x19, #564]
  409db8:	mov	w21, #0x24c                 	// #588
  409dbc:	mov	w25, #0x254                 	// #596
  409dc0:	ldr	w9, [x19, #584]
  409dc4:	cmp	w8, #0x0
  409dc8:	csel	x8, x25, x21, gt
  409dcc:	ldr	w8, [x19, x8]
  409dd0:	add	w9, w9, w24
  409dd4:	str	x0, [sp, #32]
  409dd8:	add	w1, w0, #0x1
  409ddc:	add	w8, w9, w8
  409de0:	mov	x0, x20
  409de4:	str	w8, [sp, #28]
  409de8:	bl	41099c <printf@plt+0xef2c>
  409dec:	cmp	w0, #0x1
  409df0:	b.lt	40a030 <printf@plt+0x85c0>  // b.tstop
  409df4:	ldr	w8, [x19, #564]
  409df8:	ldr	w9, [x19, #584]
  409dfc:	cmp	w8, #0x0
  409e00:	csel	x8, x25, x21, gt
  409e04:	ldr	w8, [x19, x8]
  409e08:	add	w9, w9, w0
  409e0c:	mov	w25, #0x1                   	// #1
  409e10:	add	w21, w9, w8
  409e14:	ldr	w8, [x22, #92]
  409e18:	cbnz	w8, 409e34 <printf@plt+0x83c4>
  409e1c:	b	40a040 <printf@plt+0x85d0>
  409e20:	ldr	w8, [x22, #80]
  409e24:	ldr	w21, [x22, #88]
  409e28:	str	w8, [sp, #28]
  409e2c:	ldr	w8, [x22, #92]
  409e30:	cbz	w8, 40a040 <printf@plt+0x85d0>
  409e34:	ldr	x24, [x22, #64]
  409e38:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  409e3c:	mov	w2, #0xb                   	// #11
  409e40:	add	x1, x1, #0xe96
  409e44:	mov	x0, x24
  409e48:	bl	401860 <strncmp@plt>
  409e4c:	cbz	w0, 409e80 <printf@plt+0x8410>
  409e50:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  409e54:	mov	w2, #0xb                   	// #11
  409e58:	mov	x0, x24
  409e5c:	add	x1, x1, #0xecc
  409e60:	bl	401860 <strncmp@plt>
  409e64:	cbz	w0, 409e80 <printf@plt+0x8410>
  409e68:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  409e6c:	mov	w2, #0xb                   	// #11
  409e70:	mov	x0, x24
  409e74:	add	x1, x1, #0xed8
  409e78:	bl	401860 <strncmp@plt>
  409e7c:	cbnz	w0, 409eb0 <printf@plt+0x8440>
  409e80:	ldr	x8, [sp, #40]
  409e84:	cbz	x8, 409eb0 <printf@plt+0x8440>
  409e88:	cbnz	x28, 409eb0 <printf@plt+0x8440>
  409e8c:	ldr	x1, [sp, #40]
  409e90:	mov	x0, x19
  409e94:	bl	40905c <printf@plt+0x75ec>
  409e98:	mov	x28, x0
  409e9c:	str	xzr, [sp, #40]
  409ea0:	mov	x24, x27
  409ea4:	ldr	w8, [x22, #92]
  409ea8:	cbnz	w8, 40a010 <printf@plt+0x85a0>
  409eac:	b	40a044 <printf@plt+0x85d4>
  409eb0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  409eb4:	mov	w2, #0xa                   	// #10
  409eb8:	mov	x0, x24
  409ebc:	add	x1, x1, #0xe5b
  409ec0:	bl	401860 <strncmp@plt>
  409ec4:	cbz	x28, 409f94 <printf@plt+0x8524>
  409ec8:	cbnz	w0, 409f94 <printf@plt+0x8524>
  409ecc:	ldr	x24, [x19, #528]
  409ed0:	ldr	x8, [x24, #16]
  409ed4:	ldr	x8, [x8, #8]
  409ed8:	str	x8, [x24, #16]
  409edc:	ldr	x26, [x8, #16]
  409ee0:	ldr	w9, [x26, #92]
  409ee4:	cbz	w9, 409efc <printf@plt+0x848c>
  409ee8:	ldr	x8, [x8, #8]
  409eec:	ldr	x9, [x8, #16]
  409ef0:	ldr	w9, [x9, #92]
  409ef4:	cbnz	w9, 409ee8 <printf@plt+0x8478>
  409ef8:	str	x8, [x24, #16]
  409efc:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  409f00:	sub	x0, x29, #0x10
  409f04:	add	x1, x1, #0xeb1
  409f08:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  409f0c:	sub	x1, x29, #0x10
  409f10:	mov	x0, x24
  409f14:	bl	4034d4 <printf@plt+0x1a64>
  409f18:	sub	x0, x29, #0x10
  409f1c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  409f20:	ldr	x8, [x19, #528]
  409f24:	ldr	x9, [x8, #16]
  409f28:	ldr	x10, [x9, #16]
  409f2c:	cmp	x26, x10
  409f30:	b.eq	409f48 <printf@plt+0x84d8>  // b.none
  409f34:	ldr	x9, [x9]
  409f38:	ldr	x10, [x9, #16]
  409f3c:	cmp	x26, x10
  409f40:	b.ne	409f34 <printf@plt+0x84c4>  // b.any
  409f44:	str	x9, [x8, #16]
  409f48:	ldr	x24, [x28, #112]
  409f4c:	cbz	x24, 409f60 <printf@plt+0x84f0>
  409f50:	mov	x0, x24
  409f54:	bl	40fb2c <printf@plt+0xe0bc>
  409f58:	mov	x0, x24
  409f5c:	bl	41ed34 <_ZdlPv@@Base>
  409f60:	mov	w0, #0x30                  	// #48
  409f64:	str	x20, [x28, #112]
  409f68:	bl	41ec90 <_Znwm@@Base>
  409f6c:	mov	x20, x0
  409f70:	ldr	x1, [sp, #16]
  409f74:	mov	w2, #0xffffffff            	// #-1
  409f78:	bl	40faf0 <printf@plt+0xe080>
  409f7c:	mov	x28, xzr
  409f80:	stur	xzr, [x29, #-32]
  409f84:	mov	x24, x27
  409f88:	ldr	w8, [x22, #92]
  409f8c:	cbnz	w8, 40a010 <printf@plt+0x85a0>
  409f90:	b	40a044 <printf@plt+0x85d4>
  409f94:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  409f98:	mov	w2, #0xb                   	// #11
  409f9c:	mov	x0, x24
  409fa0:	add	x1, x1, #0xec0
  409fa4:	bl	401860 <strncmp@plt>
  409fa8:	cbz	w0, 409ff4 <printf@plt+0x8584>
  409fac:	mov	x24, x27
  409fb0:	ldr	w8, [x22, #92]
  409fb4:	cbnz	w8, 40a010 <printf@plt+0x85a0>
  409fb8:	b	40a044 <printf@plt+0x85d4>
  409fbc:	ldrb	w24, [x21]
  409fc0:	cbz	w24, 409d64 <printf@plt+0x82f4>
  409fc4:	and	w0, w24, #0xff
  409fc8:	bl	401750 <isspace@plt>
  409fcc:	cbnz	w0, 409fdc <printf@plt+0x856c>
  409fd0:	ldrb	w24, [x21, #1]!
  409fd4:	cbnz	w24, 409fc4 <printf@plt+0x8554>
  409fd8:	b	409d64 <printf@plt+0x82f4>
  409fdc:	and	w0, w24, #0xff
  409fe0:	bl	401750 <isspace@plt>
  409fe4:	cbz	w0, 40a350 <printf@plt+0x88e0>
  409fe8:	ldrb	w24, [x21, #1]!
  409fec:	cbnz	w24, 409fdc <printf@plt+0x856c>
  409ff0:	b	409d64 <printf@plt+0x82f4>
  409ff4:	cbz	w25, 40a25c <printf@plt+0x87ec>
  409ff8:	ldr	x0, [x20]
  409ffc:	mov	x1, x24
  40a000:	bl	40f7e4 <printf@plt+0xdd74>
  40a004:	cbz	w0, 40a278 <printf@plt+0x8808>
  40a008:	ldr	w8, [x22, #92]
  40a00c:	cbz	w8, 40a044 <printf@plt+0x85d4>
  40a010:	ldr	x0, [x22, #64]
  40a014:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  40a018:	mov	w2, #0xb                   	// #11
  40a01c:	add	x1, x1, #0xecc
  40a020:	bl	401860 <strncmp@plt>
  40a024:	mov	x27, x24
  40a028:	cbnz	w0, 40a128 <printf@plt+0x86b8>
  40a02c:	b	40a044 <printf@plt+0x85d4>
  40a030:	mov	w25, #0x1                   	// #1
  40a034:	mov	w21, w0
  40a038:	ldr	w8, [x22, #92]
  40a03c:	cbnz	w8, 409e34 <printf@plt+0x83c4>
  40a040:	mov	x24, x27
  40a044:	cbz	x28, 40a124 <printf@plt+0x86b4>
  40a048:	ldr	x1, [sp, #32]
  40a04c:	cbz	w1, 40a068 <printf@plt+0x85f8>
  40a050:	ldr	w2, [sp, #28]
  40a054:	mov	w4, #0x4c                  	// #76
  40a058:	mov	x0, x20
  40a05c:	mov	w3, w21
  40a060:	bl	40fc48 <printf@plt+0xe1d8>
  40a064:	cbnz	w0, 40a124 <printf@plt+0x86b4>
  40a068:	ldr	x22, [x19, #528]
  40a06c:	ldr	x8, [x22, #16]
  40a070:	ldr	x8, [x8, #8]
  40a074:	str	x8, [x22, #16]
  40a078:	ldr	x25, [x8, #16]
  40a07c:	ldr	w9, [x25, #92]
  40a080:	cbz	w9, 40a098 <printf@plt+0x8628>
  40a084:	ldr	x8, [x8, #8]
  40a088:	ldr	x9, [x8, #16]
  40a08c:	ldr	w9, [x9, #92]
  40a090:	cbnz	w9, 40a084 <printf@plt+0x8614>
  40a094:	str	x8, [x22, #16]
  40a098:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  40a09c:	sub	x0, x29, #0x10
  40a0a0:	add	x1, x1, #0xeb1
  40a0a4:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40a0a8:	sub	x1, x29, #0x10
  40a0ac:	mov	x0, x22
  40a0b0:	bl	4034d4 <printf@plt+0x1a64>
  40a0b4:	sub	x0, x29, #0x10
  40a0b8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40a0bc:	ldr	x8, [x19, #528]
  40a0c0:	ldr	x9, [x8, #16]
  40a0c4:	ldr	x10, [x9, #16]
  40a0c8:	cmp	x25, x10
  40a0cc:	b.eq	40a0e4 <printf@plt+0x8674>  // b.none
  40a0d0:	ldr	x9, [x9]
  40a0d4:	ldr	x10, [x9, #16]
  40a0d8:	cmp	x25, x10
  40a0dc:	b.ne	40a0d0 <printf@plt+0x8660>  // b.any
  40a0e0:	str	x9, [x8, #16]
  40a0e4:	ldr	x22, [x28, #112]
  40a0e8:	cbz	x22, 40a0fc <printf@plt+0x868c>
  40a0ec:	mov	x0, x22
  40a0f0:	bl	40fb2c <printf@plt+0xe0bc>
  40a0f4:	mov	x0, x22
  40a0f8:	bl	41ed34 <_ZdlPv@@Base>
  40a0fc:	mov	w0, #0x30                  	// #48
  40a100:	str	x20, [x28, #112]
  40a104:	bl	41ec90 <_Znwm@@Base>
  40a108:	mov	x20, x0
  40a10c:	ldr	x1, [sp, #16]
  40a110:	mov	w2, #0xffffffff            	// #-1
  40a114:	bl	40faf0 <printf@plt+0xe080>
  40a118:	mov	x28, xzr
  40a11c:	mov	w25, #0x3                   	// #3
  40a120:	stur	xzr, [x29, #-32]
  40a124:	mov	x27, x24
  40a128:	ldr	x9, [x19, #528]
  40a12c:	ldr	x8, [x9, #16]
  40a130:	ldr	x10, [x9]
  40a134:	ldr	x8, [x8]
  40a138:	cmp	x8, x10
  40a13c:	str	x8, [x9, #16]
  40a140:	b.eq	40a4d4 <printf@plt+0x8a64>  // b.none
  40a144:	ldr	x22, [x8, #16]
  40a148:	mov	x0, x19
  40a14c:	mov	x1, x22
  40a150:	bl	40891c <printf@plt+0x6eac>
  40a154:	cbz	x22, 40a4e0 <printf@plt+0x8a70>
  40a158:	mov	w26, w25
  40a15c:	mov	x25, x27
  40a160:	mov	w27, w21
  40a164:	ldr	w21, [x22, #92]
  40a168:	cbz	w21, 40a19c <printf@plt+0x872c>
  40a16c:	ldr	x24, [x22, #64]
  40a170:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  40a174:	add	x0, x0, #0xee4
  40a178:	mov	x1, x24
  40a17c:	bl	401940 <strcmp@plt>
  40a180:	cbz	w0, 40a1b8 <printf@plt+0x8748>
  40a184:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  40a188:	mov	w2, #0xa                   	// #10
  40a18c:	add	x0, x0, #0xeef
  40a190:	mov	x1, x24
  40a194:	bl	401860 <strncmp@plt>
  40a198:	cbz	w0, 40a1b8 <printf@plt+0x8748>
  40a19c:	cbz	w23, 409a50 <printf@plt+0x7fe0>
  40a1a0:	cbz	w21, 409a50 <printf@plt+0x7fe0>
  40a1a4:	ldr	x0, [x22, #64]
  40a1a8:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  40a1ac:	add	x1, x1, #0xe10
  40a1b0:	bl	401940 <strcmp@plt>
  40a1b4:	cbnz	w0, 409a50 <printf@plt+0x7fe0>
  40a1b8:	ldr	x9, [x19, #528]
  40a1bc:	ldr	x8, [x9, #16]
  40a1c0:	ldr	x10, [x9]
  40a1c4:	ldr	x8, [x8]
  40a1c8:	cmp	x8, x10
  40a1cc:	str	x8, [x9, #16]
  40a1d0:	b.eq	40a1dc <printf@plt+0x876c>  // b.none
  40a1d4:	ldr	x22, [x8, #16]
  40a1d8:	b	40a1e0 <printf@plt+0x8770>
  40a1dc:	mov	x22, xzr
  40a1e0:	mov	x0, x19
  40a1e4:	mov	x1, x22
  40a1e8:	bl	40891c <printf@plt+0x6eac>
  40a1ec:	mov	x0, x19
  40a1f0:	mov	x1, x22
  40a1f4:	mov	w2, w23
  40a1f8:	bl	408c9c <printf@plt+0x722c>
  40a1fc:	cbz	x22, 40a368 <printf@plt+0x88f8>
  40a200:	ldr	w24, [x22, #92]
  40a204:	mov	w23, w0
  40a208:	cbz	w24, 409a34 <printf@plt+0x7fc4>
  40a20c:	ldr	x21, [x22, #64]
  40a210:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  40a214:	add	x0, x0, #0xee4
  40a218:	mov	x1, x21
  40a21c:	bl	401940 <strcmp@plt>
  40a220:	cbz	w0, 40a1b8 <printf@plt+0x8748>
  40a224:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  40a228:	mov	w2, #0xa                   	// #10
  40a22c:	add	x0, x0, #0xeef
  40a230:	mov	x1, x21
  40a234:	bl	401860 <strncmp@plt>
  40a238:	cbz	w0, 40a1b8 <printf@plt+0x8748>
  40a23c:	cbz	w23, 409a34 <printf@plt+0x7fc4>
  40a240:	cbz	w24, 409a34 <printf@plt+0x7fc4>
  40a244:	ldr	x0, [x22, #64]
  40a248:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  40a24c:	add	x1, x1, #0xe10
  40a250:	bl	401940 <strcmp@plt>
  40a254:	cbz	w0, 40a1b8 <printf@plt+0x8748>
  40a258:	b	409a34 <printf@plt+0x7fc4>
  40a25c:	ldr	x0, [x20]
  40a260:	mov	x1, x24
  40a264:	bl	40f9d4 <printf@plt+0xdf64>
  40a268:	ldr	x0, [x20]
  40a26c:	mov	x1, x24
  40a270:	bl	40f7e4 <printf@plt+0xdd74>
  40a274:	cbnz	w0, 40a008 <printf@plt+0x8598>
  40a278:	cbz	x28, 40a334 <printf@plt+0x88c4>
  40a27c:	ldr	x27, [x19, #528]
  40a280:	ldr	x8, [x27, #16]
  40a284:	ldr	x8, [x8, #8]
  40a288:	str	x8, [x27, #16]
  40a28c:	ldr	x25, [x8, #16]
  40a290:	ldr	w9, [x25, #92]
  40a294:	cbz	w9, 40a2ac <printf@plt+0x883c>
  40a298:	ldr	x8, [x8, #8]
  40a29c:	ldr	x9, [x8, #16]
  40a2a0:	ldr	w9, [x9, #92]
  40a2a4:	cbnz	w9, 40a298 <printf@plt+0x8828>
  40a2a8:	str	x8, [x27, #16]
  40a2ac:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  40a2b0:	sub	x0, x29, #0x10
  40a2b4:	add	x1, x1, #0xeb1
  40a2b8:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40a2bc:	sub	x1, x29, #0x10
  40a2c0:	mov	x0, x27
  40a2c4:	bl	4034d4 <printf@plt+0x1a64>
  40a2c8:	sub	x0, x29, #0x10
  40a2cc:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40a2d0:	ldr	x8, [x19, #528]
  40a2d4:	ldr	x9, [x8, #16]
  40a2d8:	ldr	x10, [x9, #16]
  40a2dc:	cmp	x25, x10
  40a2e0:	b.eq	40a2f8 <printf@plt+0x8888>  // b.none
  40a2e4:	ldr	x9, [x9]
  40a2e8:	ldr	x10, [x9, #16]
  40a2ec:	cmp	x25, x10
  40a2f0:	b.ne	40a2e4 <printf@plt+0x8874>  // b.any
  40a2f4:	str	x9, [x8, #16]
  40a2f8:	ldr	x27, [x28, #112]
  40a2fc:	cbz	x27, 40a310 <printf@plt+0x88a0>
  40a300:	mov	x0, x27
  40a304:	bl	40fb2c <printf@plt+0xe0bc>
  40a308:	mov	x0, x27
  40a30c:	bl	41ed34 <_ZdlPv@@Base>
  40a310:	mov	w0, #0x30                  	// #48
  40a314:	str	x20, [x28, #112]
  40a318:	bl	41ec90 <_Znwm@@Base>
  40a31c:	mov	x20, x0
  40a320:	ldr	x1, [sp, #16]
  40a324:	mov	w2, #0xffffffff            	// #-1
  40a328:	bl	40faf0 <printf@plt+0xe080>
  40a32c:	mov	w25, #0x3                   	// #3
  40a330:	stur	xzr, [x29, #-32]
  40a334:	ldr	x0, [x20]
  40a338:	mov	x1, x24
  40a33c:	bl	40f8d0 <printf@plt+0xde60>
  40a340:	mov	x28, xzr
  40a344:	ldr	w8, [x22, #92]
  40a348:	cbnz	w8, 40a010 <printf@plt+0x85a0>
  40a34c:	b	40a044 <printf@plt+0x85d4>
  40a350:	mov	w2, #0xa                   	// #10
  40a354:	mov	x0, x21
  40a358:	mov	x1, xzr
  40a35c:	bl	401770 <strtol@plt>
  40a360:	str	x0, [sp, #32]
  40a364:	b	409d6c <printf@plt+0x82fc>
  40a368:	ldr	w8, [sp, #24]
  40a36c:	cmp	w8, #0x0
  40a370:	ldur	x8, [x29, #-32]
  40a374:	csel	x8, x8, xzr, eq  // eq = none
  40a378:	stur	x8, [x29, #-32]
  40a37c:	ldr	x21, [x19, #528]
  40a380:	ldr	x8, [x21]
  40a384:	str	x8, [x21, #16]
  40a388:	cbz	x28, 40a3c0 <printf@plt+0x8950>
  40a38c:	ldr	x9, [x8, #16]
  40a390:	ldur	x22, [x29, #-32]
  40a394:	cbz	x22, 40a3dc <printf@plt+0x896c>
  40a398:	cmp	x22, x9
  40a39c:	b.eq	40a3b4 <printf@plt+0x8944>  // b.none
  40a3a0:	ldr	x8, [x8, #8]
  40a3a4:	ldr	x9, [x8, #16]
  40a3a8:	cmp	x22, x9
  40a3ac:	b.ne	40a3a0 <printf@plt+0x8930>  // b.any
  40a3b0:	str	x8, [x21, #16]
  40a3b4:	ldr	w9, [x22, #92]
  40a3b8:	cbnz	w9, 40a3e8 <printf@plt+0x8978>
  40a3bc:	b	40a3fc <printf@plt+0x898c>
  40a3c0:	ldr	w25, [sp, #12]
  40a3c4:	cbz	x20, 40a490 <printf@plt+0x8a20>
  40a3c8:	mov	x0, x20
  40a3cc:	bl	40fb2c <printf@plt+0xe0bc>
  40a3d0:	mov	x0, x20
  40a3d4:	bl	41ed34 <_ZdlPv@@Base>
  40a3d8:	b	40a490 <printf@plt+0x8a20>
  40a3dc:	mov	x22, x9
  40a3e0:	ldr	w9, [x22, #92]
  40a3e4:	cbz	w9, 40a3fc <printf@plt+0x898c>
  40a3e8:	ldr	x8, [x8, #8]
  40a3ec:	ldr	x9, [x8, #16]
  40a3f0:	ldr	w9, [x9, #92]
  40a3f4:	cbnz	w9, 40a3e8 <printf@plt+0x8978>
  40a3f8:	str	x8, [x21, #16]
  40a3fc:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  40a400:	add	x1, x1, #0xeb1
  40a404:	sub	x0, x29, #0x10
  40a408:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40a40c:	sub	x1, x29, #0x10
  40a410:	mov	x0, x21
  40a414:	bl	4034d4 <printf@plt+0x1a64>
  40a418:	sub	x0, x29, #0x10
  40a41c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40a420:	ldr	x21, [x19, #528]
  40a424:	ldr	x8, [x21, #16]
  40a428:	ldr	x9, [x8, #16]
  40a42c:	cmp	x22, x9
  40a430:	b.eq	40a448 <printf@plt+0x89d8>  // b.none
  40a434:	ldr	x8, [x8]
  40a438:	ldr	x9, [x8, #16]
  40a43c:	cmp	x22, x9
  40a440:	b.ne	40a434 <printf@plt+0x89c4>  // b.any
  40a444:	str	x8, [x21, #16]
  40a448:	ldr	x22, [x28, #112]
  40a44c:	cbz	x22, 40a464 <printf@plt+0x89f4>
  40a450:	mov	x0, x22
  40a454:	bl	40fb2c <printf@plt+0xe0bc>
  40a458:	mov	x0, x22
  40a45c:	bl	41ed34 <_ZdlPv@@Base>
  40a460:	ldr	x21, [x19, #528]
  40a464:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40a468:	add	x1, x1, #0x293
  40a46c:	sub	x0, x29, #0x10
  40a470:	str	x20, [x28, #112]
  40a474:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40a478:	sub	x1, x29, #0x10
  40a47c:	mov	x0, x21
  40a480:	bl	4034d4 <printf@plt+0x1a64>
  40a484:	sub	x0, x29, #0x10
  40a488:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40a48c:	ldr	w25, [sp, #12]
  40a490:	str	w25, [x19, #584]
  40a494:	str	wzr, [x19, #588]
  40a498:	str	wzr, [x19, #596]
  40a49c:	str	wzr, [x19, #564]
  40a4a0:	ldp	x20, x19, [sp, #160]
  40a4a4:	ldp	x22, x21, [sp, #144]
  40a4a8:	ldp	x24, x23, [sp, #128]
  40a4ac:	ldp	x26, x25, [sp, #112]
  40a4b0:	ldp	x28, x27, [sp, #96]
  40a4b4:	ldp	x29, x30, [sp, #80]
  40a4b8:	add	sp, sp, #0xb0
  40a4bc:	ret
  40a4c0:	mov	x0, x20
  40a4c4:	bl	40fb2c <printf@plt+0xe0bc>
  40a4c8:	mov	x0, x20
  40a4cc:	bl	41ed34 <_ZdlPv@@Base>
  40a4d0:	b	40a4a0 <printf@plt+0x8a30>
  40a4d4:	mov	x0, x19
  40a4d8:	mov	x1, xzr
  40a4dc:	bl	40891c <printf@plt+0x6eac>
  40a4e0:	ldr	w8, [sp, #24]
  40a4e4:	cbz	w8, 40a37c <printf@plt+0x890c>
  40a4e8:	ldr	x8, [x19, #528]
  40a4ec:	stur	xzr, [x29, #-32]
  40a4f0:	ldr	x9, [x8]
  40a4f4:	str	x9, [x8, #16]
  40a4f8:	ldr	x8, [sp]
  40a4fc:	stp	xzr, xzr, [x8]
  40a500:	b	40a37c <printf@plt+0x890c>
  40a504:	b	40a54c <printf@plt+0x8adc>
  40a508:	b	40a538 <printf@plt+0x8ac8>
  40a50c:	b	40a538 <printf@plt+0x8ac8>
  40a510:	b	40a54c <printf@plt+0x8adc>
  40a514:	b	40a538 <printf@plt+0x8ac8>
  40a518:	b	40a538 <printf@plt+0x8ac8>
  40a51c:	b	40a54c <printf@plt+0x8adc>
  40a520:	b	40a538 <printf@plt+0x8ac8>
  40a524:	b	40a538 <printf@plt+0x8ac8>
  40a528:	b	40a538 <printf@plt+0x8ac8>
  40a52c:	b	40a54c <printf@plt+0x8adc>
  40a530:	b	40a538 <printf@plt+0x8ac8>
  40a534:	b	40a54c <printf@plt+0x8adc>
  40a538:	mov	x19, x0
  40a53c:	sub	x0, x29, #0x10
  40a540:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40a544:	mov	x0, x19
  40a548:	bl	4019e0 <_Unwind_Resume@plt>
  40a54c:	mov	x19, x0
  40a550:	mov	x0, x20
  40a554:	bl	41ed34 <_ZdlPv@@Base>
  40a558:	mov	x0, x19
  40a55c:	bl	4019e0 <_Unwind_Resume@plt>
  40a560:	stp	x29, x30, [sp, #-64]!
  40a564:	str	x23, [sp, #16]
  40a568:	stp	x22, x21, [sp, #32]
  40a56c:	stp	x20, x19, [sp, #48]
  40a570:	mov	x29, sp
  40a574:	mov	w8, #0x1                   	// #1
  40a578:	mov	x19, x0
  40a57c:	str	w8, [x0, #516]
  40a580:	bl	40527c <printf@plt+0x380c>
  40a584:	mov	x0, x19
  40a588:	bl	4098fc <printf@plt+0x7e8c>
  40a58c:	mov	x0, x19
  40a590:	bl	408768 <printf@plt+0x6cf8>
  40a594:	ldr	x0, [x19, #536]
  40a598:	bl	411cec <printf@plt+0x1027c>
  40a59c:	ldr	x0, [x19, #536]
  40a5a0:	bl	410db8 <printf@plt+0xf348>
  40a5a4:	ldr	x20, [x19, #528]
  40a5a8:	cbnz	x20, 40a5b8 <printf@plt+0x8b48>
  40a5ac:	b	40a63c <printf@plt+0x8bcc>
  40a5b0:	mov	x0, x21
  40a5b4:	bl	41ed34 <_ZdlPv@@Base>
  40a5b8:	ldr	x21, [x20, #24]
  40a5bc:	cbz	x21, 40a5d8 <printf@plt+0x8b68>
  40a5c0:	ldr	x8, [x21, #16]
  40a5c4:	str	x8, [x20, #24]
  40a5c8:	ldr	x0, [x21]
  40a5cc:	cbz	x0, 40a5b0 <printf@plt+0x8b40>
  40a5d0:	bl	401900 <_ZdaPv@plt>
  40a5d4:	b	40a5b0 <printf@plt+0x8b40>
  40a5d8:	ldr	x21, [x20]
  40a5dc:	cbz	x21, 40a634 <printf@plt+0x8bc4>
  40a5e0:	ldr	x8, [x21]
  40a5e4:	str	x8, [x20]
  40a5e8:	ldr	x22, [x21, #16]
  40a5ec:	cbz	x22, 40a618 <printf@plt+0x8ba8>
  40a5f0:	ldr	x23, [x22, #112]
  40a5f4:	cbz	x23, 40a608 <printf@plt+0x8b98>
  40a5f8:	mov	x0, x23
  40a5fc:	bl	40fb2c <printf@plt+0xe0bc>
  40a600:	mov	x0, x23
  40a604:	bl	41ed34 <_ZdlPv@@Base>
  40a608:	add	x0, x22, #0x18
  40a60c:	bl	417c08 <printf@plt+0x16198>
  40a610:	mov	x0, x22
  40a614:	bl	41ed34 <_ZdlPv@@Base>
  40a618:	mov	x0, x21
  40a61c:	bl	41ed34 <_ZdlPv@@Base>
  40a620:	ldr	x21, [x20]
  40a624:	cbz	x21, 40a634 <printf@plt+0x8bc4>
  40a628:	ldr	x8, [x20, #8]
  40a62c:	cmp	x21, x8
  40a630:	b.ne	40a5dc <printf@plt+0x8b6c>  // b.any
  40a634:	mov	x0, x20
  40a638:	bl	41ed34 <_ZdlPv@@Base>
  40a63c:	mov	w0, #0x28                  	// #40
  40a640:	bl	41ec90 <_Znwm@@Base>
  40a644:	movi	v0.2d, #0x0
  40a648:	str	xzr, [x0, #32]
  40a64c:	stp	q0, q0, [x0]
  40a650:	str	x0, [x19, #528]
  40a654:	ldp	x20, x19, [sp, #48]
  40a658:	ldp	x22, x21, [sp, #32]
  40a65c:	ldr	x23, [sp, #16]
  40a660:	ldp	x29, x30, [sp], #64
  40a664:	ret
  40a668:	stp	x29, x30, [sp, #-96]!
  40a66c:	stp	x28, x27, [sp, #16]
  40a670:	stp	x26, x25, [sp, #32]
  40a674:	stp	x24, x23, [sp, #48]
  40a678:	stp	x22, x21, [sp, #64]
  40a67c:	stp	x20, x19, [sp, #80]
  40a680:	ldr	x8, [x0, #528]
  40a684:	mov	x29, sp
  40a688:	ldr	x9, [x8, #16]
  40a68c:	ldr	x10, [x8]
  40a690:	cmp	x9, x10
  40a694:	b.eq	40a7b8 <printf@plt+0x8d48>  // b.none
  40a698:	ldr	x28, [x9, #16]
  40a69c:	adrp	x23, 421000 <_ZdlPvm@@Base+0x22c0>
  40a6a0:	adrp	x24, 421000 <_ZdlPvm@@Base+0x22c0>
  40a6a4:	adrp	x25, 421000 <_ZdlPvm@@Base+0x22c0>
  40a6a8:	mov	x19, x0
  40a6ac:	mov	w21, w1
  40a6b0:	add	x23, x23, #0xe96
  40a6b4:	add	x24, x24, #0xee4
  40a6b8:	add	x25, x25, #0xeef
  40a6bc:	ldr	x9, [x9, #8]
  40a6c0:	str	x9, [x8, #16]
  40a6c4:	ldr	x26, [x9, #16]
  40a6c8:	ldr	w20, [x26, #92]
  40a6cc:	mov	x0, x26
  40a6d0:	bl	402a24 <printf@plt+0xfb4>
  40a6d4:	cbz	w0, 40a6e8 <printf@plt+0x8c78>
  40a6d8:	mov	w21, wzr
  40a6dc:	ldr	w22, [x26, #92]
  40a6e0:	cbnz	w22, 40a700 <printf@plt+0x8c90>
  40a6e4:	b	40a73c <printf@plt+0x8ccc>
  40a6e8:	mov	x0, x26
  40a6ec:	bl	4028d8 <printf@plt+0xe68>
  40a6f0:	cmp	w0, #0x0
  40a6f4:	csinc	w21, w21, wzr, eq  // eq = none
  40a6f8:	ldr	w22, [x26, #92]
  40a6fc:	cbz	w22, 40a73c <printf@plt+0x8ccc>
  40a700:	ldr	x27, [x26, #64]
  40a704:	mov	w2, #0xb                   	// #11
  40a708:	mov	x1, x23
  40a70c:	mov	x0, x27
  40a710:	bl	401860 <strncmp@plt>
  40a714:	cbz	w0, 40a78c <printf@plt+0x8d1c>
  40a718:	mov	x0, x24
  40a71c:	mov	x1, x27
  40a720:	bl	401940 <strcmp@plt>
  40a724:	cbz	w0, 40a78c <printf@plt+0x8d1c>
  40a728:	mov	w2, #0xa                   	// #10
  40a72c:	mov	x0, x25
  40a730:	mov	x1, x27
  40a734:	bl	401860 <strncmp@plt>
  40a738:	cbz	w0, 40a78c <printf@plt+0x8d1c>
  40a73c:	cbz	w21, 40a760 <printf@plt+0x8cf0>
  40a740:	cbz	w22, 40a76c <printf@plt+0x8cfc>
  40a744:	ldr	x0, [x26, #64]
  40a748:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  40a74c:	add	x1, x1, #0xe10
  40a750:	bl	401940 <strcmp@plt>
  40a754:	cmp	w0, #0x0
  40a758:	cset	w8, eq  // eq = none
  40a75c:	b	40a770 <printf@plt+0x8d00>
  40a760:	mov	w8, wzr
  40a764:	cbnz	w20, 40a77c <printf@plt+0x8d0c>
  40a768:	b	40a78c <printf@plt+0x8d1c>
  40a76c:	mov	w8, wzr
  40a770:	cmp	w8, #0x0
  40a774:	cset	w8, ne  // ne = any
  40a778:	cbz	w20, 40a78c <printf@plt+0x8d1c>
  40a77c:	cbnz	w8, 40a78c <printf@plt+0x8d1c>
  40a780:	ldr	x8, [x19, #528]
  40a784:	ldr	x9, [x8, #16]
  40a788:	b	40a6bc <printf@plt+0x8c4c>
  40a78c:	ldr	x8, [x19, #528]
  40a790:	ldr	x9, [x8, #16]
  40a794:	ldr	x10, [x9, #16]
  40a798:	cmp	x10, x28
  40a79c:	b.eq	40a7bc <printf@plt+0x8d4c>  // b.none
  40a7a0:	ldr	x9, [x9]
  40a7a4:	ldr	x10, [x9, #16]
  40a7a8:	cmp	x10, x28
  40a7ac:	b.ne	40a7a0 <printf@plt+0x8d30>  // b.any
  40a7b0:	str	x9, [x8, #16]
  40a7b4:	b	40a7bc <printf@plt+0x8d4c>
  40a7b8:	mov	w20, #0x1                   	// #1
  40a7bc:	mov	w0, w20
  40a7c0:	ldp	x20, x19, [sp, #80]
  40a7c4:	ldp	x22, x21, [sp, #64]
  40a7c8:	ldp	x24, x23, [sp, #48]
  40a7cc:	ldp	x26, x25, [sp, #32]
  40a7d0:	ldp	x28, x27, [sp, #16]
  40a7d4:	ldp	x29, x30, [sp], #96
  40a7d8:	ret
  40a7dc:	stp	x29, x30, [sp, #-32]!
  40a7e0:	stp	x20, x19, [sp, #16]
  40a7e4:	mov	x29, sp
  40a7e8:	mov	x20, x1
  40a7ec:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  40a7f0:	mov	x19, x0
  40a7f4:	add	x1, x1, #0x7d
  40a7f8:	mov	x0, x20
  40a7fc:	bl	401940 <strcmp@plt>
  40a800:	cbz	w0, 40a888 <printf@plt+0x8e18>
  40a804:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  40a808:	add	x1, x1, #0xe34
  40a80c:	mov	x0, x20
  40a810:	bl	401940 <strcmp@plt>
  40a814:	cbz	w0, 40a8a0 <printf@plt+0x8e30>
  40a818:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40a81c:	add	x1, x1, #0x2a7
  40a820:	mov	x0, x20
  40a824:	bl	401940 <strcmp@plt>
  40a828:	cbz	w0, 40a898 <printf@plt+0x8e28>
  40a82c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40a830:	add	x1, x1, #0x2a0
  40a834:	mov	x0, x20
  40a838:	bl	401940 <strcmp@plt>
  40a83c:	cbz	w0, 40a8b8 <printf@plt+0x8e48>
  40a840:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40a844:	add	x1, x1, #0x2a3
  40a848:	mov	x0, x20
  40a84c:	bl	401940 <strcmp@plt>
  40a850:	cbz	w0, 40a8d0 <printf@plt+0x8e60>
  40a854:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  40a858:	add	x1, x1, #0xe28
  40a85c:	mov	x0, x20
  40a860:	bl	401940 <strcmp@plt>
  40a864:	cbz	w0, 40a8b0 <printf@plt+0x8e40>
  40a868:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40a86c:	add	x1, x1, #0x2a6
  40a870:	mov	x0, x20
  40a874:	bl	401940 <strcmp@plt>
  40a878:	cbz	w0, 40a8c8 <printf@plt+0x8e58>
  40a87c:	ldp	x20, x19, [sp, #16]
  40a880:	ldp	x29, x30, [sp], #32
  40a884:	ret
  40a888:	ldr	x0, [x19, #536]
  40a88c:	ldp	x20, x19, [sp, #16]
  40a890:	ldp	x29, x30, [sp], #32
  40a894:	b	41201c <printf@plt+0x105ac>
  40a898:	ldr	x0, [x19, #536]
  40a89c:	bl	41201c <printf@plt+0x105ac>
  40a8a0:	ldr	x0, [x19, #536]
  40a8a4:	ldp	x20, x19, [sp, #16]
  40a8a8:	ldp	x29, x30, [sp], #32
  40a8ac:	b	412024 <printf@plt+0x105b4>
  40a8b0:	ldr	x0, [x19, #536]
  40a8b4:	bl	41201c <printf@plt+0x105ac>
  40a8b8:	ldr	x0, [x19, #536]
  40a8bc:	ldp	x20, x19, [sp, #16]
  40a8c0:	ldp	x29, x30, [sp], #32
  40a8c4:	b	411c90 <printf@plt+0x10220>
  40a8c8:	ldr	x0, [x19, #536]
  40a8cc:	bl	41201c <printf@plt+0x105ac>
  40a8d0:	ldr	x0, [x19, #536]
  40a8d4:	bl	412024 <printf@plt+0x105b4>
  40a8d8:	ldr	x0, [x19, #536]
  40a8dc:	ldp	x20, x19, [sp, #16]
  40a8e0:	ldp	x29, x30, [sp], #32
  40a8e4:	b	411c90 <printf@plt+0x10220>
  40a8e8:	stp	x29, x30, [sp, #-32]!
  40a8ec:	stp	x20, x19, [sp, #16]
  40a8f0:	mov	x29, sp
  40a8f4:	mov	x20, x1
  40a8f8:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  40a8fc:	mov	x19, x0
  40a900:	add	x1, x1, #0xf5
  40a904:	mov	x0, x20
  40a908:	bl	401940 <strcmp@plt>
  40a90c:	cbz	w0, 40a9a8 <printf@plt+0x8f38>
  40a910:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  40a914:	add	x1, x1, #0x7d
  40a918:	mov	x0, x20
  40a91c:	bl	401940 <strcmp@plt>
  40a920:	cbz	w0, 40aa28 <printf@plt+0x8fb8>
  40a924:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  40a928:	add	x1, x1, #0xe34
  40a92c:	mov	x0, x20
  40a930:	bl	401940 <strcmp@plt>
  40a934:	cbz	w0, 40a9d0 <printf@plt+0x8f60>
  40a938:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40a93c:	add	x1, x1, #0x2a7
  40a940:	mov	x0, x20
  40a944:	bl	401940 <strcmp@plt>
  40a948:	cbz	w0, 40a9c8 <printf@plt+0x8f58>
  40a94c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40a950:	add	x1, x1, #0x2a0
  40a954:	mov	x0, x20
  40a958:	bl	401940 <strcmp@plt>
  40a95c:	cbz	w0, 40a9e0 <printf@plt+0x8f70>
  40a960:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40a964:	add	x1, x1, #0x2a3
  40a968:	mov	x0, x20
  40a96c:	bl	401940 <strcmp@plt>
  40a970:	cbz	w0, 40a9f8 <printf@plt+0x8f88>
  40a974:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  40a978:	add	x1, x1, #0xe28
  40a97c:	mov	x0, x20
  40a980:	bl	401940 <strcmp@plt>
  40a984:	cbz	w0, 40aa18 <printf@plt+0x8fa8>
  40a988:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40a98c:	add	x1, x1, #0x2a6
  40a990:	mov	x0, x20
  40a994:	bl	401940 <strcmp@plt>
  40a998:	cbz	w0, 40aa74 <printf@plt+0x9004>
  40a99c:	ldp	x20, x19, [sp, #16]
  40a9a0:	ldp	x29, x30, [sp], #32
  40a9a4:	ret
  40a9a8:	ldr	x0, [x19, #536]
  40a9ac:	bl	41201c <printf@plt+0x105ac>
  40a9b0:	ldr	x0, [x19, #536]
  40a9b4:	bl	412024 <printf@plt+0x105b4>
  40a9b8:	ldr	x0, [x19, #536]
  40a9bc:	ldp	x20, x19, [sp, #16]
  40a9c0:	ldp	x29, x30, [sp], #32
  40a9c4:	b	411c90 <printf@plt+0x10220>
  40a9c8:	ldr	x0, [x19, #536]
  40a9cc:	bl	411948 <printf@plt+0xfed8>
  40a9d0:	ldr	x0, [x19, #536]
  40a9d4:	ldp	x20, x19, [sp, #16]
  40a9d8:	ldp	x29, x30, [sp], #32
  40a9dc:	b	4118d4 <printf@plt+0xfe64>
  40a9e0:	ldr	w8, [x19, #572]
  40a9e4:	cbz	w8, 40aa38 <printf@plt+0x8fc8>
  40a9e8:	ldr	x0, [x19, #536]
  40a9ec:	ldp	x20, x19, [sp, #16]
  40a9f0:	ldp	x29, x30, [sp], #32
  40a9f4:	b	4119c4 <printf@plt+0xff54>
  40a9f8:	ldr	w8, [x19, #572]
  40a9fc:	cbz	w8, 40aa9c <printf@plt+0x902c>
  40aa00:	ldr	x0, [x19, #536]
  40aa04:	bl	4119c4 <printf@plt+0xff54>
  40aa08:	ldr	x0, [x19, #536]
  40aa0c:	ldp	x20, x19, [sp, #16]
  40aa10:	ldp	x29, x30, [sp], #32
  40aa14:	b	4118d4 <printf@plt+0xfe64>
  40aa18:	ldr	w8, [x19, #572]
  40aa1c:	cbz	w8, 40aacc <printf@plt+0x905c>
  40aa20:	ldr	x0, [x19, #536]
  40aa24:	bl	4119c4 <printf@plt+0xff54>
  40aa28:	ldr	x0, [x19, #536]
  40aa2c:	ldp	x20, x19, [sp, #16]
  40aa30:	ldp	x29, x30, [sp], #32
  40aa34:	b	411948 <printf@plt+0xfed8>
  40aa38:	mov	x0, x19
  40aa3c:	bl	4079d4 <printf@plt+0x5f64>
  40aa40:	cbz	w0, 40a9e8 <printf@plt+0x8f78>
  40aa44:	ldr	w8, [x19, #572]
  40aa48:	mov	x0, x19
  40aa4c:	cmp	w8, #0x0
  40aa50:	cset	w1, eq  // eq = none
  40aa54:	bl	40a668 <printf@plt+0x8bf8>
  40aa58:	cbz	w0, 40a9e8 <printf@plt+0x8f78>
  40aa5c:	ldr	x0, [x19, #536]
  40aa60:	bl	411a58 <printf@plt+0xffe8>
  40aa64:	ldr	x0, [x19, #536]
  40aa68:	ldp	x20, x19, [sp, #16]
  40aa6c:	ldp	x29, x30, [sp], #32
  40aa70:	b	4119c4 <printf@plt+0xff54>
  40aa74:	ldr	w8, [x19, #572]
  40aa78:	cbz	w8, 40aafc <printf@plt+0x908c>
  40aa7c:	ldr	x0, [x19, #536]
  40aa80:	bl	4119c4 <printf@plt+0xff54>
  40aa84:	ldr	x0, [x19, #536]
  40aa88:	bl	4118d4 <printf@plt+0xfe64>
  40aa8c:	ldr	x0, [x19, #536]
  40aa90:	ldp	x20, x19, [sp, #16]
  40aa94:	ldp	x29, x30, [sp], #32
  40aa98:	b	411948 <printf@plt+0xfed8>
  40aa9c:	mov	x0, x19
  40aaa0:	bl	4079d4 <printf@plt+0x5f64>
  40aaa4:	cbz	w0, 40aa00 <printf@plt+0x8f90>
  40aaa8:	ldr	w8, [x19, #572]
  40aaac:	mov	x0, x19
  40aab0:	cmp	w8, #0x0
  40aab4:	cset	w1, eq  // eq = none
  40aab8:	bl	40a668 <printf@plt+0x8bf8>
  40aabc:	cbz	w0, 40aa00 <printf@plt+0x8f90>
  40aac0:	ldr	x0, [x19, #536]
  40aac4:	bl	411a58 <printf@plt+0xffe8>
  40aac8:	b	40aa00 <printf@plt+0x8f90>
  40aacc:	mov	x0, x19
  40aad0:	bl	4079d4 <printf@plt+0x5f64>
  40aad4:	cbz	w0, 40aa20 <printf@plt+0x8fb0>
  40aad8:	ldr	w8, [x19, #572]
  40aadc:	mov	x0, x19
  40aae0:	cmp	w8, #0x0
  40aae4:	cset	w1, eq  // eq = none
  40aae8:	bl	40a668 <printf@plt+0x8bf8>
  40aaec:	cbz	w0, 40aa20 <printf@plt+0x8fb0>
  40aaf0:	ldr	x0, [x19, #536]
  40aaf4:	bl	411a58 <printf@plt+0xffe8>
  40aaf8:	b	40aa20 <printf@plt+0x8fb0>
  40aafc:	mov	x0, x19
  40ab00:	bl	4079d4 <printf@plt+0x5f64>
  40ab04:	cbz	w0, 40aa7c <printf@plt+0x900c>
  40ab08:	ldr	w8, [x19, #572]
  40ab0c:	mov	x0, x19
  40ab10:	cmp	w8, #0x0
  40ab14:	cset	w1, eq  // eq = none
  40ab18:	bl	40a668 <printf@plt+0x8bf8>
  40ab1c:	cbz	w0, 40aa7c <printf@plt+0x900c>
  40ab20:	ldr	x0, [x19, #536]
  40ab24:	bl	411a58 <printf@plt+0xffe8>
  40ab28:	b	40aa7c <printf@plt+0x900c>
  40ab2c:	stp	x29, x30, [sp, #-48]!
  40ab30:	str	x21, [sp, #16]
  40ab34:	stp	x20, x19, [sp, #32]
  40ab38:	mov	x29, sp
  40ab3c:	mov	w19, w2
  40ab40:	mov	w20, w1
  40ab44:	cmp	w1, w2
  40ab48:	mov	x21, x0
  40ab4c:	b.ge	40ab68 <printf@plt+0x90f8>  // b.tcont
  40ab50:	ldr	x0, [x21, #536]
  40ab54:	bl	412df8 <printf@plt+0x11388>
  40ab58:	add	w20, w20, #0x2
  40ab5c:	cmp	w20, w19
  40ab60:	b.lt	40ab50 <printf@plt+0x90e0>  // b.tstop
  40ab64:	b	40ab80 <printf@plt+0x9110>
  40ab68:	b.le	40ab80 <printf@plt+0x9110>
  40ab6c:	ldr	x0, [x21, #536]
  40ab70:	bl	412d5c <printf@plt+0x112ec>
  40ab74:	sub	w20, w20, #0x2
  40ab78:	cmp	w20, w19
  40ab7c:	b.gt	40ab6c <printf@plt+0x90fc>
  40ab80:	ldp	x20, x19, [sp, #32]
  40ab84:	ldr	x21, [sp, #16]
  40ab88:	ldp	x29, x30, [sp], #48
  40ab8c:	ret
  40ab90:	ldr	w8, [x0, #516]
  40ab94:	cbz	w8, 40ab9c <printf@plt+0x912c>
  40ab98:	ret
  40ab9c:	ldr	w8, [x0, #280]
  40aba0:	cbz	w8, 40ab98 <printf@plt+0x9128>
  40aba4:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40aba8:	ldr	w10, [x9, #2672]
  40abac:	mov	w12, #0x8e39                	// #36409
  40abb0:	ldr	w9, [x0, #340]
  40abb4:	ldr	w11, [x1, #76]
  40abb8:	movk	w12, #0x38e3, lsl #16
  40abbc:	mul	w10, w8, w10
  40abc0:	smull	x10, w10, w12
  40abc4:	lsr	x12, x10, #63
  40abc8:	asr	x10, x10, #36
  40abcc:	cmp	w9, w11
  40abd0:	add	w10, w10, w12
  40abd4:	b.ge	40abfc <printf@plt+0x918c>  // b.tcont
  40abd8:	ldr	w12, [x1, #84]
  40abdc:	sub	w13, w9, w10
  40abe0:	cmp	w13, w12
  40abe4:	b.le	40abfc <printf@plt+0x918c>
  40abe8:	ldr	w12, [x1, #8]
  40abec:	cmp	w8, w12
  40abf0:	b.le	40abfc <printf@plt+0x918c>
  40abf4:	ldr	x0, [x0, #536]
  40abf8:	b	412f00 <printf@plt+0x11490>
  40abfc:	cmp	w9, w11
  40ac00:	b.le	40ac48 <printf@plt+0x91d8>
  40ac04:	ldr	w13, [x1, #84]
  40ac08:	sub	w12, w9, w10
  40ac0c:	cmp	w12, w13
  40ac10:	b.ge	40ac28 <printf@plt+0x91b8>  // b.tcont
  40ac14:	ldr	w13, [x1, #8]
  40ac18:	cmp	w8, w13
  40ac1c:	b.le	40ac28 <printf@plt+0x91b8>
  40ac20:	ldr	x0, [x0, #536]
  40ac24:	b	412e94 <printf@plt+0x11424>
  40ac28:	ldr	w13, [x1, #84]
  40ac2c:	cmp	w12, w13
  40ac30:	b.le	40ac48 <printf@plt+0x91d8>
  40ac34:	ldr	w12, [x1, #8]
  40ac38:	cmp	w8, w12
  40ac3c:	b.ge	40ac48 <printf@plt+0x91d8>  // b.tcont
  40ac40:	ldr	x0, [x0, #536]
  40ac44:	b	412034 <printf@plt+0x105c4>
  40ac48:	cmp	w9, w11
  40ac4c:	b.ge	40ab98 <printf@plt+0x9128>  // b.tcont
  40ac50:	ldr	w11, [x1, #84]
  40ac54:	sub	w9, w9, w10
  40ac58:	cmp	w9, w11
  40ac5c:	b.ge	40ab98 <printf@plt+0x9128>  // b.tcont
  40ac60:	ldr	w9, [x1, #8]
  40ac64:	cmp	w8, w9
  40ac68:	b.ge	40ab98 <printf@plt+0x9128>  // b.tcont
  40ac6c:	ldr	x0, [x0, #536]
  40ac70:	b	41202c <printf@plt+0x105bc>
  40ac74:	ldr	w8, [x0, #280]
  40ac78:	cbz	w8, 40acd0 <printf@plt+0x9260>
  40ac7c:	ldr	w9, [x0, #340]
  40ac80:	ldr	w10, [x1, #76]
  40ac84:	cmp	w9, w10
  40ac88:	b.ge	40acd0 <printf@plt+0x9260>  // b.tcont
  40ac8c:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40ac90:	ldr	w10, [x10, #2672]
  40ac94:	mov	w11, #0x8e39                	// #36409
  40ac98:	movk	w11, #0x38e3, lsl #16
  40ac9c:	ldr	w12, [x1, #84]
  40aca0:	mul	w10, w8, w10
  40aca4:	smull	x10, w10, w11
  40aca8:	lsr	x11, x10, #63
  40acac:	asr	x10, x10, #36
  40acb0:	add	w10, w10, w11
  40acb4:	sub	w9, w9, w10
  40acb8:	cmp	w9, w12
  40acbc:	b.le	40acd0 <printf@plt+0x9260>
  40acc0:	ldr	w9, [x1, #8]
  40acc4:	cmp	w8, w9
  40acc8:	cset	w0, gt
  40accc:	ret
  40acd0:	mov	w0, wzr
  40acd4:	ret
  40acd8:	ldr	w8, [x0, #280]
  40acdc:	cbz	w8, 40ad34 <printf@plt+0x92c4>
  40ace0:	ldr	w9, [x0, #340]
  40ace4:	ldr	w10, [x1, #76]
  40ace8:	cmp	w9, w10
  40acec:	b.le	40ad34 <printf@plt+0x92c4>
  40acf0:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40acf4:	ldr	w10, [x10, #2672]
  40acf8:	mov	w11, #0x8e39                	// #36409
  40acfc:	movk	w11, #0x38e3, lsl #16
  40ad00:	ldr	w12, [x1, #84]
  40ad04:	mul	w10, w8, w10
  40ad08:	smull	x10, w10, w11
  40ad0c:	lsr	x11, x10, #63
  40ad10:	asr	x10, x10, #36
  40ad14:	add	w10, w10, w11
  40ad18:	sub	w9, w9, w10
  40ad1c:	cmp	w9, w12
  40ad20:	b.ge	40ad34 <printf@plt+0x92c4>  // b.tcont
  40ad24:	ldr	w9, [x1, #8]
  40ad28:	cmp	w8, w9
  40ad2c:	cset	w0, gt
  40ad30:	ret
  40ad34:	mov	w0, wzr
  40ad38:	ret
  40ad3c:	ldr	w8, [x0, #280]
  40ad40:	cbz	w8, 40ad98 <printf@plt+0x9328>
  40ad44:	ldr	w10, [x1, #76]
  40ad48:	ldr	w9, [x0, #340]
  40ad4c:	cmp	w10, w9
  40ad50:	b.ge	40ad98 <printf@plt+0x9328>  // b.tcont
  40ad54:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40ad58:	ldr	w10, [x10, #2672]
  40ad5c:	mov	w11, #0x8e39                	// #36409
  40ad60:	movk	w11, #0x38e3, lsl #16
  40ad64:	ldr	w12, [x1, #84]
  40ad68:	mul	w10, w8, w10
  40ad6c:	smull	x10, w10, w11
  40ad70:	lsr	x11, x10, #63
  40ad74:	asr	x10, x10, #36
  40ad78:	add	w10, w10, w11
  40ad7c:	sub	w9, w9, w10
  40ad80:	cmp	w9, w12
  40ad84:	b.le	40ad98 <printf@plt+0x9328>
  40ad88:	ldr	w9, [x1, #8]
  40ad8c:	cmp	w8, w9
  40ad90:	cset	w0, lt  // lt = tstop
  40ad94:	ret
  40ad98:	mov	w0, wzr
  40ad9c:	ret
  40ada0:	ldr	w8, [x0, #280]
  40ada4:	cbz	w8, 40adfc <printf@plt+0x938c>
  40ada8:	ldr	w10, [x1, #76]
  40adac:	ldr	w9, [x0, #340]
  40adb0:	cmp	w10, w9
  40adb4:	b.le	40adfc <printf@plt+0x938c>
  40adb8:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40adbc:	ldr	w10, [x10, #2672]
  40adc0:	mov	w11, #0x8e39                	// #36409
  40adc4:	movk	w11, #0x38e3, lsl #16
  40adc8:	ldr	w12, [x1, #84]
  40adcc:	mul	w10, w8, w10
  40add0:	smull	x10, w10, w11
  40add4:	lsr	x11, x10, #63
  40add8:	asr	x10, x10, #36
  40addc:	add	w10, w10, w11
  40ade0:	sub	w9, w9, w10
  40ade4:	cmp	w9, w12
  40ade8:	b.ge	40adfc <printf@plt+0x938c>  // b.tcont
  40adec:	ldr	w9, [x1, #8]
  40adf0:	cmp	w8, w9
  40adf4:	cset	w0, lt  // lt = tstop
  40adf8:	ret
  40adfc:	mov	w0, wzr
  40ae00:	ret
  40ae04:	ldr	w8, [x1, #4]
  40ae08:	str	w8, [x0, #352]
  40ae0c:	ret
  40ae10:	sub	sp, sp, #0x40
  40ae14:	stp	x29, x30, [sp, #16]
  40ae18:	str	x21, [sp, #32]
  40ae1c:	stp	x20, x19, [sp, #48]
  40ae20:	add	x29, sp, #0x10
  40ae24:	sub	w8, w1, #0x43
  40ae28:	cmp	w8, #0x3b
  40ae2c:	b.hi	40af04 <printf@plt+0x9494>  // b.pmore
  40ae30:	mov	x10, #0x2005                	// #8197
  40ae34:	movk	x10, #0x4000, lsl #16
  40ae38:	mov	w9, #0x1                   	// #1
  40ae3c:	movk	x10, #0x220d, lsl #32
  40ae40:	lsl	x9, x9, x8
  40ae44:	movk	x10, #0x800, lsl #48
  40ae48:	tst	x9, x10
  40ae4c:	b.eq	40ae64 <printf@plt+0x93f4>  // b.none
  40ae50:	ldp	x20, x19, [sp, #48]
  40ae54:	ldr	x21, [sp, #32]
  40ae58:	ldp	x29, x30, [sp, #16]
  40ae5c:	add	sp, sp, #0x40
  40ae60:	ret
  40ae64:	mov	x19, x0
  40ae68:	cmp	x8, #0x3
  40ae6c:	b.eq	40aeb4 <printf@plt+0x9444>  // b.none
  40ae70:	cmp	x8, #0x31
  40ae74:	b.ne	40af04 <printf@plt+0x9494>  // b.any
  40ae78:	cbz	w3, 40af2c <printf@plt+0x94bc>
  40ae7c:	sub	w8, w3, #0x1
  40ae80:	cmp	w8, #0x2
  40ae84:	b.cc	40af38 <printf@plt+0x94c8>  // b.lo, b.ul, b.last
  40ae88:	ldp	x20, x19, [sp, #48]
  40ae8c:	ldr	x21, [sp, #32]
  40ae90:	ldp	x29, x30, [sp, #16]
  40ae94:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40ae98:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40ae9c:	add	x1, x1, #0xa48
  40aea0:	add	x0, x0, #0x2aa
  40aea4:	mov	x2, x1
  40aea8:	mov	x3, x1
  40aeac:	add	sp, sp, #0x40
  40aeb0:	b	418e54 <printf@plt+0x173e4>
  40aeb4:	ldr	x21, [x19, #616]
  40aeb8:	mov	x20, x4
  40aebc:	cbz	x21, 40aed0 <printf@plt+0x9460>
  40aec0:	mov	x0, x21
  40aec4:	bl	417c08 <printf@plt+0x16198>
  40aec8:	mov	x0, x21
  40aecc:	bl	41ed34 <_ZdlPv@@Base>
  40aed0:	mov	w0, #0x28                  	// #40
  40aed4:	bl	41ec90 <_Znwm@@Base>
  40aed8:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  40aedc:	ldr	x8, [x8, #4000]
  40aee0:	str	wzr, [x0]
  40aee4:	str	x8, [x0, #32]
  40aee8:	str	x0, [x19, #616]
  40aeec:	ldr	x8, [x20, #32]
  40aef0:	ldp	q0, q1, [x8]
  40aef4:	ldr	x8, [x8, #32]
  40aef8:	stp	q0, q1, [x0]
  40aefc:	str	x8, [x0, #32]
  40af00:	b	40ae50 <printf@plt+0x93e0>
  40af04:	mov	x0, sp
  40af08:	bl	418c4c <printf@plt+0x171dc>
  40af0c:	adrp	x2, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40af10:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40af14:	add	x2, x2, #0xa48
  40af18:	add	x0, x0, #0x2d1
  40af1c:	mov	x1, sp
  40af20:	mov	x3, x2
  40af24:	bl	418e54 <printf@plt+0x173e4>
  40af28:	b	40ae50 <printf@plt+0x93e0>
  40af2c:	mov	w8, #0xffffffff            	// #-1
  40af30:	str	w8, [x19, #352]
  40af34:	b	40ae50 <printf@plt+0x93e0>
  40af38:	ldr	w8, [x2]
  40af3c:	str	w8, [x19, #352]
  40af40:	b	40ae50 <printf@plt+0x93e0>
  40af44:	stp	x29, x30, [sp, #-80]!
  40af48:	stp	x26, x25, [sp, #16]
  40af4c:	stp	x24, x23, [sp, #32]
  40af50:	stp	x22, x21, [sp, #48]
  40af54:	stp	x20, x19, [sp, #64]
  40af58:	mov	x29, sp
  40af5c:	mov	x19, x0
  40af60:	bl	417460 <printf@plt+0x159f0>
  40af64:	adrp	x8, 421000 <_ZdlPvm@@Base+0x22c0>
  40af68:	add	x8, x8, #0xcf8
  40af6c:	mov	x24, x19
  40af70:	stp	xzr, xzr, [x19, #64]
  40af74:	str	x8, [x19]
  40af78:	str	xzr, [x24, #56]!
  40af7c:	add	x23, x19, #0x50
  40af80:	mov	w2, #0x3c                  	// #60
  40af84:	mov	x0, x23
  40af88:	mov	x1, xzr
  40af8c:	bl	413138 <printf@plt+0x116c8>
  40af90:	add	x20, x19, #0xa0
  40af94:	str	wzr, [x19, #148]
  40af98:	mov	x0, x20
  40af9c:	bl	41f90c <_ZdlPvm@@Base+0xbcc>
  40afa0:	str	xzr, [x19, #200]
  40afa4:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  40afa8:	ldr	x8, [x8, #4000]
  40afac:	mov	w9, #0xffffffff            	// #-1
  40afb0:	movi	v0.2d, #0xffffffffffffffff
  40afb4:	add	x21, x19, #0x190
  40afb8:	str	w9, [x19, #344]
  40afbc:	str	w9, [x19, #352]
  40afc0:	str	wzr, [x19, #224]
  40afc4:	str	wzr, [x19, #296]
  40afc8:	stp	xzr, xzr, [x19, #264]
  40afcc:	str	d0, [x19, #336]
  40afd0:	str	xzr, [x19, #368]
  40afd4:	str	wzr, [x19, #376]
  40afd8:	str	xzr, [x19, #384]
  40afdc:	str	wzr, [x19, #392]
  40afe0:	str	x8, [x19, #256]
  40afe4:	str	x8, [x19, #328]
  40afe8:	mov	x0, x21
  40afec:	bl	41f90c <_ZdlPvm@@Base+0xbcc>
  40aff0:	add	x22, x19, #0x1a0
  40aff4:	mov	x0, x22
  40aff8:	bl	404128 <printf@plt+0x26b8>
  40affc:	adrp	x8, 420000 <_ZdlPvm@@Base+0x12c0>
  40b000:	ldr	d0, [x8, #4008]
  40b004:	mov	w9, #0x64                  	// #100
  40b008:	str	w9, [x19, #520]
  40b00c:	adrp	x9, 420000 <_ZdlPvm@@Base+0x12c0>
  40b010:	str	d0, [x19, #512]
  40b014:	ldr	d0, [x9, #4016]
  40b018:	add	x8, x19, #0x228
  40b01c:	movi	v1.2d, #0x0
  40b020:	mov	w9, #0xffffffff            	// #-1
  40b024:	str	q1, [x8]
  40b028:	add	x8, x19, #0x244
  40b02c:	str	w9, [x19, #576]
  40b030:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40b034:	str	xzr, [x19, #544]
  40b038:	add	x9, x9, #0xe98
  40b03c:	str	d0, [x19, #568]
  40b040:	str	q1, [x8]
  40b044:	str	wzr, [x8, #16]
  40b048:	ldr	w8, [x9]
  40b04c:	str	wzr, [x19, #608]
  40b050:	str	w8, [x19, #600]
  40b054:	ldr	x8, [x9, #8]
  40b058:	stp	q1, q1, [x19, #624]
  40b05c:	stp	q1, q1, [x19, #656]
  40b060:	stp	q1, q1, [x19, #688]
  40b064:	stp	q1, q1, [x19, #720]
  40b068:	stp	q1, q1, [x19, #752]
  40b06c:	str	x8, [x19, #616]
  40b070:	str	q1, [x19, #784]
  40b074:	mov	w3, #0x1                   	// #1
  40b078:	mov	x0, xzr
  40b07c:	mov	x1, xzr
  40b080:	mov	x2, xzr
  40b084:	bl	420c58 <_ZdlPvm@@Base+0x1f18>
  40b088:	ldr	x26, [x24]
  40b08c:	mov	x25, x0
  40b090:	mov	w0, #0x28                  	// #40
  40b094:	bl	41ec90 <_Znwm@@Base>
  40b098:	mov	x24, x0
  40b09c:	add	x0, x0, #0x18
  40b0a0:	stp	xzr, xzr, [x24, #8]
  40b0a4:	str	x25, [x24]
  40b0a8:	cbz	x26, 40b0c4 <printf@plt+0x9654>
  40b0ac:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40b0b0:	add	x1, x1, #0x476
  40b0b4:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40b0b8:	ldr	x8, [x19, #64]
  40b0bc:	str	x24, [x8, #8]
  40b0c0:	b	40b0d4 <printf@plt+0x9664>
  40b0c4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40b0c8:	add	x1, x1, #0x476
  40b0cc:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40b0d0:	str	x24, [x19, #56]
  40b0d4:	stp	x24, x24, [x19, #64]
  40b0d8:	ldr	x1, [x24]
  40b0dc:	mov	x0, x23
  40b0e0:	bl	413150 <printf@plt+0x116e0>
  40b0e4:	adrp	x24, 43a000 <_Znam@GLIBCXX_3.4>
  40b0e8:	ldr	w8, [x24, #520]
  40b0ec:	cmp	w8, #0x18
  40b0f0:	b.eq	40b110 <printf@plt+0x96a0>  // b.none
  40b0f4:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40b0f8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40b0fc:	add	x1, x1, #0xa48
  40b100:	add	x0, x0, #0x2f3
  40b104:	mov	x2, x1
  40b108:	mov	x3, x1
  40b10c:	bl	418ebc <printf@plt+0x1744c>
  40b110:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  40b114:	ldr	w8, [x8, #524]
  40b118:	cmp	w8, #0x28
  40b11c:	b.eq	40b13c <printf@plt+0x96cc>  // b.none
  40b120:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40b124:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40b128:	add	x1, x1, #0xa48
  40b12c:	add	x0, x0, #0x314
  40b130:	mov	x2, x1
  40b134:	mov	x3, x1
  40b138:	bl	418ebc <printf@plt+0x1744c>
  40b13c:	adrp	x25, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40b140:	ldr	w8, [x25, #2672]
  40b144:	mov	w9, #0xcccd                	// #52429
  40b148:	mov	w10, #0x9998                	// #39320
  40b14c:	movk	w9, #0xcccc, lsl #16
  40b150:	movk	w10, #0x1999, lsl #16
  40b154:	madd	w11, w8, w9, w10
  40b158:	ror	w11, w11, #1
  40b15c:	cmp	w11, w10
  40b160:	b.ls	40b16c <printf@plt+0x96fc>  // b.plast
  40b164:	mov	w1, wzr
  40b168:	b	40b1a4 <printf@plt+0x9734>
  40b16c:	mov	w11, #0x6667                	// #26215
  40b170:	mov	w12, #0x9999                	// #39321
  40b174:	mov	w1, wzr
  40b178:	movk	w11, #0x6666, lsl #16
  40b17c:	movk	w12, #0x1999, lsl #16
  40b180:	smull	x8, w8, w11
  40b184:	lsr	x13, x8, #63
  40b188:	asr	x8, x8, #34
  40b18c:	add	w8, w8, w13
  40b190:	madd	w13, w8, w9, w10
  40b194:	ror	w13, w13, #1
  40b198:	cmp	w13, w12
  40b19c:	add	w1, w1, #0x1
  40b1a0:	b.cc	40b180 <printf@plt+0x9710>  // b.lo, b.ul, b.last
  40b1a4:	str	w8, [x19, #128]
  40b1a8:	mov	x0, x23
  40b1ac:	bl	413814 <printf@plt+0x11da4>
  40b1b0:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40b1b4:	add	x0, x0, #0x333
  40b1b8:	bl	41e8f0 <printf@plt+0x1ce80>
  40b1bc:	str	x0, [x19, #136]
  40b1c0:	ldr	w8, [x24, #520]
  40b1c4:	mov	w10, #0xd                   	// #13
  40b1c8:	str	w8, [x19, #144]
  40b1cc:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40b1d0:	ldr	w9, [x8, #2684]
  40b1d4:	str	w9, [x19, #152]
  40b1d8:	ldr	w8, [x25, #2672]
  40b1dc:	mul	w10, w8, w10
  40b1e0:	cmp	w10, #0x0
  40b1e4:	cinc	w10, w10, lt  // lt = tstop
  40b1e8:	asr	w10, w10, #1
  40b1ec:	str	w10, [x19, #580]
  40b1f0:	cbnz	w9, 40b200 <printf@plt+0x9790>
  40b1f4:	mov	w9, #0xb                   	// #11
  40b1f8:	mul	w8, w8, w9
  40b1fc:	str	w8, [x19, #152]
  40b200:	mov	w0, #0x28                  	// #40
  40b204:	bl	41ec90 <_Znwm@@Base>
  40b208:	movi	v0.2d, #0x0
  40b20c:	str	xzr, [x0, #32]
  40b210:	stp	q0, q0, [x0]
  40b214:	str	x0, [x19, #528]
  40b218:	ldp	x20, x19, [sp, #64]
  40b21c:	ldp	x22, x21, [sp, #48]
  40b220:	ldp	x24, x23, [sp, #32]
  40b224:	ldp	x26, x25, [sp, #16]
  40b228:	ldp	x29, x30, [sp], #80
  40b22c:	ret
  40b230:	b	40b234 <printf@plt+0x97c4>
  40b234:	mov	x23, x0
  40b238:	mov	x0, x24
  40b23c:	bl	41ed34 <_ZdlPv@@Base>
  40b240:	b	40b264 <printf@plt+0x97f4>
  40b244:	mov	x23, x0
  40b248:	b	40b274 <printf@plt+0x9804>
  40b24c:	mov	x23, x0
  40b250:	b	40b27c <printf@plt+0x980c>
  40b254:	mov	x23, x0
  40b258:	b	40b294 <printf@plt+0x9824>
  40b25c:	b	40b260 <printf@plt+0x97f0>
  40b260:	mov	x23, x0
  40b264:	add	x0, x19, #0x2a0
  40b268:	bl	404624 <printf@plt+0x2bb4>
  40b26c:	mov	x0, x22
  40b270:	bl	404268 <printf@plt+0x27f8>
  40b274:	mov	x0, x21
  40b278:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40b27c:	add	x0, x19, #0x128
  40b280:	bl	417c08 <printf@plt+0x16198>
  40b284:	add	x0, x19, #0xe0
  40b288:	bl	417c08 <printf@plt+0x16198>
  40b28c:	mov	x0, x20
  40b290:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40b294:	mov	x0, x19
  40b298:	bl	417478 <printf@plt+0x15a08>
  40b29c:	mov	x0, x23
  40b2a0:	bl	4019e0 <_Unwind_Resume@plt>
  40b2a4:	stp	x29, x30, [sp, #-48]!
  40b2a8:	stp	x22, x21, [sp, #16]
  40b2ac:	stp	x20, x19, [sp, #32]
  40b2b0:	mov	x29, sp
  40b2b4:	mov	x19, x0
  40b2b8:	ldr	x0, [x0, #200]
  40b2bc:	cbz	x0, 40b320 <printf@plt+0x98b0>
  40b2c0:	mov	x22, x2
  40b2c4:	mov	x21, x1
  40b2c8:	bl	419c68 <printf@plt+0x181f8>
  40b2cc:	ldr	x8, [x19, #200]
  40b2d0:	ldr	w9, [x22, #8]
  40b2d4:	mov	w20, w0
  40b2d8:	mov	x0, x8
  40b2dc:	cbz	w9, 40b330 <printf@plt+0x98c0>
  40b2e0:	mov	x1, x22
  40b2e4:	bl	403f84 <printf@plt+0x2514>
  40b2e8:	mov	x21, x0
  40b2ec:	ldr	w8, [x19, #168]
  40b2f0:	add	x0, x19, #0xa0
  40b2f4:	str	w8, [x19, #264]
  40b2f8:	cbnz	x21, 40b394 <printf@plt+0x9924>
  40b2fc:	ldr	w9, [x19, #172]
  40b300:	cmp	w8, w9
  40b304:	b.lt	40b310 <printf@plt+0x98a0>  // b.tstop
  40b308:	bl	41fc84 <_ZdlPvm@@Base+0xf44>
  40b30c:	ldr	w8, [x19, #168]
  40b310:	ldr	x9, [x19, #160]
  40b314:	add	w10, w8, #0x1
  40b318:	str	w10, [x19, #168]
  40b31c:	strb	w20, [x9, w8, sxtw]
  40b320:	ldp	x20, x19, [sp, #32]
  40b324:	ldp	x22, x21, [sp, #16]
  40b328:	ldp	x29, x30, [sp], #48
  40b32c:	ret
  40b330:	mov	x1, x21
  40b334:	bl	419848 <printf@plt+0x17dd8>
  40b338:	cbz	w0, 40b35c <printf@plt+0x98ec>
  40b33c:	ldr	x0, [x19, #200]
  40b340:	mov	x1, x21
  40b344:	bl	419c68 <printf@plt+0x181f8>
  40b348:	bl	40b3a8 <printf@plt+0x9938>
  40b34c:	mov	x21, x0
  40b350:	cmp	w20, #0x80
  40b354:	b.cs	40b368 <printf@plt+0x98f8>  // b.hs, b.nlast
  40b358:	b	40b2ec <printf@plt+0x987c>
  40b35c:	mov	x21, xzr
  40b360:	cmp	w20, #0x80
  40b364:	b.cc	40b2ec <printf@plt+0x987c>  // b.lo, b.ul, b.last
  40b368:	cbnz	x21, 40b2ec <printf@plt+0x987c>
  40b36c:	adrp	x21, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40b370:	add	x21, x21, #0xe58
  40b374:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40b378:	add	x1, x1, #0xdd1
  40b37c:	mov	x0, x21
  40b380:	mov	w2, w20
  40b384:	bl	401800 <sprintf@plt>
  40b388:	ldr	w8, [x19, #168]
  40b38c:	add	x0, x19, #0xa0
  40b390:	str	w8, [x19, #264]
  40b394:	mov	x1, x21
  40b398:	ldp	x20, x19, [sp, #32]
  40b39c:	ldp	x22, x21, [sp, #16]
  40b3a0:	ldp	x29, x30, [sp], #48
  40b3a4:	b	41fd1c <_ZdlPvm@@Base+0xfdc>
  40b3a8:	stp	x29, x30, [sp, #-32]!
  40b3ac:	mov	w2, w0
  40b3b0:	cmp	w0, #0x7f
  40b3b4:	str	x19, [sp, #16]
  40b3b8:	mov	x29, sp
  40b3bc:	b.hi	40b404 <printf@plt+0x9994>  // b.pmore
  40b3c0:	sub	w8, w2, #0x22
  40b3c4:	cmp	w8, #0x1c
  40b3c8:	b.hi	40b4a0 <printf@plt+0x9a30>  // b.pmore
  40b3cc:	adrp	x9, 421000 <_ZdlPvm@@Base+0x22c0>
  40b3d0:	add	x9, x9, #0xbe0
  40b3d4:	adr	x10, 40b3ec <printf@plt+0x997c>
  40b3d8:	ldrb	w11, [x9, x8]
  40b3dc:	add	x10, x10, x11, lsl #2
  40b3e0:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b3e4:	add	x19, x19, #0xdd7
  40b3e8:	br	x10
  40b3ec:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b3f0:	add	x19, x19, #0xdde
  40b3f4:	mov	x0, x19
  40b3f8:	ldr	x19, [sp, #16]
  40b3fc:	ldp	x29, x30, [sp], #32
  40b400:	ret
  40b404:	mov	w8, #0x2012                	// #8210
  40b408:	cmp	w2, w8
  40b40c:	b.gt	40b454 <printf@plt+0x99e4>
  40b410:	sub	w8, w2, #0xa0
  40b414:	cmp	w8, #0x336
  40b418:	b.hi	40cb54 <printf@plt+0xb0e4>  // b.pmore
  40b41c:	adrp	x9, 420000 <_ZdlPvm@@Base+0x12c0>
  40b420:	add	x9, x9, #0xfb8
  40b424:	adr	x10, 40b3f4 <printf@plt+0x9984>
  40b428:	ldrh	w11, [x9, x8, lsl #1]
  40b42c:	add	x10, x10, x11, lsl #2
  40b430:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b434:	add	x19, x19, #0xdee
  40b438:	br	x10
  40b43c:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b440:	add	x19, x19, #0xdf5
  40b444:	mov	x0, x19
  40b448:	ldr	x19, [sp, #16]
  40b44c:	ldp	x29, x30, [sp], #32
  40b450:	ret
  40b454:	mov	w8, #0x2307                	// #8967
  40b458:	cmp	w2, w8
  40b45c:	b.gt	40b4e4 <printf@plt+0x9a74>
  40b460:	mov	w8, #0xffffdfed            	// #-8211
  40b464:	add	w8, w2, w8
  40b468:	cmp	w8, #0x2b2
  40b46c:	b.hi	40cb54 <printf@plt+0xb0e4>  // b.pmore
  40b470:	adrp	x9, 421000 <_ZdlPvm@@Base+0x22c0>
  40b474:	add	x9, x9, #0x626
  40b478:	adr	x10, 40b488 <printf@plt+0x9a18>
  40b47c:	ldrh	w11, [x9, x8, lsl #1]
  40b480:	add	x10, x10, x11, lsl #2
  40b484:	br	x10
  40b488:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40b48c:	add	x19, x19, #0x28d
  40b490:	mov	x0, x19
  40b494:	ldr	x19, [sp, #16]
  40b498:	ldp	x29, x30, [sp], #32
  40b49c:	ret
  40b4a0:	mov	x19, xzr
  40b4a4:	mov	x0, x19
  40b4a8:	ldr	x19, [sp, #16]
  40b4ac:	ldp	x29, x30, [sp], #32
  40b4b0:	ret
  40b4b4:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b4b8:	add	x19, x19, #0xde4
  40b4bc:	mov	x0, x19
  40b4c0:	ldr	x19, [sp, #16]
  40b4c4:	ldp	x29, x30, [sp], #32
  40b4c8:	ret
  40b4cc:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b4d0:	add	x19, x19, #0xde9
  40b4d4:	mov	x0, x19
  40b4d8:	ldr	x19, [sp, #16]
  40b4dc:	ldp	x29, x30, [sp], #32
  40b4e0:	ret
  40b4e4:	mov	w8, #0x265f                	// #9823
  40b4e8:	cmp	w2, w8
  40b4ec:	b.le	40b530 <printf@plt+0x9ac0>
  40b4f0:	mov	w8, #0xffffd9a0            	// #-9824
  40b4f4:	add	w8, w2, w8
  40b4f8:	cmp	w8, #0x6
  40b4fc:	b.hi	40b570 <printf@plt+0x9b00>  // b.pmore
  40b500:	adrp	x9, 421000 <_ZdlPvm@@Base+0x22c0>
  40b504:	add	x9, x9, #0xbd2
  40b508:	adr	x10, 40b518 <printf@plt+0x9aa8>
  40b50c:	ldrh	w11, [x9, x8, lsl #1]
  40b510:	add	x10, x10, x11, lsl #2
  40b514:	br	x10
  40b518:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40b51c:	add	x19, x19, #0x4d7
  40b520:	mov	x0, x19
  40b524:	ldr	x19, [sp, #16]
  40b528:	ldp	x29, x30, [sp], #32
  40b52c:	ret
  40b530:	mov	w8, #0xffffdcf8            	// #-8968
  40b534:	add	w8, w2, w8
  40b538:	cmp	w8, #0x22
  40b53c:	b.hi	40cab8 <printf@plt+0xb048>  // b.pmore
  40b540:	adrp	x9, 421000 <_ZdlPvm@@Base+0x22c0>
  40b544:	add	x9, x9, #0xb8c
  40b548:	adr	x10, 40b558 <printf@plt+0x9ae8>
  40b54c:	ldrh	w11, [x9, x8, lsl #1]
  40b550:	add	x10, x10, x11, lsl #2
  40b554:	br	x10
  40b558:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40b55c:	add	x19, x19, #0x4a1
  40b560:	mov	x0, x19
  40b564:	ldr	x19, [sp, #16]
  40b568:	ldp	x29, x30, [sp], #32
  40b56c:	ret
  40b570:	mov	w8, #0x27e8                	// #10216
  40b574:	cmp	w2, w8
  40b578:	b.eq	40b5e8 <printf@plt+0x9b78>  // b.none
  40b57c:	mov	w8, #0x27e9                	// #10217
  40b580:	cmp	w2, w8
  40b584:	b.ne	40cb54 <printf@plt+0xb0e4>  // b.any
  40b588:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40b58c:	add	x19, x19, #0x4ca
  40b590:	mov	x0, x19
  40b594:	ldr	x19, [sp, #16]
  40b598:	ldp	x29, x30, [sp], #32
  40b59c:	ret
  40b5a0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40b5a4:	add	x19, x19, #0x4e0
  40b5a8:	mov	x0, x19
  40b5ac:	ldr	x19, [sp, #16]
  40b5b0:	ldp	x29, x30, [sp], #32
  40b5b4:	ret
  40b5b8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40b5bc:	add	x19, x19, #0x4e8
  40b5c0:	mov	x0, x19
  40b5c4:	ldr	x19, [sp, #16]
  40b5c8:	ldp	x29, x30, [sp], #32
  40b5cc:	ret
  40b5d0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40b5d4:	add	x19, x19, #0x4f1
  40b5d8:	mov	x0, x19
  40b5dc:	ldr	x19, [sp, #16]
  40b5e0:	ldp	x29, x30, [sp], #32
  40b5e4:	ret
  40b5e8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40b5ec:	add	x19, x19, #0x4c3
  40b5f0:	mov	x0, x19
  40b5f4:	ldr	x19, [sp, #16]
  40b5f8:	ldp	x29, x30, [sp], #32
  40b5fc:	ret
  40b600:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b604:	add	x19, x19, #0xdfd
  40b608:	mov	x0, x19
  40b60c:	ldr	x19, [sp, #16]
  40b610:	ldp	x29, x30, [sp], #32
  40b614:	ret
  40b618:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b61c:	add	x19, x19, #0xe04
  40b620:	mov	x0, x19
  40b624:	ldr	x19, [sp, #16]
  40b628:	ldp	x29, x30, [sp], #32
  40b62c:	ret
  40b630:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b634:	add	x19, x19, #0xe0c
  40b638:	mov	x0, x19
  40b63c:	ldr	x19, [sp, #16]
  40b640:	ldp	x29, x30, [sp], #32
  40b644:	ret
  40b648:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b64c:	add	x19, x19, #0xe15
  40b650:	mov	x0, x19
  40b654:	ldr	x19, [sp, #16]
  40b658:	ldp	x29, x30, [sp], #32
  40b65c:	ret
  40b660:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b664:	add	x19, x19, #0xe1b
  40b668:	mov	x0, x19
  40b66c:	ldr	x19, [sp, #16]
  40b670:	ldp	x29, x30, [sp], #32
  40b674:	ret
  40b678:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b67c:	add	x19, x19, #0xe24
  40b680:	mov	x0, x19
  40b684:	ldr	x19, [sp, #16]
  40b688:	ldp	x29, x30, [sp], #32
  40b68c:	ret
  40b690:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b694:	add	x19, x19, #0xe2b
  40b698:	mov	x0, x19
  40b69c:	ldr	x19, [sp, #16]
  40b6a0:	ldp	x29, x30, [sp], #32
  40b6a4:	ret
  40b6a8:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b6ac:	add	x19, x19, #0xe31
  40b6b0:	mov	x0, x19
  40b6b4:	ldr	x19, [sp, #16]
  40b6b8:	ldp	x29, x30, [sp], #32
  40b6bc:	ret
  40b6c0:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b6c4:	add	x19, x19, #0xe38
  40b6c8:	mov	x0, x19
  40b6cc:	ldr	x19, [sp, #16]
  40b6d0:	ldp	x29, x30, [sp], #32
  40b6d4:	ret
  40b6d8:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b6dc:	add	x19, x19, #0xe3f
  40b6e0:	mov	x0, x19
  40b6e4:	ldr	x19, [sp, #16]
  40b6e8:	ldp	x29, x30, [sp], #32
  40b6ec:	ret
  40b6f0:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b6f4:	add	x19, x19, #0xe47
  40b6f8:	mov	x0, x19
  40b6fc:	ldr	x19, [sp, #16]
  40b700:	ldp	x29, x30, [sp], #32
  40b704:	ret
  40b708:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b70c:	add	x19, x19, #0xe4d
  40b710:	mov	x0, x19
  40b714:	ldr	x19, [sp, #16]
  40b718:	ldp	x29, x30, [sp], #32
  40b71c:	ret
  40b720:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b724:	add	x19, x19, #0xe53
  40b728:	mov	x0, x19
  40b72c:	ldr	x19, [sp, #16]
  40b730:	ldp	x29, x30, [sp], #32
  40b734:	ret
  40b738:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b73c:	add	x19, x19, #0xe5a
  40b740:	mov	x0, x19
  40b744:	ldr	x19, [sp, #16]
  40b748:	ldp	x29, x30, [sp], #32
  40b74c:	ret
  40b750:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b754:	add	x19, x19, #0xe60
  40b758:	mov	x0, x19
  40b75c:	ldr	x19, [sp, #16]
  40b760:	ldp	x29, x30, [sp], #32
  40b764:	ret
  40b768:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b76c:	add	x19, x19, #0xe69
  40b770:	mov	x0, x19
  40b774:	ldr	x19, [sp, #16]
  40b778:	ldp	x29, x30, [sp], #32
  40b77c:	ret
  40b780:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b784:	add	x19, x19, #0xe70
  40b788:	mov	x0, x19
  40b78c:	ldr	x19, [sp, #16]
  40b790:	ldp	x29, x30, [sp], #32
  40b794:	ret
  40b798:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b79c:	add	x19, x19, #0xe77
  40b7a0:	mov	x0, x19
  40b7a4:	ldr	x19, [sp, #16]
  40b7a8:	ldp	x29, x30, [sp], #32
  40b7ac:	ret
  40b7b0:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b7b4:	add	x19, x19, #0xe7f
  40b7b8:	mov	x0, x19
  40b7bc:	ldr	x19, [sp, #16]
  40b7c0:	ldp	x29, x30, [sp], #32
  40b7c4:	ret
  40b7c8:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b7cc:	add	x19, x19, #0xe87
  40b7d0:	mov	x0, x19
  40b7d4:	ldr	x19, [sp, #16]
  40b7d8:	ldp	x29, x30, [sp], #32
  40b7dc:	ret
  40b7e0:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b7e4:	add	x19, x19, #0xe8e
  40b7e8:	mov	x0, x19
  40b7ec:	ldr	x19, [sp, #16]
  40b7f0:	ldp	x29, x30, [sp], #32
  40b7f4:	ret
  40b7f8:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b7fc:	add	x19, x19, #0xe97
  40b800:	mov	x0, x19
  40b804:	ldr	x19, [sp, #16]
  40b808:	ldp	x29, x30, [sp], #32
  40b80c:	ret
  40b810:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b814:	add	x19, x19, #0xe9f
  40b818:	mov	x0, x19
  40b81c:	ldr	x19, [sp, #16]
  40b820:	ldp	x29, x30, [sp], #32
  40b824:	ret
  40b828:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b82c:	add	x19, x19, #0xea6
  40b830:	mov	x0, x19
  40b834:	ldr	x19, [sp, #16]
  40b838:	ldp	x29, x30, [sp], #32
  40b83c:	ret
  40b840:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b844:	add	x19, x19, #0xead
  40b848:	mov	x0, x19
  40b84c:	ldr	x19, [sp, #16]
  40b850:	ldp	x29, x30, [sp], #32
  40b854:	ret
  40b858:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b85c:	add	x19, x19, #0xeb5
  40b860:	mov	x0, x19
  40b864:	ldr	x19, [sp, #16]
  40b868:	ldp	x29, x30, [sp], #32
  40b86c:	ret
  40b870:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b874:	add	x19, x19, #0xebe
  40b878:	mov	x0, x19
  40b87c:	ldr	x19, [sp, #16]
  40b880:	ldp	x29, x30, [sp], #32
  40b884:	ret
  40b888:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b88c:	add	x19, x19, #0xec7
  40b890:	mov	x0, x19
  40b894:	ldr	x19, [sp, #16]
  40b898:	ldp	x29, x30, [sp], #32
  40b89c:	ret
  40b8a0:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b8a4:	add	x19, x19, #0xed0
  40b8a8:	mov	x0, x19
  40b8ac:	ldr	x19, [sp, #16]
  40b8b0:	ldp	x29, x30, [sp], #32
  40b8b4:	ret
  40b8b8:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b8bc:	add	x19, x19, #0xed9
  40b8c0:	mov	x0, x19
  40b8c4:	ldr	x19, [sp, #16]
  40b8c8:	ldp	x29, x30, [sp], #32
  40b8cc:	ret
  40b8d0:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b8d4:	add	x19, x19, #0xee2
  40b8d8:	mov	x0, x19
  40b8dc:	ldr	x19, [sp, #16]
  40b8e0:	ldp	x29, x30, [sp], #32
  40b8e4:	ret
  40b8e8:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b8ec:	add	x19, x19, #0xeeb
  40b8f0:	mov	x0, x19
  40b8f4:	ldr	x19, [sp, #16]
  40b8f8:	ldp	x29, x30, [sp], #32
  40b8fc:	ret
  40b900:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b904:	add	x19, x19, #0xef3
  40b908:	mov	x0, x19
  40b90c:	ldr	x19, [sp, #16]
  40b910:	ldp	x29, x30, [sp], #32
  40b914:	ret
  40b918:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b91c:	add	x19, x19, #0xefc
  40b920:	mov	x0, x19
  40b924:	ldr	x19, [sp, #16]
  40b928:	ldp	x29, x30, [sp], #32
  40b92c:	ret
  40b930:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b934:	add	x19, x19, #0xf03
  40b938:	mov	x0, x19
  40b93c:	ldr	x19, [sp, #16]
  40b940:	ldp	x29, x30, [sp], #32
  40b944:	ret
  40b948:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b94c:	add	x19, x19, #0xf0b
  40b950:	mov	x0, x19
  40b954:	ldr	x19, [sp, #16]
  40b958:	ldp	x29, x30, [sp], #32
  40b95c:	ret
  40b960:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b964:	add	x19, x19, #0xf13
  40b968:	mov	x0, x19
  40b96c:	ldr	x19, [sp, #16]
  40b970:	ldp	x29, x30, [sp], #32
  40b974:	ret
  40b978:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b97c:	add	x19, x19, #0xf1c
  40b980:	mov	x0, x19
  40b984:	ldr	x19, [sp, #16]
  40b988:	ldp	x29, x30, [sp], #32
  40b98c:	ret
  40b990:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b994:	add	x19, x19, #0xf25
  40b998:	mov	x0, x19
  40b99c:	ldr	x19, [sp, #16]
  40b9a0:	ldp	x29, x30, [sp], #32
  40b9a4:	ret
  40b9a8:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b9ac:	add	x19, x19, #0xf2e
  40b9b0:	mov	x0, x19
  40b9b4:	ldr	x19, [sp, #16]
  40b9b8:	ldp	x29, x30, [sp], #32
  40b9bc:	ret
  40b9c0:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b9c4:	add	x19, x19, #0xf36
  40b9c8:	mov	x0, x19
  40b9cc:	ldr	x19, [sp, #16]
  40b9d0:	ldp	x29, x30, [sp], #32
  40b9d4:	ret
  40b9d8:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b9dc:	add	x19, x19, #0xf3d
  40b9e0:	mov	x0, x19
  40b9e4:	ldr	x19, [sp, #16]
  40b9e8:	ldp	x29, x30, [sp], #32
  40b9ec:	ret
  40b9f0:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40b9f4:	add	x19, x19, #0xf46
  40b9f8:	mov	x0, x19
  40b9fc:	ldr	x19, [sp, #16]
  40ba00:	ldp	x29, x30, [sp], #32
  40ba04:	ret
  40ba08:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40ba0c:	add	x19, x19, #0xf4f
  40ba10:	mov	x0, x19
  40ba14:	ldr	x19, [sp, #16]
  40ba18:	ldp	x29, x30, [sp], #32
  40ba1c:	ret
  40ba20:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40ba24:	add	x19, x19, #0xf57
  40ba28:	mov	x0, x19
  40ba2c:	ldr	x19, [sp, #16]
  40ba30:	ldp	x29, x30, [sp], #32
  40ba34:	ret
  40ba38:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40ba3c:	add	x19, x19, #0xf5e
  40ba40:	mov	x0, x19
  40ba44:	ldr	x19, [sp, #16]
  40ba48:	ldp	x29, x30, [sp], #32
  40ba4c:	ret
  40ba50:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40ba54:	add	x19, x19, #0xf64
  40ba58:	mov	x0, x19
  40ba5c:	ldr	x19, [sp, #16]
  40ba60:	ldp	x29, x30, [sp], #32
  40ba64:	ret
  40ba68:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40ba6c:	add	x19, x19, #0xf6d
  40ba70:	mov	x0, x19
  40ba74:	ldr	x19, [sp, #16]
  40ba78:	ldp	x29, x30, [sp], #32
  40ba7c:	ret
  40ba80:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40ba84:	add	x19, x19, #0xf76
  40ba88:	mov	x0, x19
  40ba8c:	ldr	x19, [sp, #16]
  40ba90:	ldp	x29, x30, [sp], #32
  40ba94:	ret
  40ba98:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40ba9c:	add	x19, x19, #0xf7f
  40baa0:	mov	x0, x19
  40baa4:	ldr	x19, [sp, #16]
  40baa8:	ldp	x29, x30, [sp], #32
  40baac:	ret
  40bab0:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40bab4:	add	x19, x19, #0xf87
  40bab8:	mov	x0, x19
  40babc:	ldr	x19, [sp, #16]
  40bac0:	ldp	x29, x30, [sp], #32
  40bac4:	ret
  40bac8:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40bacc:	add	x19, x19, #0xf90
  40bad0:	mov	x0, x19
  40bad4:	ldr	x19, [sp, #16]
  40bad8:	ldp	x29, x30, [sp], #32
  40badc:	ret
  40bae0:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40bae4:	add	x19, x19, #0xf97
  40bae8:	mov	x0, x19
  40baec:	ldr	x19, [sp, #16]
  40baf0:	ldp	x29, x30, [sp], #32
  40baf4:	ret
  40baf8:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40bafc:	add	x19, x19, #0xf9f
  40bb00:	mov	x0, x19
  40bb04:	ldr	x19, [sp, #16]
  40bb08:	ldp	x29, x30, [sp], #32
  40bb0c:	ret
  40bb10:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40bb14:	add	x19, x19, #0xfa8
  40bb18:	mov	x0, x19
  40bb1c:	ldr	x19, [sp, #16]
  40bb20:	ldp	x29, x30, [sp], #32
  40bb24:	ret
  40bb28:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40bb2c:	add	x19, x19, #0xfb1
  40bb30:	mov	x0, x19
  40bb34:	ldr	x19, [sp, #16]
  40bb38:	ldp	x29, x30, [sp], #32
  40bb3c:	ret
  40bb40:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40bb44:	add	x19, x19, #0xfba
  40bb48:	mov	x0, x19
  40bb4c:	ldr	x19, [sp, #16]
  40bb50:	ldp	x29, x30, [sp], #32
  40bb54:	ret
  40bb58:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40bb5c:	add	x19, x19, #0xfc2
  40bb60:	mov	x0, x19
  40bb64:	ldr	x19, [sp, #16]
  40bb68:	ldp	x29, x30, [sp], #32
  40bb6c:	ret
  40bb70:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40bb74:	add	x19, x19, #0xfc9
  40bb78:	mov	x0, x19
  40bb7c:	ldr	x19, [sp, #16]
  40bb80:	ldp	x29, x30, [sp], #32
  40bb84:	ret
  40bb88:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40bb8c:	add	x19, x19, #0xfd2
  40bb90:	mov	x0, x19
  40bb94:	ldr	x19, [sp, #16]
  40bb98:	ldp	x29, x30, [sp], #32
  40bb9c:	ret
  40bba0:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40bba4:	add	x19, x19, #0xfda
  40bba8:	mov	x0, x19
  40bbac:	ldr	x19, [sp, #16]
  40bbb0:	ldp	x29, x30, [sp], #32
  40bbb4:	ret
  40bbb8:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40bbbc:	add	x19, x19, #0xfe2
  40bbc0:	mov	x0, x19
  40bbc4:	ldr	x19, [sp, #16]
  40bbc8:	ldp	x29, x30, [sp], #32
  40bbcc:	ret
  40bbd0:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40bbd4:	add	x19, x19, #0xfeb
  40bbd8:	mov	x0, x19
  40bbdc:	ldr	x19, [sp, #16]
  40bbe0:	ldp	x29, x30, [sp], #32
  40bbe4:	ret
  40bbe8:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40bbec:	add	x19, x19, #0xff4
  40bbf0:	mov	x0, x19
  40bbf4:	ldr	x19, [sp, #16]
  40bbf8:	ldp	x29, x30, [sp], #32
  40bbfc:	ret
  40bc00:	adrp	x19, 422000 <_ZdlPvm@@Base+0x32c0>
  40bc04:	add	x19, x19, #0xffc
  40bc08:	mov	x0, x19
  40bc0c:	ldr	x19, [sp, #16]
  40bc10:	ldp	x29, x30, [sp], #32
  40bc14:	ret
  40bc18:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bc1c:	add	x19, x19, #0x5
  40bc20:	mov	x0, x19
  40bc24:	ldr	x19, [sp, #16]
  40bc28:	ldp	x29, x30, [sp], #32
  40bc2c:	ret
  40bc30:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bc34:	add	x19, x19, #0xc
  40bc38:	mov	x0, x19
  40bc3c:	ldr	x19, [sp, #16]
  40bc40:	ldp	x29, x30, [sp], #32
  40bc44:	ret
  40bc48:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bc4c:	add	x19, x19, #0x14
  40bc50:	mov	x0, x19
  40bc54:	ldr	x19, [sp, #16]
  40bc58:	ldp	x29, x30, [sp], #32
  40bc5c:	ret
  40bc60:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bc64:	add	x19, x19, #0x1c
  40bc68:	mov	x0, x19
  40bc6c:	ldr	x19, [sp, #16]
  40bc70:	ldp	x29, x30, [sp], #32
  40bc74:	ret
  40bc78:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bc7c:	add	x19, x19, #0x25
  40bc80:	mov	x0, x19
  40bc84:	ldr	x19, [sp, #16]
  40bc88:	ldp	x29, x30, [sp], #32
  40bc8c:	ret
  40bc90:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bc94:	add	x19, x19, #0x2e
  40bc98:	mov	x0, x19
  40bc9c:	ldr	x19, [sp, #16]
  40bca0:	ldp	x29, x30, [sp], #32
  40bca4:	ret
  40bca8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bcac:	add	x19, x19, #0x37
  40bcb0:	mov	x0, x19
  40bcb4:	ldr	x19, [sp, #16]
  40bcb8:	ldp	x29, x30, [sp], #32
  40bcbc:	ret
  40bcc0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bcc4:	add	x19, x19, #0x3f
  40bcc8:	mov	x0, x19
  40bccc:	ldr	x19, [sp, #16]
  40bcd0:	ldp	x29, x30, [sp], #32
  40bcd4:	ret
  40bcd8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bcdc:	add	x19, x19, #0x46
  40bce0:	mov	x0, x19
  40bce4:	ldr	x19, [sp, #16]
  40bce8:	ldp	x29, x30, [sp], #32
  40bcec:	ret
  40bcf0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bcf4:	add	x19, x19, #0x4f
  40bcf8:	mov	x0, x19
  40bcfc:	ldr	x19, [sp, #16]
  40bd00:	ldp	x29, x30, [sp], #32
  40bd04:	ret
  40bd08:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bd0c:	add	x19, x19, #0x58
  40bd10:	mov	x0, x19
  40bd14:	ldr	x19, [sp, #16]
  40bd18:	ldp	x29, x30, [sp], #32
  40bd1c:	ret
  40bd20:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bd24:	add	x19, x19, #0x60
  40bd28:	mov	x0, x19
  40bd2c:	ldr	x19, [sp, #16]
  40bd30:	ldp	x29, x30, [sp], #32
  40bd34:	ret
  40bd38:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bd3c:	add	x19, x19, #0x67
  40bd40:	mov	x0, x19
  40bd44:	ldr	x19, [sp, #16]
  40bd48:	ldp	x29, x30, [sp], #32
  40bd4c:	ret
  40bd50:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bd54:	add	x19, x19, #0x6d
  40bd58:	mov	x0, x19
  40bd5c:	ldr	x19, [sp, #16]
  40bd60:	ldp	x29, x30, [sp], #32
  40bd64:	ret
  40bd68:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bd6c:	add	x19, x19, #0x76
  40bd70:	mov	x0, x19
  40bd74:	ldr	x19, [sp, #16]
  40bd78:	ldp	x29, x30, [sp], #32
  40bd7c:	ret
  40bd80:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bd84:	add	x19, x19, #0x7f
  40bd88:	mov	x0, x19
  40bd8c:	ldr	x19, [sp, #16]
  40bd90:	ldp	x29, x30, [sp], #32
  40bd94:	ret
  40bd98:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bd9c:	add	x19, x19, #0x88
  40bda0:	mov	x0, x19
  40bda4:	ldr	x19, [sp, #16]
  40bda8:	ldp	x29, x30, [sp], #32
  40bdac:	ret
  40bdb0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bdb4:	add	x19, x19, #0x90
  40bdb8:	mov	x0, x19
  40bdbc:	ldr	x19, [sp, #16]
  40bdc0:	ldp	x29, x30, [sp], #32
  40bdc4:	ret
  40bdc8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bdcc:	add	x19, x19, #0x99
  40bdd0:	mov	x0, x19
  40bdd4:	ldr	x19, [sp, #16]
  40bdd8:	ldp	x29, x30, [sp], #32
  40bddc:	ret
  40bde0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bde4:	add	x19, x19, #0xa0
  40bde8:	mov	x0, x19
  40bdec:	ldr	x19, [sp, #16]
  40bdf0:	ldp	x29, x30, [sp], #32
  40bdf4:	ret
  40bdf8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bdfc:	add	x19, x19, #0xa9
  40be00:	mov	x0, x19
  40be04:	ldr	x19, [sp, #16]
  40be08:	ldp	x29, x30, [sp], #32
  40be0c:	ret
  40be10:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40be14:	add	x19, x19, #0xb2
  40be18:	mov	x0, x19
  40be1c:	ldr	x19, [sp, #16]
  40be20:	ldp	x29, x30, [sp], #32
  40be24:	ret
  40be28:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40be2c:	add	x19, x19, #0xbb
  40be30:	mov	x0, x19
  40be34:	ldr	x19, [sp, #16]
  40be38:	ldp	x29, x30, [sp], #32
  40be3c:	ret
  40be40:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40be44:	add	x19, x19, #0xc4
  40be48:	mov	x0, x19
  40be4c:	ldr	x19, [sp, #16]
  40be50:	ldp	x29, x30, [sp], #32
  40be54:	ret
  40be58:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40be5c:	add	x19, x19, #0xcc
  40be60:	mov	x0, x19
  40be64:	ldr	x19, [sp, #16]
  40be68:	ldp	x29, x30, [sp], #32
  40be6c:	ret
  40be70:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40be74:	add	x19, x19, #0xd3
  40be78:	mov	x0, x19
  40be7c:	ldr	x19, [sp, #16]
  40be80:	ldp	x29, x30, [sp], #32
  40be84:	ret
  40be88:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40be8c:	add	x19, x19, #0xdc
  40be90:	mov	x0, x19
  40be94:	ldr	x19, [sp, #16]
  40be98:	ldp	x29, x30, [sp], #32
  40be9c:	ret
  40bea0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bea4:	add	x19, x19, #0xe4
  40bea8:	mov	x0, x19
  40beac:	ldr	x19, [sp, #16]
  40beb0:	ldp	x29, x30, [sp], #32
  40beb4:	ret
  40beb8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bebc:	add	x19, x19, #0xeb
  40bec0:	mov	x0, x19
  40bec4:	ldr	x19, [sp, #16]
  40bec8:	ldp	x29, x30, [sp], #32
  40becc:	ret
  40bed0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bed4:	add	x19, x19, #0xf3
  40bed8:	mov	x0, x19
  40bedc:	ldr	x19, [sp, #16]
  40bee0:	ldp	x29, x30, [sp], #32
  40bee4:	ret
  40bee8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40beec:	add	x19, x19, #0xfb
  40bef0:	mov	x0, x19
  40bef4:	ldr	x19, [sp, #16]
  40bef8:	ldp	x29, x30, [sp], #32
  40befc:	ret
  40bf00:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bf04:	add	x19, x19, #0x104
  40bf08:	mov	x0, x19
  40bf0c:	ldr	x19, [sp, #16]
  40bf10:	ldp	x29, x30, [sp], #32
  40bf14:	ret
  40bf18:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bf1c:	add	x19, x19, #0x10d
  40bf20:	mov	x0, x19
  40bf24:	ldr	x19, [sp, #16]
  40bf28:	ldp	x29, x30, [sp], #32
  40bf2c:	ret
  40bf30:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bf34:	add	x19, x19, #0x114
  40bf38:	mov	x0, x19
  40bf3c:	ldr	x19, [sp, #16]
  40bf40:	ldp	x29, x30, [sp], #32
  40bf44:	ret
  40bf48:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bf4c:	add	x19, x19, #0x11b
  40bf50:	mov	x0, x19
  40bf54:	ldr	x19, [sp, #16]
  40bf58:	ldp	x29, x30, [sp], #32
  40bf5c:	ret
  40bf60:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bf64:	add	x19, x19, #0x123
  40bf68:	mov	x0, x19
  40bf6c:	ldr	x19, [sp, #16]
  40bf70:	ldp	x29, x30, [sp], #32
  40bf74:	ret
  40bf78:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bf7c:	add	x19, x19, #0x12a
  40bf80:	mov	x0, x19
  40bf84:	ldr	x19, [sp, #16]
  40bf88:	ldp	x29, x30, [sp], #32
  40bf8c:	ret
  40bf90:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bf94:	add	x19, x19, #0x132
  40bf98:	mov	x0, x19
  40bf9c:	ldr	x19, [sp, #16]
  40bfa0:	ldp	x29, x30, [sp], #32
  40bfa4:	ret
  40bfa8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bfac:	add	x19, x19, #0x13a
  40bfb0:	mov	x0, x19
  40bfb4:	ldr	x19, [sp, #16]
  40bfb8:	ldp	x29, x30, [sp], #32
  40bfbc:	ret
  40bfc0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bfc4:	add	x19, x19, #0x144
  40bfc8:	mov	x0, x19
  40bfcc:	ldr	x19, [sp, #16]
  40bfd0:	ldp	x29, x30, [sp], #32
  40bfd4:	ret
  40bfd8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bfdc:	add	x19, x19, #0x14b
  40bfe0:	mov	x0, x19
  40bfe4:	ldr	x19, [sp, #16]
  40bfe8:	ldp	x29, x30, [sp], #32
  40bfec:	ret
  40bff0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40bff4:	add	x19, x19, #0x151
  40bff8:	mov	x0, x19
  40bffc:	ldr	x19, [sp, #16]
  40c000:	ldp	x29, x30, [sp], #32
  40c004:	ret
  40c008:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c00c:	add	x19, x19, #0x159
  40c010:	mov	x0, x19
  40c014:	ldr	x19, [sp, #16]
  40c018:	ldp	x29, x30, [sp], #32
  40c01c:	ret
  40c020:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c024:	add	x19, x19, #0x160
  40c028:	mov	x0, x19
  40c02c:	ldr	x19, [sp, #16]
  40c030:	ldp	x29, x30, [sp], #32
  40c034:	ret
  40c038:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c03c:	add	x19, x19, #0x168
  40c040:	mov	x0, x19
  40c044:	ldr	x19, [sp, #16]
  40c048:	ldp	x29, x30, [sp], #32
  40c04c:	ret
  40c050:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c054:	add	x19, x19, #0x171
  40c058:	mov	x0, x19
  40c05c:	ldr	x19, [sp, #16]
  40c060:	ldp	x29, x30, [sp], #32
  40c064:	ret
  40c068:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c06c:	add	x19, x19, #0x176
  40c070:	mov	x0, x19
  40c074:	ldr	x19, [sp, #16]
  40c078:	ldp	x29, x30, [sp], #32
  40c07c:	ret
  40c080:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c084:	add	x19, x19, #0x17b
  40c088:	mov	x0, x19
  40c08c:	ldr	x19, [sp, #16]
  40c090:	ldp	x29, x30, [sp], #32
  40c094:	ret
  40c098:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c09c:	add	x19, x19, #0x180
  40c0a0:	mov	x0, x19
  40c0a4:	ldr	x19, [sp, #16]
  40c0a8:	ldp	x29, x30, [sp], #32
  40c0ac:	ret
  40c0b0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c0b4:	add	x19, x19, #0x18a
  40c0b8:	mov	x0, x19
  40c0bc:	ldr	x19, [sp, #16]
  40c0c0:	ldp	x29, x30, [sp], #32
  40c0c4:	ret
  40c0c8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c0cc:	add	x19, x19, #0x18f
  40c0d0:	mov	x0, x19
  40c0d4:	ldr	x19, [sp, #16]
  40c0d8:	ldp	x29, x30, [sp], #32
  40c0dc:	ret
  40c0e0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c0e4:	add	x19, x19, #0x195
  40c0e8:	mov	x0, x19
  40c0ec:	ldr	x19, [sp, #16]
  40c0f0:	ldp	x29, x30, [sp], #32
  40c0f4:	ret
  40c0f8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c0fc:	add	x19, x19, #0x19d
  40c100:	mov	x0, x19
  40c104:	ldr	x19, [sp, #16]
  40c108:	ldp	x29, x30, [sp], #32
  40c10c:	ret
  40c110:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c114:	add	x19, x19, #0x1a3
  40c118:	mov	x0, x19
  40c11c:	ldr	x19, [sp, #16]
  40c120:	ldp	x29, x30, [sp], #32
  40c124:	ret
  40c128:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c12c:	add	x19, x19, #0x1ad
  40c130:	mov	x0, x19
  40c134:	ldr	x19, [sp, #16]
  40c138:	ldp	x29, x30, [sp], #32
  40c13c:	ret
  40c140:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c144:	add	x19, x19, #0x1b3
  40c148:	mov	x0, x19
  40c14c:	ldr	x19, [sp, #16]
  40c150:	ldp	x29, x30, [sp], #32
  40c154:	ret
  40c158:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c15c:	add	x19, x19, #0x1b9
  40c160:	mov	x0, x19
  40c164:	ldr	x19, [sp, #16]
  40c168:	ldp	x29, x30, [sp], #32
  40c16c:	ret
  40c170:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c174:	add	x19, x19, #0x1bf
  40c178:	mov	x0, x19
  40c17c:	ldr	x19, [sp, #16]
  40c180:	ldp	x29, x30, [sp], #32
  40c184:	ret
  40c188:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c18c:	add	x19, x19, #0x1c7
  40c190:	mov	x0, x19
  40c194:	ldr	x19, [sp, #16]
  40c198:	ldp	x29, x30, [sp], #32
  40c19c:	ret
  40c1a0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c1a4:	add	x19, x19, #0x1cf
  40c1a8:	mov	x0, x19
  40c1ac:	ldr	x19, [sp, #16]
  40c1b0:	ldp	x29, x30, [sp], #32
  40c1b4:	ret
  40c1b8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c1bc:	add	x19, x19, #0x1d6
  40c1c0:	mov	x0, x19
  40c1c4:	ldr	x19, [sp, #16]
  40c1c8:	ldp	x29, x30, [sp], #32
  40c1cc:	ret
  40c1d0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c1d4:	add	x19, x19, #0x1de
  40c1d8:	mov	x0, x19
  40c1dc:	ldr	x19, [sp, #16]
  40c1e0:	ldp	x29, x30, [sp], #32
  40c1e4:	ret
  40c1e8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c1ec:	add	x19, x19, #0x1e6
  40c1f0:	mov	x0, x19
  40c1f4:	ldr	x19, [sp, #16]
  40c1f8:	ldp	x29, x30, [sp], #32
  40c1fc:	ret
  40c200:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c204:	add	x19, x19, #0x1f0
  40c208:	mov	x0, x19
  40c20c:	ldr	x19, [sp, #16]
  40c210:	ldp	x29, x30, [sp], #32
  40c214:	ret
  40c218:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c21c:	add	x19, x19, #0x1f7
  40c220:	mov	x0, x19
  40c224:	ldr	x19, [sp, #16]
  40c228:	ldp	x29, x30, [sp], #32
  40c22c:	ret
  40c230:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c234:	add	x19, x19, #0x1fd
  40c238:	mov	x0, x19
  40c23c:	ldr	x19, [sp, #16]
  40c240:	ldp	x29, x30, [sp], #32
  40c244:	ret
  40c248:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c24c:	add	x19, x19, #0x205
  40c250:	mov	x0, x19
  40c254:	ldr	x19, [sp, #16]
  40c258:	ldp	x29, x30, [sp], #32
  40c25c:	ret
  40c260:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c264:	add	x19, x19, #0x20c
  40c268:	mov	x0, x19
  40c26c:	ldr	x19, [sp, #16]
  40c270:	ldp	x29, x30, [sp], #32
  40c274:	ret
  40c278:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c27c:	add	x19, x19, #0x214
  40c280:	mov	x0, x19
  40c284:	ldr	x19, [sp, #16]
  40c288:	ldp	x29, x30, [sp], #32
  40c28c:	ret
  40c290:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c294:	add	x19, x19, #0x21d
  40c298:	mov	x0, x19
  40c29c:	ldr	x19, [sp, #16]
  40c2a0:	ldp	x29, x30, [sp], #32
  40c2a4:	ret
  40c2a8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c2ac:	add	x19, x19, #0x222
  40c2b0:	mov	x0, x19
  40c2b4:	ldr	x19, [sp, #16]
  40c2b8:	ldp	x29, x30, [sp], #32
  40c2bc:	ret
  40c2c0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c2c4:	add	x19, x19, #0x227
  40c2c8:	mov	x0, x19
  40c2cc:	ldr	x19, [sp, #16]
  40c2d0:	ldp	x29, x30, [sp], #32
  40c2d4:	ret
  40c2d8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c2dc:	add	x19, x19, #0x22c
  40c2e0:	mov	x0, x19
  40c2e4:	ldr	x19, [sp, #16]
  40c2e8:	ldp	x29, x30, [sp], #32
  40c2ec:	ret
  40c2f0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c2f4:	add	x19, x19, #0x236
  40c2f8:	mov	x0, x19
  40c2fc:	ldr	x19, [sp, #16]
  40c300:	ldp	x29, x30, [sp], #32
  40c304:	ret
  40c308:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c30c:	add	x19, x19, #0x23b
  40c310:	mov	x0, x19
  40c314:	ldr	x19, [sp, #16]
  40c318:	ldp	x29, x30, [sp], #32
  40c31c:	ret
  40c320:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c324:	add	x19, x19, #0x241
  40c328:	mov	x0, x19
  40c32c:	ldr	x19, [sp, #16]
  40c330:	ldp	x29, x30, [sp], #32
  40c334:	ret
  40c338:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c33c:	add	x19, x19, #0x24a
  40c340:	mov	x0, x19
  40c344:	ldr	x19, [sp, #16]
  40c348:	ldp	x29, x30, [sp], #32
  40c34c:	ret
  40c350:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c354:	add	x19, x19, #0x252
  40c358:	mov	x0, x19
  40c35c:	ldr	x19, [sp, #16]
  40c360:	ldp	x29, x30, [sp], #32
  40c364:	ret
  40c368:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c36c:	add	x19, x19, #0x258
  40c370:	mov	x0, x19
  40c374:	ldr	x19, [sp, #16]
  40c378:	ldp	x29, x30, [sp], #32
  40c37c:	ret
  40c380:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c384:	add	x19, x19, #0x262
  40c388:	mov	x0, x19
  40c38c:	ldr	x19, [sp, #16]
  40c390:	ldp	x29, x30, [sp], #32
  40c394:	ret
  40c398:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c39c:	add	x19, x19, #0x268
  40c3a0:	mov	x0, x19
  40c3a4:	ldr	x19, [sp, #16]
  40c3a8:	ldp	x29, x30, [sp], #32
  40c3ac:	ret
  40c3b0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c3b4:	add	x19, x19, #0x26e
  40c3b8:	mov	x0, x19
  40c3bc:	ldr	x19, [sp, #16]
  40c3c0:	ldp	x29, x30, [sp], #32
  40c3c4:	ret
  40c3c8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c3cc:	add	x19, x19, #0x274
  40c3d0:	mov	x0, x19
  40c3d4:	ldr	x19, [sp, #16]
  40c3d8:	ldp	x29, x30, [sp], #32
  40c3dc:	ret
  40c3e0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c3e4:	add	x19, x19, #0x27c
  40c3e8:	mov	x0, x19
  40c3ec:	ldr	x19, [sp, #16]
  40c3f0:	ldp	x29, x30, [sp], #32
  40c3f4:	ret
  40c3f8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c3fc:	add	x19, x19, #0x287
  40c400:	mov	x0, x19
  40c404:	ldr	x19, [sp, #16]
  40c408:	ldp	x29, x30, [sp], #32
  40c40c:	ret
  40c410:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c414:	add	x19, x19, #0x295
  40c418:	mov	x0, x19
  40c41c:	ldr	x19, [sp, #16]
  40c420:	ldp	x29, x30, [sp], #32
  40c424:	ret
  40c428:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c42c:	add	x19, x19, #0x29d
  40c430:	mov	x0, x19
  40c434:	ldr	x19, [sp, #16]
  40c438:	ldp	x29, x30, [sp], #32
  40c43c:	ret
  40c440:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c444:	add	x19, x19, #0x2a5
  40c448:	mov	x0, x19
  40c44c:	ldr	x19, [sp, #16]
  40c450:	ldp	x29, x30, [sp], #32
  40c454:	ret
  40c458:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c45c:	add	x19, x19, #0x2ad
  40c460:	mov	x0, x19
  40c464:	ldr	x19, [sp, #16]
  40c468:	ldp	x29, x30, [sp], #32
  40c46c:	ret
  40c470:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c474:	add	x19, x19, #0x2b5
  40c478:	mov	x0, x19
  40c47c:	ldr	x19, [sp, #16]
  40c480:	ldp	x29, x30, [sp], #32
  40c484:	ret
  40c488:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c48c:	add	x19, x19, #0x2bd
  40c490:	mov	x0, x19
  40c494:	ldr	x19, [sp, #16]
  40c498:	ldp	x29, x30, [sp], #32
  40c49c:	ret
  40c4a0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c4a4:	add	x19, x19, #0x2c5
  40c4a8:	mov	x0, x19
  40c4ac:	ldr	x19, [sp, #16]
  40c4b0:	ldp	x29, x30, [sp], #32
  40c4b4:	ret
  40c4b8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c4bc:	add	x19, x19, #0x2cd
  40c4c0:	mov	x0, x19
  40c4c4:	ldr	x19, [sp, #16]
  40c4c8:	ldp	x29, x30, [sp], #32
  40c4cc:	ret
  40c4d0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c4d4:	add	x19, x19, #0x2d6
  40c4d8:	mov	x0, x19
  40c4dc:	ldr	x19, [sp, #16]
  40c4e0:	ldp	x29, x30, [sp], #32
  40c4e4:	ret
  40c4e8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c4ec:	add	x19, x19, #0x2df
  40c4f0:	mov	x0, x19
  40c4f4:	ldr	x19, [sp, #16]
  40c4f8:	ldp	x29, x30, [sp], #32
  40c4fc:	ret
  40c500:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c504:	add	x19, x19, #0x2e6
  40c508:	mov	x0, x19
  40c50c:	ldr	x19, [sp, #16]
  40c510:	ldp	x29, x30, [sp], #32
  40c514:	ret
  40c518:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c51c:	add	x19, x19, #0x2ef
  40c520:	mov	x0, x19
  40c524:	ldr	x19, [sp, #16]
  40c528:	ldp	x29, x30, [sp], #32
  40c52c:	ret
  40c530:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c534:	add	x19, x19, #0x2f7
  40c538:	mov	x0, x19
  40c53c:	ldr	x19, [sp, #16]
  40c540:	ldp	x29, x30, [sp], #32
  40c544:	ret
  40c548:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c54c:	add	x19, x19, #0x2ff
  40c550:	mov	x0, x19
  40c554:	ldr	x19, [sp, #16]
  40c558:	ldp	x29, x30, [sp], #32
  40c55c:	ret
  40c560:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c564:	add	x19, x19, #0x308
  40c568:	mov	x0, x19
  40c56c:	ldr	x19, [sp, #16]
  40c570:	ldp	x29, x30, [sp], #32
  40c574:	ret
  40c578:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c57c:	add	x19, x19, #0x311
  40c580:	mov	x0, x19
  40c584:	ldr	x19, [sp, #16]
  40c588:	ldp	x29, x30, [sp], #32
  40c58c:	ret
  40c590:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c594:	add	x19, x19, #0x319
  40c598:	mov	x0, x19
  40c59c:	ldr	x19, [sp, #16]
  40c5a0:	ldp	x29, x30, [sp], #32
  40c5a4:	ret
  40c5a8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c5ac:	add	x19, x19, #0x321
  40c5b0:	mov	x0, x19
  40c5b4:	ldr	x19, [sp, #16]
  40c5b8:	ldp	x29, x30, [sp], #32
  40c5bc:	ret
  40c5c0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c5c4:	add	x19, x19, #0x328
  40c5c8:	mov	x0, x19
  40c5cc:	ldr	x19, [sp, #16]
  40c5d0:	ldp	x29, x30, [sp], #32
  40c5d4:	ret
  40c5d8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c5dc:	add	x19, x19, #0x330
  40c5e0:	mov	x0, x19
  40c5e4:	ldr	x19, [sp, #16]
  40c5e8:	ldp	x29, x30, [sp], #32
  40c5ec:	ret
  40c5f0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c5f4:	add	x19, x19, #0x339
  40c5f8:	mov	x0, x19
  40c5fc:	ldr	x19, [sp, #16]
  40c600:	ldp	x29, x30, [sp], #32
  40c604:	ret
  40c608:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c60c:	add	x19, x19, #0x340
  40c610:	mov	x0, x19
  40c614:	ldr	x19, [sp, #16]
  40c618:	ldp	x29, x30, [sp], #32
  40c61c:	ret
  40c620:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c624:	add	x19, x19, #0x348
  40c628:	mov	x0, x19
  40c62c:	ldr	x19, [sp, #16]
  40c630:	ldp	x29, x30, [sp], #32
  40c634:	ret
  40c638:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c63c:	add	x19, x19, #0x352
  40c640:	mov	x0, x19
  40c644:	ldr	x19, [sp, #16]
  40c648:	ldp	x29, x30, [sp], #32
  40c64c:	ret
  40c650:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c654:	add	x19, x19, #0x359
  40c658:	mov	x0, x19
  40c65c:	ldr	x19, [sp, #16]
  40c660:	ldp	x29, x30, [sp], #32
  40c664:	ret
  40c668:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c66c:	add	x19, x19, #0x360
  40c670:	mov	x0, x19
  40c674:	ldr	x19, [sp, #16]
  40c678:	ldp	x29, x30, [sp], #32
  40c67c:	ret
  40c680:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c684:	add	x19, x19, #0x367
  40c688:	mov	x0, x19
  40c68c:	ldr	x19, [sp, #16]
  40c690:	ldp	x29, x30, [sp], #32
  40c694:	ret
  40c698:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c69c:	add	x19, x19, #0x36e
  40c6a0:	mov	x0, x19
  40c6a4:	ldr	x19, [sp, #16]
  40c6a8:	ldp	x29, x30, [sp], #32
  40c6ac:	ret
  40c6b0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c6b4:	add	x19, x19, #0x375
  40c6b8:	mov	x0, x19
  40c6bc:	ldr	x19, [sp, #16]
  40c6c0:	ldp	x29, x30, [sp], #32
  40c6c4:	ret
  40c6c8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c6cc:	add	x19, x19, #0x37c
  40c6d0:	mov	x0, x19
  40c6d4:	ldr	x19, [sp, #16]
  40c6d8:	ldp	x29, x30, [sp], #32
  40c6dc:	ret
  40c6e0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c6e4:	add	x19, x19, #0x383
  40c6e8:	mov	x0, x19
  40c6ec:	ldr	x19, [sp, #16]
  40c6f0:	ldp	x29, x30, [sp], #32
  40c6f4:	ret
  40c6f8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c6fc:	add	x19, x19, #0x38a
  40c700:	mov	x0, x19
  40c704:	ldr	x19, [sp, #16]
  40c708:	ldp	x29, x30, [sp], #32
  40c70c:	ret
  40c710:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c714:	add	x19, x19, #0x391
  40c718:	mov	x0, x19
  40c71c:	ldr	x19, [sp, #16]
  40c720:	ldp	x29, x30, [sp], #32
  40c724:	ret
  40c728:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c72c:	add	x19, x19, #0x398
  40c730:	mov	x0, x19
  40c734:	ldr	x19, [sp, #16]
  40c738:	ldp	x29, x30, [sp], #32
  40c73c:	ret
  40c740:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c744:	add	x19, x19, #0x3a1
  40c748:	mov	x0, x19
  40c74c:	ldr	x19, [sp, #16]
  40c750:	ldp	x29, x30, [sp], #32
  40c754:	ret
  40c758:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c75c:	add	x19, x19, #0x3a8
  40c760:	mov	x0, x19
  40c764:	ldr	x19, [sp, #16]
  40c768:	ldp	x29, x30, [sp], #32
  40c76c:	ret
  40c770:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c774:	add	x19, x19, #0x3b0
  40c778:	mov	x0, x19
  40c77c:	ldr	x19, [sp, #16]
  40c780:	ldp	x29, x30, [sp], #32
  40c784:	ret
  40c788:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c78c:	add	x19, x19, #0x3b8
  40c790:	mov	x0, x19
  40c794:	ldr	x19, [sp, #16]
  40c798:	ldp	x29, x30, [sp], #32
  40c79c:	ret
  40c7a0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c7a4:	add	x19, x19, #0x3c0
  40c7a8:	mov	x0, x19
  40c7ac:	ldr	x19, [sp, #16]
  40c7b0:	ldp	x29, x30, [sp], #32
  40c7b4:	ret
  40c7b8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c7bc:	add	x19, x19, #0x3c7
  40c7c0:	mov	x0, x19
  40c7c4:	ldr	x19, [sp, #16]
  40c7c8:	ldp	x29, x30, [sp], #32
  40c7cc:	ret
  40c7d0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c7d4:	add	x19, x19, #0x3cf
  40c7d8:	mov	x0, x19
  40c7dc:	ldr	x19, [sp, #16]
  40c7e0:	ldp	x29, x30, [sp], #32
  40c7e4:	ret
  40c7e8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c7ec:	add	x19, x19, #0x3d4
  40c7f0:	mov	x0, x19
  40c7f4:	ldr	x19, [sp, #16]
  40c7f8:	ldp	x29, x30, [sp], #32
  40c7fc:	ret
  40c800:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c804:	add	x19, x19, #0x3db
  40c808:	mov	x0, x19
  40c80c:	ldr	x19, [sp, #16]
  40c810:	ldp	x29, x30, [sp], #32
  40c814:	ret
  40c818:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c81c:	add	x19, x19, #0x3e1
  40c820:	mov	x0, x19
  40c824:	ldr	x19, [sp, #16]
  40c828:	ldp	x29, x30, [sp], #32
  40c82c:	ret
  40c830:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c834:	add	x19, x19, #0x3e9
  40c838:	mov	x0, x19
  40c83c:	ldr	x19, [sp, #16]
  40c840:	ldp	x29, x30, [sp], #32
  40c844:	ret
  40c848:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c84c:	add	x19, x19, #0x3f2
  40c850:	mov	x0, x19
  40c854:	ldr	x19, [sp, #16]
  40c858:	ldp	x29, x30, [sp], #32
  40c85c:	ret
  40c860:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c864:	add	x19, x19, #0x3fa
  40c868:	mov	x0, x19
  40c86c:	ldr	x19, [sp, #16]
  40c870:	ldp	x29, x30, [sp], #32
  40c874:	ret
  40c878:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c87c:	add	x19, x19, #0x401
  40c880:	mov	x0, x19
  40c884:	ldr	x19, [sp, #16]
  40c888:	ldp	x29, x30, [sp], #32
  40c88c:	ret
  40c890:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c894:	add	x19, x19, #0x409
  40c898:	mov	x0, x19
  40c89c:	ldr	x19, [sp, #16]
  40c8a0:	ldp	x29, x30, [sp], #32
  40c8a4:	ret
  40c8a8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c8ac:	add	x19, x19, #0x40f
  40c8b0:	mov	x0, x19
  40c8b4:	ldr	x19, [sp, #16]
  40c8b8:	ldp	x29, x30, [sp], #32
  40c8bc:	ret
  40c8c0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c8c4:	add	x19, x19, #0x415
  40c8c8:	mov	x0, x19
  40c8cc:	ldr	x19, [sp, #16]
  40c8d0:	ldp	x29, x30, [sp], #32
  40c8d4:	ret
  40c8d8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c8dc:	add	x19, x19, #0x41a
  40c8e0:	mov	x0, x19
  40c8e4:	ldr	x19, [sp, #16]
  40c8e8:	ldp	x29, x30, [sp], #32
  40c8ec:	ret
  40c8f0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c8f4:	add	x19, x19, #0x420
  40c8f8:	mov	x0, x19
  40c8fc:	ldr	x19, [sp, #16]
  40c900:	ldp	x29, x30, [sp], #32
  40c904:	ret
  40c908:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c90c:	add	x19, x19, #0x426
  40c910:	mov	x0, x19
  40c914:	ldr	x19, [sp, #16]
  40c918:	ldp	x29, x30, [sp], #32
  40c91c:	ret
  40c920:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c924:	add	x19, x19, #0x42c
  40c928:	mov	x0, x19
  40c92c:	ldr	x19, [sp, #16]
  40c930:	ldp	x29, x30, [sp], #32
  40c934:	ret
  40c938:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c93c:	add	x19, x19, #0x435
  40c940:	mov	x0, x19
  40c944:	ldr	x19, [sp, #16]
  40c948:	ldp	x29, x30, [sp], #32
  40c94c:	ret
  40c950:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c954:	add	x19, x19, #0x43b
  40c958:	mov	x0, x19
  40c95c:	ldr	x19, [sp, #16]
  40c960:	ldp	x29, x30, [sp], #32
  40c964:	ret
  40c968:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c96c:	add	x19, x19, #0x442
  40c970:	mov	x0, x19
  40c974:	ldr	x19, [sp, #16]
  40c978:	ldp	x29, x30, [sp], #32
  40c97c:	ret
  40c980:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c984:	add	x19, x19, #0x44a
  40c988:	mov	x0, x19
  40c98c:	ldr	x19, [sp, #16]
  40c990:	ldp	x29, x30, [sp], #32
  40c994:	ret
  40c998:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c99c:	add	x19, x19, #0x44f
  40c9a0:	mov	x0, x19
  40c9a4:	ldr	x19, [sp, #16]
  40c9a8:	ldp	x29, x30, [sp], #32
  40c9ac:	ret
  40c9b0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c9b4:	add	x19, x19, #0x457
  40c9b8:	mov	x0, x19
  40c9bc:	ldr	x19, [sp, #16]
  40c9c0:	ldp	x29, x30, [sp], #32
  40c9c4:	ret
  40c9c8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c9cc:	add	x19, x19, #0x45c
  40c9d0:	mov	x0, x19
  40c9d4:	ldr	x19, [sp, #16]
  40c9d8:	ldp	x29, x30, [sp], #32
  40c9dc:	ret
  40c9e0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c9e4:	add	x19, x19, #0x461
  40c9e8:	mov	x0, x19
  40c9ec:	ldr	x19, [sp, #16]
  40c9f0:	ldp	x29, x30, [sp], #32
  40c9f4:	ret
  40c9f8:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40c9fc:	add	x19, x19, #0x467
  40ca00:	mov	x0, x19
  40ca04:	ldr	x19, [sp, #16]
  40ca08:	ldp	x29, x30, [sp], #32
  40ca0c:	ret
  40ca10:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40ca14:	add	x19, x19, #0x46d
  40ca18:	mov	x0, x19
  40ca1c:	ldr	x19, [sp, #16]
  40ca20:	ldp	x29, x30, [sp], #32
  40ca24:	ret
  40ca28:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40ca2c:	add	x19, x19, #0x474
  40ca30:	mov	x0, x19
  40ca34:	ldr	x19, [sp, #16]
  40ca38:	ldp	x29, x30, [sp], #32
  40ca3c:	ret
  40ca40:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40ca44:	add	x19, x19, #0x47b
  40ca48:	mov	x0, x19
  40ca4c:	ldr	x19, [sp, #16]
  40ca50:	ldp	x29, x30, [sp], #32
  40ca54:	ret
  40ca58:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40ca5c:	add	x19, x19, #0x482
  40ca60:	mov	x0, x19
  40ca64:	ldr	x19, [sp, #16]
  40ca68:	ldp	x29, x30, [sp], #32
  40ca6c:	ret
  40ca70:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40ca74:	add	x19, x19, #0x48a
  40ca78:	mov	x0, x19
  40ca7c:	ldr	x19, [sp, #16]
  40ca80:	ldp	x29, x30, [sp], #32
  40ca84:	ret
  40ca88:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40ca8c:	add	x19, x19, #0x493
  40ca90:	mov	x0, x19
  40ca94:	ldr	x19, [sp, #16]
  40ca98:	ldp	x29, x30, [sp], #32
  40ca9c:	ret
  40caa0:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40caa4:	add	x19, x19, #0x49a
  40caa8:	mov	x0, x19
  40caac:	ldr	x19, [sp, #16]
  40cab0:	ldp	x29, x30, [sp], #32
  40cab4:	ret
  40cab8:	mov	w8, #0x25ca                	// #9674
  40cabc:	cmp	w2, w8
  40cac0:	b.ne	40cb54 <printf@plt+0xb0e4>  // b.any
  40cac4:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40cac8:	add	x19, x19, #0x4d1
  40cacc:	mov	x0, x19
  40cad0:	ldr	x19, [sp, #16]
  40cad4:	ldp	x29, x30, [sp], #32
  40cad8:	ret
  40cadc:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40cae0:	add	x19, x19, #0x4a9
  40cae4:	mov	x0, x19
  40cae8:	ldr	x19, [sp, #16]
  40caec:	ldp	x29, x30, [sp], #32
  40caf0:	ret
  40caf4:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40caf8:	add	x19, x19, #0x4b1
  40cafc:	mov	x0, x19
  40cb00:	ldr	x19, [sp, #16]
  40cb04:	ldp	x29, x30, [sp], #32
  40cb08:	ret
  40cb0c:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40cb10:	add	x19, x19, #0x4ba
  40cb14:	mov	x0, x19
  40cb18:	ldr	x19, [sp, #16]
  40cb1c:	ldp	x29, x30, [sp], #32
  40cb20:	ret
  40cb24:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40cb28:	add	x19, x19, #0x4c3
  40cb2c:	mov	x0, x19
  40cb30:	ldr	x19, [sp, #16]
  40cb34:	ldp	x29, x30, [sp], #32
  40cb38:	ret
  40cb3c:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  40cb40:	add	x19, x19, #0x4ca
  40cb44:	mov	x0, x19
  40cb48:	ldr	x19, [sp, #16]
  40cb4c:	ldp	x29, x30, [sp], #32
  40cb50:	ret
  40cb54:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40cb58:	add	x19, x19, #0xe58
  40cb5c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40cb60:	add	x1, x1, #0xdd1
  40cb64:	mov	x0, x19
  40cb68:	bl	401800 <sprintf@plt>
  40cb6c:	mov	x0, x19
  40cb70:	ldr	x19, [sp, #16]
  40cb74:	ldp	x29, x30, [sp], #32
  40cb78:	ret
  40cb7c:	sub	sp, sp, #0x40
  40cb80:	stp	x29, x30, [sp, #16]
  40cb84:	stp	x22, x21, [sp, #32]
  40cb88:	stp	x20, x19, [sp, #48]
  40cb8c:	add	x29, sp, #0x10
  40cb90:	ldr	w8, [x0, #184]
  40cb94:	ldr	w9, [x3, #8]
  40cb98:	mov	w19, w4
  40cb9c:	mov	x20, x0
  40cba0:	mov	x22, x1
  40cba4:	subs	w10, w8, w9
  40cba8:	b.ne	40cbf0 <printf@plt+0xb180>  // b.any
  40cbac:	mov	x0, sp
  40cbb0:	mov	x1, x2
  40cbb4:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40cbb8:	mov	x2, sp
  40cbbc:	mov	x0, x20
  40cbc0:	mov	x1, x22
  40cbc4:	bl	40b2a4 <printf@plt+0x9834>
  40cbc8:	mov	x0, sp
  40cbcc:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40cbd0:	ldr	w8, [x20, #184]
  40cbd4:	ldr	w9, [x20, #192]
  40cbd8:	str	w8, [x20, #188]
  40cbdc:	add	w8, w8, w19
  40cbe0:	add	w8, w8, w9
  40cbe4:	mov	w0, #0x1                   	// #1
  40cbe8:	str	w8, [x20, #184]
  40cbec:	b	40cc78 <printf@plt+0xb208>
  40cbf0:	mov	x21, x3
  40cbf4:	b.le	40cc10 <printf@plt+0xb1a0>
  40cbf8:	ldr	w11, [x20, #188]
  40cbfc:	cmp	w11, w8
  40cc00:	b.ge	40cc10 <printf@plt+0xb1a0>  // b.tcont
  40cc04:	sub	w11, w9, w11
  40cc08:	cmp	w10, w11
  40cc0c:	b.lt	40cbac <printf@plt+0xb13c>  // b.tstop
  40cc10:	cmp	w8, w9
  40cc14:	b.gt	40cc74 <printf@plt+0xb204>
  40cc18:	ldr	w10, [x20, #192]
  40cc1c:	cbz	w10, 40cc2c <printf@plt+0xb1bc>
  40cc20:	sub	w10, w8, w10
  40cc24:	cmp	w10, w9
  40cc28:	b.eq	40cc74 <printf@plt+0xb204>  // b.none
  40cc2c:	ldr	w10, [x20, #144]
  40cc30:	sub	w8, w9, w8
  40cc34:	cmp	w8, w10
  40cc38:	b.ge	40cc74 <printf@plt+0xb204>  // b.tcont
  40cc3c:	mov	x0, sp
  40cc40:	mov	x1, x2
  40cc44:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40cc48:	mov	x2, sp
  40cc4c:	mov	x0, x20
  40cc50:	mov	x1, x22
  40cc54:	bl	40b2a4 <printf@plt+0x9834>
  40cc58:	mov	x0, sp
  40cc5c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40cc60:	ldr	w8, [x20, #184]
  40cc64:	str	w8, [x20, #188]
  40cc68:	ldr	w8, [x21, #8]
  40cc6c:	add	w8, w8, w19
  40cc70:	b	40cbe4 <printf@plt+0xb174>
  40cc74:	mov	w0, wzr
  40cc78:	ldp	x20, x19, [sp, #48]
  40cc7c:	ldp	x22, x21, [sp, #32]
  40cc80:	ldp	x29, x30, [sp, #16]
  40cc84:	add	sp, sp, #0x40
  40cc88:	ret
  40cc8c:	b	40cc90 <printf@plt+0xb220>
  40cc90:	mov	x19, x0
  40cc94:	mov	x0, sp
  40cc98:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40cc9c:	mov	x0, x19
  40cca0:	bl	4019e0 <_Unwind_Resume@plt>
  40cca4:	sub	sp, sp, #0x50
  40cca8:	stp	x29, x30, [sp, #16]
  40ccac:	stp	x24, x23, [sp, #32]
  40ccb0:	stp	x22, x21, [sp, #48]
  40ccb4:	stp	x20, x19, [sp, #64]
  40ccb8:	add	x29, sp, #0x10
  40ccbc:	ldr	w8, [x3, #8]
  40ccc0:	ldr	w9, [x0, #184]
  40ccc4:	mov	w19, w4
  40ccc8:	mov	x20, x3
  40cccc:	mov	x23, x2
  40ccd0:	mov	x21, x0
  40ccd4:	cmp	w8, w9
  40ccd8:	mov	x22, x1
  40ccdc:	b.lt	40ccf8 <printf@plt+0xb288>  // b.tstop
  40cce0:	ldr	w10, [x21, #192]
  40cce4:	mov	w0, wzr
  40cce8:	cbz	w10, 40cda0 <printf@plt+0xb330>
  40ccec:	sub	w9, w9, w10
  40ccf0:	cmp	w9, w8
  40ccf4:	b.ge	40cda0 <printf@plt+0xb330>  // b.tcont
  40ccf8:	ldr	w1, [x21, #264]
  40ccfc:	ldr	w24, [x21, #268]
  40cd00:	add	x0, x21, #0xa0
  40cd04:	bl	42022c <_ZdlPvm@@Base+0x14ec>
  40cd08:	cbz	w24, 40cd2c <printf@plt+0xb2bc>
  40cd0c:	mov	x0, sp
  40cd10:	mov	x1, x23
  40cd14:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40cd18:	mov	x2, sp
  40cd1c:	mov	x0, x21
  40cd20:	mov	x1, x22
  40cd24:	bl	40b2a4 <printf@plt+0x9834>
  40cd28:	b	40cd88 <printf@plt+0xb318>
  40cd2c:	ldr	x0, [x21, #200]
  40cd30:	bl	41a1d4 <printf@plt+0x18764>
  40cd34:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  40cd38:	add	x1, x1, #0x7d
  40cd3c:	mov	x24, x0
  40cd40:	bl	401940 <strcmp@plt>
  40cd44:	cbz	w0, 40cd64 <printf@plt+0xb2f4>
  40cd48:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40cd4c:	add	x1, x1, #0x2a7
  40cd50:	mov	x0, x24
  40cd54:	bl	401940 <strcmp@plt>
  40cd58:	cbz	w0, 40cd64 <printf@plt+0xb2f4>
  40cd5c:	mov	x0, x21
  40cd60:	bl	40527c <printf@plt+0x380c>
  40cd64:	mov	w8, #0x1                   	// #1
  40cd68:	mov	x0, sp
  40cd6c:	mov	x1, x23
  40cd70:	str	w8, [x21, #268]
  40cd74:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40cd78:	mov	x2, sp
  40cd7c:	mov	x0, x21
  40cd80:	mov	x1, x22
  40cd84:	bl	40b2a4 <printf@plt+0x9834>
  40cd88:	mov	x0, sp
  40cd8c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40cd90:	ldr	w8, [x20, #8]
  40cd94:	mov	w0, #0x1                   	// #1
  40cd98:	add	w8, w8, w19
  40cd9c:	str	w8, [x21, #184]
  40cda0:	ldp	x20, x19, [sp, #64]
  40cda4:	ldp	x22, x21, [sp, #48]
  40cda8:	ldp	x24, x23, [sp, #32]
  40cdac:	ldp	x29, x30, [sp, #16]
  40cdb0:	add	sp, sp, #0x50
  40cdb4:	ret
  40cdb8:	b	40cdbc <printf@plt+0xb34c>
  40cdbc:	mov	x19, x0
  40cdc0:	mov	x0, sp
  40cdc4:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40cdc8:	mov	x0, x19
  40cdcc:	bl	4019e0 <_Unwind_Resume@plt>
  40cdd0:	sub	sp, sp, #0xd0
  40cdd4:	stp	x29, x30, [sp, #128]
  40cdd8:	str	x25, [sp, #144]
  40cddc:	stp	x24, x23, [sp, #160]
  40cde0:	stp	x22, x21, [sp, #176]
  40cde4:	stp	x20, x19, [sp, #192]
  40cde8:	add	x29, sp, #0x80
  40cdec:	ldr	x8, [x3, #24]
  40cdf0:	ldr	d0, [x3]
  40cdf4:	ldp	w9, w25, [x3, #16]
  40cdf8:	mov	x20, x0
  40cdfc:	ldp	q1, q2, [x8]
  40ce00:	ldr	x8, [x8, #32]
  40ce04:	add	x10, sp, #0x40
  40ce08:	rev64	v0.2s, v0.2s
  40ce0c:	add	x0, sp, #0x10
  40ce10:	mov	x24, x5
  40ce14:	mov	w21, w4
  40ce18:	mov	x22, x3
  40ce1c:	mov	x23, x1
  40ce20:	str	x2, [sp, #64]
  40ce24:	add	x19, x10, #0x18
  40ce28:	stp	w9, w25, [sp, #80]
  40ce2c:	str	d0, [sp, #72]
  40ce30:	str	x8, [sp, #48]
  40ce34:	stp	q1, q2, [sp, #16]
  40ce38:	stur	q1, [sp, #88]
  40ce3c:	stur	q2, [sp, #104]
  40ce40:	str	x8, [sp, #120]
  40ce44:	bl	417c08 <printf@plt+0x16198>
  40ce48:	cbz	w25, 40ce88 <printf@plt+0xb418>
  40ce4c:	add	w8, w25, #0x50
  40ce50:	cmp	w8, #0xa1
  40ce54:	b.cc	40ce88 <printf@plt+0xb418>  // b.lo, b.ul, b.last
  40ce58:	mov	x0, sp
  40ce5c:	mov	w1, w25
  40ce60:	bl	418c2c <printf@plt+0x171bc>
  40ce64:	adrp	x2, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40ce68:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40ce6c:	add	x2, x2, #0xa48
  40ce70:	add	x0, x0, #0x339
  40ce74:	mov	x1, sp
  40ce78:	mov	x3, x2
  40ce7c:	bl	418e54 <printf@plt+0x173e4>
  40ce80:	mov	w25, wzr
  40ce84:	str	wzr, [sp, #84]
  40ce88:	ldr	w8, [x20, #168]
  40ce8c:	cbz	w8, 40cf24 <printf@plt+0xb4b4>
  40ce90:	ldr	x8, [sp, #64]
  40ce94:	ldr	x9, [x20, #200]
  40ce98:	cmp	x8, x9
  40ce9c:	b.ne	40cf24 <printf@plt+0xb4b4>  // b.any
  40cea0:	ldr	w8, [sp, #72]
  40cea4:	ldr	w9, [x20, #208]
  40cea8:	cmp	w8, w9
  40ceac:	b.ne	40cf24 <printf@plt+0xb4b4>  // b.any
  40ceb0:	ldr	w8, [sp, #80]
  40ceb4:	ldr	w9, [x20, #216]
  40ceb8:	cmp	w8, w9
  40cebc:	b.ne	40cf24 <printf@plt+0xb4b4>  // b.any
  40cec0:	ldr	w8, [x20, #220]
  40cec4:	cmp	w25, w8
  40cec8:	b.ne	40cf24 <printf@plt+0xb4b4>  // b.any
  40cecc:	add	x1, x20, #0xe0
  40ced0:	mov	x0, x19
  40ced4:	bl	417c0c <printf@plt+0x1619c>
  40ced8:	cbz	w0, 40cf24 <printf@plt+0xb4b4>
  40cedc:	ldr	w8, [x20, #180]
  40cee0:	ldr	w9, [x22, #12]
  40cee4:	cmp	w8, w9
  40cee8:	b.ne	40cf24 <printf@plt+0xb4b4>  // b.any
  40ceec:	mov	x0, x20
  40cef0:	mov	x1, x23
  40cef4:	mov	x2, x24
  40cef8:	mov	x3, x22
  40cefc:	mov	w4, w21
  40cf00:	bl	40cb7c <printf@plt+0xb10c>
  40cf04:	cbnz	w0, 40cf98 <printf@plt+0xb528>
  40cf08:	mov	x0, x20
  40cf0c:	mov	x1, x23
  40cf10:	mov	x2, x24
  40cf14:	mov	x3, x22
  40cf18:	mov	w4, w21
  40cf1c:	bl	40cca4 <printf@plt+0xb234>
  40cf20:	cbnz	w0, 40cf98 <printf@plt+0xb528>
  40cf24:	mov	x0, x20
  40cf28:	bl	40527c <printf@plt+0x380c>
  40cf2c:	mov	x25, x20
  40cf30:	ldr	x8, [x25, #200]!
  40cf34:	cbnz	x8, 40cf48 <printf@plt+0xb4d8>
  40cf38:	ldp	q1, q0, [sp, #96]
  40cf3c:	ldp	q3, q2, [sp, #64]
  40cf40:	stp	q1, q0, [x25, #32]
  40cf44:	stp	q3, q2, [x25]
  40cf48:	mov	x0, sp
  40cf4c:	mov	x1, x24
  40cf50:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40cf54:	mov	x2, sp
  40cf58:	mov	x0, x20
  40cf5c:	mov	x1, x23
  40cf60:	bl	40b2a4 <printf@plt+0x9834>
  40cf64:	mov	x0, sp
  40cf68:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40cf6c:	ldr	d0, [x22, #8]
  40cf70:	fmov	w8, s0
  40cf74:	add	w8, w8, w21
  40cf78:	str	s0, [x20, #188]
  40cf7c:	str	d0, [x20, #176]
  40cf80:	str	w8, [x20, #184]
  40cf84:	ldp	q1, q0, [sp, #96]
  40cf88:	ldp	q3, q2, [sp, #64]
  40cf8c:	stp	q1, q0, [x25, #32]
  40cf90:	stp	q3, q2, [x25]
  40cf94:	str	wzr, [x20, #192]
  40cf98:	mov	x0, x19
  40cf9c:	bl	417c08 <printf@plt+0x16198>
  40cfa0:	ldp	x20, x19, [sp, #192]
  40cfa4:	ldp	x22, x21, [sp, #176]
  40cfa8:	ldp	x24, x23, [sp, #160]
  40cfac:	ldr	x25, [sp, #144]
  40cfb0:	ldp	x29, x30, [sp, #128]
  40cfb4:	add	sp, sp, #0xd0
  40cfb8:	ret
  40cfbc:	mov	x20, x0
  40cfc0:	mov	x0, sp
  40cfc4:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40cfc8:	b	40cfd8 <printf@plt+0xb568>
  40cfcc:	b	40cfd4 <printf@plt+0xb564>
  40cfd0:	b	40cfd4 <printf@plt+0xb564>
  40cfd4:	mov	x20, x0
  40cfd8:	mov	x0, x19
  40cfdc:	bl	417c08 <printf@plt+0x16198>
  40cfe0:	mov	x0, x20
  40cfe4:	bl	4019e0 <_Unwind_Resume@plt>
  40cfe8:	sub	sp, sp, #0x70
  40cfec:	stp	x29, x30, [sp, #32]
  40cff0:	str	x25, [sp, #48]
  40cff4:	stp	x24, x23, [sp, #64]
  40cff8:	stp	x22, x21, [sp, #80]
  40cffc:	stp	x20, x19, [sp, #96]
  40d000:	add	x29, sp, #0x20
  40d004:	cmp	w1, #0x0
  40d008:	mov	w8, #0xa0                  	// #160
  40d00c:	csel	w24, w8, w1, lt  // lt = tstop
  40d010:	mov	x20, x0
  40d014:	mov	w0, w24
  40d018:	mov	x21, x3
  40d01c:	mov	x19, x2
  40d020:	mov	w25, w1
  40d024:	bl	41e8dc <printf@plt+0x1ce6c>
  40d028:	ldr	w1, [x19]
  40d02c:	tbnz	w1, #31, 40d0bc <printf@plt+0xb64c>
  40d030:	ldr	w8, [x20, #24]
  40d034:	cmp	w1, w8
  40d038:	b.ge	40d0bc <printf@plt+0xb64c>  // b.tcont
  40d03c:	ldr	x8, [x20, #16]
  40d040:	ldr	x23, [x8, x1, lsl #3]
  40d044:	cbz	x23, 40d0fc <printf@plt+0xb68c>
  40d048:	mov	x22, x0
  40d04c:	mov	x0, x23
  40d050:	mov	x1, x22
  40d054:	bl	419848 <printf@plt+0x17dd8>
  40d058:	cbz	w0, 40d110 <printf@plt+0xb6a0>
  40d05c:	neg	w8, w25
  40d060:	and	w0, w8, w25, asr #31
  40d064:	cbz	w0, 40d14c <printf@plt+0xb6dc>
  40d068:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  40d06c:	ldr	w8, [x8, #520]
  40d070:	cmp	w8, #0x1
  40d074:	b.ne	40d16c <printf@plt+0xb6fc>  // b.any
  40d078:	mul	w4, w0, w8
  40d07c:	cbz	x21, 40d084 <printf@plt+0xb614>
  40d080:	str	w4, [x21]
  40d084:	ldr	x8, [x20]
  40d088:	mov	x0, x20
  40d08c:	mov	x1, x22
  40d090:	mov	x2, x23
  40d094:	ldr	x6, [x8, #96]
  40d098:	mov	x3, x19
  40d09c:	ldp	x20, x19, [sp, #96]
  40d0a0:	ldp	x22, x21, [sp, #80]
  40d0a4:	ldp	x24, x23, [sp, #64]
  40d0a8:	ldr	x25, [sp, #48]
  40d0ac:	ldp	x29, x30, [sp, #32]
  40d0b0:	mov	x5, xzr
  40d0b4:	add	sp, sp, #0x70
  40d0b8:	br	x6
  40d0bc:	add	x0, sp, #0x10
  40d0c0:	bl	418c2c <printf@plt+0x171bc>
  40d0c4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d0c8:	add	x0, x0, #0x352
  40d0cc:	adrp	x2, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40d0d0:	add	x2, x2, #0xa48
  40d0d4:	add	x1, sp, #0x10
  40d0d8:	mov	x3, x2
  40d0dc:	bl	418e54 <printf@plt+0x173e4>
  40d0e0:	ldp	x20, x19, [sp, #96]
  40d0e4:	ldp	x22, x21, [sp, #80]
  40d0e8:	ldp	x24, x23, [sp, #64]
  40d0ec:	ldr	x25, [sp, #48]
  40d0f0:	ldp	x29, x30, [sp, #32]
  40d0f4:	add	sp, sp, #0x70
  40d0f8:	ret
  40d0fc:	add	x0, sp, #0x10
  40d100:	bl	418c2c <printf@plt+0x171bc>
  40d104:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d108:	add	x0, x0, #0x369
  40d10c:	b	40d0cc <printf@plt+0xb65c>
  40d110:	mov	x0, x23
  40d114:	bl	41a1d4 <printf@plt+0x18764>
  40d118:	mov	x1, x0
  40d11c:	add	x0, sp, #0x10
  40d120:	bl	418c04 <printf@plt+0x17194>
  40d124:	mov	x0, sp
  40d128:	mov	w1, w24
  40d12c:	bl	418c2c <printf@plt+0x171bc>
  40d130:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d134:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40d138:	add	x0, x0, #0x381
  40d13c:	add	x3, x3, #0xa48
  40d140:	add	x1, sp, #0x10
  40d144:	mov	x2, sp
  40d148:	b	40d0dc <printf@plt+0xb66c>
  40d14c:	ldr	w2, [x19, #4]
  40d150:	mov	x0, x23
  40d154:	mov	x1, x22
  40d158:	bl	419958 <printf@plt+0x17ee8>
  40d15c:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  40d160:	ldr	w8, [x8, #520]
  40d164:	cmp	w8, #0x1
  40d168:	b.eq	40d078 <printf@plt+0xb608>  // b.none
  40d16c:	cmp	w8, #0x0
  40d170:	cinc	w9, w8, lt  // lt = tstop
  40d174:	asr	w9, w9, #1
  40d178:	tbnz	w0, #31, 40d194 <printf@plt+0xb724>
  40d17c:	add	w9, w0, w9
  40d180:	sub	w9, w9, #0x1
  40d184:	sdiv	w0, w9, w8
  40d188:	mul	w4, w0, w8
  40d18c:	cbnz	x21, 40d080 <printf@plt+0xb610>
  40d190:	b	40d084 <printf@plt+0xb614>
  40d194:	mvn	w10, w0
  40d198:	add	w9, w9, w10
  40d19c:	sdiv	w9, w9, w8
  40d1a0:	neg	w0, w9
  40d1a4:	mul	w4, w0, w8
  40d1a8:	cbnz	x21, 40d080 <printf@plt+0xb610>
  40d1ac:	b	40d084 <printf@plt+0xb614>
  40d1b0:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  40d1b4:	ldr	w8, [x8, #520]
  40d1b8:	cmp	w8, #0x1
  40d1bc:	b.eq	40d1dc <printf@plt+0xb76c>  // b.none
  40d1c0:	cmp	w8, #0x0
  40d1c4:	cinc	w9, w8, lt  // lt = tstop
  40d1c8:	asr	w9, w9, #1
  40d1cc:	tbnz	w1, #31, 40d1e4 <printf@plt+0xb774>
  40d1d0:	add	w9, w1, w9
  40d1d4:	sub	w9, w9, #0x1
  40d1d8:	sdiv	w1, w9, w8
  40d1dc:	mul	w0, w1, w8
  40d1e0:	ret
  40d1e4:	mvn	w10, w1
  40d1e8:	add	w9, w9, w10
  40d1ec:	sdiv	w9, w9, w8
  40d1f0:	neg	w1, w9
  40d1f4:	mul	w0, w1, w8
  40d1f8:	ret
  40d1fc:	sub	sp, sp, #0x60
  40d200:	stp	x29, x30, [sp, #32]
  40d204:	stp	x24, x23, [sp, #48]
  40d208:	stp	x22, x21, [sp, #64]
  40d20c:	stp	x20, x19, [sp, #80]
  40d210:	add	x29, sp, #0x20
  40d214:	mov	x24, x0
  40d218:	mov	x0, x1
  40d21c:	mov	x22, x4
  40d220:	mov	x20, x3
  40d224:	mov	x23, x2
  40d228:	mov	x21, x1
  40d22c:	bl	41e8f0 <printf@plt+0x1ce80>
  40d230:	ldr	w1, [x23]
  40d234:	tbnz	w1, #31, 40d2b0 <printf@plt+0xb840>
  40d238:	ldr	w8, [x24, #24]
  40d23c:	cmp	w1, w8
  40d240:	b.ge	40d2b0 <printf@plt+0xb840>  // b.tcont
  40d244:	ldr	x8, [x24, #16]
  40d248:	mov	x19, x0
  40d24c:	ldr	x0, [x8, x1, lsl #3]
  40d250:	str	x0, [x22]
  40d254:	cbz	x0, 40d2f4 <printf@plt+0xb884>
  40d258:	mov	x1, x19
  40d25c:	bl	419848 <printf@plt+0x17dd8>
  40d260:	cbz	w0, 40d308 <printf@plt+0xb898>
  40d264:	ldr	x0, [x22]
  40d268:	ldr	w2, [x23, #4]
  40d26c:	mov	x1, x19
  40d270:	bl	419958 <printf@plt+0x17ee8>
  40d274:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  40d278:	ldr	w8, [x8, #520]
  40d27c:	cmp	w8, #0x1
  40d280:	b.eq	40d2a0 <printf@plt+0xb830>  // b.none
  40d284:	cmp	w8, #0x0
  40d288:	cinc	w9, w8, lt  // lt = tstop
  40d28c:	asr	w9, w9, #1
  40d290:	tbnz	w0, #31, 40d344 <printf@plt+0xb8d4>
  40d294:	add	w9, w0, w9
  40d298:	sub	w9, w9, #0x1
  40d29c:	sdiv	w0, w9, w8
  40d2a0:	cbz	x20, 40d2d8 <printf@plt+0xb868>
  40d2a4:	mul	w8, w0, w8
  40d2a8:	str	w8, [x20]
  40d2ac:	b	40d2d8 <printf@plt+0xb868>
  40d2b0:	add	x0, sp, #0x10
  40d2b4:	bl	418c2c <printf@plt+0x171bc>
  40d2b8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d2bc:	add	x0, x0, #0x352
  40d2c0:	adrp	x2, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40d2c4:	add	x2, x2, #0xa48
  40d2c8:	add	x1, sp, #0x10
  40d2cc:	mov	x3, x2
  40d2d0:	bl	418e54 <printf@plt+0x173e4>
  40d2d4:	mov	x19, xzr
  40d2d8:	mov	x0, x19
  40d2dc:	ldp	x20, x19, [sp, #80]
  40d2e0:	ldp	x22, x21, [sp, #64]
  40d2e4:	ldp	x24, x23, [sp, #48]
  40d2e8:	ldp	x29, x30, [sp, #32]
  40d2ec:	add	sp, sp, #0x60
  40d2f0:	ret
  40d2f4:	add	x0, sp, #0x10
  40d2f8:	bl	418c2c <printf@plt+0x171bc>
  40d2fc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d300:	add	x0, x0, #0x369
  40d304:	b	40d2c0 <printf@plt+0xb850>
  40d308:	ldrb	w8, [x21]
  40d30c:	cbz	w8, 40d318 <printf@plt+0xb8a8>
  40d310:	ldrb	w8, [x21, #1]
  40d314:	cbz	w8, 40d35c <printf@plt+0xb8ec>
  40d318:	ldr	x0, [x22]
  40d31c:	bl	41a1d4 <printf@plt+0x18764>
  40d320:	mov	x1, x0
  40d324:	add	x0, sp, #0x10
  40d328:	bl	418c04 <printf@plt+0x17194>
  40d32c:	mov	x0, sp
  40d330:	mov	x1, x21
  40d334:	bl	418c04 <printf@plt+0x17194>
  40d338:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d33c:	add	x0, x0, #0x3e2
  40d340:	b	40d384 <printf@plt+0xb914>
  40d344:	mvn	w10, w0
  40d348:	add	w9, w9, w10
  40d34c:	sdiv	w9, w9, w8
  40d350:	neg	w0, w9
  40d354:	cbnz	x20, 40d2a4 <printf@plt+0xb834>
  40d358:	b	40d2d8 <printf@plt+0xb868>
  40d35c:	ldr	x0, [x22]
  40d360:	bl	41a1d4 <printf@plt+0x18764>
  40d364:	mov	x1, x0
  40d368:	add	x0, sp, #0x10
  40d36c:	bl	418c04 <printf@plt+0x17194>
  40d370:	ldrb	w1, [x21]
  40d374:	mov	x0, sp
  40d378:	bl	418c4c <printf@plt+0x171dc>
  40d37c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d380:	add	x0, x0, #0x3b2
  40d384:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40d388:	add	x3, x3, #0xa48
  40d38c:	add	x1, sp, #0x10
  40d390:	mov	x2, sp
  40d394:	b	40d2d0 <printf@plt+0xb860>
  40d398:	stp	x29, x30, [sp, #-32]!
  40d39c:	stp	x20, x19, [sp, #16]
  40d3a0:	mov	x29, sp
  40d3a4:	ldr	w8, [x0, #388]
  40d3a8:	mov	x19, x0
  40d3ac:	cbz	w8, 40d3e0 <printf@plt+0xb970>
  40d3b0:	cbz	w1, 40d400 <printf@plt+0xb990>
  40d3b4:	add	x20, x19, #0x50
  40d3b8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40d3bc:	add	x1, x1, #0x414
  40d3c0:	mov	x0, x20
  40d3c4:	bl	41344c <printf@plt+0x119dc>
  40d3c8:	add	x1, x19, #0x190
  40d3cc:	mov	x0, x20
  40d3d0:	bl	41392c <printf@plt+0x11ebc>
  40d3d4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40d3d8:	add	x1, x1, #0x442
  40d3dc:	b	40d450 <printf@plt+0xb9e0>
  40d3e0:	cbz	w1, 40d468 <printf@plt+0xb9f8>
  40d3e4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40d3e8:	add	x0, x19, #0x50
  40d3ec:	add	x1, x1, #0x43b
  40d3f0:	bl	41344c <printf@plt+0x119dc>
  40d3f4:	ldp	x20, x19, [sp, #16]
  40d3f8:	ldp	x29, x30, [sp], #32
  40d3fc:	b	413614 <printf@plt+0x11ba4>
  40d400:	ldr	w8, [x19, #392]
  40d404:	mov	w9, #0x1                   	// #1
  40d408:	str	w9, [x19, #384]
  40d40c:	cbz	w8, 40d468 <printf@plt+0xb9f8>
  40d410:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  40d414:	ldr	w8, [x8, #512]
  40d418:	adrp	x9, 422000 <_ZdlPvm@@Base+0x32c0>
  40d41c:	adrp	x10, 422000 <_ZdlPvm@@Base+0x32c0>
  40d420:	add	x20, x19, #0x50
  40d424:	add	x9, x9, #0x421
  40d428:	add	x10, x10, #0x41c
  40d42c:	cmp	w8, #0x0
  40d430:	csel	x1, x10, x9, eq  // eq = none
  40d434:	mov	x0, x20
  40d438:	bl	41344c <printf@plt+0x119dc>
  40d43c:	add	x1, x19, #0x190
  40d440:	mov	x0, x20
  40d444:	bl	41392c <printf@plt+0x11ebc>
  40d448:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40d44c:	add	x1, x1, #0x435
  40d450:	mov	x0, x20
  40d454:	bl	41344c <printf@plt+0x119dc>
  40d458:	bl	413614 <printf@plt+0x11ba4>
  40d45c:	ldp	x20, x19, [sp, #16]
  40d460:	ldp	x29, x30, [sp], #32
  40d464:	b	413614 <printf@plt+0x11ba4>
  40d468:	ldp	x20, x19, [sp, #16]
  40d46c:	ldp	x29, x30, [sp], #32
  40d470:	ret
  40d474:	stp	x29, x30, [sp, #-64]!
  40d478:	stp	x24, x23, [sp, #16]
  40d47c:	stp	x22, x21, [sp, #32]
  40d480:	stp	x20, x19, [sp, #48]
  40d484:	mov	x29, sp
  40d488:	ldr	w8, [x0, #148]
  40d48c:	mov	w9, #0xffffffff            	// #-1
  40d490:	mov	w10, #0x20                  	// #32
  40d494:	mov	x11, #0xffffffffffffffff    	// #-1
  40d498:	add	w8, w8, #0x1
  40d49c:	mov	x19, x0
  40d4a0:	str	w1, [x0, #376]
  40d4a4:	str	xzr, [x0, #272]
  40d4a8:	str	w9, [x0, #280]
  40d4ac:	strb	w10, [x0, #360]
  40d4b0:	str	w9, [x0, #356]
  40d4b4:	str	w8, [x0, #148]
  40d4b8:	stp	x11, x11, [x0, #336]
  40d4bc:	mov	w0, #0x40                  	// #64
  40d4c0:	bl	41ec90 <_Znwm@@Base>
  40d4c4:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  40d4c8:	ldr	w2, [x8, #512]
  40d4cc:	mov	x21, x0
  40d4d0:	add	x20, x19, #0x50
  40d4d4:	mov	x1, x20
  40d4d8:	bl	410cf4 <printf@plt+0xf284>
  40d4dc:	ldr	w9, [x19, #564]
  40d4e0:	ldr	w8, [x19, #592]
  40d4e4:	mov	w10, #0x24c                 	// #588
  40d4e8:	mov	w11, #0x254                 	// #596
  40d4ec:	cmp	w9, #0x0
  40d4f0:	csel	x9, x11, x10, gt
  40d4f4:	cmn	w8, #0x1
  40d4f8:	str	x21, [x19, #536]
  40d4fc:	b.eq	40d578 <printf@plt+0xbb08>  // b.none
  40d500:	ldr	w22, [x19, x9]
  40d504:	cmp	w8, w22
  40d508:	b.eq	40d578 <printf@plt+0xbb08>  // b.none
  40d50c:	ldr	w23, [x19, #584]
  40d510:	ldr	w24, [x19, #580]
  40d514:	mov	x0, x21
  40d518:	bl	411cc8 <printf@plt+0x10258>
  40d51c:	cbz	w0, 40d528 <printf@plt+0xbab8>
  40d520:	mov	w21, #0x1                   	// #1
  40d524:	b	40d534 <printf@plt+0xbac4>
  40d528:	ldr	w8, [x19, #656]
  40d52c:	cmp	w8, #0x0
  40d530:	cset	w21, ne  // ne = any
  40d534:	ldr	x0, [x19, #536]
  40d538:	bl	411cec <printf@plt+0x1027c>
  40d53c:	ldr	w5, [x19, #576]
  40d540:	str	w22, [x19, #592]
  40d544:	str	w23, [x19, #584]
  40d548:	cmp	w5, w24
  40d54c:	b.lt	40d554 <printf@plt+0xbae4>  // b.tstop
  40d550:	str	w24, [x19, #580]
  40d554:	ldr	x0, [x19, #536]
  40d558:	adrp	x2, 422000 <_ZdlPvm@@Base+0x32c0>
  40d55c:	add	x2, x2, #0x476
  40d560:	mov	x1, x20
  40d564:	mov	w3, w22
  40d568:	mov	w4, w23
  40d56c:	mov	w6, w21
  40d570:	bl	412760 <printf@plt+0x10cf0>
  40d574:	ldr	x21, [x19, #536]
  40d578:	mov	x0, x21
  40d57c:	ldp	x20, x19, [sp, #48]
  40d580:	ldp	x22, x21, [sp, #32]
  40d584:	ldp	x24, x23, [sp, #16]
  40d588:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40d58c:	add	x1, x1, #0x476
  40d590:	mov	w2, wzr
  40d594:	ldp	x29, x30, [sp], #64
  40d598:	b	412258 <printf@plt+0x107e8>
  40d59c:	mov	x19, x0
  40d5a0:	mov	x0, x21
  40d5a4:	bl	41ed34 <_ZdlPv@@Base>
  40d5a8:	mov	x0, x19
  40d5ac:	bl	4019e0 <_Unwind_Resume@plt>
  40d5b0:	stp	x29, x30, [sp, #-32]!
  40d5b4:	str	x19, [sp, #16]
  40d5b8:	mov	x29, sp
  40d5bc:	mov	x19, x0
  40d5c0:	bl	40527c <printf@plt+0x380c>
  40d5c4:	mov	x0, x19
  40d5c8:	ldr	x19, [sp, #16]
  40d5cc:	ldp	x29, x30, [sp], #32
  40d5d0:	b	40a560 <printf@plt+0x8af0>
  40d5d4:	stp	x29, x30, [sp, #-32]!
  40d5d8:	stp	x20, x19, [sp, #16]
  40d5dc:	mov	x29, sp
  40d5e0:	mov	w0, #0x80                  	// #128
  40d5e4:	mov	x20, x1
  40d5e8:	bl	41ec90 <_Znwm@@Base>
  40d5ec:	mov	x19, x0
  40d5f0:	mov	x1, x20
  40d5f4:	bl	419494 <printf@plt+0x17a24>
  40d5f8:	adrp	x8, 421000 <_ZdlPvm@@Base+0x22c0>
  40d5fc:	add	x8, x8, #0xcd0
  40d600:	mov	x0, x19
  40d604:	mov	x1, xzr
  40d608:	mov	w2, wzr
  40d60c:	str	x8, [x19]
  40d610:	bl	41a82c <printf@plt+0x18dbc>
  40d614:	cbz	w0, 40d628 <printf@plt+0xbbb8>
  40d618:	mov	x0, x19
  40d61c:	ldp	x20, x19, [sp, #16]
  40d620:	ldp	x29, x30, [sp], #32
  40d624:	ret
  40d628:	ldr	x8, [x19]
  40d62c:	mov	x0, x19
  40d630:	ldr	x8, [x8, #8]
  40d634:	blr	x8
  40d638:	mov	x19, xzr
  40d63c:	mov	x0, x19
  40d640:	ldp	x20, x19, [sp, #16]
  40d644:	ldp	x29, x30, [sp], #32
  40d648:	ret
  40d64c:	mov	x20, x0
  40d650:	mov	x0, x19
  40d654:	bl	41ed34 <_ZdlPv@@Base>
  40d658:	mov	x0, x20
  40d65c:	bl	4019e0 <_Unwind_Resume@plt>
  40d660:	sub	sp, sp, #0x30
  40d664:	stp	x29, x30, [sp, #16]
  40d668:	str	x19, [sp, #32]
  40d66c:	add	x29, sp, #0x10
  40d670:	ldr	x0, [x0, #616]
  40d674:	cbz	x0, 40d710 <printf@plt+0xbca0>
  40d678:	add	x1, x29, #0x1c
  40d67c:	add	x2, x29, #0x18
  40d680:	sub	x3, x29, #0x4
  40d684:	bl	41809c <printf@plt+0x1662c>
  40d688:	ldp	w9, w8, [x29, #24]
  40d68c:	ldur	w10, [x29, #-4]
  40d690:	mov	w11, #0xff01                	// #65281
  40d694:	movk	w11, #0xff00, lsl #16
  40d698:	mul	x8, x8, x11
  40d69c:	mul	x9, x9, x11
  40d6a0:	mul	x10, x10, x11
  40d6a4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40d6a8:	lsr	x2, x8, #40
  40d6ac:	lsr	x3, x9, #40
  40d6b0:	lsr	x4, x10, #40
  40d6b4:	add	x1, x1, #0x454
  40d6b8:	add	x0, sp, #0x4
  40d6bc:	bl	401800 <sprintf@plt>
  40d6c0:	adrp	x19, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d6c4:	ldr	x3, [x19, #3648]
  40d6c8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d6cc:	add	x0, x0, #0x461
  40d6d0:	mov	w1, #0x10                  	// #16
  40d6d4:	mov	w2, #0x1                   	// #1
  40d6d8:	bl	4019d0 <fwrite@plt>
  40d6dc:	ldr	x1, [x19, #3648]
  40d6e0:	add	x0, sp, #0x4
  40d6e4:	bl	4016b0 <fputs@plt>
  40d6e8:	ldr	x3, [x19, #3648]
  40d6ec:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d6f0:	add	x0, x0, #0x472
  40d6f4:	mov	w1, #0x4                   	// #4
  40d6f8:	mov	w2, #0x1                   	// #1
  40d6fc:	bl	4019d0 <fwrite@plt>
  40d700:	ldr	x19, [sp, #32]
  40d704:	ldp	x29, x30, [sp, #16]
  40d708:	add	sp, sp, #0x30
  40d70c:	ret
  40d710:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d714:	ldr	x3, [x8, #3648]
  40d718:	ldr	x19, [sp, #32]
  40d71c:	ldp	x29, x30, [sp, #16]
  40d720:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d724:	add	x0, x0, #0x44b
  40d728:	mov	w1, #0x8                   	// #8
  40d72c:	mov	w2, #0x1                   	// #1
  40d730:	add	sp, sp, #0x30
  40d734:	b	4019d0 <fwrite@plt>
  40d738:	stp	x29, x30, [sp, #-48]!
  40d73c:	str	x21, [sp, #16]
  40d740:	stp	x20, x19, [sp, #32]
  40d744:	adrp	x21, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d748:	ldr	x3, [x21, #3648]
  40d74c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  40d750:	mov	x19, x2
  40d754:	mov	x20, x1
  40d758:	add	x0, x0, #0xf4c
  40d75c:	mov	w1, #0x9                   	// #9
  40d760:	mov	w2, #0x1                   	// #1
  40d764:	mov	x29, sp
  40d768:	bl	4019d0 <fwrite@plt>
  40d76c:	ldr	x0, [x20]
  40d770:	ldr	x1, [x21, #3648]
  40d774:	bl	4016b0 <fputs@plt>
  40d778:	ldr	x3, [x21, #3648]
  40d77c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d780:	add	x0, x0, #0x1aa
  40d784:	mov	w1, #0x2                   	// #2
  40d788:	mov	w2, #0x1                   	// #1
  40d78c:	bl	4019d0 <fwrite@plt>
  40d790:	ldr	x1, [x21, #3648]
  40d794:	mov	x0, x19
  40d798:	bl	4016b0 <fputs@plt>
  40d79c:	ldr	x3, [x21, #3648]
  40d7a0:	ldp	x20, x19, [sp, #32]
  40d7a4:	ldr	x21, [sp, #16]
  40d7a8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d7ac:	add	x0, x0, #0x18e
  40d7b0:	mov	w1, #0x4                   	// #4
  40d7b4:	mov	w2, #0x1                   	// #1
  40d7b8:	ldp	x29, x30, [sp], #48
  40d7bc:	b	4019d0 <fwrite@plt>
  40d7c0:	sub	sp, sp, #0x70
  40d7c4:	stp	x29, x30, [sp, #16]
  40d7c8:	stp	x28, x27, [sp, #32]
  40d7cc:	stp	x26, x25, [sp, #48]
  40d7d0:	stp	x24, x23, [sp, #64]
  40d7d4:	stp	x22, x21, [sp, #80]
  40d7d8:	stp	x20, x19, [sp, #96]
  40d7dc:	add	x29, sp, #0x10
  40d7e0:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40d7e4:	ldrb	w8, [x8, #3712]
  40d7e8:	cmp	w8, #0x1
  40d7ec:	b.ne	40dc64 <printf@plt+0xc1f4>  // b.any
  40d7f0:	ldr	x0, [x0, #536]
  40d7f4:	mov	x20, x4
  40d7f8:	mov	x21, x3
  40d7fc:	mov	x22, x2
  40d800:	mov	x19, x1
  40d804:	bl	411cec <printf@plt+0x1027c>
  40d808:	adrp	x27, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40d80c:	ldrb	w8, [x27, #3724]
  40d810:	adrp	x25, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d814:	adrp	x26, 43a000 <_Znam@GLIBCXX_3.4>
  40d818:	tbz	w8, #0, 40d858 <printf@plt+0xbde8>
  40d81c:	adrp	x28, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40d820:	ldrb	w8, [x28, #3728]
  40d824:	cmp	w8, #0x1
  40d828:	b.ne	40d898 <printf@plt+0xbe28>  // b.any
  40d82c:	ldr	x3, [x25, #3648]
  40d830:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d834:	add	x0, x0, #0x477
  40d838:	mov	w1, #0xb8                  	// #184
  40d83c:	mov	w2, #0x1                   	// #1
  40d840:	bl	4019d0 <fwrite@plt>
  40d844:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40d848:	ldrb	w8, [x8, #3732]
  40d84c:	cmp	w8, #0x1
  40d850:	b.ne	40d8d8 <printf@plt+0xbe68>  // b.any
  40d854:	b	40d8a8 <printf@plt+0xbe38>
  40d858:	ldr	w8, [x26, #512]
  40d85c:	ldr	x3, [x25, #3648]
  40d860:	cbz	w8, 40d874 <printf@plt+0xbe04>
  40d864:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  40d868:	add	x0, x0, #0x500
  40d86c:	mov	w1, #0x5                   	// #5
  40d870:	b	40d880 <printf@plt+0xbe10>
  40d874:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  40d878:	add	x0, x0, #0x4f9
  40d87c:	mov	w1, #0x6                   	// #6
  40d880:	mov	w2, #0x1                   	// #1
  40d884:	bl	4019d0 <fwrite@plt>
  40d888:	adrp	x28, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40d88c:	ldrb	w8, [x28, #3728]
  40d890:	cmp	w8, #0x1
  40d894:	b.eq	40d82c <printf@plt+0xbdbc>  // b.none
  40d898:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40d89c:	ldrb	w8, [x8, #3732]
  40d8a0:	cmp	w8, #0x1
  40d8a4:	b.ne	40d8d8 <printf@plt+0xbe68>  // b.any
  40d8a8:	ldr	w8, [x26, #512]
  40d8ac:	ldr	x3, [x25, #3648]
  40d8b0:	cbz	w8, 40d8c4 <printf@plt+0xbe54>
  40d8b4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d8b8:	add	x0, x0, #0xc3c
  40d8bc:	mov	w1, #0xa9                  	// #169
  40d8c0:	b	40d8d0 <printf@plt+0xbe60>
  40d8c4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d8c8:	add	x0, x0, #0xb90
  40d8cc:	mov	w1, #0xab                  	// #171
  40d8d0:	mov	w2, #0x1                   	// #1
  40d8d4:	bl	4019d0 <fwrite@plt>
  40d8d8:	ldr	x3, [x25, #3648]
  40d8dc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d8e0:	add	x0, x0, #0x530
  40d8e4:	mov	w1, #0x2                   	// #2
  40d8e8:	mov	w2, #0x1                   	// #1
  40d8ec:	bl	4019d0 <fwrite@plt>
  40d8f0:	ldr	x23, [x22]
  40d8f4:	ldrb	w8, [x23]
  40d8f8:	cbz	w8, 40d9bc <printf@plt+0xbf4c>
  40d8fc:	ldrsw	x24, [x22, #8]
  40d900:	ldr	w8, [x19, #8]
  40d904:	cmp	w24, w8
  40d908:	b.ne	40d924 <printf@plt+0xbeb4>  // b.any
  40d90c:	cbz	w24, 40d9c0 <printf@plt+0xbf50>
  40d910:	ldr	x1, [x19]
  40d914:	mov	x0, x23
  40d918:	mov	x2, x24
  40d91c:	bl	401a40 <bcmp@plt>
  40d920:	cbz	w0, 40d9bc <printf@plt+0xbf4c>
  40d924:	ldr	w8, [x20, #8]
  40d928:	cmp	w24, w8
  40d92c:	b.ne	40d948 <printf@plt+0xbed8>  // b.any
  40d930:	cbz	w24, 40d9c0 <printf@plt+0xbf50>
  40d934:	ldr	x1, [x20]
  40d938:	mov	x0, x23
  40d93c:	mov	x2, x24
  40d940:	bl	401a40 <bcmp@plt>
  40d944:	cbz	w0, 40d9bc <printf@plt+0xbf4c>
  40d948:	ldr	x3, [x25, #3648]
  40d94c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  40d950:	add	x0, x0, #0xf4c
  40d954:	mov	w1, #0x9                   	// #9
  40d958:	mov	w2, #0x1                   	// #1
  40d95c:	mov	w24, #0x1                   	// #1
  40d960:	bl	4019d0 <fwrite@plt>
  40d964:	ldr	x0, [x22]
  40d968:	ldr	x1, [x25, #3648]
  40d96c:	bl	4016b0 <fputs@plt>
  40d970:	ldr	x3, [x25, #3648]
  40d974:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d978:	add	x0, x0, #0x1aa
  40d97c:	mov	w1, #0x2                   	// #2
  40d980:	mov	w2, #0x1                   	// #1
  40d984:	bl	4019d0 <fwrite@plt>
  40d988:	ldr	x3, [x25, #3648]
  40d98c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d990:	add	x0, x0, #0x533
  40d994:	mov	w1, #0x4                   	// #4
  40d998:	mov	w2, #0x1                   	// #1
  40d99c:	bl	4019d0 <fwrite@plt>
  40d9a0:	ldr	x3, [x25, #3648]
  40d9a4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40d9a8:	add	x0, x0, #0x18e
  40d9ac:	mov	w1, #0x4                   	// #4
  40d9b0:	mov	w2, #0x1                   	// #1
  40d9b4:	bl	4019d0 <fwrite@plt>
  40d9b8:	b	40d9c0 <printf@plt+0xbf50>
  40d9bc:	mov	w24, wzr
  40d9c0:	ldr	x22, [x21]
  40d9c4:	ldrb	w8, [x22]
  40d9c8:	cbz	w8, 40daa4 <printf@plt+0xc034>
  40d9cc:	ldrsw	x23, [x21, #8]
  40d9d0:	ldr	w8, [x19, #8]
  40d9d4:	cmp	w23, w8
  40d9d8:	b.ne	40d9f4 <printf@plt+0xbf84>  // b.any
  40d9dc:	cbz	w23, 40daa4 <printf@plt+0xc034>
  40d9e0:	ldr	x1, [x19]
  40d9e4:	mov	x0, x22
  40d9e8:	mov	x2, x23
  40d9ec:	bl	401a40 <bcmp@plt>
  40d9f0:	cbz	w0, 40daa4 <printf@plt+0xc034>
  40d9f4:	ldr	w8, [x20, #8]
  40d9f8:	cmp	w23, w8
  40d9fc:	b.ne	40da18 <printf@plt+0xbfa8>  // b.any
  40da00:	cbz	w23, 40daa4 <printf@plt+0xc034>
  40da04:	ldr	x1, [x20]
  40da08:	mov	x0, x22
  40da0c:	mov	x2, x23
  40da10:	bl	401a40 <bcmp@plt>
  40da14:	cbz	w0, 40daa4 <printf@plt+0xc034>
  40da18:	cbz	w24, 40da34 <printf@plt+0xbfc4>
  40da1c:	ldr	x3, [x25, #3648]
  40da20:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40da24:	add	x0, x0, #0x538
  40da28:	mov	w1, #0x3                   	// #3
  40da2c:	mov	w2, #0x1                   	// #1
  40da30:	bl	4019d0 <fwrite@plt>
  40da34:	ldr	x3, [x25, #3648]
  40da38:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  40da3c:	add	x0, x0, #0xf4c
  40da40:	mov	w1, #0x9                   	// #9
  40da44:	mov	w2, #0x1                   	// #1
  40da48:	mov	w24, #0x1                   	// #1
  40da4c:	bl	4019d0 <fwrite@plt>
  40da50:	ldr	x0, [x21]
  40da54:	ldr	x1, [x25, #3648]
  40da58:	bl	4016b0 <fputs@plt>
  40da5c:	ldr	x3, [x25, #3648]
  40da60:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40da64:	add	x0, x0, #0x1aa
  40da68:	mov	w1, #0x2                   	// #2
  40da6c:	mov	w2, #0x1                   	// #1
  40da70:	bl	4019d0 <fwrite@plt>
  40da74:	ldr	x3, [x25, #3648]
  40da78:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40da7c:	add	x0, x0, #0x53c
  40da80:	mov	w1, #0x4                   	// #4
  40da84:	mov	w2, #0x1                   	// #1
  40da88:	bl	4019d0 <fwrite@plt>
  40da8c:	ldr	x3, [x25, #3648]
  40da90:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40da94:	add	x0, x0, #0x18e
  40da98:	mov	w1, #0x4                   	// #4
  40da9c:	mov	w2, #0x1                   	// #1
  40daa0:	bl	4019d0 <fwrite@plt>
  40daa4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40daa8:	add	x1, x1, #0x541
  40daac:	mov	x0, sp
  40dab0:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40dab4:	ldrsw	x21, [x19, #8]
  40dab8:	ldr	w8, [sp, #8]
  40dabc:	cmp	w21, w8
  40dac0:	b.ne	40daec <printf@plt+0xc07c>  // b.any
  40dac4:	cbz	w21, 40db2c <printf@plt+0xc0bc>
  40dac8:	ldr	x22, [x19]
  40dacc:	ldr	x1, [sp]
  40dad0:	mov	x2, x21
  40dad4:	mov	x0, x22
  40dad8:	bl	401a40 <bcmp@plt>
  40dadc:	cbz	w0, 40db2c <printf@plt+0xc0bc>
  40dae0:	ldrb	w8, [x22]
  40dae4:	cbnz	w8, 40daf8 <printf@plt+0xc088>
  40dae8:	b	40db2c <printf@plt+0xc0bc>
  40daec:	ldr	x22, [x19]
  40daf0:	ldrb	w8, [x22]
  40daf4:	cbz	w8, 40db2c <printf@plt+0xc0bc>
  40daf8:	ldr	w8, [x20, #8]
  40dafc:	cmp	w21, w8
  40db00:	b.ne	40db38 <printf@plt+0xc0c8>  // b.any
  40db04:	cbz	w21, 40db2c <printf@plt+0xc0bc>
  40db08:	ldr	x1, [x20]
  40db0c:	mov	x0, x22
  40db10:	mov	x2, x21
  40db14:	bl	401a40 <bcmp@plt>
  40db18:	mov	w20, w0
  40db1c:	mov	x0, sp
  40db20:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40db24:	cbnz	w20, 40db40 <printf@plt+0xc0d0>
  40db28:	b	40dbc8 <printf@plt+0xc158>
  40db2c:	mov	x0, sp
  40db30:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40db34:	b	40dbc8 <printf@plt+0xc158>
  40db38:	mov	x0, sp
  40db3c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40db40:	cbz	w24, 40db5c <printf@plt+0xc0ec>
  40db44:	ldr	x3, [x25, #3648]
  40db48:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40db4c:	add	x0, x0, #0x538
  40db50:	mov	w1, #0x3                   	// #3
  40db54:	mov	w2, #0x1                   	// #1
  40db58:	bl	4019d0 <fwrite@plt>
  40db5c:	ldr	x3, [x25, #3648]
  40db60:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  40db64:	add	x0, x0, #0xf4c
  40db68:	mov	w1, #0x9                   	// #9
  40db6c:	mov	w2, #0x1                   	// #1
  40db70:	bl	4019d0 <fwrite@plt>
  40db74:	ldr	x0, [x19]
  40db78:	ldr	x1, [x25, #3648]
  40db7c:	bl	4016b0 <fputs@plt>
  40db80:	ldr	x3, [x25, #3648]
  40db84:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40db88:	add	x0, x0, #0x1aa
  40db8c:	mov	w1, #0x2                   	// #2
  40db90:	mov	w2, #0x1                   	// #1
  40db94:	bl	4019d0 <fwrite@plt>
  40db98:	ldr	x3, [x25, #3648]
  40db9c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40dba0:	add	x0, x0, #0x552
  40dba4:	mov	w1, #0x3                   	// #3
  40dba8:	mov	w2, #0x1                   	// #1
  40dbac:	bl	4019d0 <fwrite@plt>
  40dbb0:	ldr	x3, [x25, #3648]
  40dbb4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40dbb8:	add	x0, x0, #0x18e
  40dbbc:	mov	w1, #0x4                   	// #4
  40dbc0:	mov	w2, #0x1                   	// #1
  40dbc4:	bl	4019d0 <fwrite@plt>
  40dbc8:	ldr	x3, [x25, #3648]
  40dbcc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40dbd0:	add	x0, x0, #0x556
  40dbd4:	mov	w1, #0x3                   	// #3
  40dbd8:	mov	w2, #0x1                   	// #1
  40dbdc:	bl	4019d0 <fwrite@plt>
  40dbe0:	ldrb	w8, [x28, #3728]
  40dbe4:	cmp	w8, #0x1
  40dbe8:	b.ne	40dc2c <printf@plt+0xc1bc>  // b.any
  40dbec:	ldr	x3, [x25, #3648]
  40dbf0:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40dbf4:	add	x0, x0, #0x55a
  40dbf8:	mov	w1, #0x75                  	// #117
  40dbfc:	mov	w2, #0x1                   	// #1
  40dc00:	bl	4019d0 <fwrite@plt>
  40dc04:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40dc08:	ldr	x0, [x8, #3632]
  40dc0c:	ldr	x1, [x25, #3648]
  40dc10:	bl	4016b0 <fputs@plt>
  40dc14:	ldr	x3, [x25, #3648]
  40dc18:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40dc1c:	add	x0, x0, #0x5d0
  40dc20:	mov	w1, #0x24                  	// #36
  40dc24:	mov	w2, #0x1                   	// #1
  40dc28:	bl	4019d0 <fwrite@plt>
  40dc2c:	ldrb	w8, [x27, #3724]
  40dc30:	tbnz	w8, #0, 40dc64 <printf@plt+0xc1f4>
  40dc34:	ldr	w8, [x26, #512]
  40dc38:	ldr	x3, [x25, #3648]
  40dc3c:	cbz	w8, 40dc50 <printf@plt+0xc1e0>
  40dc40:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  40dc44:	add	x0, x0, #0x500
  40dc48:	mov	w1, #0x5                   	// #5
  40dc4c:	b	40dc5c <printf@plt+0xc1ec>
  40dc50:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  40dc54:	add	x0, x0, #0x4f9
  40dc58:	mov	w1, #0x6                   	// #6
  40dc5c:	mov	w2, #0x1                   	// #1
  40dc60:	bl	4019d0 <fwrite@plt>
  40dc64:	ldp	x20, x19, [sp, #96]
  40dc68:	ldp	x22, x21, [sp, #80]
  40dc6c:	ldp	x24, x23, [sp, #64]
  40dc70:	ldp	x26, x25, [sp, #48]
  40dc74:	ldp	x28, x27, [sp, #32]
  40dc78:	ldp	x29, x30, [sp, #16]
  40dc7c:	add	sp, sp, #0x70
  40dc80:	ret
  40dc84:	stp	x29, x30, [sp, #-32]!
  40dc88:	stp	x20, x19, [sp, #16]
  40dc8c:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40dc90:	ldrb	w8, [x8, #3732]
  40dc94:	mov	x29, sp
  40dc98:	cmp	w8, #0x1
  40dc9c:	b.ne	40dd24 <printf@plt+0xc2b4>  // b.any
  40dca0:	mov	w19, w1
  40dca4:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40dca8:	cbz	w1, 40dcc4 <printf@plt+0xc254>
  40dcac:	ldr	x3, [x20, #3648]
  40dcb0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  40dcb4:	add	x0, x0, #0xf48
  40dcb8:	mov	w1, #0x3                   	// #3
  40dcbc:	mov	w2, #0x1                   	// #1
  40dcc0:	bl	4019d0 <fwrite@plt>
  40dcc4:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  40dcc8:	ldr	w8, [x8, #512]
  40dccc:	ldr	x3, [x20, #3648]
  40dcd0:	cbz	w8, 40dd0c <printf@plt+0xc29c>
  40dcd4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40dcd8:	add	x0, x0, #0xc3c
  40dcdc:	mov	w1, #0xa9                  	// #169
  40dce0:	mov	w2, #0x1                   	// #1
  40dce4:	bl	4019d0 <fwrite@plt>
  40dce8:	cbz	w19, 40dd24 <printf@plt+0xc2b4>
  40dcec:	ldr	x3, [x20, #3648]
  40dcf0:	ldp	x20, x19, [sp, #16]
  40dcf4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40dcf8:	add	x0, x0, #0xce6
  40dcfc:	mov	w1, #0x4                   	// #4
  40dd00:	mov	w2, #0x1                   	// #1
  40dd04:	ldp	x29, x30, [sp], #32
  40dd08:	b	4019d0 <fwrite@plt>
  40dd0c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40dd10:	add	x0, x0, #0xb90
  40dd14:	mov	w1, #0xab                  	// #171
  40dd18:	mov	w2, #0x1                   	// #1
  40dd1c:	bl	4019d0 <fwrite@plt>
  40dd20:	cbnz	w19, 40dcec <printf@plt+0xc27c>
  40dd24:	ldp	x20, x19, [sp, #16]
  40dd28:	ldp	x29, x30, [sp], #32
  40dd2c:	ret
  40dd30:	sub	sp, sp, #0xc0
  40dd34:	stp	x29, x30, [sp, #96]
  40dd38:	stp	x28, x27, [sp, #112]
  40dd3c:	stp	x26, x25, [sp, #128]
  40dd40:	stp	x24, x23, [sp, #144]
  40dd44:	stp	x22, x21, [sp, #160]
  40dd48:	stp	x20, x19, [sp, #176]
  40dd4c:	add	x29, sp, #0x60
  40dd50:	mov	x19, x0
  40dd54:	sub	x0, x29, #0x10
  40dd58:	bl	41f90c <_ZdlPvm@@Base+0xbcc>
  40dd5c:	sub	x0, x29, #0x20
  40dd60:	bl	41f90c <_ZdlPvm@@Base+0xbcc>
  40dd64:	add	x0, sp, #0x30
  40dd68:	bl	41f90c <_ZdlPvm@@Base+0xbcc>
  40dd6c:	add	x0, sp, #0x20
  40dd70:	bl	41f90c <_ZdlPvm@@Base+0xbcc>
  40dd74:	ldr	x8, [x19, #56]
  40dd78:	str	x8, [x19, #72]
  40dd7c:	adrp	x1, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40dd80:	add	x1, x1, #0xea8
  40dd84:	add	x0, sp, #0x10
  40dd88:	bl	41fa48 <_ZdlPvm@@Base+0xd08>
  40dd8c:	sub	x0, x29, #0x10
  40dd90:	add	x1, sp, #0x10
  40dd94:	bl	41fabc <_ZdlPvm@@Base+0xd7c>
  40dd98:	add	x0, sp, #0x10
  40dd9c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40dda0:	adrp	x22, 43a000 <_Znam@GLIBCXX_3.4>
  40dda4:	ldr	w8, [x22, #512]
  40dda8:	cbz	w8, 40ddcc <printf@plt+0xc35c>
  40ddac:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40ddb0:	add	x1, x1, #0x1cc
  40ddb4:	add	x0, sp, #0x10
  40ddb8:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40ddbc:	sub	x0, x29, #0x10
  40ddc0:	add	x1, sp, #0x10
  40ddc4:	bl	41fdf4 <_ZdlPvm@@Base+0x10b4>
  40ddc8:	b	40dde8 <printf@plt+0xc378>
  40ddcc:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40ddd0:	add	x1, x1, #0x1c5
  40ddd4:	add	x0, sp, #0x10
  40ddd8:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40dddc:	sub	x0, x29, #0x10
  40dde0:	add	x1, sp, #0x10
  40dde4:	bl	41fdf4 <_ZdlPvm@@Base+0x10b4>
  40dde8:	add	x0, sp, #0x10
  40ddec:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40ddf0:	ldp	w8, w9, [x29, #-8]
  40ddf4:	cmp	w8, w9
  40ddf8:	b.lt	40de08 <printf@plt+0xc398>  // b.tstop
  40ddfc:	sub	x0, x29, #0x10
  40de00:	bl	41fc84 <_ZdlPvm@@Base+0xf44>
  40de04:	ldur	w8, [x29, #-8]
  40de08:	ldur	x9, [x29, #-16]
  40de0c:	add	w10, w8, #0x1
  40de10:	stur	w10, [x29, #-8]
  40de14:	strb	wzr, [x9, w8, sxtw]
  40de18:	ldr	x8, [x19, #72]
  40de1c:	cbz	x8, 40de38 <printf@plt+0xc3c8>
  40de20:	ldr	x8, [x8, #8]
  40de24:	cbz	x8, 40de38 <printf@plt+0xc3c8>
  40de28:	add	x1, x8, #0x18
  40de2c:	add	x0, sp, #0x10
  40de30:	bl	41fa48 <_ZdlPvm@@Base+0xd08>
  40de34:	b	40de48 <printf@plt+0xc3d8>
  40de38:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40de3c:	add	x1, x1, #0x476
  40de40:	add	x0, sp, #0x10
  40de44:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40de48:	add	x0, sp, #0x30
  40de4c:	add	x1, sp, #0x10
  40de50:	bl	41fabc <_ZdlPvm@@Base+0xd7c>
  40de54:	add	x0, sp, #0x10
  40de58:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40de5c:	ldp	w8, w9, [sp, #56]
  40de60:	cmp	w8, w9
  40de64:	b.lt	40de74 <printf@plt+0xc404>  // b.tstop
  40de68:	add	x0, sp, #0x30
  40de6c:	bl	41fc84 <_ZdlPvm@@Base+0xf44>
  40de70:	ldr	w8, [sp, #56]
  40de74:	ldr	x9, [sp, #48]
  40de78:	add	w10, w8, #0x1
  40de7c:	str	w10, [sp, #56]
  40de80:	strb	wzr, [x9, w8, sxtw]
  40de84:	add	x0, sp, #0x20
  40de88:	add	x1, sp, #0x30
  40de8c:	bl	41fabc <_ZdlPvm@@Base+0xd7c>
  40de90:	ldr	x8, [x19, #72]
  40de94:	cbz	x8, 40e1c0 <printf@plt+0xc750>
  40de98:	adrp	x23, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40de9c:	adrp	x26, 422000 <_ZdlPvm@@Base+0x32c0>
  40dea0:	add	x20, x19, #0x50
  40dea4:	add	x21, x19, #0x1a0
  40dea8:	mov	w24, #0x1                   	// #1
  40deac:	add	x23, x23, #0xa48
  40deb0:	adrp	x25, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40deb4:	add	x26, x26, #0x642
  40deb8:	b	40dec4 <printf@plt+0xc454>
  40debc:	ldr	x8, [x19, #72]
  40dec0:	cbz	x8, 40e19c <printf@plt+0xc72c>
  40dec4:	ldr	x0, [x8]
  40dec8:	cbz	x0, 40e19c <printf@plt+0xc72c>
  40decc:	mov	x1, xzr
  40ded0:	mov	w2, wzr
  40ded4:	bl	401a60 <fseek@plt>
  40ded8:	tbz	w0, #31, 40def4 <printf@plt+0xc484>
  40dedc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40dee0:	add	x0, x0, #0x5f5
  40dee4:	mov	x1, x23
  40dee8:	mov	x2, x23
  40deec:	mov	x3, x23
  40def0:	bl	418ebc <printf@plt+0x1744c>
  40def4:	ldr	x8, [x19, #72]
  40def8:	cbz	x8, 40df04 <printf@plt+0xc494>
  40defc:	ldr	x1, [x8]
  40df00:	b	40df08 <printf@plt+0xc498>
  40df04:	mov	x1, xzr
  40df08:	mov	x0, x20
  40df0c:	bl	413184 <printf@plt+0x11714>
  40df10:	ldr	x8, [x19, #72]
  40df14:	cbz	x8, 40df2c <printf@plt+0xc4bc>
  40df18:	ldr	x0, [x8]
  40df1c:	bl	401740 <fclose@plt>
  40df20:	ldr	x8, [x19, #72]
  40df24:	cbnz	x8, 40df3c <printf@plt+0xc4cc>
  40df28:	b	40e19c <printf@plt+0xc72c>
  40df2c:	mov	x0, xzr
  40df30:	bl	401740 <fclose@plt>
  40df34:	ldr	x8, [x19, #72]
  40df38:	cbz	x8, 40e19c <printf@plt+0xc72c>
  40df3c:	ldr	x8, [x8, #8]
  40df40:	str	x8, [x19, #72]
  40df44:	cbz	x8, 40e17c <printf@plt+0xc70c>
  40df48:	ldr	w9, [x8, #16]
  40df4c:	cbz	w9, 40e180 <printf@plt+0xc710>
  40df50:	cmp	w24, #0x2
  40df54:	b.lt	40df70 <printf@plt+0xc500>  // b.tstop
  40df58:	sub	x1, x29, #0x10
  40df5c:	sub	x2, x29, #0x20
  40df60:	add	x3, sp, #0x30
  40df64:	add	x4, sp, #0x20
  40df68:	mov	x0, x19
  40df6c:	bl	40d7c0 <printf@plt+0xbd50>
  40df70:	sub	x0, x29, #0x20
  40df74:	add	x1, sp, #0x20
  40df78:	bl	41fabc <_ZdlPvm@@Base+0xd7c>
  40df7c:	add	x0, sp, #0x20
  40df80:	add	x1, sp, #0x30
  40df84:	bl	41fabc <_ZdlPvm@@Base+0xd7c>
  40df88:	ldr	x8, [x19, #72]
  40df8c:	cbz	x8, 40dfa8 <printf@plt+0xc538>
  40df90:	ldr	x8, [x8, #8]
  40df94:	cbz	x8, 40dfa8 <printf@plt+0xc538>
  40df98:	add	x1, x8, #0x18
  40df9c:	add	x0, sp, #0x10
  40dfa0:	bl	41fa48 <_ZdlPvm@@Base+0xd08>
  40dfa4:	b	40dfb8 <printf@plt+0xc548>
  40dfa8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40dfac:	add	x0, sp, #0x10
  40dfb0:	add	x1, x1, #0x476
  40dfb4:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40dfb8:	add	x0, sp, #0x30
  40dfbc:	add	x1, sp, #0x10
  40dfc0:	bl	41fabc <_ZdlPvm@@Base+0xd7c>
  40dfc4:	add	x0, sp, #0x10
  40dfc8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40dfcc:	ldp	w8, w9, [sp, #56]
  40dfd0:	cmp	w8, w9
  40dfd4:	b.lt	40dfe4 <printf@plt+0xc574>  // b.tstop
  40dfd8:	add	x0, sp, #0x30
  40dfdc:	bl	41fc84 <_ZdlPvm@@Base+0xf44>
  40dfe0:	ldr	w8, [sp, #56]
  40dfe4:	ldr	x9, [sp, #48]
  40dfe8:	add	w10, w8, #0x1
  40dfec:	str	w10, [sp, #56]
  40dff0:	strb	wzr, [x9, w8, sxtw]
  40dff4:	ldr	x8, [x19, #72]
  40dff8:	cbz	x8, 40e00c <printf@plt+0xc59c>
  40dffc:	add	x1, x8, #0x18
  40e000:	add	x0, sp, #0x10
  40e004:	bl	41fa48 <_ZdlPvm@@Base+0xd08>
  40e008:	b	40e01c <printf@plt+0xc5ac>
  40e00c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40e010:	add	x0, sp, #0x10
  40e014:	add	x1, x1, #0x476
  40e018:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40e01c:	ldp	w8, w9, [sp, #24]
  40e020:	cmp	w8, w9
  40e024:	b.lt	40e034 <printf@plt+0xc5c4>  // b.tstop
  40e028:	add	x0, sp, #0x10
  40e02c:	bl	41fc84 <_ZdlPvm@@Base+0xf44>
  40e030:	ldr	w8, [sp, #24]
  40e034:	ldr	x9, [sp, #16]
  40e038:	add	w10, w8, #0x1
  40e03c:	str	w10, [sp, #24]
  40e040:	strb	wzr, [x9, w8, sxtw]
  40e044:	ldr	x0, [x25, #3648]
  40e048:	bl	4018d0 <fflush@plt>
  40e04c:	ldr	x0, [sp, #16]
  40e050:	ldr	x2, [x25, #3648]
  40e054:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  40e058:	add	x1, x1, #0x1f2
  40e05c:	bl	4017c0 <freopen@plt>
  40e060:	ldr	w8, [x22, #512]
  40e064:	cbnz	w8, 40e06c <printf@plt+0xc5fc>
  40e068:	bl	40e420 <printf@plt+0xc9b0>
  40e06c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40e070:	mov	x0, x20
  40e074:	add	x1, x1, #0x614
  40e078:	bl	4133cc <printf@plt+0x1195c>
  40e07c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40e080:	add	x1, x1, #0x623
  40e084:	bl	41344c <printf@plt+0x119dc>
  40e088:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40e08c:	add	x1, x1, #0x62a
  40e090:	bl	41344c <printf@plt+0x119dc>
  40e094:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e098:	ldr	x1, [x8, #3632]
  40e09c:	bl	41344c <printf@plt+0x119dc>
  40e0a0:	bl	4135d4 <printf@plt+0x11b64>
  40e0a4:	bl	418acc <printf@plt+0x1705c>
  40e0a8:	str	x0, [sp, #8]
  40e0ac:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40e0b0:	mov	x0, x20
  40e0b4:	add	x1, x1, #0x633
  40e0b8:	bl	4133cc <printf@plt+0x1195c>
  40e0bc:	mov	x27, x0
  40e0c0:	add	x0, sp, #0x8
  40e0c4:	bl	401720 <ctime@plt>
  40e0c8:	mov	x28, x0
  40e0cc:	add	x0, sp, #0x8
  40e0d0:	bl	401720 <ctime@plt>
  40e0d4:	bl	4016f0 <strlen@plt>
  40e0d8:	sub	w2, w0, #0x1
  40e0dc:	mov	x0, x27
  40e0e0:	mov	x1, x28
  40e0e4:	bl	413904 <printf@plt+0x11e94>
  40e0e8:	bl	4135d4 <printf@plt+0x11b64>
  40e0ec:	ldr	w8, [x22, #512]
  40e0f0:	cmp	w8, #0x1
  40e0f4:	b.ne	40e0fc <printf@plt+0xc68c>  // b.any
  40e0f8:	bl	40e420 <printf@plt+0xc9b0>
  40e0fc:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40e100:	mov	x0, x20
  40e104:	add	x1, x1, #0x414
  40e108:	bl	41344c <printf@plt+0x119dc>
  40e10c:	ldr	x1, [sp, #16]
  40e110:	mov	x0, x20
  40e114:	bl	41344c <printf@plt+0x119dc>
  40e118:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40e11c:	mov	x0, x20
  40e120:	add	x1, x1, #0x442
  40e124:	bl	41344c <printf@plt+0x119dc>
  40e128:	bl	413614 <printf@plt+0x11ba4>
  40e12c:	bl	413614 <printf@plt+0x11ba4>
  40e130:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40e134:	ldr	x0, [x8, #3768]
  40e138:	ldr	x1, [x25, #3648]
  40e13c:	bl	4016b0 <fputs@plt>
  40e140:	ldr	x3, [x25, #3648]
  40e144:	mov	w1, #0x8                   	// #8
  40e148:	mov	w2, #0x1                   	// #1
  40e14c:	mov	x0, x26
  40e150:	bl	4019d0 <fwrite@plt>
  40e154:	sub	x1, x29, #0x10
  40e158:	sub	x2, x29, #0x20
  40e15c:	add	x3, sp, #0x30
  40e160:	add	x4, sp, #0x20
  40e164:	mov	x0, x19
  40e168:	bl	40d7c0 <printf@plt+0xbd50>
  40e16c:	add	x0, sp, #0x10
  40e170:	add	w24, w24, #0x1
  40e174:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40e178:	ldr	x8, [x19, #72]
  40e17c:	cbz	x8, 40dec0 <printf@plt+0xc450>
  40e180:	ldr	w9, [x8, #20]
  40e184:	cbz	w9, 40dec0 <printf@plt+0xc450>
  40e188:	ldr	x1, [x25, #3648]
  40e18c:	mov	w2, #0x1                   	// #1
  40e190:	mov	x0, x21
  40e194:	bl	404378 <printf@plt+0x2908>
  40e198:	b	40debc <printf@plt+0xc44c>
  40e19c:	cmp	w24, #0x2
  40e1a0:	b.lt	40e1c0 <printf@plt+0xc750>  // b.tstop
  40e1a4:	sub	x1, x29, #0x10
  40e1a8:	sub	x2, x29, #0x20
  40e1ac:	add	x3, sp, #0x30
  40e1b0:	add	x4, sp, #0x20
  40e1b4:	mov	x0, x19
  40e1b8:	bl	40d7c0 <printf@plt+0xbd50>
  40e1bc:	b	40e358 <printf@plt+0xc8e8>
  40e1c0:	ldr	x0, [x19, #536]
  40e1c4:	bl	411cec <printf@plt+0x1027c>
  40e1c8:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40e1cc:	ldrb	w8, [x19, #3724]
  40e1d0:	tbnz	w8, #0, 40e208 <printf@plt+0xc798>
  40e1d4:	adrp	x9, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e1d8:	ldr	w8, [x22, #512]
  40e1dc:	ldr	x3, [x9, #3648]
  40e1e0:	cbz	w8, 40e1f4 <printf@plt+0xc784>
  40e1e4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  40e1e8:	add	x0, x0, #0x500
  40e1ec:	mov	w1, #0x5                   	// #5
  40e1f0:	b	40e200 <printf@plt+0xc790>
  40e1f4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  40e1f8:	add	x0, x0, #0x4f9
  40e1fc:	mov	w1, #0x6                   	// #6
  40e200:	mov	w2, #0x1                   	// #1
  40e204:	bl	4019d0 <fwrite@plt>
  40e208:	adrp	x21, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40e20c:	ldrb	w8, [x21, #3732]
  40e210:	cmp	w8, #0x1
  40e214:	b.ne	40e358 <printf@plt+0xc8e8>  // b.any
  40e218:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40e21c:	ldrb	w8, [x20, #3728]
  40e220:	cmp	w8, #0x1
  40e224:	b.ne	40e268 <printf@plt+0xc7f8>  // b.any
  40e228:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e22c:	ldr	x3, [x8, #3648]
  40e230:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e234:	add	x0, x0, #0x477
  40e238:	mov	w1, #0xb8                  	// #184
  40e23c:	mov	w2, #0x1                   	// #1
  40e240:	bl	4019d0 <fwrite@plt>
  40e244:	ldrb	w8, [x21, #3732]
  40e248:	cmp	w8, #0x1
  40e24c:	b.eq	40e268 <printf@plt+0xc7f8>  // b.none
  40e250:	ldrb	w8, [x20, #3728]
  40e254:	cmp	w8, #0x1
  40e258:	b.eq	40e2d8 <printf@plt+0xc868>  // b.none
  40e25c:	ldrb	w8, [x19, #3724]
  40e260:	tbz	w8, #0, 40e324 <printf@plt+0xc8b4>
  40e264:	b	40e358 <printf@plt+0xc8e8>
  40e268:	adrp	x21, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e26c:	ldr	x3, [x21, #3648]
  40e270:	adrp	x0, 421000 <_ZdlPvm@@Base+0x22c0>
  40e274:	add	x0, x0, #0xf48
  40e278:	mov	w1, #0x3                   	// #3
  40e27c:	mov	w2, #0x1                   	// #1
  40e280:	bl	4019d0 <fwrite@plt>
  40e284:	ldr	w8, [x22, #512]
  40e288:	ldr	x3, [x21, #3648]
  40e28c:	cbz	w8, 40e2a0 <printf@plt+0xc830>
  40e290:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e294:	add	x0, x0, #0xc3c
  40e298:	mov	w1, #0xa9                  	// #169
  40e29c:	b	40e2ac <printf@plt+0xc83c>
  40e2a0:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e2a4:	add	x0, x0, #0xb90
  40e2a8:	mov	w1, #0xab                  	// #171
  40e2ac:	mov	w2, #0x1                   	// #1
  40e2b0:	bl	4019d0 <fwrite@plt>
  40e2b4:	ldr	x3, [x21, #3648]
  40e2b8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e2bc:	add	x0, x0, #0xce6
  40e2c0:	mov	w1, #0x4                   	// #4
  40e2c4:	mov	w2, #0x1                   	// #1
  40e2c8:	bl	4019d0 <fwrite@plt>
  40e2cc:	ldrb	w8, [x20, #3728]
  40e2d0:	cmp	w8, #0x1
  40e2d4:	b.ne	40e25c <printf@plt+0xc7ec>  // b.any
  40e2d8:	adrp	x20, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e2dc:	ldr	x3, [x20, #3648]
  40e2e0:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e2e4:	add	x0, x0, #0x55a
  40e2e8:	mov	w1, #0x75                  	// #117
  40e2ec:	mov	w2, #0x1                   	// #1
  40e2f0:	bl	4019d0 <fwrite@plt>
  40e2f4:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e2f8:	ldr	x0, [x8, #3632]
  40e2fc:	ldr	x1, [x20, #3648]
  40e300:	bl	4016b0 <fputs@plt>
  40e304:	ldr	x3, [x20, #3648]
  40e308:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e30c:	add	x0, x0, #0x5d0
  40e310:	mov	w1, #0x24                  	// #36
  40e314:	mov	w2, #0x1                   	// #1
  40e318:	bl	4019d0 <fwrite@plt>
  40e31c:	ldrb	w8, [x19, #3724]
  40e320:	tbnz	w8, #0, 40e358 <printf@plt+0xc8e8>
  40e324:	adrp	x9, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e328:	ldr	w8, [x22, #512]
  40e32c:	ldr	x3, [x9, #3648]
  40e330:	cbz	w8, 40e344 <printf@plt+0xc8d4>
  40e334:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  40e338:	add	x0, x0, #0x500
  40e33c:	mov	w1, #0x5                   	// #5
  40e340:	b	40e350 <printf@plt+0xc8e0>
  40e344:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  40e348:	add	x0, x0, #0x4f9
  40e34c:	mov	w1, #0x6                   	// #6
  40e350:	mov	w2, #0x1                   	// #1
  40e354:	bl	4019d0 <fwrite@plt>
  40e358:	add	x0, sp, #0x20
  40e35c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40e360:	add	x0, sp, #0x30
  40e364:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40e368:	sub	x0, x29, #0x20
  40e36c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40e370:	sub	x0, x29, #0x10
  40e374:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40e378:	ldp	x20, x19, [sp, #176]
  40e37c:	ldp	x22, x21, [sp, #160]
  40e380:	ldp	x24, x23, [sp, #144]
  40e384:	ldp	x26, x25, [sp, #128]
  40e388:	ldp	x28, x27, [sp, #112]
  40e38c:	ldp	x29, x30, [sp, #96]
  40e390:	add	sp, sp, #0xc0
  40e394:	ret
  40e398:	b	40e3ec <printf@plt+0xc97c>
  40e39c:	b	40e3e4 <printf@plt+0xc974>
  40e3a0:	b	40e3ec <printf@plt+0xc97c>
  40e3a4:	b	40e3e4 <printf@plt+0xc974>
  40e3a8:	b	40e3ec <printf@plt+0xc97c>
  40e3ac:	b	40e3e4 <printf@plt+0xc974>
  40e3b0:	b	40e3ec <printf@plt+0xc97c>
  40e3b4:	b	40e3e4 <printf@plt+0xc974>
  40e3b8:	mov	x19, x0
  40e3bc:	b	40e400 <printf@plt+0xc990>
  40e3c0:	mov	x19, x0
  40e3c4:	b	40e408 <printf@plt+0xc998>
  40e3c8:	mov	x19, x0
  40e3cc:	b	40e410 <printf@plt+0xc9a0>
  40e3d0:	b	40e3e4 <printf@plt+0xc974>
  40e3d4:	b	40e3ec <printf@plt+0xc97c>
  40e3d8:	b	40e3e4 <printf@plt+0xc974>
  40e3dc:	b	40e3e4 <printf@plt+0xc974>
  40e3e0:	b	40e3e4 <printf@plt+0xc974>
  40e3e4:	mov	x19, x0
  40e3e8:	b	40e3f8 <printf@plt+0xc988>
  40e3ec:	mov	x19, x0
  40e3f0:	add	x0, sp, #0x10
  40e3f4:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40e3f8:	add	x0, sp, #0x20
  40e3fc:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40e400:	add	x0, sp, #0x30
  40e404:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40e408:	sub	x0, x29, #0x20
  40e40c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40e410:	sub	x0, x29, #0x10
  40e414:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40e418:	mov	x0, x19
  40e41c:	bl	4019e0 <_Unwind_Resume@plt>
  40e420:	stp	x29, x30, [sp, #-32]!
  40e424:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  40e428:	str	x19, [sp, #16]
  40e42c:	ldr	w8, [x8, #512]
  40e430:	adrp	x19, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e434:	ldr	x3, [x19, #3648]
  40e438:	mov	x29, sp
  40e43c:	cmp	w8, #0x1
  40e440:	b.ne	40e4fc <printf@plt+0xca8c>  // b.any
  40e444:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e448:	add	x0, x0, #0x64b
  40e44c:	mov	w1, #0x3f                  	// #63
  40e450:	mov	w2, #0x1                   	// #1
  40e454:	bl	4019d0 <fwrite@plt>
  40e458:	ldr	x3, [x19, #3648]
  40e45c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e460:	add	x0, x0, #0x68b
  40e464:	mov	w1, #0x28                  	// #40
  40e468:	mov	w2, #0x1                   	// #1
  40e46c:	bl	4019d0 <fwrite@plt>
  40e470:	ldr	x3, [x19, #3648]
  40e474:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e478:	add	x0, x0, #0x6b4
  40e47c:	mov	w1, #0x7                   	// #7
  40e480:	mov	w2, #0x1                   	// #1
  40e484:	bl	4019d0 <fwrite@plt>
  40e488:	ldr	x3, [x19, #3648]
  40e48c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e490:	add	x0, x0, #0x6bc
  40e494:	mov	w1, #0x7                   	// #7
  40e498:	mov	w2, #0x1                   	// #1
  40e49c:	bl	4019d0 <fwrite@plt>
  40e4a0:	ldr	x3, [x19, #3648]
  40e4a4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e4a8:	add	x0, x0, #0x6c4
  40e4ac:	mov	w1, #0x40                  	// #64
  40e4b0:	mov	w2, #0x1                   	// #1
  40e4b4:	bl	4019d0 <fwrite@plt>
  40e4b8:	ldr	x3, [x19, #3648]
  40e4bc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e4c0:	add	x0, x0, #0x705
  40e4c4:	mov	w1, #0x47                  	// #71
  40e4c8:	mov	w2, #0x1                   	// #1
  40e4cc:	bl	4019d0 <fwrite@plt>
  40e4d0:	ldr	x3, [x19, #3648]
  40e4d4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e4d8:	add	x0, x0, #0x74d
  40e4dc:	mov	w1, #0x2f                  	// #47
  40e4e0:	mov	w2, #0x1                   	// #1
  40e4e4:	bl	4019d0 <fwrite@plt>
  40e4e8:	ldr	x3, [x19, #3648]
  40e4ec:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e4f0:	add	x0, x0, #0x77d
  40e4f4:	mov	w1, #0x18                  	// #24
  40e4f8:	b	40e610 <printf@plt+0xcba0>
  40e4fc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e500:	add	x0, x0, #0x796
  40e504:	mov	w1, #0x2a                  	// #42
  40e508:	mov	w2, #0x1                   	// #1
  40e50c:	bl	4019d0 <fwrite@plt>
  40e510:	ldr	x3, [x19, #3648]
  40e514:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e518:	add	x0, x0, #0x7c1
  40e51c:	mov	w1, #0x42                  	// #66
  40e520:	mov	w2, #0x1                   	// #1
  40e524:	bl	4019d0 <fwrite@plt>
  40e528:	ldr	x3, [x19, #3648]
  40e52c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e530:	add	x0, x0, #0x804
  40e534:	mov	w1, #0x37                  	// #55
  40e538:	mov	w2, #0x1                   	// #1
  40e53c:	bl	4019d0 <fwrite@plt>
  40e540:	ldr	x3, [x19, #3648]
  40e544:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e548:	add	x0, x0, #0x83c
  40e54c:	mov	w1, #0x3a                  	// #58
  40e550:	mov	w2, #0x1                   	// #1
  40e554:	bl	4019d0 <fwrite@plt>
  40e558:	ldr	x3, [x19, #3648]
  40e55c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e560:	add	x0, x0, #0x877
  40e564:	mov	w1, #0x3a                  	// #58
  40e568:	mov	w2, #0x1                   	// #1
  40e56c:	bl	4019d0 <fwrite@plt>
  40e570:	ldr	x3, [x19, #3648]
  40e574:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e578:	add	x0, x0, #0x6bc
  40e57c:	mov	w1, #0x7                   	// #7
  40e580:	mov	w2, #0x1                   	// #1
  40e584:	bl	4019d0 <fwrite@plt>
  40e588:	ldr	x3, [x19, #3648]
  40e58c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e590:	add	x0, x0, #0x8b2
  40e594:	mov	w1, #0x42                  	// #66
  40e598:	mov	w2, #0x1                   	// #1
  40e59c:	bl	4019d0 <fwrite@plt>
  40e5a0:	ldr	x3, [x19, #3648]
  40e5a4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e5a8:	add	x0, x0, #0x8f5
  40e5ac:	mov	w1, #0x48                  	// #72
  40e5b0:	mov	w2, #0x1                   	// #1
  40e5b4:	bl	4019d0 <fwrite@plt>
  40e5b8:	ldr	x3, [x19, #3648]
  40e5bc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e5c0:	add	x0, x0, #0x93e
  40e5c4:	mov	w1, #0x30                  	// #48
  40e5c8:	mov	w2, #0x1                   	// #1
  40e5cc:	bl	4019d0 <fwrite@plt>
  40e5d0:	ldr	x3, [x19, #3648]
  40e5d4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e5d8:	add	x0, x0, #0x77d
  40e5dc:	mov	w1, #0x18                  	// #24
  40e5e0:	mov	w2, #0x1                   	// #1
  40e5e4:	bl	4019d0 <fwrite@plt>
  40e5e8:	ldr	x3, [x19, #3648]
  40e5ec:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e5f0:	add	x0, x0, #0x96f
  40e5f4:	mov	w1, #0x26                  	// #38
  40e5f8:	mov	w2, #0x1                   	// #1
  40e5fc:	bl	4019d0 <fwrite@plt>
  40e600:	ldr	x3, [x19, #3648]
  40e604:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e608:	add	x0, x0, #0x996
  40e60c:	mov	w1, #0x25                  	// #37
  40e610:	mov	w2, #0x1                   	// #1
  40e614:	bl	4019d0 <fwrite@plt>
  40e618:	ldr	x3, [x19, #3648]
  40e61c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e620:	add	x0, x0, #0x9bc
  40e624:	mov	w1, #0x48                  	// #72
  40e628:	mov	w2, #0x1                   	// #1
  40e62c:	bl	4019d0 <fwrite@plt>
  40e630:	ldr	x3, [x19, #3648]
  40e634:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e638:	add	x0, x0, #0xa05
  40e63c:	mov	w1, #0x48                  	// #72
  40e640:	mov	w2, #0x1                   	// #1
  40e644:	bl	4019d0 <fwrite@plt>
  40e648:	ldr	x3, [x19, #3648]
  40e64c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e650:	add	x0, x0, #0xa4e
  40e654:	mov	w1, #0x48                  	// #72
  40e658:	mov	w2, #0x1                   	// #1
  40e65c:	bl	4019d0 <fwrite@plt>
  40e660:	ldr	x3, [x19, #3648]
  40e664:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e668:	add	x0, x0, #0xa97
  40e66c:	mov	w1, #0x26                  	// #38
  40e670:	mov	w2, #0x1                   	// #1
  40e674:	bl	4019d0 <fwrite@plt>
  40e678:	ldr	x3, [x19, #3648]
  40e67c:	ldr	x19, [sp, #16]
  40e680:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e684:	add	x0, x0, #0xabe
  40e688:	mov	w1, #0x9                   	// #9
  40e68c:	mov	w2, #0x1                   	// #1
  40e690:	ldp	x29, x30, [sp], #32
  40e694:	b	4019d0 <fwrite@plt>
  40e698:	sub	sp, sp, #0x50
  40e69c:	stp	x29, x30, [sp, #16]
  40e6a0:	stp	x24, x23, [sp, #32]
  40e6a4:	stp	x22, x21, [sp, #48]
  40e6a8:	stp	x20, x19, [sp, #64]
  40e6ac:	add	x29, sp, #0x10
  40e6b0:	mov	x19, x0
  40e6b4:	ldr	x0, [x0, #536]
  40e6b8:	adrp	x8, 421000 <_ZdlPvm@@Base+0x22c0>
  40e6bc:	add	x8, x8, #0xcf8
  40e6c0:	str	x8, [x19]
  40e6c4:	cbz	x0, 40e6cc <printf@plt+0xcc5c>
  40e6c8:	bl	410db8 <printf@plt+0xf348>
  40e6cc:	add	x20, x19, #0x50
  40e6d0:	mov	x0, x20
  40e6d4:	bl	4131d0 <printf@plt+0x11760>
  40e6d8:	adrp	x23, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e6dc:	ldr	x1, [x23, #3648]
  40e6e0:	mov	x0, x20
  40e6e4:	bl	413150 <printf@plt+0x116e0>
  40e6e8:	adrp	x24, 43a000 <_Znam@GLIBCXX_3.4>
  40e6ec:	ldr	w8, [x24, #512]
  40e6f0:	cbnz	w8, 40e6f8 <printf@plt+0xcc88>
  40e6f4:	bl	40e420 <printf@plt+0xc9b0>
  40e6f8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40e6fc:	add	x1, x1, #0x614
  40e700:	mov	x0, x20
  40e704:	bl	4133cc <printf@plt+0x1195c>
  40e708:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40e70c:	add	x1, x1, #0x623
  40e710:	bl	41344c <printf@plt+0x119dc>
  40e714:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40e718:	add	x1, x1, #0x62a
  40e71c:	bl	41344c <printf@plt+0x119dc>
  40e720:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e724:	ldr	x1, [x8, #3632]
  40e728:	bl	41344c <printf@plt+0x119dc>
  40e72c:	bl	4135d4 <printf@plt+0x11b64>
  40e730:	bl	418acc <printf@plt+0x1705c>
  40e734:	str	x0, [sp, #8]
  40e738:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40e73c:	add	x1, x1, #0x633
  40e740:	mov	x0, x20
  40e744:	bl	4133cc <printf@plt+0x1195c>
  40e748:	mov	x21, x0
  40e74c:	add	x0, sp, #0x8
  40e750:	bl	401720 <ctime@plt>
  40e754:	mov	x22, x0
  40e758:	add	x0, sp, #0x8
  40e75c:	bl	401720 <ctime@plt>
  40e760:	bl	4016f0 <strlen@plt>
  40e764:	sub	w2, w0, #0x1
  40e768:	mov	x0, x21
  40e76c:	mov	x1, x22
  40e770:	bl	413904 <printf@plt+0x11e94>
  40e774:	bl	4135d4 <printf@plt+0x11b64>
  40e778:	ldr	w8, [x24, #512]
  40e77c:	cmp	w8, #0x1
  40e780:	b.ne	40e788 <printf@plt+0xcd18>  // b.any
  40e784:	bl	40e420 <printf@plt+0xc9b0>
  40e788:	ldr	w8, [x19, #388]
  40e78c:	cbz	w8, 40e7c8 <printf@plt+0xcd58>
  40e790:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40e794:	add	x1, x1, #0x414
  40e798:	mov	x0, x20
  40e79c:	bl	41344c <printf@plt+0x119dc>
  40e7a0:	add	x1, x19, #0x190
  40e7a4:	mov	x0, x20
  40e7a8:	bl	41392c <printf@plt+0x11ebc>
  40e7ac:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40e7b0:	add	x1, x1, #0x442
  40e7b4:	mov	x0, x20
  40e7b8:	bl	41344c <printf@plt+0x119dc>
  40e7bc:	bl	413614 <printf@plt+0x11ba4>
  40e7c0:	bl	413614 <printf@plt+0x11ba4>
  40e7c4:	b	40e7dc <printf@plt+0xcd6c>
  40e7c8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40e7cc:	add	x1, x1, #0x43b
  40e7d0:	mov	x0, x20
  40e7d4:	bl	41344c <printf@plt+0x119dc>
  40e7d8:	bl	413614 <printf@plt+0x11ba4>
  40e7dc:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40e7e0:	add	x9, x9, #0xec0
  40e7e4:	ldp	w8, w9, [x9]
  40e7e8:	cmp	w8, w9
  40e7ec:	b.lt	40e804 <printf@plt+0xcd94>  // b.tstop
  40e7f0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40e7f4:	add	x0, x0, #0xeb8
  40e7f8:	bl	41fc84 <_ZdlPvm@@Base+0xf44>
  40e7fc:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40e800:	ldr	w8, [x8, #3776]
  40e804:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40e808:	add	x9, x9, #0xeb8
  40e80c:	ldr	x10, [x9]
  40e810:	add	w11, w8, #0x1
  40e814:	str	w11, [x9, #8]
  40e818:	strb	wzr, [x10, w8, sxtw]
  40e81c:	ldr	x0, [x9]
  40e820:	ldr	x1, [x23, #3648]
  40e824:	bl	4016b0 <fputs@plt>
  40e828:	ldr	x3, [x23, #3648]
  40e82c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e830:	add	x0, x0, #0x642
  40e834:	mov	w1, #0x8                   	// #8
  40e838:	mov	w2, #0x1                   	// #1
  40e83c:	bl	4019d0 <fwrite@plt>
  40e840:	mov	x0, x19
  40e844:	bl	40d660 <printf@plt+0xbbf0>
  40e848:	ldr	w8, [x19, #388]
  40e84c:	cbz	w8, 40e8b0 <printf@plt+0xce40>
  40e850:	ldr	w8, [x19, #392]
  40e854:	mov	w9, #0x1                   	// #1
  40e858:	str	w9, [x19, #384]
  40e85c:	cbz	w8, 40e8b0 <printf@plt+0xce40>
  40e860:	ldr	w8, [x24, #512]
  40e864:	cbz	w8, 40e87c <printf@plt+0xce0c>
  40e868:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40e86c:	add	x1, x1, #0x421
  40e870:	mov	x0, x20
  40e874:	bl	41344c <printf@plt+0x119dc>
  40e878:	b	40e88c <printf@plt+0xce1c>
  40e87c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40e880:	add	x1, x1, #0x41c
  40e884:	mov	x0, x20
  40e888:	bl	41344c <printf@plt+0x119dc>
  40e88c:	add	x1, x19, #0x190
  40e890:	mov	x0, x20
  40e894:	bl	41392c <printf@plt+0x11ebc>
  40e898:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40e89c:	add	x1, x1, #0x435
  40e8a0:	mov	x0, x20
  40e8a4:	bl	41344c <printf@plt+0x119dc>
  40e8a8:	bl	413614 <printf@plt+0x11ba4>
  40e8ac:	bl	413614 <printf@plt+0x11ba4>
  40e8b0:	ldr	x1, [x23, #3648]
  40e8b4:	add	x21, x19, #0x1a0
  40e8b8:	mov	x0, x21
  40e8bc:	mov	w2, wzr
  40e8c0:	bl	404378 <printf@plt+0x2908>
  40e8c4:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40e8c8:	ldrb	w8, [x8, #3724]
  40e8cc:	tbnz	w8, #0, 40e900 <printf@plt+0xce90>
  40e8d0:	ldr	w8, [x24, #512]
  40e8d4:	ldr	x3, [x23, #3648]
  40e8d8:	cbz	w8, 40e8ec <printf@plt+0xce7c>
  40e8dc:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  40e8e0:	add	x0, x0, #0x500
  40e8e4:	mov	w1, #0x5                   	// #5
  40e8e8:	b	40e8f8 <printf@plt+0xce88>
  40e8ec:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  40e8f0:	add	x0, x0, #0x4f9
  40e8f4:	mov	w1, #0x6                   	// #6
  40e8f8:	mov	w2, #0x1                   	// #1
  40e8fc:	bl	4019d0 <fwrite@plt>
  40e900:	mov	x0, x20
  40e904:	bl	4131d0 <printf@plt+0x11760>
  40e908:	mov	x0, x20
  40e90c:	bl	4131d0 <printf@plt+0x11760>
  40e910:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40e914:	ldrb	w8, [x8, #3712]
  40e918:	cmp	w8, #0x1
  40e91c:	b.ne	40e95c <printf@plt+0xceec>  // b.any
  40e920:	ldr	x3, [x23, #3648]
  40e924:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e928:	add	x0, x0, #0xac8
  40e92c:	mov	w1, #0x8                   	// #8
  40e930:	mov	w2, #0x1                   	// #1
  40e934:	bl	4019d0 <fwrite@plt>
  40e938:	ldr	x3, [x23, #3648]
  40e93c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e940:	add	x0, x0, #0xad1
  40e944:	mov	w1, #0x8                   	// #8
  40e948:	mov	w2, #0x1                   	// #1
  40e94c:	bl	4019d0 <fwrite@plt>
  40e950:	mov	x0, x19
  40e954:	bl	40dd30 <printf@plt+0xc2c0>
  40e958:	b	40e994 <printf@plt+0xcf24>
  40e95c:	mov	x0, x19
  40e960:	bl	40dd30 <printf@plt+0xc2c0>
  40e964:	ldr	x3, [x23, #3648]
  40e968:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e96c:	add	x0, x0, #0xac8
  40e970:	mov	w1, #0x8                   	// #8
  40e974:	mov	w2, #0x1                   	// #1
  40e978:	bl	4019d0 <fwrite@plt>
  40e97c:	ldr	x3, [x23, #3648]
  40e980:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40e984:	add	x0, x0, #0xad1
  40e988:	mov	w1, #0x8                   	// #8
  40e98c:	mov	w2, #0x1                   	// #1
  40e990:	bl	4019d0 <fwrite@plt>
  40e994:	add	x0, x19, #0x2a0
  40e998:	bl	404624 <printf@plt+0x2bb4>
  40e99c:	mov	x0, x21
  40e9a0:	bl	404268 <printf@plt+0x27f8>
  40e9a4:	add	x0, x19, #0x190
  40e9a8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40e9ac:	add	x0, x19, #0x128
  40e9b0:	bl	417c08 <printf@plt+0x16198>
  40e9b4:	add	x0, x19, #0xe0
  40e9b8:	bl	417c08 <printf@plt+0x16198>
  40e9bc:	add	x0, x19, #0xa0
  40e9c0:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40e9c4:	mov	x0, x19
  40e9c8:	bl	417478 <printf@plt+0x15a08>
  40e9cc:	ldp	x20, x19, [sp, #64]
  40e9d0:	ldp	x22, x21, [sp, #48]
  40e9d4:	ldp	x24, x23, [sp, #32]
  40e9d8:	ldp	x29, x30, [sp, #16]
  40e9dc:	add	sp, sp, #0x50
  40e9e0:	ret
  40e9e4:	mov	x20, x0
  40e9e8:	add	x0, x19, #0x2a0
  40e9ec:	bl	404624 <printf@plt+0x2bb4>
  40e9f0:	add	x0, x19, #0x1a0
  40e9f4:	bl	404268 <printf@plt+0x27f8>
  40e9f8:	add	x0, x19, #0x180
  40e9fc:	bl	404120 <printf@plt+0x26b0>
  40ea00:	add	x0, x19, #0x110
  40ea04:	bl	40f720 <printf@plt+0xdcb0>
  40ea08:	add	x0, x19, #0xc8
  40ea0c:	bl	40f720 <printf@plt+0xdcb0>
  40ea10:	add	x0, x19, #0xa0
  40ea14:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40ea18:	mov	x0, x19
  40ea1c:	bl	417478 <printf@plt+0x15a08>
  40ea20:	mov	x0, x20
  40ea24:	bl	40f728 <printf@plt+0xdcb8>
  40ea28:	stp	x29, x30, [sp, #-32]!
  40ea2c:	str	x19, [sp, #16]
  40ea30:	mov	x29, sp
  40ea34:	mov	x19, x0
  40ea38:	bl	40e698 <printf@plt+0xcc28>
  40ea3c:	mov	x0, x19
  40ea40:	ldr	x19, [sp, #16]
  40ea44:	ldp	x29, x30, [sp], #32
  40ea48:	b	41ed34 <_ZdlPv@@Base>
  40ea4c:	sub	sp, sp, #0x60
  40ea50:	stp	x29, x30, [sp, #32]
  40ea54:	str	x23, [sp, #48]
  40ea58:	stp	x22, x21, [sp, #64]
  40ea5c:	stp	x20, x19, [sp, #80]
  40ea60:	add	x29, sp, #0x20
  40ea64:	mov	w20, w1
  40ea68:	cbz	x0, 40eae4 <printf@plt+0xd074>
  40ea6c:	mov	x22, x4
  40ea70:	mov	x23, x3
  40ea74:	mov	x21, x2
  40ea78:	mov	x19, x0
  40ea7c:	sub	x0, x0, #0x1
  40ea80:	ldrb	w8, [x0, #1]!
  40ea84:	cmp	w8, #0x3d
  40ea88:	b.eq	40ea80 <printf@plt+0xd010>  // b.none
  40ea8c:	mov	w2, #0xa                   	// #10
  40ea90:	mov	x1, xzr
  40ea94:	bl	401770 <strtol@plt>
  40ea98:	cmp	w0, w20
  40ea9c:	b.eq	40eb04 <printf@plt+0xd094>  // b.none
  40eaa0:	adrp	x8, 421000 <_ZdlPvm@@Base+0x22c0>
  40eaa4:	adrp	x9, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40eaa8:	add	x8, x8, #0xf71
  40eaac:	cmp	x23, #0x0
  40eab0:	ldr	x0, [x9, #3656]
  40eab4:	csel	x2, x8, x23, eq  // eq = none
  40eab8:	adrp	x8, 421000 <_ZdlPvm@@Base+0x22c0>
  40eabc:	add	x8, x8, #0xf77
  40eac0:	cmp	x22, #0x0
  40eac4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40eac8:	csel	x3, x8, x22, eq  // eq = none
  40eacc:	add	x1, x1, #0xada
  40ead0:	mov	x4, x21
  40ead4:	mov	w5, w20
  40ead8:	mov	x6, x19
  40eadc:	bl	401700 <fprintf@plt>
  40eae0:	b	40eb04 <printf@plt+0xd094>
  40eae4:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  40eae8:	add	x1, x1, #0x489
  40eaec:	mov	x0, sp
  40eaf0:	mov	w2, w20
  40eaf4:	bl	401800 <sprintf@plt>
  40eaf8:	mov	x0, sp
  40eafc:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  40eb00:	mov	x19, x0
  40eb04:	mov	x0, x19
  40eb08:	ldp	x20, x19, [sp, #80]
  40eb0c:	ldp	x22, x21, [sp, #64]
  40eb10:	ldr	x23, [sp, #48]
  40eb14:	ldp	x29, x30, [sp, #32]
  40eb18:	add	sp, sp, #0x60
  40eb1c:	ret
  40eb20:	sub	sp, sp, #0x90
  40eb24:	stp	x29, x30, [sp, #48]
  40eb28:	stp	x28, x27, [sp, #64]
  40eb2c:	stp	x26, x25, [sp, #80]
  40eb30:	stp	x24, x23, [sp, #96]
  40eb34:	stp	x22, x21, [sp, #112]
  40eb38:	stp	x20, x19, [sp, #128]
  40eb3c:	add	x29, sp, #0x30
  40eb40:	mov	x26, x5
  40eb44:	mov	x19, x0
  40eb48:	mov	x8, xzr
  40eb4c:	stp	w3, w4, [sp]
  40eb50:	ldrb	w21, [x26, x8]
  40eb54:	cbz	w21, 40eb74 <printf@plt+0xd104>
  40eb58:	cmp	w21, #0x2c
  40eb5c:	b.eq	40eb74 <printf@plt+0xd104>  // b.none
  40eb60:	cmp	w21, #0x5d
  40eb64:	b.eq	40eb74 <printf@plt+0xd104>  // b.none
  40eb68:	add	x8, x8, #0x1
  40eb6c:	ldrb	w21, [x26, x8]
  40eb70:	cbnz	w21, 40eb58 <printf@plt+0xd0e8>
  40eb74:	stp	w1, w2, [sp, #8]
  40eb78:	cbz	w8, 40ebbc <printf@plt+0xd14c>
  40eb7c:	add	w23, w8, #0x1
  40eb80:	mov	x0, x23
  40eb84:	and	x22, x8, #0xffffffff
  40eb88:	bl	4016a0 <_Znam@plt>
  40eb8c:	mov	x1, x26
  40eb90:	mov	x2, x23
  40eb94:	mov	x20, x0
  40eb98:	bl	4016c0 <memcpy@plt>
  40eb9c:	cmp	w21, #0x2c
  40eba0:	csel	x8, x23, x22, eq  // eq = none
  40eba4:	strb	wzr, [x20, x22]
  40eba8:	add	x24, x26, x8
  40ebac:	mov	x8, xzr
  40ebb0:	ldrb	w21, [x24, x8]
  40ebb4:	cbnz	w21, 40ebd4 <printf@plt+0xd164>
  40ebb8:	b	40ebf0 <printf@plt+0xd180>
  40ebbc:	cmp	w21, #0x2c
  40ebc0:	mov	x20, xzr
  40ebc4:	cinc	x24, x26, eq  // eq = none
  40ebc8:	mov	x8, xzr
  40ebcc:	ldrb	w21, [x24, x8]
  40ebd0:	cbz	w21, 40ebf0 <printf@plt+0xd180>
  40ebd4:	cmp	w21, #0x2c
  40ebd8:	b.eq	40ebf0 <printf@plt+0xd180>  // b.none
  40ebdc:	cmp	w21, #0x5d
  40ebe0:	b.eq	40ebf0 <printf@plt+0xd180>  // b.none
  40ebe4:	add	x8, x8, #0x1
  40ebe8:	ldrb	w21, [x24, x8]
  40ebec:	cbnz	w21, 40ebd4 <printf@plt+0xd164>
  40ebf0:	cbz	w8, 40ec34 <printf@plt+0xd1c4>
  40ebf4:	add	w25, w8, #0x1
  40ebf8:	mov	x0, x25
  40ebfc:	and	x22, x8, #0xffffffff
  40ec00:	bl	4016a0 <_Znam@plt>
  40ec04:	mov	x1, x24
  40ec08:	mov	x2, x25
  40ec0c:	mov	x23, x0
  40ec10:	bl	4016c0 <memcpy@plt>
  40ec14:	cmp	w21, #0x2c
  40ec18:	csel	x8, x25, x22, eq  // eq = none
  40ec1c:	strb	wzr, [x23, x22]
  40ec20:	add	x24, x24, x8
  40ec24:	mov	x8, xzr
  40ec28:	ldrb	w21, [x24, x8]
  40ec2c:	cbnz	w21, 40ec4c <printf@plt+0xd1dc>
  40ec30:	b	40ec68 <printf@plt+0xd1f8>
  40ec34:	cmp	w21, #0x2c
  40ec38:	mov	x23, xzr
  40ec3c:	cinc	x24, x24, eq  // eq = none
  40ec40:	mov	x8, xzr
  40ec44:	ldrb	w21, [x24, x8]
  40ec48:	cbz	w21, 40ec68 <printf@plt+0xd1f8>
  40ec4c:	cmp	w21, #0x2c
  40ec50:	b.eq	40ec68 <printf@plt+0xd1f8>  // b.none
  40ec54:	cmp	w21, #0x5d
  40ec58:	b.eq	40ec68 <printf@plt+0xd1f8>  // b.none
  40ec5c:	add	x8, x8, #0x1
  40ec60:	ldrb	w21, [x24, x8]
  40ec64:	cbnz	w21, 40ec4c <printf@plt+0xd1dc>
  40ec68:	cbz	w8, 40ecac <printf@plt+0xd23c>
  40ec6c:	add	w25, w8, #0x1
  40ec70:	mov	x0, x25
  40ec74:	and	x22, x8, #0xffffffff
  40ec78:	bl	4016a0 <_Znam@plt>
  40ec7c:	mov	x1, x24
  40ec80:	mov	x2, x25
  40ec84:	mov	x27, x0
  40ec88:	bl	4016c0 <memcpy@plt>
  40ec8c:	cmp	w21, #0x2c
  40ec90:	csel	x8, x25, x22, eq  // eq = none
  40ec94:	strb	wzr, [x27, x22]
  40ec98:	add	x24, x24, x8
  40ec9c:	mov	x8, xzr
  40eca0:	ldrb	w21, [x24, x8]
  40eca4:	cbnz	w21, 40ecc4 <printf@plt+0xd254>
  40eca8:	b	40ece0 <printf@plt+0xd270>
  40ecac:	cmp	w21, #0x2c
  40ecb0:	mov	x27, xzr
  40ecb4:	cinc	x24, x24, eq  // eq = none
  40ecb8:	mov	x8, xzr
  40ecbc:	ldrb	w21, [x24, x8]
  40ecc0:	cbz	w21, 40ece0 <printf@plt+0xd270>
  40ecc4:	cmp	w21, #0x2c
  40ecc8:	b.eq	40ece0 <printf@plt+0xd270>  // b.none
  40eccc:	cmp	w21, #0x5d
  40ecd0:	b.eq	40ece0 <printf@plt+0xd270>  // b.none
  40ecd4:	add	x8, x8, #0x1
  40ecd8:	ldrb	w21, [x24, x8]
  40ecdc:	cbnz	w21, 40ecc4 <printf@plt+0xd254>
  40ece0:	cbz	w8, 40ed24 <printf@plt+0xd2b4>
  40ece4:	add	w25, w8, #0x1
  40ece8:	mov	x0, x25
  40ecec:	and	x22, x8, #0xffffffff
  40ecf0:	bl	4016a0 <_Znam@plt>
  40ecf4:	mov	x1, x24
  40ecf8:	mov	x2, x25
  40ecfc:	mov	x28, x0
  40ed00:	bl	4016c0 <memcpy@plt>
  40ed04:	cmp	w21, #0x2c
  40ed08:	csel	x8, x25, x22, eq  // eq = none
  40ed0c:	strb	wzr, [x28, x22]
  40ed10:	add	x25, x24, x8
  40ed14:	mov	x21, xzr
  40ed18:	ldrb	w8, [x25, x21]
  40ed1c:	cbnz	w8, 40ed3c <printf@plt+0xd2cc>
  40ed20:	b	40ed58 <printf@plt+0xd2e8>
  40ed24:	cmp	w21, #0x2c
  40ed28:	mov	x28, xzr
  40ed2c:	cinc	x25, x24, eq  // eq = none
  40ed30:	mov	x21, xzr
  40ed34:	ldrb	w8, [x25, x21]
  40ed38:	cbz	w8, 40ed58 <printf@plt+0xd2e8>
  40ed3c:	cmp	w8, #0x2c
  40ed40:	b.eq	40ed58 <printf@plt+0xd2e8>  // b.none
  40ed44:	cmp	w8, #0x5d
  40ed48:	b.eq	40ed58 <printf@plt+0xd2e8>  // b.none
  40ed4c:	add	x21, x21, #0x1
  40ed50:	ldrb	w8, [x25, x21]
  40ed54:	cbnz	w8, 40ed3c <printf@plt+0xd2cc>
  40ed58:	cbz	w21, 40ed80 <printf@plt+0xd310>
  40ed5c:	add	w22, w21, #0x1
  40ed60:	mov	x0, x22
  40ed64:	bl	4016a0 <_Znam@plt>
  40ed68:	mov	x1, x25
  40ed6c:	mov	x2, x22
  40ed70:	mov	x24, x0
  40ed74:	bl	4016c0 <memcpy@plt>
  40ed78:	strb	wzr, [x24, w21, uxtw]
  40ed7c:	b	40ed84 <printf@plt+0xd314>
  40ed80:	mov	x24, xzr
  40ed84:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40ed88:	add	x1, x1, #0xb21
  40ed8c:	mov	x0, x20
  40ed90:	bl	401940 <strcmp@plt>
  40ed94:	cbz	w0, 40ee00 <printf@plt+0xd390>
  40ed98:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40ed9c:	add	x1, x1, #0xb2e
  40eda0:	mov	x0, x20
  40eda4:	bl	401940 <strcmp@plt>
  40eda8:	cbz	w0, 40ee70 <printf@plt+0xd400>
  40edac:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40edb0:	add	x1, x1, #0xb3b
  40edb4:	mov	w2, #0xb                   	// #11
  40edb8:	mov	x0, x20
  40edbc:	bl	401860 <strncmp@plt>
  40edc0:	cbnz	w0, 40ef4c <printf@plt+0xd4dc>
  40edc4:	ldr	x20, [x19, #528]
  40edc8:	add	x0, sp, #0x10
  40edcc:	mov	x1, x26
  40edd0:	add	x22, x19, #0xc8
  40edd4:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40edd8:	ldr	w3, [x19, #608]
  40eddc:	ldp	w4, w5, [sp, #8]
  40ede0:	ldp	w6, w7, [sp]
  40ede4:	add	x2, sp, #0x10
  40ede8:	mov	x0, x20
  40edec:	mov	x1, x22
  40edf0:	bl	4037f4 <printf@plt+0x1d84>
  40edf4:	add	x0, sp, #0x10
  40edf8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40edfc:	b	40ef4c <printf@plt+0xd4dc>
  40ee00:	add	x22, x19, #0x2a0
  40ee04:	cbz	x27, 40eee0 <printf@plt+0xd470>
  40ee08:	sub	x0, x27, #0x1
  40ee0c:	ldrb	w8, [x0, #1]!
  40ee10:	cmp	w8, #0x3d
  40ee14:	b.eq	40ee0c <printf@plt+0xd39c>  // b.none
  40ee18:	mov	w2, #0xa                   	// #10
  40ee1c:	mov	x1, xzr
  40ee20:	bl	401770 <strtol@plt>
  40ee24:	ldr	w5, [sp, #12]
  40ee28:	cmp	w0, w5
  40ee2c:	b.eq	40ef00 <printf@plt+0xd490>  // b.none
  40ee30:	adrp	x8, 421000 <_ZdlPvm@@Base+0x22c0>
  40ee34:	adrp	x9, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ee38:	add	x8, x8, #0xf71
  40ee3c:	cmp	x28, #0x0
  40ee40:	ldr	x0, [x9, #3656]
  40ee44:	csel	x2, x8, x28, eq  // eq = none
  40ee48:	adrp	x8, 421000 <_ZdlPvm@@Base+0x22c0>
  40ee4c:	add	x8, x8, #0xf77
  40ee50:	cmp	x24, #0x0
  40ee54:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40ee58:	csel	x3, x8, x24, eq  // eq = none
  40ee5c:	add	x1, x1, #0xada
  40ee60:	mov	x4, x23
  40ee64:	mov	x6, x27
  40ee68:	bl	401700 <fprintf@plt>
  40ee6c:	b	40ef00 <printf@plt+0xd490>
  40ee70:	add	x21, x19, #0x2a0
  40ee74:	cbz	x27, 40ef0c <printf@plt+0xd49c>
  40ee78:	sub	x0, x27, #0x1
  40ee7c:	ldrb	w8, [x0, #1]!
  40ee80:	cmp	w8, #0x3d
  40ee84:	b.eq	40ee7c <printf@plt+0xd40c>  // b.none
  40ee88:	mov	w2, #0xa                   	// #10
  40ee8c:	mov	x1, xzr
  40ee90:	bl	401770 <strtol@plt>
  40ee94:	ldr	w5, [sp, #8]
  40ee98:	cmp	w0, w5
  40ee9c:	b.eq	40ef2c <printf@plt+0xd4bc>  // b.none
  40eea0:	adrp	x8, 421000 <_ZdlPvm@@Base+0x22c0>
  40eea4:	adrp	x9, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40eea8:	add	x8, x8, #0xf71
  40eeac:	cmp	x28, #0x0
  40eeb0:	ldr	x0, [x9, #3656]
  40eeb4:	csel	x2, x8, x28, eq  // eq = none
  40eeb8:	adrp	x8, 421000 <_ZdlPvm@@Base+0x22c0>
  40eebc:	add	x8, x8, #0xf77
  40eec0:	cmp	x24, #0x0
  40eec4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40eec8:	csel	x3, x8, x24, eq  // eq = none
  40eecc:	add	x1, x1, #0xada
  40eed0:	mov	x4, x23
  40eed4:	mov	x6, x27
  40eed8:	bl	401700 <fprintf@plt>
  40eedc:	b	40ef2c <printf@plt+0xd4bc>
  40eee0:	ldr	w2, [sp, #12]
  40eee4:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  40eee8:	add	x1, x1, #0x489
  40eeec:	add	x0, sp, #0x10
  40eef0:	bl	401800 <sprintf@plt>
  40eef4:	add	x0, sp, #0x10
  40eef8:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  40eefc:	mov	x27, x0
  40ef00:	add	x1, x19, #0x310
  40ef04:	mov	x0, x22
  40ef08:	b	40ef34 <printf@plt+0xd4c4>
  40ef0c:	ldr	w2, [sp, #8]
  40ef10:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  40ef14:	add	x1, x1, #0x489
  40ef18:	add	x0, sp, #0x10
  40ef1c:	bl	401800 <sprintf@plt>
  40ef20:	add	x0, sp, #0x10
  40ef24:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  40ef28:	mov	x27, x0
  40ef2c:	add	x1, x19, #0x318
  40ef30:	mov	x0, x21
  40ef34:	mov	x2, x20
  40ef38:	mov	x3, x23
  40ef3c:	mov	x4, x27
  40ef40:	mov	x5, x28
  40ef44:	mov	x6, x24
  40ef48:	bl	4046b4 <printf@plt+0x2c44>
  40ef4c:	ldp	x20, x19, [sp, #128]
  40ef50:	ldp	x22, x21, [sp, #112]
  40ef54:	ldp	x24, x23, [sp, #96]
  40ef58:	ldp	x26, x25, [sp, #80]
  40ef5c:	ldp	x28, x27, [sp, #64]
  40ef60:	ldp	x29, x30, [sp, #48]
  40ef64:	add	sp, sp, #0x90
  40ef68:	ret
  40ef6c:	mov	x19, x0
  40ef70:	add	x0, sp, #0x10
  40ef74:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40ef78:	mov	x0, x19
  40ef7c:	bl	4019e0 <_Unwind_Resume@plt>
  40ef80:	sub	sp, sp, #0xd0
  40ef84:	stp	x29, x30, [sp, #144]
  40ef88:	stp	x24, x23, [sp, #160]
  40ef8c:	stp	x22, x21, [sp, #176]
  40ef90:	stp	x20, x19, [sp, #192]
  40ef94:	add	x29, sp, #0x90
  40ef98:	cbz	x1, 40f2cc <printf@plt+0xd85c>
  40ef9c:	and	w8, w3, #0xff
  40efa0:	cmp	w8, #0x70
  40efa4:	b.ne	40f2cc <printf@plt+0xd85c>  // b.any
  40efa8:	mov	x19, x2
  40efac:	mov	x21, x1
  40efb0:	mov	x20, x0
  40efb4:	bl	40527c <printf@plt+0x380c>
  40efb8:	ldr	w1, [x19]
  40efbc:	tbnz	w1, #31, 40f034 <printf@plt+0xd5c4>
  40efc0:	mov	x0, x20
  40efc4:	bl	417b58 <printf@plt+0x160e8>
  40efc8:	ldp	x8, x9, [x19, #16]
  40efcc:	ldr	d0, [x19]
  40efd0:	sub	x10, x29, #0x40
  40efd4:	add	x22, x10, #0x18
  40efd8:	ldp	q2, q1, [x9]
  40efdc:	ldr	x9, [x9, #32]
  40efe0:	rev64	v0.2s, v0.2s
  40efe4:	stur	x0, [x29, #-64]
  40efe8:	stp	q2, q1, [sp, #32]
  40efec:	ldp	q1, q2, [sp, #32]
  40eff0:	stur	x8, [x29, #-48]
  40eff4:	mov	x8, x9
  40eff8:	add	x0, sp, #0x20
  40effc:	str	x9, [sp, #64]
  40f000:	stur	d0, [x29, #-56]
  40f004:	stur	q1, [x29, #-40]
  40f008:	stur	q2, [x29, #-24]
  40f00c:	stur	x8, [x29, #-8]
  40f010:	bl	417c08 <printf@plt+0x16198>
  40f014:	ldp	q1, q0, [x29, #-32]
  40f018:	ldp	q3, q2, [x29, #-64]
  40f01c:	mov	x0, x22
  40f020:	stur	q0, [x20, #248]
  40f024:	stur	q1, [x20, #232]
  40f028:	stur	q2, [x20, #216]
  40f02c:	stur	q3, [x20, #200]
  40f030:	bl	417c08 <printf@plt+0x16198>
  40f034:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40f038:	add	x1, x1, #0xb47
  40f03c:	mov	w2, #0x5                   	// #5
  40f040:	mov	x0, x21
  40f044:	bl	401860 <strncmp@plt>
  40f048:	cbz	w0, 40f244 <printf@plt+0xd7d4>
  40f04c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40f050:	add	x1, x1, #0x1d2
  40f054:	mov	w2, #0x9                   	// #9
  40f058:	mov	x0, x21
  40f05c:	bl	401860 <strncmp@plt>
  40f060:	cbz	w0, 40f108 <printf@plt+0xd698>
  40f064:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40f068:	add	x1, x1, #0x1dc
  40f06c:	mov	w2, #0x9                   	// #9
  40f070:	mov	x0, x21
  40f074:	bl	401860 <strncmp@plt>
  40f078:	cbz	w0, 40f108 <printf@plt+0xd698>
  40f07c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40f080:	add	x1, x1, #0x1e6
  40f084:	mov	w2, #0x9                   	// #9
  40f088:	mov	x0, x21
  40f08c:	bl	401860 <strncmp@plt>
  40f090:	cbz	w0, 40f108 <printf@plt+0xd698>
  40f094:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40f098:	add	x1, x1, #0xb89
  40f09c:	mov	w2, #0x6                   	// #6
  40f0a0:	mov	x0, x21
  40f0a4:	bl	401860 <strncmp@plt>
  40f0a8:	cbz	w0, 40f2e4 <printf@plt+0xd874>
  40f0ac:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40f0b0:	add	x1, x1, #0xb3b
  40f0b4:	mov	w2, #0xb                   	// #11
  40f0b8:	mov	x0, x21
  40f0bc:	bl	401860 <strncmp@plt>
  40f0c0:	cbnz	w0, 40f2cc <printf@plt+0xd85c>
  40f0c4:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40f0c8:	ldr	w8, [x8, #2672]
  40f0cc:	ldp	w9, w2, [x19, #4]
  40f0d0:	mov	w10, #0x8e39                	// #36409
  40f0d4:	ldr	w3, [x19, #12]
  40f0d8:	movk	w10, #0x38e3, lsl #16
  40f0dc:	mul	w8, w9, w8
  40f0e0:	smull	x8, w8, w10
  40f0e4:	lsr	x9, x8, #63
  40f0e8:	asr	x8, x8, #36
  40f0ec:	add	w8, w8, w9
  40f0f0:	sub	w1, w3, w8
  40f0f4:	mov	x0, x20
  40f0f8:	mov	w4, w2
  40f0fc:	mov	x5, x21
  40f100:	bl	40eb20 <printf@plt+0xd0b0>
  40f104:	b	40f2cc <printf@plt+0xd85c>
  40f108:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40f10c:	mov	x22, x20
  40f110:	ldr	w24, [x8, #2672]
  40f114:	ldr	x23, [x22, #200]!
  40f118:	sub	x0, x29, #0x40
  40f11c:	bl	41f90c <_ZdlPvm@@Base+0xbcc>
  40f120:	cbnz	x23, 40f13c <printf@plt+0xd6cc>
  40f124:	str	wzr, [sp, #16]
  40f128:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40f12c:	add	x0, x0, #0xb4d
  40f130:	add	x1, sp, #0x10
  40f134:	mov	w2, wzr
  40f138:	bl	41a76c <printf@plt+0x18cfc>
  40f13c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40f140:	add	x1, x1, #0x1e6
  40f144:	mov	w2, #0x9                   	// #9
  40f148:	mov	x0, x21
  40f14c:	bl	401860 <strncmp@plt>
  40f150:	cbnz	w0, 40f1e0 <printf@plt+0xd770>
  40f154:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40f158:	add	x0, x21, #0x9
  40f15c:	add	x1, x1, #0xb50
  40f160:	mov	w2, #0x6                   	// #6
  40f164:	bl	401860 <strncmp@plt>
  40f168:	cbnz	w0, 40f1e0 <printf@plt+0xd770>
  40f16c:	strb	wzr, [x21, #9]
  40f170:	sub	x0, x29, #0x40
  40f174:	mov	x1, x21
  40f178:	bl	41fb48 <_ZdlPvm@@Base+0xe08>
  40f17c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40f180:	add	x1, x1, #0xb57
  40f184:	sub	x0, x29, #0x40
  40f188:	bl	41fd1c <_ZdlPvm@@Base+0xfdc>
  40f18c:	add	x1, x21, #0xf
  40f190:	sub	x0, x29, #0x40
  40f194:	bl	41fd1c <_ZdlPvm@@Base+0xfdc>
  40f198:	ldp	w8, w9, [x29, #-56]
  40f19c:	cmp	w8, w9
  40f1a0:	b.lt	40f1b0 <printf@plt+0xd740>  // b.tstop
  40f1a4:	sub	x0, x29, #0x40
  40f1a8:	bl	41fc84 <_ZdlPvm@@Base+0xf44>
  40f1ac:	ldur	w8, [x29, #-56]
  40f1b0:	ldur	x9, [x29, #-64]
  40f1b4:	add	w10, w8, #0x1
  40f1b8:	stur	w10, [x29, #-56]
  40f1bc:	strb	wzr, [x9, w8, sxtw]
  40f1c0:	ldur	w8, [x29, #-56]
  40f1c4:	cmp	w8, #0x0
  40f1c8:	b.gt	40f1dc <printf@plt+0xd76c>
  40f1cc:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40f1d0:	add	x1, x1, #0xd94
  40f1d4:	mov	w0, #0x62                  	// #98
  40f1d8:	bl	417b7c <printf@plt+0x1610c>
  40f1dc:	ldur	x21, [x29, #-64]
  40f1e0:	ldr	x23, [x20, #528]
  40f1e4:	add	x0, sp, #0x10
  40f1e8:	mov	x1, x21
  40f1ec:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40f1f0:	ldp	w8, w5, [x19, #4]
  40f1f4:	mov	w9, #0x8e39                	// #36409
  40f1f8:	ldr	w6, [x19, #12]
  40f1fc:	movk	w9, #0x38e3, lsl #16
  40f200:	mul	w8, w8, w24
  40f204:	ldr	w3, [x20, #608]
  40f208:	smull	x8, w8, w9
  40f20c:	lsr	x9, x8, #63
  40f210:	asr	x8, x8, #36
  40f214:	add	w8, w8, w9
  40f218:	sub	w4, w6, w8
  40f21c:	mov	w8, #0x1                   	// #1
  40f220:	add	x2, sp, #0x10
  40f224:	mov	x0, x23
  40f228:	mov	x1, x22
  40f22c:	mov	w7, w5
  40f230:	str	w8, [sp]
  40f234:	bl	403b00 <printf@plt+0x2090>
  40f238:	add	x0, sp, #0x10
  40f23c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40f240:	b	40f2c4 <printf@plt+0xd854>
  40f244:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40f248:	mov	x22, x20
  40f24c:	ldr	w24, [x8, #2672]
  40f250:	ldr	x8, [x22, #200]!
  40f254:	cbnz	x8, 40f270 <printf@plt+0xd800>
  40f258:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40f25c:	add	x0, x0, #0xb4d
  40f260:	sub	x1, x29, #0x40
  40f264:	mov	w2, wzr
  40f268:	stur	wzr, [x29, #-64]
  40f26c:	bl	41a76c <printf@plt+0x18cfc>
  40f270:	ldr	x23, [x20, #528]
  40f274:	add	x1, x21, #0x5
  40f278:	sub	x0, x29, #0x40
  40f27c:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40f280:	ldp	w8, w5, [x19, #4]
  40f284:	mov	w9, #0x8e39                	// #36409
  40f288:	ldr	w6, [x19, #12]
  40f28c:	movk	w9, #0x38e3, lsl #16
  40f290:	mul	w8, w8, w24
  40f294:	ldr	w3, [x20, #608]
  40f298:	smull	x8, w8, w9
  40f29c:	lsr	x9, x8, #63
  40f2a0:	asr	x8, x8, #36
  40f2a4:	add	w8, w8, w9
  40f2a8:	sub	w4, w6, w8
  40f2ac:	sub	x2, x29, #0x40
  40f2b0:	mov	x0, x23
  40f2b4:	mov	x1, x22
  40f2b8:	mov	w7, w5
  40f2bc:	str	wzr, [sp]
  40f2c0:	bl	403b00 <printf@plt+0x2090>
  40f2c4:	sub	x0, x29, #0x40
  40f2c8:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40f2cc:	ldp	x20, x19, [sp, #192]
  40f2d0:	ldp	x22, x21, [sp, #176]
  40f2d4:	ldp	x24, x23, [sp, #160]
  40f2d8:	ldp	x29, x30, [sp, #144]
  40f2dc:	add	sp, sp, #0xd0
  40f2e0:	ret
  40f2e4:	add	x0, x21, #0x6
  40f2e8:	mov	w2, #0xa                   	// #10
  40f2ec:	mov	x1, xzr
  40f2f0:	bl	401770 <strtol@plt>
  40f2f4:	str	w0, [x20, #520]
  40f2f8:	b	40f2cc <printf@plt+0xd85c>
  40f2fc:	b	40f318 <printf@plt+0xd8a8>
  40f300:	b	40f318 <printf@plt+0xd8a8>
  40f304:	b	40f318 <printf@plt+0xd8a8>
  40f308:	mov	x19, x0
  40f30c:	add	x0, sp, #0x10
  40f310:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40f314:	b	40f31c <printf@plt+0xd8ac>
  40f318:	mov	x19, x0
  40f31c:	sub	x0, x29, #0x40
  40f320:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40f324:	mov	x0, x19
  40f328:	bl	4019e0 <_Unwind_Resume@plt>
  40f32c:	sub	sp, sp, #0xb0
  40f330:	stp	x29, x30, [sp, #112]
  40f334:	stp	x24, x23, [sp, #128]
  40f338:	stp	x22, x21, [sp, #144]
  40f33c:	stp	x20, x19, [sp, #160]
  40f340:	add	x29, sp, #0x70
  40f344:	cbz	x1, 40f45c <printf@plt+0xd9ec>
  40f348:	and	w8, w3, #0xff
  40f34c:	cmp	w8, #0x70
  40f350:	b.ne	40f45c <printf@plt+0xd9ec>  // b.any
  40f354:	mov	x19, x2
  40f358:	mov	x21, x1
  40f35c:	mov	x20, x0
  40f360:	bl	40527c <printf@plt+0x380c>
  40f364:	ldr	w1, [x19]
  40f368:	tbnz	w1, #31, 40f3e0 <printf@plt+0xd970>
  40f36c:	mov	x0, x20
  40f370:	bl	417b58 <printf@plt+0x160e8>
  40f374:	ldp	x8, x9, [x19, #16]
  40f378:	ldr	d0, [x19]
  40f37c:	add	x10, sp, #0x30
  40f380:	add	x22, x10, #0x18
  40f384:	ldp	q2, q1, [x9]
  40f388:	ldr	x9, [x9, #32]
  40f38c:	rev64	v0.2s, v0.2s
  40f390:	str	x0, [sp, #48]
  40f394:	stp	q2, q1, [sp]
  40f398:	ldp	q1, q2, [sp]
  40f39c:	str	x8, [sp, #64]
  40f3a0:	mov	x8, x9
  40f3a4:	mov	x0, sp
  40f3a8:	str	x9, [sp, #32]
  40f3ac:	str	d0, [sp, #56]
  40f3b0:	stur	q1, [sp, #72]
  40f3b4:	stur	q2, [sp, #88]
  40f3b8:	str	x8, [sp, #104]
  40f3bc:	bl	417c08 <printf@plt+0x16198>
  40f3c0:	ldp	q1, q0, [sp, #80]
  40f3c4:	ldp	q3, q2, [sp, #48]
  40f3c8:	mov	x0, x22
  40f3cc:	stur	q0, [x20, #248]
  40f3d0:	stur	q1, [x20, #232]
  40f3d4:	stur	q2, [x20, #216]
  40f3d8:	stur	q3, [x20, #200]
  40f3dc:	bl	417c08 <printf@plt+0x16198>
  40f3e0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  40f3e4:	add	x1, x1, #0xefa
  40f3e8:	mov	w2, #0x7                   	// #7
  40f3ec:	mov	x0, x21
  40f3f0:	bl	401860 <strncmp@plt>
  40f3f4:	cbnz	w0, 40f45c <printf@plt+0xd9ec>
  40f3f8:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  40f3fc:	ldr	w24, [x8, #2672]
  40f400:	ldr	x22, [x20, #528]
  40f404:	add	x0, sp, #0x30
  40f408:	mov	x1, x21
  40f40c:	add	x23, x20, #0xc8
  40f410:	bl	41f990 <_ZdlPvm@@Base+0xc50>
  40f414:	ldp	w8, w5, [x19, #4]
  40f418:	mov	w9, #0x8e39                	// #36409
  40f41c:	ldr	w6, [x19, #12]
  40f420:	movk	w9, #0x38e3, lsl #16
  40f424:	mul	w8, w8, w24
  40f428:	ldr	w3, [x20, #608]
  40f42c:	smull	x8, w8, w9
  40f430:	lsr	x9, x8, #63
  40f434:	asr	x8, x8, #36
  40f438:	add	w8, w8, w9
  40f43c:	sub	w4, w6, w8
  40f440:	add	x2, sp, #0x30
  40f444:	mov	x0, x22
  40f448:	mov	x1, x23
  40f44c:	mov	w7, w5
  40f450:	bl	4037f4 <printf@plt+0x1d84>
  40f454:	add	x0, sp, #0x30
  40f458:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40f45c:	ldp	x20, x19, [sp, #160]
  40f460:	ldp	x22, x21, [sp, #144]
  40f464:	ldp	x24, x23, [sp, #128]
  40f468:	ldp	x29, x30, [sp, #112]
  40f46c:	add	sp, sp, #0xb0
  40f470:	ret
  40f474:	mov	x19, x0
  40f478:	add	x0, sp, #0x30
  40f47c:	bl	41faac <_ZdlPvm@@Base+0xd6c>
  40f480:	mov	x0, x19
  40f484:	bl	4019e0 <_Unwind_Resume@plt>
  40f488:	stp	x29, x30, [sp, #-96]!
  40f48c:	stp	x28, x27, [sp, #16]
  40f490:	stp	x26, x25, [sp, #32]
  40f494:	stp	x24, x23, [sp, #48]
  40f498:	stp	x22, x21, [sp, #64]
  40f49c:	stp	x20, x19, [sp, #80]
  40f4a0:	mov	x29, sp
  40f4a4:	adrp	x9, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f4a8:	mov	w19, w0
  40f4ac:	ldr	x8, [x1]
  40f4b0:	ldr	x0, [x9, #3656]
  40f4b4:	mov	x20, x1
  40f4b8:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f4bc:	adrp	x9, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  40f4c0:	add	x1, x1, #0xe58
  40f4c4:	str	x8, [x9, #3928]
  40f4c8:	bl	401a30 <setbuf@plt>
  40f4cc:	adrp	x21, 422000 <_ZdlPvm@@Base+0x32c0>
  40f4d0:	adrp	x22, 421000 <_ZdlPvm@@Base+0x22c0>
  40f4d4:	adrp	x23, 422000 <_ZdlPvm@@Base+0x32c0>
  40f4d8:	adrp	x26, 421000 <_ZdlPvm@@Base+0x22c0>
  40f4dc:	add	x21, x21, #0xcf8
  40f4e0:	add	x22, x22, #0xd60
  40f4e4:	add	x23, x23, #0xd72
  40f4e8:	add	x26, x26, #0xbfd
  40f4ec:	adrp	x28, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  40f4f0:	mov	w25, #0x1                   	// #1
  40f4f4:	adrp	x24, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40f4f8:	b	40f500 <printf@plt+0xda90>
  40f4fc:	strb	w25, [x24, #3716]
  40f500:	mov	w0, w19
  40f504:	mov	x1, x20
  40f508:	mov	x2, x21
  40f50c:	mov	x3, x22
  40f510:	mov	x4, xzr
  40f514:	bl	41d5fc <printf@plt+0x1bb8c>
  40f518:	sub	w8, w0, #0x3f
  40f51c:	cmp	w8, #0xc1
  40f520:	b.hi	40f540 <printf@plt+0xdad0>  // b.pmore
  40f524:	adr	x9, 40f4fc <printf@plt+0xda8c>
  40f528:	ldrb	w10, [x26, x8]
  40f52c:	add	x9, x9, x10, lsl #2
  40f530:	br	x9
  40f534:	ldr	x0, [x28, #4048]
  40f538:	bl	41c660 <printf@plt+0x1abf0>
  40f53c:	b	40f500 <printf@plt+0xda90>
  40f540:	cmn	w0, #0x1
  40f544:	b.eq	40f670 <printf@plt+0xdc00>  // b.none
  40f548:	mov	w0, #0x15a9                	// #5545
  40f54c:	mov	x1, x23
  40f550:	bl	417b7c <printf@plt+0x1610c>
  40f554:	b	40f500 <printf@plt+0xda90>
  40f558:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40f55c:	strb	w25, [x8, #3708]
  40f560:	b	40f500 <printf@plt+0xda90>
  40f564:	ldr	x0, [x28, #4048]
  40f568:	mov	w2, #0xa                   	// #10
  40f56c:	mov	x1, xzr
  40f570:	bl	401770 <strtol@plt>
  40f574:	add	w8, w0, #0x1
  40f578:	adrp	x9, 43a000 <_Znam@GLIBCXX_3.4>
  40f57c:	str	w8, [x9, #516]
  40f580:	b	40f500 <printf@plt+0xda90>
  40f584:	mov	w0, #0x28                  	// #40
  40f588:	bl	41ec90 <_Znwm@@Base>
  40f58c:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  40f590:	ldr	x8, [x8, #4000]
  40f594:	mov	w1, #0xffff                	// #65535
  40f598:	str	wzr, [x0]
  40f59c:	str	x8, [x0, #32]
  40f5a0:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40f5a4:	str	x0, [x8, #3744]
  40f5a8:	bl	417edc <printf@plt+0x1646c>
  40f5ac:	b	40f500 <printf@plt+0xda90>
  40f5b0:	ldr	x1, [x28, #4048]
  40f5b4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40f5b8:	add	x0, x0, #0xe80
  40f5bc:	strb	w25, [x0], #40
  40f5c0:	bl	41fb48 <_ZdlPvm@@Base+0xe08>
  40f5c4:	b	40f500 <printf@plt+0xda90>
  40f5c8:	ldr	x0, [x28, #4048]
  40f5cc:	mov	w2, #0xa                   	// #10
  40f5d0:	mov	x1, xzr
  40f5d4:	bl	401770 <strtol@plt>
  40f5d8:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40f5dc:	str	w0, [x8, #3736]
  40f5e0:	b	40f500 <printf@plt+0xda90>
  40f5e4:	ldr	x27, [x28, #4048]
  40f5e8:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  40f5ec:	add	x1, x1, #0x1e2
  40f5f0:	mov	x0, x27
  40f5f4:	bl	401940 <strcmp@plt>
  40f5f8:	cbz	w0, 40f654 <printf@plt+0xdbe4>
  40f5fc:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  40f600:	mov	x0, x27
  40f604:	add	x1, x1, #0x983
  40f608:	bl	401940 <strcmp@plt>
  40f60c:	cbz	w0, 40f664 <printf@plt+0xdbf4>
  40f610:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40f614:	add	x0, x0, #0xd3f
  40f618:	mov	x1, x27
  40f61c:	bl	401a70 <printf@plt>
  40f620:	b	40f500 <printf@plt+0xda90>
  40f624:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40f628:	strb	w25, [x8, #3732]
  40f62c:	b	40f500 <printf@plt+0xda90>
  40f630:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40f634:	strb	w25, [x8, #3720]
  40f638:	b	40f500 <printf@plt+0xda90>
  40f63c:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40f640:	strb	w25, [x8, #3724]
  40f644:	b	40f500 <printf@plt+0xda90>
  40f648:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  40f64c:	strb	w25, [x8, #3728]
  40f650:	b	40f500 <printf@plt+0xda90>
  40f654:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  40f658:	str	wzr, [x8, #512]
  40f65c:	strb	w25, [x24, #3716]
  40f660:	b	40f500 <printf@plt+0xda90>
  40f664:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  40f668:	str	w25, [x8, #512]
  40f66c:	b	40f500 <printf@plt+0xda90>
  40f670:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  40f674:	ldrsw	x8, [x8, #532]
  40f678:	cmp	w8, w19
  40f67c:	b.ge	40f69c <printf@plt+0xdc2c>  // b.tcont
  40f680:	add	x20, x20, x8, lsl #3
  40f684:	sub	w19, w19, w8
  40f688:	ldr	x0, [x20], #8
  40f68c:	bl	416984 <printf@plt+0x14f14>
  40f690:	subs	w19, w19, #0x1
  40f694:	b.ne	40f688 <printf@plt+0xdc18>  // b.any
  40f698:	b	40f6a8 <printf@plt+0xdc38>
  40f69c:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  40f6a0:	add	x0, x0, #0xd68
  40f6a4:	bl	416984 <printf@plt+0x14f14>
  40f6a8:	ldp	x20, x19, [sp, #80]
  40f6ac:	ldp	x22, x21, [sp, #64]
  40f6b0:	ldp	x24, x23, [sp, #48]
  40f6b4:	ldp	x26, x25, [sp, #32]
  40f6b8:	ldp	x28, x27, [sp, #16]
  40f6bc:	mov	w0, wzr
  40f6c0:	ldp	x29, x30, [sp], #96
  40f6c4:	ret
  40f6c8:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f6cc:	ldr	x0, [x8, #3648]
  40f6d0:	bl	40f70c <printf@plt+0xdc9c>
  40f6d4:	mov	w0, wzr
  40f6d8:	bl	4019c0 <exit@plt>
  40f6dc:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f6e0:	ldr	x0, [x8, #3656]
  40f6e4:	bl	40f70c <printf@plt+0xdc9c>
  40f6e8:	mov	w0, #0x1                   	// #1
  40f6ec:	bl	4019c0 <exit@plt>
  40f6f0:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f6f4:	ldr	x1, [x8, #3632]
  40f6f8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  40f6fc:	add	x0, x0, #0xd1a
  40f700:	bl	401a70 <printf@plt>
  40f704:	mov	w0, wzr
  40f708:	bl	4019c0 <exit@plt>
  40f70c:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  40f710:	ldr	x2, [x8, #3928]
  40f714:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  40f718:	add	x1, x1, #0x506
  40f71c:	b	401700 <fprintf@plt>
  40f720:	add	x0, x0, #0x18
  40f724:	b	417c08 <printf@plt+0x16198>
  40f728:	str	x30, [sp, #-16]!
  40f72c:	bl	401710 <__cxa_begin_catch@plt>
  40f730:	bl	4016e0 <_ZSt9terminatev@plt>
  40f734:	str	xzr, [x0]
  40f738:	ret
  40f73c:	stp	x29, x30, [sp, #-32]!
  40f740:	stp	x20, x19, [sp, #16]
  40f744:	mov	x29, sp
  40f748:	mov	x19, x0
  40f74c:	ldr	x0, [x0]
  40f750:	cbz	x0, 40f764 <printf@plt+0xdcf4>
  40f754:	ldr	x20, [x0, #8]
  40f758:	bl	41ed34 <_ZdlPv@@Base>
  40f75c:	mov	x0, x20
  40f760:	cbnz	x20, 40f754 <printf@plt+0xdce4>
  40f764:	str	xzr, [x19]
  40f768:	ldp	x20, x19, [sp, #16]
  40f76c:	ldp	x29, x30, [sp], #32
  40f770:	ret
  40f774:	stp	x29, x30, [sp, #-32]!
  40f778:	stp	x20, x19, [sp, #16]
  40f77c:	mov	x19, x0
  40f780:	ldr	x0, [x0]
  40f784:	mov	x29, sp
  40f788:	cbz	x0, 40f79c <printf@plt+0xdd2c>
  40f78c:	ldr	x20, [x0, #8]
  40f790:	bl	41ed34 <_ZdlPv@@Base>
  40f794:	mov	x0, x20
  40f798:	cbnz	x20, 40f78c <printf@plt+0xdd1c>
  40f79c:	str	xzr, [x19]
  40f7a0:	ldp	x20, x19, [sp, #16]
  40f7a4:	ldp	x29, x30, [sp], #32
  40f7a8:	ret
  40f7ac:	stp	x29, x30, [sp, #-32]!
  40f7b0:	stp	x20, x19, [sp, #16]
  40f7b4:	mov	x19, x0
  40f7b8:	ldr	x0, [x0]
  40f7bc:	mov	x29, sp
  40f7c0:	cbz	x0, 40f7d4 <printf@plt+0xdd64>
  40f7c4:	ldr	x20, [x0, #8]
  40f7c8:	bl	41ed34 <_ZdlPv@@Base>
  40f7cc:	mov	x0, x20
  40f7d0:	cbnz	x20, 40f7c4 <printf@plt+0xdd54>
  40f7d4:	str	xzr, [x19]
  40f7d8:	ldp	x20, x19, [sp, #16]
  40f7dc:	ldp	x29, x30, [sp], #32
  40f7e0:	ret
  40f7e4:	stp	x29, x30, [sp, #-64]!
  40f7e8:	stp	x22, x21, [sp, #32]
  40f7ec:	stp	x20, x19, [sp, #48]
  40f7f0:	ldr	x21, [x0]
  40f7f4:	str	x23, [sp, #16]
  40f7f8:	mov	x29, sp
  40f7fc:	cbz	x21, 40f8b8 <printf@plt+0xde48>
  40f800:	ldrb	w23, [x1]
  40f804:	mov	x19, x1
  40f808:	cbz	w23, 40f820 <printf@plt+0xddb0>
  40f80c:	and	w0, w23, #0xff
  40f810:	bl	401750 <isspace@plt>
  40f814:	cbnz	w0, 40f848 <printf@plt+0xddd8>
  40f818:	ldrb	w23, [x19, #1]!
  40f81c:	cbnz	w23, 40f80c <printf@plt+0xdd9c>
  40f820:	mov	w0, #0x1                   	// #1
  40f824:	b	40f8bc <printf@plt+0xde4c>
  40f828:	ldr	w8, [x21, #4]
  40f82c:	cmp	w8, w20
  40f830:	b.ne	40f8b8 <printf@plt+0xde48>  // b.any
  40f834:	ldr	x21, [x21, #8]
  40f838:	mov	w0, #0x1                   	// #1
  40f83c:	cbz	x21, 40f8bc <printf@plt+0xde4c>
  40f840:	tst	w23, #0xff
  40f844:	b.eq	40f8bc <printf@plt+0xde4c>  // b.none
  40f848:	mov	w22, w23
  40f84c:	and	w0, w22, #0xff
  40f850:	bl	401750 <isspace@plt>
  40f854:	cbz	w0, 40f860 <printf@plt+0xddf0>
  40f858:	ldrb	w22, [x19, #1]!
  40f85c:	cbnz	w22, 40f84c <printf@plt+0xdddc>
  40f860:	add	x8, x19, #0x1
  40f864:	ldrb	w0, [x8]
  40f868:	mov	x19, x8
  40f86c:	cbz	w0, 40f87c <printf@plt+0xde0c>
  40f870:	bl	401750 <isspace@plt>
  40f874:	add	x8, x19, #0x1
  40f878:	cbnz	w0, 40f864 <printf@plt+0xddf4>
  40f87c:	mov	w2, #0xa                   	// #10
  40f880:	mov	x0, x19
  40f884:	mov	x1, xzr
  40f888:	bl	401770 <strtol@plt>
  40f88c:	ldrb	w23, [x19]
  40f890:	mov	x20, x0
  40f894:	cbz	w23, 40f8ac <printf@plt+0xde3c>
  40f898:	and	w0, w23, #0xff
  40f89c:	bl	401750 <isspace@plt>
  40f8a0:	cbnz	w0, 40f8ac <printf@plt+0xde3c>
  40f8a4:	ldrb	w23, [x19, #1]!
  40f8a8:	cbnz	w23, 40f898 <printf@plt+0xde28>
  40f8ac:	ldrb	w8, [x21]
  40f8b0:	cmp	w8, w22, uxtb
  40f8b4:	b.eq	40f828 <printf@plt+0xddb8>  // b.none
  40f8b8:	mov	w0, wzr
  40f8bc:	ldp	x20, x19, [sp, #48]
  40f8c0:	ldp	x22, x21, [sp, #32]
  40f8c4:	ldr	x23, [sp, #16]
  40f8c8:	ldp	x29, x30, [sp], #64
  40f8cc:	ret
  40f8d0:	stp	x29, x30, [sp, #-64]!
  40f8d4:	str	x23, [sp, #16]
  40f8d8:	stp	x22, x21, [sp, #32]
  40f8dc:	stp	x20, x19, [sp, #48]
  40f8e0:	mov	x29, sp
  40f8e4:	mov	x19, x0
  40f8e8:	ldr	x0, [x0]
  40f8ec:	mov	x20, x1
  40f8f0:	cbz	x0, 40f904 <printf@plt+0xde94>
  40f8f4:	ldr	x21, [x0, #8]
  40f8f8:	bl	41ed34 <_ZdlPv@@Base>
  40f8fc:	mov	x0, x21
  40f900:	cbnz	x21, 40f8f4 <printf@plt+0xde84>
  40f904:	str	xzr, [x19]
  40f908:	ldrb	w22, [x20]
  40f90c:	cbz	w22, 40f924 <printf@plt+0xdeb4>
  40f910:	and	w0, w22, #0xff
  40f914:	bl	401750 <isspace@plt>
  40f918:	cbnz	w0, 40f938 <printf@plt+0xdec8>
  40f91c:	ldrb	w22, [x20, #1]!
  40f920:	cbnz	w22, 40f910 <printf@plt+0xdea0>
  40f924:	ldp	x20, x19, [sp, #48]
  40f928:	ldp	x22, x21, [sp, #32]
  40f92c:	ldr	x23, [sp, #16]
  40f930:	ldp	x29, x30, [sp], #64
  40f934:	ret
  40f938:	mov	x23, xzr
  40f93c:	b	40f970 <printf@plt+0xdf00>
  40f940:	mov	w0, #0x10                  	// #16
  40f944:	bl	41ec90 <_Znwm@@Base>
  40f948:	add	x8, x23, #0x8
  40f94c:	cmp	x23, #0x0
  40f950:	csel	x8, x19, x8, eq  // eq = none
  40f954:	str	x0, [x8]
  40f958:	strb	w22, [x0]
  40f95c:	str	w21, [x0, #4]
  40f960:	str	xzr, [x0, #8]
  40f964:	ldrb	w22, [x20]
  40f968:	mov	x23, x0
  40f96c:	cbz	w22, 40f924 <printf@plt+0xdeb4>
  40f970:	and	w0, w22, #0xff
  40f974:	bl	401750 <isspace@plt>
  40f978:	cbz	w0, 40f984 <printf@plt+0xdf14>
  40f97c:	ldrb	w22, [x20, #1]!
  40f980:	cbnz	w22, 40f970 <printf@plt+0xdf00>
  40f984:	add	x8, x20, #0x1
  40f988:	ldrb	w0, [x8]
  40f98c:	mov	x20, x8
  40f990:	cbz	w0, 40f9a0 <printf@plt+0xdf30>
  40f994:	bl	401750 <isspace@plt>
  40f998:	add	x8, x20, #0x1
  40f99c:	cbnz	w0, 40f988 <printf@plt+0xdf18>
  40f9a0:	mov	w2, #0xa                   	// #10
  40f9a4:	mov	x0, x20
  40f9a8:	mov	x1, xzr
  40f9ac:	bl	401770 <strtol@plt>
  40f9b0:	ldrb	w8, [x20]
  40f9b4:	mov	x21, x0
  40f9b8:	cbz	w8, 40f940 <printf@plt+0xded0>
  40f9bc:	and	w0, w8, #0xff
  40f9c0:	bl	401750 <isspace@plt>
  40f9c4:	cbnz	w0, 40f940 <printf@plt+0xded0>
  40f9c8:	ldrb	w8, [x20, #1]!
  40f9cc:	cbnz	w8, 40f9bc <printf@plt+0xdf4c>
  40f9d0:	b	40f940 <printf@plt+0xded0>
  40f9d4:	ldr	x8, [x0]
  40f9d8:	cbz	x8, 40f9e0 <printf@plt+0xdf70>
  40f9dc:	ret
  40f9e0:	b	40f8d0 <printf@plt+0xde60>
  40f9e4:	ldr	x8, [x0]
  40f9e8:	cbz	x8, 40fa08 <printf@plt+0xdf98>
  40f9ec:	mov	w0, #0x1                   	// #1
  40f9f0:	ldr	w9, [x8, #4]
  40f9f4:	cmp	w9, w1
  40f9f8:	b.eq	40fa0c <printf@plt+0xdf9c>  // b.none
  40f9fc:	ldr	x8, [x8, #8]
  40fa00:	add	w0, w0, #0x1
  40fa04:	cbnz	x8, 40f9f0 <printf@plt+0xdf80>
  40fa08:	mov	w0, wzr
  40fa0c:	ret
  40fa10:	mov	x8, x0
  40fa14:	cmp	w1, #0x2
  40fa18:	mov	w0, wzr
  40fa1c:	b.lt	40fa4c <printf@plt+0xdfdc>  // b.tstop
  40fa20:	ldr	x8, [x8]
  40fa24:	cbz	x8, 40fa4c <printf@plt+0xdfdc>
  40fa28:	sub	w9, w1, #0x1
  40fa2c:	subs	w10, w9, #0x1
  40fa30:	b.eq	40fa50 <printf@plt+0xdfe0>  // b.none
  40fa34:	cmp	w9, #0x2
  40fa38:	mov	w0, wzr
  40fa3c:	b.lt	40fa4c <printf@plt+0xdfdc>  // b.tstop
  40fa40:	ldr	x8, [x8, #8]
  40fa44:	mov	w9, w10
  40fa48:	cbnz	x8, 40fa2c <printf@plt+0xdfbc>
  40fa4c:	ret
  40fa50:	ldr	w0, [x8, #4]
  40fa54:	ret
  40fa58:	mov	x8, x0
  40fa5c:	cmp	w1, #0x2
  40fa60:	mov	w0, #0x4c                  	// #76
  40fa64:	b.lt	40fa94 <printf@plt+0xe024>  // b.tstop
  40fa68:	ldr	x8, [x8]
  40fa6c:	cbz	x8, 40fa94 <printf@plt+0xe024>
  40fa70:	sub	w9, w1, #0x1
  40fa74:	mov	w0, #0x4c                  	// #76
  40fa78:	subs	w10, w9, #0x1
  40fa7c:	b.eq	40fa98 <printf@plt+0xe028>  // b.none
  40fa80:	cmp	w9, #0x2
  40fa84:	b.lt	40fa94 <printf@plt+0xe024>  // b.tstop
  40fa88:	ldr	x8, [x8, #8]
  40fa8c:	mov	w9, w10
  40fa90:	cbnz	x8, 40fa78 <printf@plt+0xe008>
  40fa94:	ret
  40fa98:	ldrb	w0, [x8]
  40fa9c:	ret
  40faa0:	stp	x29, x30, [sp, #-48]!
  40faa4:	stp	x20, x19, [sp, #32]
  40faa8:	str	x21, [sp, #16]
  40faac:	ldr	x21, [x0]
  40fab0:	mov	x29, sp
  40fab4:	cbz	x21, 40fae0 <printf@plt+0xe070>
  40fab8:	adrp	x20, 423000 <_ZdlPvm@@Base+0x42c0>
  40fabc:	mov	w19, #0x1                   	// #1
  40fac0:	add	x20, x20, #0x552
  40fac4:	ldr	w2, [x21, #4]
  40fac8:	mov	x0, x20
  40facc:	mov	w1, w19
  40fad0:	bl	401a70 <printf@plt>
  40fad4:	ldr	x21, [x21, #8]
  40fad8:	add	w19, w19, #0x1
  40fadc:	cbnz	x21, 40fac4 <printf@plt+0xe054>
  40fae0:	ldp	x20, x19, [sp, #32]
  40fae4:	ldr	x21, [sp, #16]
  40fae8:	ldp	x29, x30, [sp], #48
  40faec:	ret
  40faf0:	stp	x29, x30, [sp, #-32]!
  40faf4:	str	x19, [sp, #16]
  40faf8:	mov	x29, sp
  40fafc:	mov	x19, x0
  40fb00:	stp	x1, xzr, [x0, #8]
  40fb04:	str	w2, [x0, #24]
  40fb08:	str	xzr, [x0, #32]
  40fb0c:	str	wzr, [x0, #40]
  40fb10:	mov	w0, #0x8                   	// #8
  40fb14:	bl	41ec90 <_Znwm@@Base>
  40fb18:	str	xzr, [x0]
  40fb1c:	str	x0, [x19]
  40fb20:	ldr	x19, [sp, #16]
  40fb24:	ldp	x29, x30, [sp], #32
  40fb28:	ret
  40fb2c:	stp	x29, x30, [sp, #-48]!
  40fb30:	str	x21, [sp, #16]
  40fb34:	stp	x20, x19, [sp, #32]
  40fb38:	mov	x29, sp
  40fb3c:	ldr	x20, [x0]
  40fb40:	mov	x19, x0
  40fb44:	cbz	x20, 40fb74 <printf@plt+0xe104>
  40fb48:	ldr	x0, [x20]
  40fb4c:	cbz	x0, 40fb60 <printf@plt+0xe0f0>
  40fb50:	ldr	x21, [x0, #8]
  40fb54:	bl	41ed34 <_ZdlPv@@Base>
  40fb58:	mov	x0, x21
  40fb5c:	cbnz	x21, 40fb50 <printf@plt+0xe0e0>
  40fb60:	mov	x0, x20
  40fb64:	b	40fb70 <printf@plt+0xe100>
  40fb68:	ldr	x8, [x0, #16]
  40fb6c:	str	x8, [x19, #16]
  40fb70:	bl	41ed34 <_ZdlPv@@Base>
  40fb74:	ldr	x0, [x19, #16]
  40fb78:	cbnz	x0, 40fb68 <printf@plt+0xe0f8>
  40fb7c:	ldp	x20, x19, [sp, #32]
  40fb80:	ldr	x21, [sp, #16]
  40fb84:	ldp	x29, x30, [sp], #48
  40fb88:	ret
  40fb8c:	stp	x29, x30, [sp, #-32]!
  40fb90:	str	x19, [sp, #16]
  40fb94:	mov	x29, sp
  40fb98:	cbz	x1, 40fbb0 <printf@plt+0xe140>
  40fb9c:	mov	x0, x1
  40fba0:	ldr	x19, [x0, #16]
  40fba4:	bl	41ed34 <_ZdlPv@@Base>
  40fba8:	mov	x0, x19
  40fbac:	cbnz	x19, 40fba0 <printf@plt+0xe130>
  40fbb0:	ldr	x19, [sp, #16]
  40fbb4:	ldp	x29, x30, [sp], #32
  40fbb8:	ret
  40fbbc:	stp	x29, x30, [sp, #-32]!
  40fbc0:	stp	x20, x19, [sp, #16]
  40fbc4:	mov	x29, sp
  40fbc8:	ldr	x8, [x0, #16]
  40fbcc:	str	w1, [x0, #24]
  40fbd0:	cbz	x8, 40fc3c <printf@plt+0xe1cc>
  40fbd4:	mov	w3, w1
  40fbd8:	mov	x19, x8
  40fbdc:	ldr	w8, [x8, #4]
  40fbe0:	cmp	w8, w3
  40fbe4:	b.gt	40fc1c <printf@plt+0xe1ac>
  40fbe8:	ldr	x8, [x19, #16]
  40fbec:	cbnz	x8, 40fbd8 <printf@plt+0xe168>
  40fbf0:	ldr	w2, [x19, #4]
  40fbf4:	cmp	w2, #0x1
  40fbf8:	b.lt	40fc3c <printf@plt+0xe1cc>  // b.tstop
  40fbfc:	cmp	w2, w3
  40fc00:	b.ge	40fc3c <printf@plt+0xe1cc>  // b.tcont
  40fc04:	ldr	w8, [x19, #8]
  40fc08:	ldp	x20, x19, [sp, #16]
  40fc0c:	mov	w4, #0x4c                  	// #76
  40fc10:	add	w1, w8, #0x1
  40fc14:	ldp	x29, x30, [sp], #32
  40fc18:	b	40fc48 <printf@plt+0xe1d8>
  40fc1c:	ldr	x0, [x19, #16]
  40fc20:	str	w3, [x19, #4]
  40fc24:	cbz	x0, 40fc38 <printf@plt+0xe1c8>
  40fc28:	ldr	x20, [x0, #16]
  40fc2c:	bl	41ed34 <_ZdlPv@@Base>
  40fc30:	mov	x0, x20
  40fc34:	cbnz	x20, 40fc28 <printf@plt+0xe1b8>
  40fc38:	str	xzr, [x19, #16]
  40fc3c:	ldp	x20, x19, [sp, #16]
  40fc40:	ldp	x29, x30, [sp], #32
  40fc44:	ret
  40fc48:	stp	x29, x30, [sp, #-64]!
  40fc4c:	stp	x24, x23, [sp, #16]
  40fc50:	stp	x22, x21, [sp, #32]
  40fc54:	stp	x20, x19, [sp, #48]
  40fc58:	mov	x29, sp
  40fc5c:	mov	x23, x0
  40fc60:	ldr	x24, [x23, #16]!
  40fc64:	mov	w19, w4
  40fc68:	mov	w20, w3
  40fc6c:	mov	w21, w2
  40fc70:	mov	w22, w1
  40fc74:	cbz	x24, 40fd40 <printf@plt+0xe2d0>
  40fc78:	mov	x8, x24
  40fc7c:	ldr	w9, [x8, #8]
  40fc80:	cmp	w9, w22
  40fc84:	b.eq	40fd38 <printf@plt+0xe2c8>  // b.none
  40fc88:	ldr	x8, [x8, #16]
  40fc8c:	cbnz	x8, 40fc7c <printf@plt+0xe20c>
  40fc90:	ldr	w8, [x24, #8]
  40fc94:	mov	x9, x24
  40fc98:	cmp	w8, w22
  40fc9c:	mov	w10, w8
  40fca0:	b.ge	40fcc4 <printf@plt+0xe254>  // b.tcont
  40fca4:	mov	x10, x24
  40fca8:	mov	x9, x10
  40fcac:	ldr	x10, [x10, #16]
  40fcb0:	cbz	x10, 40fcc0 <printf@plt+0xe250>
  40fcb4:	ldr	w11, [x10, #8]
  40fcb8:	cmp	w11, w22
  40fcbc:	b.lt	40fca8 <printf@plt+0xe238>  // b.tstop
  40fcc0:	ldr	w10, [x9, #8]
  40fcc4:	cmp	w10, w22
  40fcc8:	b.le	40fcd8 <printf@plt+0xe268>
  40fccc:	ldr	w9, [x9]
  40fcd0:	cmp	w9, w20
  40fcd4:	b.lt	40fd80 <printf@plt+0xe310>  // b.tstop
  40fcd8:	cmp	w8, w22
  40fcdc:	b.ge	40fd40 <printf@plt+0xe2d0>  // b.tcont
  40fce0:	mov	x23, x24
  40fce4:	ldr	x24, [x24, #16]
  40fce8:	cbz	x24, 40fcf8 <printf@plt+0xe288>
  40fcec:	ldr	w8, [x24, #8]
  40fcf0:	cmp	w8, w22
  40fcf4:	b.lt	40fce0 <printf@plt+0xe270>  // b.tstop
  40fcf8:	ldr	w8, [x23, #4]
  40fcfc:	cmp	w8, w21
  40fd00:	b.gt	40fd80 <printf@plt+0xe310>
  40fd04:	ldr	x8, [x23, #16]!
  40fd08:	cbz	x8, 40fd18 <printf@plt+0xe2a8>
  40fd0c:	ldr	w8, [x8]
  40fd10:	cmp	w8, w20
  40fd14:	b.lt	40fd80 <printf@plt+0xe310>  // b.tstop
  40fd18:	mov	w0, #0x18                  	// #24
  40fd1c:	bl	41ec90 <_Znwm@@Base>
  40fd20:	ldr	x24, [x23]
  40fd24:	b	40fd48 <printf@plt+0xe2d8>
  40fd28:	mov	x9, x24
  40fd2c:	ldr	x24, [x24, #16]
  40fd30:	cmp	x24, x8
  40fd34:	b.eq	40fd60 <printf@plt+0xe2f0>  // b.none
  40fd38:	cbnz	x24, 40fd28 <printf@plt+0xe2b8>
  40fd3c:	b	40fd6c <printf@plt+0xe2fc>
  40fd40:	mov	w0, #0x18                  	// #24
  40fd44:	bl	41ec90 <_Znwm@@Base>
  40fd48:	str	x24, [x0, #16]
  40fd4c:	str	x0, [x23]
  40fd50:	stp	w21, w20, [x0]
  40fd54:	str	w22, [x0, #8]
  40fd58:	strb	w19, [x0, #12]
  40fd5c:	b	40fdac <printf@plt+0xe33c>
  40fd60:	ldr	w9, [x9, #4]
  40fd64:	cmp	w9, w21
  40fd68:	b.gt	40fd80 <printf@plt+0xe310>
  40fd6c:	ldr	x9, [x8, #16]
  40fd70:	cbz	x9, 40fd88 <printf@plt+0xe318>
  40fd74:	ldr	w9, [x9]
  40fd78:	cmp	w9, w20
  40fd7c:	b.ge	40fd88 <printf@plt+0xe318>  // b.tcont
  40fd80:	mov	w0, wzr
  40fd84:	b	40fdb0 <printf@plt+0xe340>
  40fd88:	ldr	w9, [x8]
  40fd8c:	cmp	w9, w21
  40fd90:	b.le	40fd98 <printf@plt+0xe328>
  40fd94:	str	w21, [x8]
  40fd98:	ldr	w9, [x8, #4]
  40fd9c:	cmp	w9, w20
  40fda0:	b.ge	40fda8 <printf@plt+0xe338>  // b.tcont
  40fda4:	str	w20, [x8, #4]
  40fda8:	strb	w19, [x8, #12]
  40fdac:	mov	w0, #0x1                   	// #1
  40fdb0:	ldp	x20, x19, [sp, #48]
  40fdb4:	ldp	x22, x21, [sp, #32]
  40fdb8:	ldp	x24, x23, [sp, #16]
  40fdbc:	ldp	x29, x30, [sp], #64
  40fdc0:	ret
  40fdc4:	ldr	x8, [x0, #16]
  40fdc8:	ldr	w0, [x0, #24]
  40fdcc:	cbz	x8, 40fdd8 <printf@plt+0xe368>
  40fdd0:	ldr	w8, [x8]
  40fdd4:	sub	w0, w0, w8
  40fdd8:	ret
  40fddc:	ldr	x8, [x0, #16]
  40fde0:	cbz	x8, 40fe00 <printf@plt+0xe390>
  40fde4:	ldr	w3, [x8]
  40fde8:	mov	w2, w1
  40fdec:	cmp	w3, w1
  40fdf0:	b.le	40fe00 <printf@plt+0xe390>
  40fdf4:	mov	w4, #0x4c                  	// #76
  40fdf8:	mov	w1, wzr
  40fdfc:	b	40fc48 <printf@plt+0xe1d8>
  40fe00:	ret
  40fe04:	stp	x29, x30, [sp, #-32]!
  40fe08:	stp	x20, x19, [sp, #16]
  40fe0c:	mov	x29, sp
  40fe10:	ldr	x8, [x0, #16]
  40fe14:	cbz	x8, 40fef0 <printf@plt+0xe480>
  40fe18:	ldr	w8, [x0, #24]
  40fe1c:	mov	x19, x0
  40fe20:	str	xzr, [x0, #32]
  40fe24:	cmp	w8, #0x1
  40fe28:	b.lt	40fef0 <printf@plt+0xe480>  // b.tstop
  40fe2c:	ldr	x0, [x19, #8]
  40fe30:	mov	w20, w1
  40fe34:	bl	413614 <printf@plt+0x11ba4>
  40fe38:	ldr	x0, [x19, #8]
  40fe3c:	bl	413614 <printf@plt+0x11ba4>
  40fe40:	ldr	x0, [x19, #8]
  40fe44:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  40fe48:	add	x1, x1, #0x560
  40fe4c:	bl	41344c <printf@plt+0x119dc>
  40fe50:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  40fe54:	add	x1, x1, #0x574
  40fe58:	bl	41344c <printf@plt+0x119dc>
  40fe5c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  40fe60:	add	x1, x1, #0x59b
  40fe64:	bl	41344c <printf@plt+0x119dc>
  40fe68:	ldr	x0, [x19, #8]
  40fe6c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40fe70:	add	x1, x1, #0x1ab
  40fe74:	bl	41344c <printf@plt+0x119dc>
  40fe78:	bl	413614 <printf@plt+0x11ba4>
  40fe7c:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  40fe80:	ldr	w8, [x8, #512]
  40fe84:	cbnz	w8, 40fe90 <printf@plt+0xe420>
  40fe88:	mov	x0, x19
  40fe8c:	bl	40fefc <printf@plt+0xe48c>
  40fe90:	ldr	x0, [x19, #8]
  40fe94:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  40fe98:	add	x1, x1, #0x5c2
  40fe9c:	bl	41344c <printf@plt+0x119dc>
  40fea0:	cbz	w20, 40fed4 <printf@plt+0xe464>
  40fea4:	ldr	x0, [x19, #8]
  40fea8:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  40feac:	add	x1, x1, #0x5e0
  40feb0:	bl	41344c <printf@plt+0x119dc>
  40feb4:	ldr	x0, [x19, #8]
  40feb8:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  40febc:	add	x1, x1, #0x5f5
  40fec0:	bl	41344c <printf@plt+0x119dc>
  40fec4:	ldr	x0, [x19, #8]
  40fec8:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  40fecc:	add	x1, x1, #0x572
  40fed0:	bl	41344c <printf@plt+0x119dc>
  40fed4:	ldr	x0, [x19, #8]
  40fed8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  40fedc:	add	x1, x1, #0x1ab
  40fee0:	bl	41344c <printf@plt+0x119dc>
  40fee4:	ldp	x20, x19, [sp, #16]
  40fee8:	ldp	x29, x30, [sp], #32
  40feec:	b	413614 <printf@plt+0x11ba4>
  40fef0:	ldp	x20, x19, [sp, #16]
  40fef4:	ldp	x29, x30, [sp], #32
  40fef8:	ret
  40fefc:	stp	x29, x30, [sp, #-96]!
  40ff00:	stp	x28, x27, [sp, #16]
  40ff04:	stp	x26, x25, [sp, #32]
  40ff08:	stp	x24, x23, [sp, #48]
  40ff0c:	stp	x22, x21, [sp, #64]
  40ff10:	stp	x20, x19, [sp, #80]
  40ff14:	mov	x29, sp
  40ff18:	mov	x19, x0
  40ff1c:	ldp	x0, x23, [x0, #8]
  40ff20:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  40ff24:	add	x1, x1, #0x5f9
  40ff28:	bl	41344c <printf@plt+0x119dc>
  40ff2c:	cbz	x23, 410108 <printf@plt+0xe698>
  40ff30:	adrp	x26, 423000 <_ZdlPvm@@Base+0x42c0>
  40ff34:	adrp	x27, 423000 <_ZdlPvm@@Base+0x42c0>
  40ff38:	adrp	x20, 423000 <_ZdlPvm@@Base+0x42c0>
  40ff3c:	adrp	x21, 423000 <_ZdlPvm@@Base+0x42c0>
  40ff40:	add	x24, x19, #0x18
  40ff44:	mov	w25, #0x64                  	// #100
  40ff48:	add	x26, x26, #0x642
  40ff4c:	add	x27, x27, #0x62a
  40ff50:	add	x20, x20, #0x611
  40ff54:	add	x21, x21, #0x604
  40ff58:	mov	x22, x23
  40ff5c:	b	40ffc8 <printf@plt+0xe558>
  40ff60:	cmp	w8, #0x0
  40ff64:	ldr	w11, [x28]
  40ff68:	cinc	w10, w8, lt  // lt = tstop
  40ff6c:	asr	w10, w10, #1
  40ff70:	add	w9, w10, w9
  40ff74:	sdiv	w9, w9, w8
  40ff78:	mul	w11, w11, w25
  40ff7c:	add	w10, w11, w10
  40ff80:	ldrb	w11, [x28, #12]
  40ff84:	ldr	x0, [x19, #8]
  40ff88:	sdiv	w8, w10, w8
  40ff8c:	sub	w22, w9, w8
  40ff90:	cmp	w11, #0x52
  40ff94:	csel	x8, x27, x26, eq  // eq = none
  40ff98:	cmp	w11, #0x43
  40ff9c:	mov	x1, x21
  40ffa0:	csel	x23, x20, x8, eq  // eq = none
  40ffa4:	bl	41344c <printf@plt+0x119dc>
  40ffa8:	mov	w1, w22
  40ffac:	bl	413960 <printf@plt+0x11ef0>
  40ffb0:	mov	x1, x23
  40ffb4:	bl	41344c <printf@plt+0x119dc>
  40ffb8:	bl	413614 <printf@plt+0x11ba4>
  40ffbc:	ldr	x23, [x28, #16]
  40ffc0:	mov	x22, x28
  40ffc4:	cbz	x23, 410108 <printf@plt+0xe698>
  40ffc8:	mov	x28, x23
  40ffcc:	cbz	x22, 4100a0 <printf@plt+0xe630>
  40ffd0:	cmp	x22, x28
  40ffd4:	b.eq	4100a0 <printf@plt+0xe630>  // b.none
  40ffd8:	ldr	w8, [x22, #4]
  40ffdc:	cmp	w8, #0x1
  40ffe0:	b.lt	4100a0 <printf@plt+0xe630>  // b.tstop
  40ffe4:	ldr	x9, [x22, #16]
  40ffe8:	cbz	x9, 4100a0 <printf@plt+0xe630>
  40ffec:	ldr	w10, [x9]
  40fff0:	ldr	x11, [x19, #16]
  40fff4:	ldr	w9, [x19, #24]
  40fff8:	mul	w10, w10, w25
  40fffc:	cbz	x11, 410008 <printf@plt+0xe598>
  410000:	ldr	w11, [x11]
  410004:	sub	w9, w9, w11
  410008:	cmp	w9, #0x0
  41000c:	cinc	w11, w9, lt  // lt = tstop
  410010:	asr	w11, w11, #1
  410014:	add	w10, w11, w10
  410018:	madd	w8, w8, w25, w11
  41001c:	sdiv	w10, w10, w9
  410020:	sdiv	w8, w8, w9
  410024:	cmp	w10, w8
  410028:	b.eq	4100a0 <printf@plt+0xe630>  // b.none
  41002c:	ldr	x0, [x19, #8]
  410030:	mov	x1, x21
  410034:	bl	41344c <printf@plt+0x119dc>
  410038:	ldr	w8, [x22, #4]
  41003c:	cmp	w8, #0x1
  410040:	b.lt	41008c <printf@plt+0xe61c>  // b.tstop
  410044:	ldr	x9, [x22, #16]
  410048:	cbz	x9, 41008c <printf@plt+0xe61c>
  41004c:	ldr	w10, [x9]
  410050:	ldr	x11, [x19, #16]
  410054:	ldr	w9, [x19, #24]
  410058:	mul	w10, w10, w25
  41005c:	cbz	x11, 410068 <printf@plt+0xe5f8>
  410060:	ldr	w11, [x11]
  410064:	sub	w9, w9, w11
  410068:	cmp	w9, #0x0
  41006c:	cinc	w11, w9, lt  // lt = tstop
  410070:	asr	w11, w11, #1
  410074:	add	w10, w11, w10
  410078:	madd	w8, w8, w25, w11
  41007c:	sdiv	w10, w10, w9
  410080:	sdiv	w8, w8, w9
  410084:	sub	w1, w10, w8
  410088:	b	410090 <printf@plt+0xe620>
  41008c:	mov	w1, wzr
  410090:	bl	413960 <printf@plt+0x11ef0>
  410094:	mov	x1, x20
  410098:	bl	41344c <printf@plt+0x119dc>
  41009c:	bl	413614 <printf@plt+0x11ba4>
  4100a0:	ldr	w9, [x28, #4]
  4100a4:	cmp	w9, #0x0
  4100a8:	b.le	4100c0 <printf@plt+0xe650>
  4100ac:	ldr	x10, [x19, #16]
  4100b0:	ldr	w8, [x19, #24]
  4100b4:	mul	w9, w9, w25
  4100b8:	cbnz	x10, 4100e0 <printf@plt+0xe670>
  4100bc:	b	40ff60 <printf@plt+0xe4f0>
  4100c0:	ldr	x8, [x28, #16]
  4100c4:	cmp	x8, #0x0
  4100c8:	csel	x8, x24, x28, eq  // eq = none
  4100cc:	ldr	w9, [x8]
  4100d0:	ldr	x10, [x19, #16]
  4100d4:	ldr	w8, [x19, #24]
  4100d8:	mul	w9, w9, w25
  4100dc:	cbz	x10, 40ff60 <printf@plt+0xe4f0>
  4100e0:	ldr	w10, [x10]
  4100e4:	ldr	w12, [x28]
  4100e8:	sub	w8, w8, w10
  4100ec:	cmp	w8, #0x0
  4100f0:	cinc	w10, w8, lt  // lt = tstop
  4100f4:	asr	w11, w10, #1
  4100f8:	add	w9, w11, w9
  4100fc:	sdiv	w9, w9, w8
  410100:	mul	w10, w12, w25
  410104:	b	40ff7c <printf@plt+0xe50c>
  410108:	ldr	x0, [x19, #8]
  41010c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410110:	add	x1, x1, #0x64c
  410114:	bl	41344c <printf@plt+0x119dc>
  410118:	ldp	x20, x19, [sp, #80]
  41011c:	ldp	x22, x21, [sp, #64]
  410120:	ldp	x24, x23, [sp, #48]
  410124:	ldp	x26, x25, [sp, #32]
  410128:	ldp	x28, x27, [sp, #16]
  41012c:	ldp	x29, x30, [sp], #96
  410130:	b	413614 <printf@plt+0x11ba4>
  410134:	cbz	x1, 41014c <printf@plt+0xe6dc>
  410138:	ldr	w8, [x1, #4]
  41013c:	cmp	w8, #0x0
  410140:	b.le	41014c <printf@plt+0xe6dc>
  410144:	mov	w0, w8
  410148:	ret
  41014c:	ldr	x8, [x1, #16]
  410150:	add	x9, x0, #0x18
  410154:	cmp	x8, #0x0
  410158:	csel	x8, x9, x1, eq  // eq = none
  41015c:	ldr	w8, [x8]
  410160:	mov	w0, w8
  410164:	ret
  410168:	str	w1, [x0, #40]
  41016c:	ret
  410170:	cbz	x1, 4101cc <printf@plt+0xe75c>
  410174:	ldr	w8, [x1, #4]
  410178:	cmp	w8, #0x1
  41017c:	b.lt	4101cc <printf@plt+0xe75c>  // b.tstop
  410180:	ldr	x9, [x1, #16]
  410184:	cbz	x9, 4101cc <printf@plt+0xe75c>
  410188:	ldr	w11, [x9]
  41018c:	ldr	x12, [x0, #16]
  410190:	ldr	w9, [x0, #24]
  410194:	mov	w10, #0x64                  	// #100
  410198:	mul	w11, w11, w10
  41019c:	cbz	x12, 4101a8 <printf@plt+0xe738>
  4101a0:	ldr	w12, [x12]
  4101a4:	sub	w9, w9, w12
  4101a8:	cmp	w9, #0x0
  4101ac:	cinc	w12, w9, lt  // lt = tstop
  4101b0:	asr	w12, w12, #1
  4101b4:	add	w11, w12, w11
  4101b8:	madd	w8, w8, w10, w12
  4101bc:	sdiv	w10, w11, w9
  4101c0:	sdiv	w8, w8, w9
  4101c4:	sub	w0, w10, w8
  4101c8:	ret
  4101cc:	mov	w0, wzr
  4101d0:	ret
  4101d4:	cbz	w1, 410230 <printf@plt+0xe7c0>
  4101d8:	stp	x29, x30, [sp, #-48]!
  4101dc:	str	x21, [sp, #16]
  4101e0:	stp	x20, x19, [sp, #32]
  4101e4:	mov	x29, sp
  4101e8:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  4101ec:	ldr	w8, [x8, #512]
  4101f0:	mov	x19, x0
  4101f4:	ldr	x0, [x0, #8]
  4101f8:	mov	x20, x2
  4101fc:	cmp	w8, #0x1
  410200:	b.ne	410234 <printf@plt+0xe7c4>  // b.any
  410204:	mov	w21, w1
  410208:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  41020c:	add	x1, x1, #0x658
  410210:	bl	41344c <printf@plt+0x119dc>
  410214:	mov	w1, w21
  410218:	bl	413960 <printf@plt+0x11ef0>
  41021c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410220:	add	x1, x1, #0x571
  410224:	bl	41344c <printf@plt+0x119dc>
  410228:	cbnz	x20, 410244 <printf@plt+0xe7d4>
  41022c:	b	410250 <printf@plt+0xe7e0>
  410230:	ret
  410234:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410238:	add	x1, x1, #0x664
  41023c:	bl	41344c <printf@plt+0x119dc>
  410240:	cbz	x20, 410250 <printf@plt+0xe7e0>
  410244:	ldr	x0, [x19, #8]
  410248:	mov	x1, x20
  41024c:	bl	41344c <printf@plt+0x119dc>
  410250:	ldr	x0, [x19, #8]
  410254:	ldp	x20, x19, [sp, #32]
  410258:	ldr	x21, [sp, #16]
  41025c:	ldp	x29, x30, [sp], #48
  410260:	b	413614 <printf@plt+0x11ba4>
  410264:	stp	x29, x30, [sp, #-80]!
  410268:	str	x25, [sp, #16]
  41026c:	stp	x24, x23, [sp, #32]
  410270:	stp	x22, x21, [sp, #48]
  410274:	stp	x20, x19, [sp, #64]
  410278:	mov	x29, sp
  41027c:	mov	x22, x0
  410280:	ldr	x21, [x22, #16]!
  410284:	mov	x19, x0
  410288:	mov	w20, w1
  41028c:	ldr	x8, [x22, #16]
  410290:	cbz	x8, 4102a8 <printf@plt+0xe838>
  410294:	ldr	w8, [x8, #8]
  410298:	cmp	w8, w20
  41029c:	b.lt	4102a8 <printf@plt+0xe838>  // b.tstop
  4102a0:	mov	x0, x19
  4102a4:	bl	4104d8 <printf@plt+0xea68>
  4102a8:	cbz	x21, 4104c0 <printf@plt+0xea50>
  4102ac:	ldr	w8, [x21, #8]
  4102b0:	cmp	w8, w20
  4102b4:	b.ge	4102c4 <printf@plt+0xe854>  // b.tcont
  4102b8:	ldr	x21, [x21, #16]
  4102bc:	cbnz	x21, 4102ac <printf@plt+0xe83c>
  4102c0:	b	4104c0 <printf@plt+0xea50>
  4102c4:	b.ne	4104c0 <printf@plt+0xea50>  // b.any
  4102c8:	ldr	x9, [x19, #32]
  4102cc:	mov	x8, x22
  4102d0:	cbz	x9, 410364 <printf@plt+0xe8f4>
  4102d4:	ldr	x0, [x19, #8]
  4102d8:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  4102dc:	add	x1, x1, #0x669
  4102e0:	bl	41344c <printf@plt+0x119dc>
  4102e4:	bl	413614 <printf@plt+0x11ba4>
  4102e8:	ldr	x20, [x19, #32]
  4102ec:	mov	x8, x22
  4102f0:	cbz	x20, 410364 <printf@plt+0xe8f4>
  4102f4:	ldr	w8, [x20, #4]
  4102f8:	cmp	w8, #0x1
  4102fc:	b.lt	41034c <printf@plt+0xe8dc>  // b.tstop
  410300:	ldr	x9, [x20, #16]
  410304:	cbz	x9, 41034c <printf@plt+0xe8dc>
  410308:	ldr	w11, [x9]
  41030c:	ldr	x12, [x19, #16]
  410310:	ldr	w9, [x19, #24]
  410314:	mov	w10, #0x64                  	// #100
  410318:	mul	w11, w11, w10
  41031c:	cbz	x12, 410328 <printf@plt+0xe8b8>
  410320:	ldr	w12, [x12]
  410324:	sub	w9, w9, w12
  410328:	cmp	w9, #0x0
  41032c:	cinc	w12, w9, lt  // lt = tstop
  410330:	asr	w12, w12, #1
  410334:	add	w11, w12, w11
  410338:	madd	w8, w8, w10, w12
  41033c:	sdiv	w10, w11, w9
  410340:	sdiv	w8, w8, w9
  410344:	sub	w1, w10, w8
  410348:	b	410350 <printf@plt+0xe8e0>
  41034c:	mov	w1, wzr
  410350:	adrp	x2, 423000 <_ZdlPvm@@Base+0x42c0>
  410354:	add	x2, x2, #0x668
  410358:	mov	x0, x19
  41035c:	bl	4101d4 <printf@plt+0xe764>
  410360:	add	x8, x20, #0x10
  410364:	adrp	x20, 423000 <_ZdlPvm@@Base+0x42c0>
  410368:	add	x23, x19, #0x18
  41036c:	mov	w24, #0x64                  	// #100
  410370:	add	x20, x20, #0x668
  410374:	b	41038c <printf@plt+0xe91c>
  410378:	mov	w1, wzr
  41037c:	mov	x0, x19
  410380:	mov	x2, x20
  410384:	bl	4101d4 <printf@plt+0xe764>
  410388:	add	x8, x25, #0x10
  41038c:	ldr	x25, [x8]
  410390:	cbz	x25, 4103d8 <printf@plt+0xe968>
  410394:	ldr	w9, [x25, #4]
  410398:	cmp	w9, #0x0
  41039c:	b.le	4103d8 <printf@plt+0xe968>
  4103a0:	ldr	x10, [x22]
  4103a4:	ldr	w8, [x23]
  4103a8:	mul	w9, w9, w24
  4103ac:	cbz	x10, 4103f8 <printf@plt+0xe988>
  4103b0:	ldr	w10, [x10]
  4103b4:	ldr	w12, [x25]
  4103b8:	sub	w8, w8, w10
  4103bc:	cmp	w8, #0x0
  4103c0:	cinc	w10, w8, lt  // lt = tstop
  4103c4:	asr	w11, w10, #1
  4103c8:	add	w9, w11, w9
  4103cc:	sdiv	w9, w9, w8
  4103d0:	mul	w10, w12, w24
  4103d4:	b	410414 <printf@plt+0xe9a4>
  4103d8:	ldr	x8, [x25, #16]
  4103dc:	cmp	x8, #0x0
  4103e0:	csel	x8, x23, x25, eq  // eq = none
  4103e4:	ldr	w9, [x8]
  4103e8:	ldr	x10, [x22]
  4103ec:	ldr	w8, [x23]
  4103f0:	mul	w9, w9, w24
  4103f4:	cbnz	x10, 4103b0 <printf@plt+0xe940>
  4103f8:	cmp	w8, #0x0
  4103fc:	ldr	w11, [x25]
  410400:	cinc	w10, w8, lt  // lt = tstop
  410404:	asr	w10, w10, #1
  410408:	add	w9, w10, w9
  41040c:	sdiv	w9, w9, w8
  410410:	mul	w11, w11, w24
  410414:	add	w10, w11, w10
  410418:	sdiv	w8, w10, w8
  41041c:	cmp	x25, x21
  410420:	sub	w1, w9, w8
  410424:	b.eq	410488 <printf@plt+0xea18>  // b.none
  410428:	mov	x0, x19
  41042c:	mov	x2, x20
  410430:	bl	4101d4 <printf@plt+0xe764>
  410434:	ldr	w8, [x25, #4]
  410438:	cmp	w8, #0x1
  41043c:	b.lt	410378 <printf@plt+0xe908>  // b.tstop
  410440:	ldr	x9, [x25, #16]
  410444:	cbz	x9, 410378 <printf@plt+0xe908>
  410448:	ldr	w10, [x9]
  41044c:	ldr	x11, [x22]
  410450:	ldr	w9, [x23]
  410454:	mul	w10, w10, w24
  410458:	cbz	x11, 410464 <printf@plt+0xe9f4>
  41045c:	ldr	w11, [x11]
  410460:	sub	w9, w9, w11
  410464:	cmp	w9, #0x0
  410468:	cinc	w11, w9, lt  // lt = tstop
  41046c:	asr	w11, w11, #1
  410470:	add	w10, w11, w10
  410474:	madd	w8, w8, w24, w11
  410478:	sdiv	w10, w10, w9
  41047c:	sdiv	w8, w8, w9
  410480:	sub	w1, w10, w8
  410484:	b	41037c <printf@plt+0xe90c>
  410488:	ldrb	w8, [x21, #12]
  41048c:	adrp	x9, 422000 <_ZdlPvm@@Base+0x32c0>
  410490:	adrp	x10, 423000 <_ZdlPvm@@Base+0x42c0>
  410494:	add	x9, x9, #0x1ab
  410498:	add	x10, x10, #0x67e
  41049c:	adrp	x11, 423000 <_ZdlPvm@@Base+0x42c0>
  4104a0:	cmp	w8, #0x52
  4104a4:	add	x11, x11, #0x66f
  4104a8:	csel	x9, x10, x9, eq  // eq = none
  4104ac:	cmp	w8, #0x43
  4104b0:	csel	x2, x11, x9, eq  // eq = none
  4104b4:	mov	x0, x19
  4104b8:	bl	4101d4 <printf@plt+0xe764>
  4104bc:	str	x21, [x19, #32]
  4104c0:	ldp	x20, x19, [sp, #64]
  4104c4:	ldp	x22, x21, [sp, #48]
  4104c8:	ldp	x24, x23, [sp, #32]
  4104cc:	ldr	x25, [sp, #16]
  4104d0:	ldp	x29, x30, [sp], #80
  4104d4:	ret
  4104d8:	stp	x29, x30, [sp, #-32]!
  4104dc:	str	x19, [sp, #16]
  4104e0:	mov	x29, sp
  4104e4:	ldr	x8, [x0, #32]
  4104e8:	mov	x19, x0
  4104ec:	cbz	x8, 410548 <printf@plt+0xead8>
  4104f0:	ldr	x9, [x8, #16]
  4104f4:	cbz	x9, 410520 <printf@plt+0xeab0>
  4104f8:	mov	x10, x9
  4104fc:	ldr	x9, [x9, #16]
  410500:	cbnz	x9, 4104f8 <printf@plt+0xea88>
  410504:	ldr	w1, [x10, #8]
  410508:	cmp	w1, #0x1
  41050c:	b.lt	41051c <printf@plt+0xeaac>  // b.tstop
  410510:	mov	x0, x19
  410514:	bl	410264 <printf@plt+0xe7f4>
  410518:	ldr	x8, [x19, #32]
  41051c:	cbz	x8, 410534 <printf@plt+0xeac4>
  410520:	ldr	x0, [x19, #8]
  410524:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410528:	add	x1, x1, #0x669
  41052c:	bl	41344c <printf@plt+0x119dc>
  410530:	str	xzr, [x19, #32]
  410534:	ldr	x0, [x19, #8]
  410538:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  41053c:	add	x1, x1, #0x68c
  410540:	bl	41344c <printf@plt+0x119dc>
  410544:	bl	413614 <printf@plt+0x11ba4>
  410548:	ldr	x0, [x19, #8]
  41054c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410550:	add	x1, x1, #0x5c2
  410554:	bl	41344c <printf@plt+0x119dc>
  410558:	ldr	w8, [x19, #40]
  41055c:	cbz	w8, 410590 <printf@plt+0xeb20>
  410560:	ldr	x0, [x19, #8]
  410564:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410568:	add	x1, x1, #0x5e0
  41056c:	bl	41344c <printf@plt+0x119dc>
  410570:	ldr	x0, [x19, #8]
  410574:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410578:	add	x1, x1, #0x5f5
  41057c:	bl	41344c <printf@plt+0x119dc>
  410580:	ldr	x0, [x19, #8]
  410584:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410588:	add	x1, x1, #0x572
  41058c:	bl	41344c <printf@plt+0x119dc>
  410590:	ldr	x0, [x19, #8]
  410594:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  410598:	add	x1, x1, #0x1ab
  41059c:	bl	41344c <printf@plt+0x119dc>
  4105a0:	bl	413614 <printf@plt+0x11ba4>
  4105a4:	str	wzr, [x19, #40]
  4105a8:	str	xzr, [x19, #32]
  4105ac:	ldr	x19, [sp, #16]
  4105b0:	ldp	x29, x30, [sp], #32
  4105b4:	ret
  4105b8:	stp	x29, x30, [sp, #-32]!
  4105bc:	str	x19, [sp, #16]
  4105c0:	mov	x29, sp
  4105c4:	ldr	x8, [x0, #32]
  4105c8:	cbz	x8, 410630 <printf@plt+0xebc0>
  4105cc:	ldr	x9, [x8, #16]
  4105d0:	mov	x19, x0
  4105d4:	cbz	x9, 410600 <printf@plt+0xeb90>
  4105d8:	mov	x10, x9
  4105dc:	ldr	x9, [x9, #16]
  4105e0:	cbnz	x9, 4105d8 <printf@plt+0xeb68>
  4105e4:	ldr	w1, [x10, #8]
  4105e8:	cmp	w1, #0x1
  4105ec:	b.lt	4105fc <printf@plt+0xeb8c>  // b.tstop
  4105f0:	mov	x0, x19
  4105f4:	bl	410264 <printf@plt+0xe7f4>
  4105f8:	ldr	x8, [x19, #32]
  4105fc:	cbz	x8, 410614 <printf@plt+0xeba4>
  410600:	ldr	x0, [x19, #8]
  410604:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410608:	add	x1, x1, #0x669
  41060c:	bl	41344c <printf@plt+0x119dc>
  410610:	str	xzr, [x19, #32]
  410614:	ldr	x0, [x19, #8]
  410618:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  41061c:	add	x1, x1, #0x68c
  410620:	bl	41344c <printf@plt+0x119dc>
  410624:	ldr	x19, [sp, #16]
  410628:	ldp	x29, x30, [sp], #32
  41062c:	b	413614 <printf@plt+0x11ba4>
  410630:	ldr	x19, [sp, #16]
  410634:	ldp	x29, x30, [sp], #32
  410638:	ret
  41063c:	stp	x29, x30, [sp, #-32]!
  410640:	str	x19, [sp, #16]
  410644:	mov	x29, sp
  410648:	ldr	x8, [x0, #32]
  41064c:	mov	x19, x0
  410650:	cbz	x8, 4106ac <printf@plt+0xec3c>
  410654:	ldr	x9, [x8, #16]
  410658:	cbz	x9, 410684 <printf@plt+0xec14>
  41065c:	mov	x10, x9
  410660:	ldr	x9, [x9, #16]
  410664:	cbnz	x9, 41065c <printf@plt+0xebec>
  410668:	ldr	w1, [x10, #8]
  41066c:	cmp	w1, #0x1
  410670:	b.lt	410680 <printf@plt+0xec10>  // b.tstop
  410674:	mov	x0, x19
  410678:	bl	410264 <printf@plt+0xe7f4>
  41067c:	ldr	x8, [x19, #32]
  410680:	cbz	x8, 410698 <printf@plt+0xec28>
  410684:	ldr	x0, [x19, #8]
  410688:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  41068c:	add	x1, x1, #0x669
  410690:	bl	41344c <printf@plt+0x119dc>
  410694:	str	xzr, [x19, #32]
  410698:	ldr	x0, [x19, #8]
  41069c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  4106a0:	add	x1, x1, #0x68c
  4106a4:	bl	41344c <printf@plt+0x119dc>
  4106a8:	bl	413614 <printf@plt+0x11ba4>
  4106ac:	ldr	x0, [x19, #8]
  4106b0:	ldr	x19, [sp, #16]
  4106b4:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  4106b8:	add	x1, x1, #0x692
  4106bc:	ldp	x29, x30, [sp], #32
  4106c0:	b	41344c <printf@plt+0x119dc>
  4106c4:	ldr	x0, [x0, #16]
  4106c8:	cbz	x0, 4106d8 <printf@plt+0xec68>
  4106cc:	ldr	w8, [x0, #8]
  4106d0:	cmp	w8, w1
  4106d4:	b.ne	4106c4 <printf@plt+0xec54>  // b.any
  4106d8:	ret
  4106dc:	stp	x29, x30, [sp, #-80]!
  4106e0:	str	x25, [sp, #16]
  4106e4:	stp	x24, x23, [sp, #32]
  4106e8:	stp	x22, x21, [sp, #48]
  4106ec:	stp	x20, x19, [sp, #64]
  4106f0:	mov	x29, sp
  4106f4:	mov	x23, x0
  4106f8:	ldr	x24, [x23, #16]!
  4106fc:	mov	w19, w4
  410700:	mov	w20, w3
  410704:	mov	w21, w2
  410708:	mov	w22, w1
  41070c:	cbz	x24, 4107b4 <printf@plt+0xed44>
  410710:	ldr	w8, [x24, #8]
  410714:	cmp	w8, w22
  410718:	mov	x8, x24
  41071c:	b.ge	41073c <printf@plt+0xeccc>  // b.tcont
  410720:	mov	x9, x24
  410724:	mov	x8, x9
  410728:	ldr	x9, [x9, #16]
  41072c:	cbz	x9, 41073c <printf@plt+0xeccc>
  410730:	ldr	w10, [x9, #8]
  410734:	cmp	w10, w22
  410738:	b.lt	410724 <printf@plt+0xecb4>  // b.tstop
  41073c:	ldr	w9, [x8, #8]
  410740:	cmp	w9, w22
  410744:	b.le	410754 <printf@plt+0xece4>
  410748:	ldr	w8, [x8]
  41074c:	cmp	w8, w20
  410750:	b.lt	4107a4 <printf@plt+0xed34>  // b.tstop
  410754:	cbz	x24, 4107b4 <printf@plt+0xed44>
  410758:	ldr	w8, [x24, #8]
  41075c:	cmp	w8, w22
  410760:	b.ge	4107ac <printf@plt+0xed3c>  // b.tcont
  410764:	mov	x8, x24
  410768:	mov	x25, x8
  41076c:	ldr	x8, [x8, #16]
  410770:	cbz	x8, 410784 <printf@plt+0xed14>
  410774:	ldr	w9, [x8, #8]
  410778:	cmp	w9, w22
  41077c:	b.lt	410768 <printf@plt+0xecf8>  // b.tstop
  410780:	cbz	x25, 4107b4 <printf@plt+0xed44>
  410784:	ldr	w8, [x25, #4]
  410788:	cmp	w8, w21
  41078c:	b.gt	4107a4 <printf@plt+0xed34>
  410790:	ldr	x8, [x25, #16]!
  410794:	cbz	x8, 4107f0 <printf@plt+0xed80>
  410798:	ldr	w8, [x8]
  41079c:	cmp	w8, w20
  4107a0:	b.ge	4107f0 <printf@plt+0xed80>  // b.tcont
  4107a4:	mov	w0, wzr
  4107a8:	b	4107d8 <printf@plt+0xed68>
  4107ac:	mov	x25, xzr
  4107b0:	cbnz	x25, 410784 <printf@plt+0xed14>
  4107b4:	mov	w0, #0x18                  	// #24
  4107b8:	bl	41ec90 <_Znwm@@Base>
  4107bc:	mov	x25, x23
  4107c0:	str	x24, [x0, #16]
  4107c4:	str	x0, [x25]
  4107c8:	stp	w21, w20, [x0]
  4107cc:	str	w22, [x0, #8]
  4107d0:	strb	w19, [x0, #12]
  4107d4:	mov	w0, #0x1                   	// #1
  4107d8:	ldp	x20, x19, [sp, #64]
  4107dc:	ldp	x22, x21, [sp, #48]
  4107e0:	ldp	x24, x23, [sp, #32]
  4107e4:	ldr	x25, [sp, #16]
  4107e8:	ldp	x29, x30, [sp], #80
  4107ec:	ret
  4107f0:	mov	w0, #0x18                  	// #24
  4107f4:	bl	41ec90 <_Znwm@@Base>
  4107f8:	ldr	x24, [x25]
  4107fc:	b	4107c0 <printf@plt+0xed50>
  410800:	ldr	x9, [x0, #16]
  410804:	cbz	x9, 41082c <printf@plt+0xedbc>
  410808:	mov	x8, x9
  41080c:	ldr	x9, [x9, #16]
  410810:	cmp	x9, x1
  410814:	b.ne	410804 <printf@plt+0xed94>  // b.any
  410818:	ldr	w8, [x8, #4]
  41081c:	cmp	w8, w2
  410820:	b.le	41082c <printf@plt+0xedbc>
  410824:	mov	w0, wzr
  410828:	ret
  41082c:	ldr	x8, [x1, #16]
  410830:	cbz	x8, 410848 <printf@plt+0xedd8>
  410834:	ldr	w8, [x8]
  410838:	cmp	w8, w3
  41083c:	b.ge	410848 <printf@plt+0xedd8>  // b.tcont
  410840:	mov	w0, wzr
  410844:	ret
  410848:	ldr	w8, [x1]
  41084c:	cmp	w8, w2
  410850:	b.gt	41086c <printf@plt+0xedfc>
  410854:	ldr	w8, [x1, #4]
  410858:	cmp	w8, w3
  41085c:	b.lt	41087c <printf@plt+0xee0c>  // b.tstop
  410860:	mov	w0, #0x1                   	// #1
  410864:	strb	w4, [x1, #12]
  410868:	ret
  41086c:	str	w2, [x1]
  410870:	ldr	w8, [x1, #4]
  410874:	cmp	w8, w3
  410878:	b.ge	410860 <printf@plt+0xedf0>  // b.tcont
  41087c:	str	w3, [x1, #4]
  410880:	mov	w0, #0x1                   	// #1
  410884:	strb	w4, [x1, #12]
  410888:	ret
  41088c:	ldr	x8, [x0]
  410890:	ldr	x9, [x8]
  410894:	cbz	x9, 4108b4 <printf@plt+0xee44>
  410898:	mov	w8, #0x1                   	// #1
  41089c:	ldr	w10, [x9, #4]
  4108a0:	cmp	w10, w1
  4108a4:	b.eq	4108b8 <printf@plt+0xee48>  // b.none
  4108a8:	ldr	x9, [x9, #8]
  4108ac:	add	w8, w8, #0x1
  4108b0:	cbnz	x9, 41089c <printf@plt+0xee2c>
  4108b4:	mov	w8, wzr
  4108b8:	add	w0, w8, #0x1
  4108bc:	ret
  4108c0:	ldr	x8, [x0, #16]
  4108c4:	cbz	x8, 4108d4 <printf@plt+0xee64>
  4108c8:	ldr	w9, [x8]
  4108cc:	cmp	w9, w1
  4108d0:	b.le	4108dc <printf@plt+0xee6c>
  4108d4:	mov	w0, wzr
  4108d8:	ret
  4108dc:	mov	x9, x8
  4108e0:	ldr	x8, [x8, #16]
  4108e4:	cbz	x8, 4108f4 <printf@plt+0xee84>
  4108e8:	ldr	w10, [x8]
  4108ec:	cmp	w10, w1
  4108f0:	b.le	4108dc <printf@plt+0xee6c>
  4108f4:	ldr	w0, [x9, #8]
  4108f8:	ret
  4108fc:	ldr	x8, [x0, #16]
  410900:	cbz	x8, 410918 <printf@plt+0xeea8>
  410904:	mov	w0, wzr
  410908:	ldr	x8, [x8, #16]
  41090c:	add	w0, w0, #0x1
  410910:	cbnz	x8, 410908 <printf@plt+0xee98>
  410914:	ret
  410918:	mov	w0, wzr
  41091c:	ret
  410920:	ldr	x9, [x0, #16]
  410924:	cbz	x9, 410994 <printf@plt+0xef24>
  410928:	mov	x8, x0
  41092c:	mov	w0, wzr
  410930:	mov	w10, #0x64                  	// #100
  410934:	mov	x11, x9
  410938:	b	410940 <printf@plt+0xeed0>
  41093c:	cbz	x11, 410990 <printf@plt+0xef20>
  410940:	ldr	w12, [x11, #4]
  410944:	ldr	x11, [x11, #16]
  410948:	cmp	w12, #0x1
  41094c:	b.lt	41093c <printf@plt+0xeecc>  // b.tstop
  410950:	cbz	x11, 41093c <printf@plt+0xeecc>
  410954:	ldr	w13, [x8, #24]
  410958:	ldr	w14, [x9]
  41095c:	ldr	w15, [x11]
  410960:	sub	w13, w13, w14
  410964:	cmp	w13, #0x0
  410968:	cinc	w14, w13, lt  // lt = tstop
  41096c:	asr	w14, w14, #1
  410970:	madd	w15, w15, w10, w14
  410974:	madd	w12, w12, w10, w14
  410978:	sdiv	w14, w15, w13
  41097c:	sdiv	w12, w12, w13
  410980:	cmp	w14, w12
  410984:	b.eq	41093c <printf@plt+0xeecc>  // b.none
  410988:	add	w0, w0, #0x1
  41098c:	b	41093c <printf@plt+0xeecc>
  410990:	ret
  410994:	mov	w0, wzr
  410998:	ret
  41099c:	mov	x8, x0
  4109a0:	cmp	w1, #0x2
  4109a4:	mov	w0, wzr
  4109a8:	b.lt	4109dc <printf@plt+0xef6c>  // b.tstop
  4109ac:	ldr	x8, [x8]
  4109b0:	ldr	x8, [x8]
  4109b4:	cbz	x8, 4109dc <printf@plt+0xef6c>
  4109b8:	sub	w9, w1, #0x1
  4109bc:	subs	w10, w9, #0x1
  4109c0:	b.eq	4109e0 <printf@plt+0xef70>  // b.none
  4109c4:	cmp	w9, #0x2
  4109c8:	mov	w0, wzr
  4109cc:	b.lt	4109dc <printf@plt+0xef6c>  // b.tstop
  4109d0:	ldr	x8, [x8, #8]
  4109d4:	mov	w9, w10
  4109d8:	cbnz	x8, 4109bc <printf@plt+0xef4c>
  4109dc:	ret
  4109e0:	ldr	w0, [x8, #4]
  4109e4:	ret
  4109e8:	mov	x8, x0
  4109ec:	cmp	w1, #0x2
  4109f0:	mov	w0, #0x4c                  	// #76
  4109f4:	b.lt	410a28 <printf@plt+0xefb8>  // b.tstop
  4109f8:	ldr	x8, [x8]
  4109fc:	ldr	x8, [x8]
  410a00:	cbz	x8, 410a28 <printf@plt+0xefb8>
  410a04:	sub	w9, w1, #0x1
  410a08:	mov	w0, #0x4c                  	// #76
  410a0c:	subs	w10, w9, #0x1
  410a10:	b.eq	410a2c <printf@plt+0xefbc>  // b.none
  410a14:	cmp	w9, #0x2
  410a18:	b.lt	410a28 <printf@plt+0xefb8>  // b.tstop
  410a1c:	ldr	x8, [x8, #8]
  410a20:	mov	w9, w10
  410a24:	cbnz	x8, 410a0c <printf@plt+0xef9c>
  410a28:	ret
  410a2c:	ldrb	w0, [x8]
  410a30:	ret
  410a34:	stp	x29, x30, [sp, #-48]!
  410a38:	stp	x20, x19, [sp, #32]
  410a3c:	ldr	x20, [x0, #16]
  410a40:	str	x21, [sp, #16]
  410a44:	mov	x29, sp
  410a48:	cbz	x20, 410a74 <printf@plt+0xf004>
  410a4c:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  410a50:	add	x19, x19, #0x69b
  410a54:	ldp	w3, w1, [x20, #4]
  410a58:	ldr	w2, [x20]
  410a5c:	ldrb	w4, [x20, #12]
  410a60:	mov	x0, x19
  410a64:	bl	401a70 <printf@plt>
  410a68:	ldr	x20, [x20, #16]
  410a6c:	cbnz	x20, 410a54 <printf@plt+0xefe4>
  410a70:	b	410aa8 <printf@plt+0xf038>
  410a74:	ldr	x8, [x0]
  410a78:	ldr	x21, [x8]
  410a7c:	cbz	x21, 410aa8 <printf@plt+0xf038>
  410a80:	adrp	x20, 423000 <_ZdlPvm@@Base+0x42c0>
  410a84:	mov	w19, #0x1                   	// #1
  410a88:	add	x20, x20, #0x552
  410a8c:	ldr	w2, [x21, #4]
  410a90:	mov	x0, x20
  410a94:	mov	w1, w19
  410a98:	bl	401a70 <printf@plt>
  410a9c:	ldr	x21, [x21, #8]
  410aa0:	add	w19, w19, #0x1
  410aa4:	cbnz	x21, 410a8c <printf@plt+0xf01c>
  410aa8:	ldp	x20, x19, [sp, #32]
  410aac:	ldr	x21, [sp, #16]
  410ab0:	ldp	x29, x30, [sp], #48
  410ab4:	ret
  410ab8:	stp	x29, x30, [sp, #-64]!
  410abc:	stp	x24, x23, [sp, #16]
  410ac0:	stp	x22, x21, [sp, #32]
  410ac4:	stp	x20, x19, [sp, #48]
  410ac8:	mov	x29, sp
  410acc:	mov	x21, x0
  410ad0:	mov	w0, #0x30                  	// #48
  410ad4:	mov	w19, w4
  410ad8:	mov	w20, w3
  410adc:	mov	w22, w2
  410ae0:	mov	x24, x1
  410ae4:	bl	41ec90 <_Znwm@@Base>
  410ae8:	mov	x23, x0
  410aec:	stp	x24, xzr, [x0, #8]
  410af0:	str	w19, [x0, #24]
  410af4:	str	xzr, [x0, #32]
  410af8:	str	wzr, [x0, #40]
  410afc:	mov	w0, #0x8                   	// #8
  410b00:	bl	41ec90 <_Znwm@@Base>
  410b04:	str	xzr, [x0]
  410b08:	str	x0, [x23]
  410b0c:	add	w2, w20, w22
  410b10:	mov	w1, #0x1                   	// #1
  410b14:	mov	w4, #0x4c                  	// #76
  410b18:	mov	x0, x23
  410b1c:	mov	w3, w19
  410b20:	str	x23, [x21, #16]
  410b24:	bl	40fc48 <printf@plt+0xe1d8>
  410b28:	ldr	x0, [x21, #16]
  410b2c:	ldr	x8, [x0, #16]
  410b30:	cbz	x8, 410b50 <printf@plt+0xf0e0>
  410b34:	ldr	w3, [x8]
  410b38:	cmp	w3, w20
  410b3c:	b.le	410b50 <printf@plt+0xf0e0>
  410b40:	mov	w4, #0x4c                  	// #76
  410b44:	mov	w1, wzr
  410b48:	mov	w2, w20
  410b4c:	bl	40fc48 <printf@plt+0xe1d8>
  410b50:	stp	w19, w22, [x21, #8]
  410b54:	str	w20, [x21, #4]
  410b58:	ldp	x20, x19, [sp, #48]
  410b5c:	ldp	x22, x21, [sp, #32]
  410b60:	ldp	x24, x23, [sp, #16]
  410b64:	ldp	x29, x30, [sp], #64
  410b68:	ret
  410b6c:	mov	x19, x0
  410b70:	mov	x0, x23
  410b74:	bl	41ed34 <_ZdlPv@@Base>
  410b78:	mov	x0, x19
  410b7c:	bl	4019e0 <_Unwind_Resume@plt>
  410b80:	stp	x29, x30, [sp, #-48]!
  410b84:	str	x21, [sp, #16]
  410b88:	stp	x20, x19, [sp, #32]
  410b8c:	mov	x29, sp
  410b90:	ldr	x19, [x0, #16]
  410b94:	cbz	x19, 410bc0 <printf@plt+0xf150>
  410b98:	ldr	x20, [x19]
  410b9c:	cbz	x20, 410bdc <printf@plt+0xf16c>
  410ba0:	ldr	x0, [x20]
  410ba4:	cbz	x0, 410bb8 <printf@plt+0xf148>
  410ba8:	ldr	x21, [x0, #8]
  410bac:	bl	41ed34 <_ZdlPv@@Base>
  410bb0:	mov	x0, x21
  410bb4:	cbnz	x21, 410ba8 <printf@plt+0xf138>
  410bb8:	mov	x0, x20
  410bbc:	b	410bd8 <printf@plt+0xf168>
  410bc0:	ldp	x20, x19, [sp, #32]
  410bc4:	ldr	x21, [sp, #16]
  410bc8:	ldp	x29, x30, [sp], #48
  410bcc:	ret
  410bd0:	ldr	x8, [x0, #16]
  410bd4:	str	x8, [x19, #16]
  410bd8:	bl	41ed34 <_ZdlPv@@Base>
  410bdc:	ldr	x0, [x19, #16]
  410be0:	cbnz	x0, 410bd0 <printf@plt+0xf160>
  410be4:	mov	x0, x19
  410be8:	ldp	x20, x19, [sp, #32]
  410bec:	ldr	x21, [sp, #16]
  410bf0:	ldp	x29, x30, [sp], #48
  410bf4:	b	41ed34 <_ZdlPv@@Base>
  410bf8:	ret
  410bfc:	stp	x29, x30, [sp, #-32]!
  410c00:	stp	x20, x19, [sp, #16]
  410c04:	mov	x29, sp
  410c08:	ldr	w8, [x0, #12]
  410c0c:	ldr	w9, [x0, #4]
  410c10:	mov	x19, x0
  410c14:	mov	w20, w1
  410c18:	cmn	w8, w9
  410c1c:	b.ne	410c34 <printf@plt+0xf1c4>  // b.any
  410c20:	cbz	w20, 410ccc <printf@plt+0xf25c>
  410c24:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410c28:	add	x19, x19, #0x10
  410c2c:	add	x1, x1, #0x5e0
  410c30:	b	410c90 <printf@plt+0xf220>
  410c34:	ldr	x8, [x19, #16]!
  410c38:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410c3c:	add	x1, x1, #0x6b2
  410c40:	ldr	x0, [x8, #8]
  410c44:	bl	41344c <printf@plt+0x119dc>
  410c48:	ldp	w10, w8, [x19, #-8]
  410c4c:	ldur	w9, [x19, #-12]
  410c50:	mov	w11, #0x64                  	// #100
  410c54:	cmp	w10, #0x0
  410c58:	add	w8, w9, w8
  410c5c:	cinc	w9, w10, lt  // lt = tstop
  410c60:	asr	w9, w9, #1
  410c64:	madd	w8, w8, w11, w9
  410c68:	sdiv	w8, w8, w10
  410c6c:	sdiv	w9, w9, w10
  410c70:	sub	w1, w8, w9
  410c74:	bl	413960 <printf@plt+0x11ef0>
  410c78:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410c7c:	add	x1, x1, #0x6c7
  410c80:	bl	41344c <printf@plt+0x119dc>
  410c84:	cbz	w20, 410cb0 <printf@plt+0xf240>
  410c88:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410c8c:	add	x1, x1, #0x6ca
  410c90:	ldr	x8, [x19]
  410c94:	ldr	x0, [x8, #8]
  410c98:	bl	41344c <printf@plt+0x119dc>
  410c9c:	ldr	x8, [x19]
  410ca0:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410ca4:	add	x1, x1, #0x5f5
  410ca8:	ldr	x0, [x8, #8]
  410cac:	bl	41344c <printf@plt+0x119dc>
  410cb0:	ldr	x8, [x19]
  410cb4:	ldp	x20, x19, [sp, #16]
  410cb8:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410cbc:	add	x1, x1, #0x572
  410cc0:	ldr	x0, [x8, #8]
  410cc4:	ldp	x29, x30, [sp], #32
  410cc8:	b	41344c <printf@plt+0x119dc>
  410ccc:	ldp	x20, x19, [sp, #16]
  410cd0:	ldp	x29, x30, [sp], #32
  410cd4:	ret
  410cd8:	ldr	w8, [x0, #12]
  410cdc:	str	w8, [x1]
  410ce0:	ldr	w8, [x0, #4]
  410ce4:	str	w8, [x2]
  410ce8:	ldr	w8, [x0, #8]
  410cec:	str	w8, [x3]
  410cf0:	ret
  410cf4:	adrp	x8, 423000 <_ZdlPvm@@Base+0x42c0>
  410cf8:	adrp	x9, 423000 <_ZdlPvm@@Base+0x42c0>
  410cfc:	ldr	d0, [x8, #1752]
  410d00:	ldr	d1, [x9, #1760]
  410d04:	movi	v2.2d, #0xffffffffffffffff
  410d08:	stp	xzr, xzr, [x0]
  410d0c:	str	x1, [x0, #16]
  410d10:	str	w2, [x0, #24]
  410d14:	stur	d2, [x0, #36]
  410d18:	stur	d0, [x0, #28]
  410d1c:	stur	d1, [x0, #44]
  410d20:	ret
  410d24:	stp	x29, x30, [sp, #-48]!
  410d28:	str	x21, [sp, #16]
  410d2c:	stp	x20, x19, [sp, #32]
  410d30:	mov	x29, sp
  410d34:	ldr	x20, [x0]
  410d38:	mov	x19, x0
  410d3c:	cbz	x20, 410da0 <printf@plt+0xf330>
  410d40:	mov	w21, #0x1                   	// #1
  410d44:	b	410d6c <printf@plt+0xf2fc>
  410d48:	ldr	x8, [x20, #72]
  410d4c:	mov	w21, #0x1                   	// #1
  410d50:	str	x8, [x19]
  410d54:	add	x0, x20, #0x18
  410d58:	bl	417c08 <printf@plt+0x16198>
  410d5c:	mov	x0, x20
  410d60:	bl	41ed34 <_ZdlPv@@Base>
  410d64:	ldr	x20, [x19]
  410d68:	cbz	x20, 410da0 <printf@plt+0xf330>
  410d6c:	cbz	w21, 410d78 <printf@plt+0xf308>
  410d70:	ldr	w8, [x20, #16]
  410d74:	cbz	w8, 410d48 <printf@plt+0xf2d8>
  410d78:	mov	x0, x19
  410d7c:	mov	x1, x20
  410d80:	bl	410e4c <printf@plt+0xf3dc>
  410d84:	ldr	x20, [x19]
  410d88:	mov	w21, wzr
  410d8c:	ldr	x8, [x20, #72]
  410d90:	str	x8, [x19]
  410d94:	cbnz	x20, 410d54 <printf@plt+0xf2e4>
  410d98:	mov	x20, x8
  410d9c:	cbnz	x20, 410d6c <printf@plt+0xf2fc>
  410da0:	str	xzr, [x19, #8]
  410da4:	ldp	x20, x19, [sp, #32]
  410da8:	ldr	x21, [sp, #16]
  410dac:	ldp	x29, x30, [sp], #48
  410db0:	ret
  410db4:	bl	40f728 <printf@plt+0xdcb8>
  410db8:	stp	x29, x30, [sp, #-48]!
  410dbc:	str	x21, [sp, #16]
  410dc0:	stp	x20, x19, [sp, #32]
  410dc4:	mov	x29, sp
  410dc8:	ldr	x20, [x0]
  410dcc:	mov	x19, x0
  410dd0:	cbz	x20, 410e34 <printf@plt+0xf3c4>
  410dd4:	mov	w21, #0x1                   	// #1
  410dd8:	b	410e00 <printf@plt+0xf390>
  410ddc:	ldr	x8, [x20, #72]
  410de0:	mov	w21, #0x1                   	// #1
  410de4:	str	x8, [x19]
  410de8:	add	x0, x20, #0x18
  410dec:	bl	417c08 <printf@plt+0x16198>
  410df0:	mov	x0, x20
  410df4:	bl	41ed34 <_ZdlPv@@Base>
  410df8:	ldr	x20, [x19]
  410dfc:	cbz	x20, 410e34 <printf@plt+0xf3c4>
  410e00:	cbz	w21, 410e0c <printf@plt+0xf39c>
  410e04:	ldr	w8, [x20, #16]
  410e08:	cbz	w8, 410ddc <printf@plt+0xf36c>
  410e0c:	mov	x0, x19
  410e10:	mov	x1, x20
  410e14:	bl	410e4c <printf@plt+0xf3dc>
  410e18:	ldr	x20, [x19]
  410e1c:	mov	w21, wzr
  410e20:	ldr	x8, [x20, #72]
  410e24:	str	x8, [x19]
  410e28:	cbnz	x20, 410de8 <printf@plt+0xf378>
  410e2c:	mov	x20, x8
  410e30:	cbnz	x20, 410e00 <printf@plt+0xf390>
  410e34:	str	xzr, [x19, #8]
  410e38:	ldp	x20, x19, [sp, #32]
  410e3c:	ldr	x21, [sp, #16]
  410e40:	ldp	x29, x30, [sp], #48
  410e44:	ret
  410e48:	ret
  410e4c:	stp	x29, x30, [sp, #-48]!
  410e50:	str	x21, [sp, #16]
  410e54:	stp	x20, x19, [sp, #32]
  410e58:	mov	x29, sp
  410e5c:	ldr	w8, [x1]
  410e60:	cmp	w8, #0xa
  410e64:	b.hi	411024 <printf@plt+0xf5b4>  // b.pmore
  410e68:	adrp	x9, 423000 <_ZdlPvm@@Base+0x42c0>
  410e6c:	add	x9, x9, #0x6e8
  410e70:	adr	x10, 410e88 <printf@plt+0xf418>
  410e74:	ldrb	w11, [x9, x8]
  410e78:	add	x10, x10, x11, lsl #2
  410e7c:	mov	x20, x1
  410e80:	mov	x19, x0
  410e84:	br	x10
  410e88:	ldr	x0, [x19, #16]
  410e8c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410e90:	add	x1, x1, #0x6fe
  410e94:	ldp	x20, x19, [sp, #32]
  410e98:	ldr	x21, [sp, #16]
  410e9c:	ldp	x29, x30, [sp], #48
  410ea0:	b	41344c <printf@plt+0x119dc>
  410ea4:	ldr	x0, [x19, #16]
  410ea8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  410eac:	add	x1, x1, #0x1b5
  410eb0:	ldp	x20, x19, [sp, #32]
  410eb4:	ldr	x21, [sp, #16]
  410eb8:	ldp	x29, x30, [sp], #48
  410ebc:	b	41344c <printf@plt+0x119dc>
  410ec0:	ldr	x21, [x20, #64]
  410ec4:	cbz	x21, 410edc <printf@plt+0xf46c>
  410ec8:	mov	x0, x21
  410ecc:	bl	410b80 <printf@plt+0xf110>
  410ed0:	mov	x0, x21
  410ed4:	bl	41ed34 <_ZdlPv@@Base>
  410ed8:	str	xzr, [x20, #64]
  410edc:	ldr	x0, [x19, #16]
  410ee0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  410ee4:	add	x1, x1, #0xce6
  410ee8:	bl	41344c <printf@plt+0x119dc>
  410eec:	ldr	x0, [x19, #16]
  410ef0:	mov	w1, wzr
  410ef4:	bl	413a0c <printf@plt+0x11f9c>
  410ef8:	mov	w8, #0x1                   	// #1
  410efc:	str	w8, [x19, #44]
  410f00:	ldp	x20, x19, [sp, #32]
  410f04:	ldr	x21, [sp, #16]
  410f08:	ldp	x29, x30, [sp], #48
  410f0c:	ret
  410f10:	ldr	x0, [x19, #16]
  410f14:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410f18:	add	x1, x1, #0x703
  410f1c:	ldp	x20, x19, [sp, #32]
  410f20:	ldr	x21, [sp, #16]
  410f24:	ldp	x29, x30, [sp], #48
  410f28:	b	41344c <printf@plt+0x119dc>
  410f2c:	ldr	x0, [x19, #16]
  410f30:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410f34:	add	x1, x1, #0x70a
  410f38:	ldp	x20, x19, [sp, #32]
  410f3c:	ldr	x21, [sp, #16]
  410f40:	ldp	x29, x30, [sp], #48
  410f44:	b	41344c <printf@plt+0x119dc>
  410f48:	ldr	x0, [x19, #16]
  410f4c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410f50:	add	x1, x1, #0x711
  410f54:	ldp	x20, x19, [sp, #32]
  410f58:	ldr	x21, [sp, #16]
  410f5c:	ldp	x29, x30, [sp], #48
  410f60:	b	41344c <printf@plt+0x119dc>
  410f64:	ldr	x0, [x19, #16]
  410f68:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410f6c:	add	x1, x1, #0x717
  410f70:	bl	41344c <printf@plt+0x119dc>
  410f74:	ldr	x0, [x19, #16]
  410f78:	mov	w1, #0x1                   	// #1
  410f7c:	mov	w21, #0x1                   	// #1
  410f80:	bl	413a0c <printf@plt+0x11f9c>
  410f84:	str	w21, [x19, #44]
  410f88:	ldr	x19, [x20, #64]
  410f8c:	cbz	x19, 410fa0 <printf@plt+0xf530>
  410f90:	mov	x0, x19
  410f94:	bl	410b80 <printf@plt+0xf110>
  410f98:	mov	x0, x19
  410f9c:	bl	41ed34 <_ZdlPv@@Base>
  410fa0:	str	xzr, [x20, #64]
  410fa4:	ldp	x20, x19, [sp, #32]
  410fa8:	ldr	x21, [sp, #16]
  410fac:	ldp	x29, x30, [sp], #48
  410fb0:	ret
  410fb4:	ldr	x8, [x19]
  410fb8:	cbz	x8, 410fd0 <printf@plt+0xf560>
  410fbc:	ldr	w9, [x8]
  410fc0:	cmp	w9, #0x6
  410fc4:	b.eq	410f00 <printf@plt+0xf490>  // b.none
  410fc8:	ldr	x8, [x8, #72]
  410fcc:	cbnz	x8, 410fbc <printf@plt+0xf54c>
  410fd0:	ldr	x0, [x19, #16]
  410fd4:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  410fd8:	add	x1, x1, #0x71e
  410fdc:	ldp	x20, x19, [sp, #32]
  410fe0:	ldr	x21, [sp, #16]
  410fe4:	ldp	x29, x30, [sp], #48
  410fe8:	b	41344c <printf@plt+0x119dc>
  410fec:	ldr	x8, [x19]
  410ff0:	cbz	x8, 411008 <printf@plt+0xf598>
  410ff4:	ldr	w9, [x8]
  410ff8:	cmp	w9, #0x6
  410ffc:	b.eq	410f00 <printf@plt+0xf490>  // b.none
  411000:	ldr	x8, [x8, #72]
  411004:	cbnz	x8, 410ff4 <printf@plt+0xf584>
  411008:	ldr	x0, [x19, #16]
  41100c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  411010:	add	x1, x1, #0x727
  411014:	ldp	x20, x19, [sp, #32]
  411018:	ldr	x21, [sp, #16]
  41101c:	ldp	x29, x30, [sp], #48
  411020:	b	41344c <printf@plt+0x119dc>
  411024:	ldp	x20, x19, [sp, #32]
  411028:	ldr	x21, [sp, #16]
  41102c:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  411030:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  411034:	add	x1, x1, #0xa48
  411038:	add	x0, x0, #0x72e
  41103c:	mov	x2, x1
  411040:	mov	x3, x1
  411044:	ldp	x29, x30, [sp], #48
  411048:	b	418e54 <printf@plt+0x173e4>
  41104c:	ldr	x8, [x19]
  411050:	cbz	x8, 411068 <printf@plt+0xf5f8>
  411054:	ldr	w9, [x8]
  411058:	cmp	w9, #0x6
  41105c:	b.eq	410f00 <printf@plt+0xf490>  // b.none
  411060:	ldr	x8, [x8, #72]
  411064:	cbnz	x8, 411054 <printf@plt+0xf5e4>
  411068:	ldr	x0, [x19, #16]
  41106c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  411070:	add	x1, x1, #0x1ad
  411074:	ldp	x20, x19, [sp, #32]
  411078:	ldr	x21, [sp, #16]
  41107c:	ldp	x29, x30, [sp], #48
  411080:	b	41344c <printf@plt+0x119dc>
  411084:	ldr	x8, [x0]
  411088:	cbz	x8, 4110a0 <printf@plt+0xf630>
  41108c:	ldr	w9, [x8]
  411090:	cmp	w9, #0x6
  411094:	b.eq	4110a8 <printf@plt+0xf638>  // b.none
  411098:	ldr	x8, [x8, #72]
  41109c:	cbnz	x8, 41108c <printf@plt+0xf61c>
  4110a0:	mov	w0, wzr
  4110a4:	ret
  4110a8:	mov	w0, #0x1                   	// #1
  4110ac:	ret
  4110b0:	stp	x29, x30, [sp, #-48]!
  4110b4:	str	x21, [sp, #16]
  4110b8:	stp	x20, x19, [sp, #32]
  4110bc:	mov	x29, sp
  4110c0:	mov	w20, w3
  4110c4:	mov	x19, x0
  4110c8:	cbz	x2, 411108 <printf@plt+0xf698>
  4110cc:	ldrb	w8, [x2]
  4110d0:	mov	x21, x2
  4110d4:	cbz	w8, 411108 <printf@plt+0xf698>
  4110d8:	ldr	x0, [x19, #16]
  4110dc:	bl	41344c <printf@plt+0x119dc>
  4110e0:	ldr	x0, [x19, #16]
  4110e4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  4110e8:	add	x1, x1, #0xdbc
  4110ec:	bl	41344c <printf@plt+0x119dc>
  4110f0:	ldr	x0, [x19, #16]
  4110f4:	mov	x1, x21
  4110f8:	bl	41344c <printf@plt+0x119dc>
  4110fc:	cmp	w20, #0x1
  411100:	b.eq	411118 <printf@plt+0xf6a8>  // b.none
  411104:	b	411148 <printf@plt+0xf6d8>
  411108:	ldr	x0, [x19, #16]
  41110c:	bl	41344c <printf@plt+0x119dc>
  411110:	cmp	w20, #0x1
  411114:	b.ne	411148 <printf@plt+0xf6d8>  // b.any
  411118:	ldr	x0, [x19, #16]
  41111c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  411120:	add	x1, x1, #0x5e0
  411124:	bl	41344c <printf@plt+0x119dc>
  411128:	ldr	x0, [x19, #16]
  41112c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  411130:	add	x1, x1, #0x5f5
  411134:	bl	41344c <printf@plt+0x119dc>
  411138:	ldr	x0, [x19, #16]
  41113c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  411140:	add	x1, x1, #0x572
  411144:	bl	41344c <printf@plt+0x119dc>
  411148:	ldr	x0, [x19, #16]
  41114c:	ldp	x20, x19, [sp, #32]
  411150:	ldr	x21, [sp, #16]
  411154:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  411158:	add	x1, x1, #0x1ab
  41115c:	ldp	x29, x30, [sp], #48
  411160:	b	41344c <printf@plt+0x119dc>
  411164:	sub	sp, sp, #0x40
  411168:	stp	x29, x30, [sp, #32]
  41116c:	stp	x20, x19, [sp, #48]
  411170:	add	x29, sp, #0x20
  411174:	mov	x19, x0
  411178:	ldr	x0, [x0, #16]
  41117c:	mov	x20, x1
  411180:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  411184:	add	x1, x1, #0x73f
  411188:	bl	41344c <printf@plt+0x119dc>
  41118c:	ldr	w8, [x20]
  411190:	cbz	w8, 4111e4 <printf@plt+0xf774>
  411194:	sub	x1, x29, #0x4
  411198:	sub	x2, x29, #0x8
  41119c:	sub	x3, x29, #0xc
  4111a0:	mov	x0, x20
  4111a4:	bl	41809c <printf@plt+0x1662c>
  4111a8:	ldp	w9, w8, [x29, #-8]
  4111ac:	ldur	w10, [x29, #-12]
  4111b0:	mov	w11, #0xff01                	// #65281
  4111b4:	movk	w11, #0xff00, lsl #16
  4111b8:	mul	x8, x8, x11
  4111bc:	mul	x9, x9, x11
  4111c0:	mul	x10, x10, x11
  4111c4:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  4111c8:	lsr	x2, x8, #40
  4111cc:	lsr	x3, x9, #40
  4111d0:	lsr	x4, x10, #40
  4111d4:	add	x1, x1, #0x454
  4111d8:	add	x0, sp, #0xc
  4111dc:	bl	401800 <sprintf@plt>
  4111e0:	b	4111f8 <printf@plt+0xf788>
  4111e4:	mov	w8, #0x3030                	// #12336
  4111e8:	movk	w8, #0x30, lsl #16
  4111ec:	mov	w9, #0x30303030            	// #808464432
  4111f0:	stur	w8, [sp, #15]
  4111f4:	str	w9, [sp, #12]
  4111f8:	ldr	x0, [x19, #16]
  4111fc:	add	x1, sp, #0xc
  411200:	bl	41344c <printf@plt+0x119dc>
  411204:	ldr	x0, [x19, #16]
  411208:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  41120c:	add	x1, x1, #0x1aa
  411210:	bl	41344c <printf@plt+0x119dc>
  411214:	ldp	x20, x19, [sp, #48]
  411218:	ldp	x29, x30, [sp, #32]
  41121c:	add	sp, sp, #0x40
  411220:	ret
  411224:	stp	x29, x30, [sp, #-48]!
  411228:	str	x21, [sp, #16]
  41122c:	stp	x20, x19, [sp, #32]
  411230:	mov	x29, sp
  411234:	ldr	w8, [x1]
  411238:	cmp	w8, #0xa
  41123c:	b.hi	411280 <printf@plt+0xf810>  // b.pmore
  411240:	adrp	x9, 423000 <_ZdlPvm@@Base+0x42c0>
  411244:	add	x9, x9, #0x6f3
  411248:	adr	x10, 411260 <printf@plt+0xf7f0>
  41124c:	ldrb	w11, [x9, x8]
  411250:	add	x10, x10, x11, lsl #2
  411254:	mov	x20, x1
  411258:	mov	x19, x0
  41125c:	br	x10
  411260:	ldr	x20, [x20, #8]
  411264:	cbz	x20, 4114f4 <printf@plt+0xfa84>
  411268:	ldrb	w8, [x20]
  41126c:	cbz	w8, 4114f4 <printf@plt+0xfa84>
  411270:	ldr	x0, [x19, #16]
  411274:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  411278:	add	x1, x1, #0x755
  41127c:	b	411474 <printf@plt+0xfa04>
  411280:	ldp	x20, x19, [sp, #32]
  411284:	ldr	x21, [sp, #16]
  411288:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41128c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  411290:	add	x1, x1, #0xa48
  411294:	add	x0, x0, #0x72e
  411298:	mov	x2, x1
  41129c:	mov	x3, x1
  4112a0:	ldp	x29, x30, [sp], #48
  4112a4:	b	418e54 <printf@plt+0x173e4>
  4112a8:	ldr	x20, [x20, #8]
  4112ac:	cbz	x20, 411504 <printf@plt+0xfa94>
  4112b0:	ldrb	w8, [x20]
  4112b4:	cbz	w8, 411504 <printf@plt+0xfa94>
  4112b8:	ldr	x0, [x19, #16]
  4112bc:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  4112c0:	add	x1, x1, #0x758
  4112c4:	b	411474 <printf@plt+0xfa04>
  4112c8:	ldr	x0, [x19, #16]
  4112cc:	ldr	x21, [x20, #64]
  4112d0:	bl	413614 <printf@plt+0x11ba4>
  4112d4:	cbz	x21, 411564 <printf@plt+0xfaf4>
  4112d8:	ldr	x0, [x19, #16]
  4112dc:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  4112e0:	add	x1, x1, #0x75b
  4112e4:	bl	41344c <printf@plt+0x119dc>
  4112e8:	ldr	x0, [x20, #64]
  4112ec:	ldr	w1, [x19, #48]
  4112f0:	bl	410bfc <printf@plt+0xf18c>
  4112f4:	ldr	x20, [x20, #8]
  4112f8:	cbz	x20, 411580 <printf@plt+0xfb10>
  4112fc:	ldrb	w8, [x20]
  411300:	cbz	w8, 411580 <printf@plt+0xfb10>
  411304:	ldr	x0, [x19, #16]
  411308:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  41130c:	add	x1, x1, #0x476
  411310:	bl	41344c <printf@plt+0x119dc>
  411314:	ldr	x0, [x19, #16]
  411318:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  41131c:	add	x1, x1, #0xdbc
  411320:	bl	41344c <printf@plt+0x119dc>
  411324:	ldr	x0, [x19, #16]
  411328:	mov	x1, x20
  41132c:	b	41158c <printf@plt+0xfb1c>
  411330:	ldr	x20, [x20, #8]
  411334:	cbz	x20, 411514 <printf@plt+0xfaa4>
  411338:	ldrb	w8, [x20]
  41133c:	cbz	w8, 411514 <printf@plt+0xfaa4>
  411340:	ldr	x0, [x19, #16]
  411344:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  411348:	add	x1, x1, #0x75f
  41134c:	b	411474 <printf@plt+0xfa04>
  411350:	ldr	x20, [x20, #8]
  411354:	cbz	x20, 411524 <printf@plt+0xfab4>
  411358:	ldrb	w8, [x20]
  41135c:	cbz	w8, 411524 <printf@plt+0xfab4>
  411360:	ldr	x0, [x19, #16]
  411364:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  411368:	add	x1, x1, #0x764
  41136c:	b	411474 <printf@plt+0xfa04>
  411370:	ldr	x20, [x20, #8]
  411374:	cbz	x20, 411534 <printf@plt+0xfac4>
  411378:	ldrb	w8, [x20]
  41137c:	cbz	w8, 411534 <printf@plt+0xfac4>
  411380:	ldr	x0, [x19, #16]
  411384:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  411388:	add	x1, x1, #0x769
  41138c:	b	411474 <printf@plt+0xfa04>
  411390:	ldr	x0, [x19, #16]
  411394:	mov	w1, #0x1                   	// #1
  411398:	bl	413a0c <printf@plt+0x11f9c>
  41139c:	ldr	x0, [x19, #16]
  4113a0:	bl	413614 <printf@plt+0x11ba4>
  4113a4:	ldr	x0, [x19, #16]
  4113a8:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  4113ac:	add	x1, x1, #0x76d
  4113b0:	bl	41344c <printf@plt+0x119dc>
  4113b4:	ldr	x0, [x20, #64]
  4113b8:	cbz	x0, 4115b8 <printf@plt+0xfb48>
  4113bc:	ldr	w1, [x19, #48]
  4113c0:	bl	410bfc <printf@plt+0xf18c>
  4113c4:	ldr	x20, [x20, #8]
  4113c8:	cbz	x20, 4115d4 <printf@plt+0xfb64>
  4113cc:	ldrb	w8, [x20]
  4113d0:	cbz	w8, 4115d4 <printf@plt+0xfb64>
  4113d4:	ldr	x0, [x19, #16]
  4113d8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  4113dc:	add	x1, x1, #0x476
  4113e0:	bl	41344c <printf@plt+0x119dc>
  4113e4:	ldr	x0, [x19, #16]
  4113e8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  4113ec:	add	x1, x1, #0xdbc
  4113f0:	bl	41344c <printf@plt+0x119dc>
  4113f4:	ldr	x0, [x19, #16]
  4113f8:	mov	x1, x20
  4113fc:	b	4115e0 <printf@plt+0xfb70>
  411400:	ldr	x8, [x19]
  411404:	cbz	x8, 41141c <printf@plt+0xf9ac>
  411408:	ldr	w9, [x8]
  41140c:	cmp	w9, #0x6
  411410:	b.eq	4114e4 <printf@plt+0xfa74>  // b.none
  411414:	ldr	x8, [x8, #72]
  411418:	cbnz	x8, 411408 <printf@plt+0xf998>
  41141c:	ldr	x20, [x20, #8]
  411420:	cbz	x20, 411544 <printf@plt+0xfad4>
  411424:	ldrb	w8, [x20]
  411428:	cbz	w8, 411544 <printf@plt+0xfad4>
  41142c:	ldr	x0, [x19, #16]
  411430:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  411434:	add	x1, x1, #0x772
  411438:	b	411474 <printf@plt+0xfa04>
  41143c:	ldr	x8, [x19]
  411440:	cbz	x8, 411458 <printf@plt+0xf9e8>
  411444:	ldr	w9, [x8]
  411448:	cmp	w9, #0x6
  41144c:	b.eq	4114e4 <printf@plt+0xfa74>  // b.none
  411450:	ldr	x8, [x8, #72]
  411454:	cbnz	x8, 411444 <printf@plt+0xf9d4>
  411458:	ldr	x20, [x20, #8]
  41145c:	cbz	x20, 411554 <printf@plt+0xfae4>
  411460:	ldrb	w8, [x20]
  411464:	cbz	w8, 411554 <printf@plt+0xfae4>
  411468:	ldr	x0, [x19, #16]
  41146c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  411470:	add	x1, x1, #0x779
  411474:	bl	41344c <printf@plt+0x119dc>
  411478:	ldr	x0, [x19, #16]
  41147c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  411480:	add	x1, x1, #0xdbc
  411484:	bl	41344c <printf@plt+0x119dc>
  411488:	ldr	x0, [x19, #16]
  41148c:	mov	x1, x20
  411490:	bl	41344c <printf@plt+0x119dc>
  411494:	ldr	x0, [x19, #16]
  411498:	ldp	x20, x19, [sp, #32]
  41149c:	ldr	x21, [sp, #16]
  4114a0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  4114a4:	add	x1, x1, #0x1ab
  4114a8:	ldp	x29, x30, [sp], #48
  4114ac:	b	41344c <printf@plt+0x119dc>
  4114b0:	ldr	x8, [x19]
  4114b4:	cbz	x8, 4114cc <printf@plt+0xfa5c>
  4114b8:	ldr	w9, [x8]
  4114bc:	cmp	w9, #0x6
  4114c0:	b.eq	4114e4 <printf@plt+0xfa74>  // b.none
  4114c4:	ldr	x8, [x8, #72]
  4114c8:	cbnz	x8, 4114b8 <printf@plt+0xfa48>
  4114cc:	add	x1, x20, #0x18
  4114d0:	mov	x0, x19
  4114d4:	ldp	x20, x19, [sp, #32]
  4114d8:	ldr	x21, [sp, #16]
  4114dc:	ldp	x29, x30, [sp], #48
  4114e0:	b	411164 <printf@plt+0xf6f4>
  4114e4:	ldp	x20, x19, [sp, #32]
  4114e8:	ldr	x21, [sp, #16]
  4114ec:	ldp	x29, x30, [sp], #48
  4114f0:	ret
  4114f4:	ldr	x0, [x19, #16]
  4114f8:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  4114fc:	add	x1, x1, #0x755
  411500:	b	411490 <printf@plt+0xfa20>
  411504:	ldr	x0, [x19, #16]
  411508:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  41150c:	add	x1, x1, #0x758
  411510:	b	411490 <printf@plt+0xfa20>
  411514:	ldr	x0, [x19, #16]
  411518:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  41151c:	add	x1, x1, #0x75f
  411520:	b	411490 <printf@plt+0xfa20>
  411524:	ldr	x0, [x19, #16]
  411528:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  41152c:	add	x1, x1, #0x764
  411530:	b	411490 <printf@plt+0xfa20>
  411534:	ldr	x0, [x19, #16]
  411538:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  41153c:	add	x1, x1, #0x769
  411540:	b	411490 <printf@plt+0xfa20>
  411544:	ldr	x0, [x19, #16]
  411548:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  41154c:	add	x1, x1, #0x772
  411550:	b	411490 <printf@plt+0xfa20>
  411554:	ldr	x0, [x19, #16]
  411558:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  41155c:	add	x1, x1, #0x779
  411560:	b	411490 <printf@plt+0xfa20>
  411564:	ldr	x2, [x20, #8]
  411568:	ldr	w3, [x19, #48]
  41156c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  411570:	add	x1, x1, #0x75b
  411574:	mov	x0, x19
  411578:	bl	4110b0 <printf@plt+0xf640>
  41157c:	b	4115a0 <printf@plt+0xfb30>
  411580:	ldr	x0, [x19, #16]
  411584:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  411588:	add	x1, x1, #0x476
  41158c:	bl	41344c <printf@plt+0x119dc>
  411590:	ldr	x0, [x19, #16]
  411594:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  411598:	add	x1, x1, #0x1ab
  41159c:	bl	41344c <printf@plt+0x119dc>
  4115a0:	ldr	x0, [x19, #16]
  4115a4:	mov	w1, #0x1                   	// #1
  4115a8:	ldp	x20, x19, [sp, #32]
  4115ac:	ldr	x21, [sp, #16]
  4115b0:	ldp	x29, x30, [sp], #48
  4115b4:	b	413a0c <printf@plt+0x11f9c>
  4115b8:	ldr	x2, [x20, #8]
  4115bc:	ldr	w3, [x19, #48]
  4115c0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  4115c4:	add	x1, x1, #0x476
  4115c8:	mov	x0, x19
  4115cc:	bl	4110b0 <printf@plt+0xf640>
  4115d0:	b	4115f4 <printf@plt+0xfb84>
  4115d4:	ldr	x0, [x19, #16]
  4115d8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  4115dc:	add	x1, x1, #0x476
  4115e0:	bl	41344c <printf@plt+0x119dc>
  4115e4:	ldr	x0, [x19, #16]
  4115e8:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  4115ec:	add	x1, x1, #0x1ab
  4115f0:	bl	41344c <printf@plt+0x119dc>
  4115f4:	ldr	x0, [x19, #16]
  4115f8:	mov	w1, wzr
  4115fc:	ldp	x20, x19, [sp, #32]
  411600:	ldr	x21, [sp, #16]
  411604:	ldp	x29, x30, [sp], #48
  411608:	b	413a0c <printf@plt+0x11f9c>
  41160c:	ldr	x8, [x0]
  411610:	cbz	x8, 411628 <printf@plt+0xfbb8>
  411614:	ldr	w9, [x8]
  411618:	cmp	w9, w1
  41161c:	b.eq	411630 <printf@plt+0xfbc0>  // b.none
  411620:	ldr	x8, [x8, #72]
  411624:	cbnz	x8, 411614 <printf@plt+0xfba4>
  411628:	mov	w0, wzr
  41162c:	ret
  411630:	mov	w0, #0x1                   	// #1
  411634:	ret
  411638:	ldr	x8, [x0]
  41163c:	cbz	x8, 411650 <printf@plt+0xfbe0>
  411640:	ldr	x9, [x8, #64]
  411644:	cbnz	x9, 411658 <printf@plt+0xfbe8>
  411648:	ldr	x8, [x8, #72]
  41164c:	cbnz	x8, 411640 <printf@plt+0xfbd0>
  411650:	mov	w0, wzr
  411654:	ret
  411658:	mov	w0, #0x1                   	// #1
  41165c:	ret
  411660:	ldr	w8, [x1]
  411664:	orr	w8, w8, #0x4
  411668:	cmp	w8, #0x6
  41166c:	b.ne	411688 <printf@plt+0xfc18>  // b.any
  411670:	ldr	x8, [x0, #8]
  411674:	cbz	x8, 411688 <printf@plt+0xfc18>
  411678:	str	x1, [x8, #72]
  41167c:	str	x1, [x0, #8]
  411680:	str	xzr, [x1, #72]
  411684:	ret
  411688:	ldr	x8, [x0]
  41168c:	str	x8, [x1, #72]
  411690:	cbz	x8, 41169c <printf@plt+0xfc2c>
  411694:	str	x1, [x0]
  411698:	ret
  41169c:	stp	x1, x1, [x0]
  4116a0:	ret
  4116a4:	stp	x29, x30, [sp, #-64]!
  4116a8:	str	x23, [sp, #16]
  4116ac:	stp	x22, x21, [sp, #32]
  4116b0:	stp	x20, x19, [sp, #48]
  4116b4:	mov	x29, sp
  4116b8:	mov	x19, x0
  4116bc:	mov	w0, #0x50                  	// #80
  4116c0:	mov	x22, x3
  4116c4:	mov	x23, x2
  4116c8:	mov	w21, w1
  4116cc:	bl	41ec90 <_Znwm@@Base>
  4116d0:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  4116d4:	ldr	x8, [x8, #4000]
  4116d8:	mov	x20, x0
  4116dc:	cmp	w21, #0x6
  4116e0:	str	wzr, [x0, #24]
  4116e4:	str	w21, [x0]
  4116e8:	str	x23, [x0, #8]
  4116ec:	str	wzr, [x0, #16]
  4116f0:	stp	x8, x22, [x0, #56]
  4116f4:	b.ne	411738 <printf@plt+0xfcc8>  // b.any
  4116f8:	ldr	x8, [x19]
  4116fc:	cbz	x8, 411744 <printf@plt+0xfcd4>
  411700:	ldr	w9, [x8]
  411704:	cmp	w9, #0x6
  411708:	b.eq	411718 <printf@plt+0xfca8>  // b.none
  41170c:	ldr	x8, [x8, #72]
  411710:	cbnz	x8, 411700 <printf@plt+0xfc90>
  411714:	b	411744 <printf@plt+0xfcd4>
  411718:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41171c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  411720:	add	x1, x1, #0xa48
  411724:	add	x0, x0, #0x77e
  411728:	mov	x2, x1
  41172c:	mov	x3, x1
  411730:	bl	418ebc <printf@plt+0x1744c>
  411734:	ldr	w21, [x20]
  411738:	orr	w8, w21, #0x4
  41173c:	cmp	w8, #0x6
  411740:	b.ne	41175c <printf@plt+0xfcec>  // b.any
  411744:	ldr	x8, [x19, #8]
  411748:	cbz	x8, 41175c <printf@plt+0xfcec>
  41174c:	str	x20, [x8, #72]
  411750:	str	x20, [x19, #8]
  411754:	str	xzr, [x20, #72]
  411758:	b	411770 <printf@plt+0xfd00>
  41175c:	ldr	x8, [x19]
  411760:	str	x8, [x20, #72]
  411764:	cbnz	x8, 41176c <printf@plt+0xfcfc>
  411768:	str	x20, [x19, #8]
  41176c:	str	x20, [x19]
  411770:	ldp	x20, x19, [sp, #48]
  411774:	ldp	x22, x21, [sp, #32]
  411778:	ldr	x23, [sp, #16]
  41177c:	ldp	x29, x30, [sp], #64
  411780:	ret
  411784:	stp	x29, x30, [sp, #-48]!
  411788:	str	x21, [sp, #16]
  41178c:	stp	x20, x19, [sp, #32]
  411790:	mov	x29, sp
  411794:	mov	x19, x0
  411798:	mov	w0, #0x50                  	// #80
  41179c:	mov	w21, w1
  4117a0:	bl	41ec90 <_Znwm@@Base>
  4117a4:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  4117a8:	ldr	x8, [x8, #4000]
  4117ac:	adrp	x9, 422000 <_ZdlPvm@@Base+0x32c0>
  4117b0:	mov	x20, x0
  4117b4:	add	x9, x9, #0x476
  4117b8:	cmp	w21, #0x6
  4117bc:	str	wzr, [x0, #24]
  4117c0:	str	w21, [x0]
  4117c4:	str	wzr, [x0, #16]
  4117c8:	str	x9, [x0, #8]
  4117cc:	stp	x8, xzr, [x0, #56]
  4117d0:	b.ne	411814 <printf@plt+0xfda4>  // b.any
  4117d4:	ldr	x8, [x19]
  4117d8:	cbz	x8, 411820 <printf@plt+0xfdb0>
  4117dc:	ldr	w9, [x8]
  4117e0:	cmp	w9, #0x6
  4117e4:	b.eq	4117f4 <printf@plt+0xfd84>  // b.none
  4117e8:	ldr	x8, [x8, #72]
  4117ec:	cbnz	x8, 4117dc <printf@plt+0xfd6c>
  4117f0:	b	411820 <printf@plt+0xfdb0>
  4117f4:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4117f8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4117fc:	add	x1, x1, #0xa48
  411800:	add	x0, x0, #0x77e
  411804:	mov	x2, x1
  411808:	mov	x3, x1
  41180c:	bl	418ebc <printf@plt+0x1744c>
  411810:	ldr	w21, [x20]
  411814:	orr	w8, w21, #0x4
  411818:	cmp	w8, #0x6
  41181c:	b.ne	411844 <printf@plt+0xfdd4>  // b.any
  411820:	ldr	x8, [x19, #8]
  411824:	cbz	x8, 411844 <printf@plt+0xfdd4>
  411828:	str	x20, [x8, #72]
  41182c:	str	x20, [x19, #8]
  411830:	str	xzr, [x20, #72]
  411834:	ldp	x20, x19, [sp, #32]
  411838:	ldr	x21, [sp, #16]
  41183c:	ldp	x29, x30, [sp], #48
  411840:	ret
  411844:	ldr	x8, [x19]
  411848:	str	x8, [x20, #72]
  41184c:	cbnz	x8, 411854 <printf@plt+0xfde4>
  411850:	str	x20, [x19, #8]
  411854:	str	x20, [x19]
  411858:	ldp	x20, x19, [sp, #32]
  41185c:	ldr	x21, [sp, #16]
  411860:	ldp	x29, x30, [sp], #48
  411864:	ret
  411868:	stp	x29, x30, [sp, #-32]!
  41186c:	stp	x20, x19, [sp, #16]
  411870:	mov	x29, sp
  411874:	mov	x19, x0
  411878:	mov	w0, #0x50                  	// #80
  41187c:	mov	x20, x1
  411880:	bl	41ec90 <_Znwm@@Base>
  411884:	mov	w8, #0xa                   	// #10
  411888:	str	xzr, [x0, #8]
  41188c:	str	w8, [x0]
  411890:	ldp	q0, q1, [x20]
  411894:	ldr	x8, [x20, #32]
  411898:	str	wzr, [x0, #16]
  41189c:	stur	q0, [x0, #24]
  4118a0:	stur	q1, [x0, #40]
  4118a4:	stp	x8, xzr, [x0, #56]
  4118a8:	ldr	x8, [x19]
  4118ac:	str	x8, [x0, #72]
  4118b0:	cbz	x8, 4118c4 <printf@plt+0xfe54>
  4118b4:	str	x0, [x19]
  4118b8:	ldp	x20, x19, [sp, #16]
  4118bc:	ldp	x29, x30, [sp], #32
  4118c0:	ret
  4118c4:	stp	x0, x0, [x19]
  4118c8:	ldp	x20, x19, [sp, #16]
  4118cc:	ldp	x29, x30, [sp], #32
  4118d0:	ret
  4118d4:	stp	x29, x30, [sp, #-32]!
  4118d8:	stp	x20, x19, [sp, #16]
  4118dc:	mov	x29, sp
  4118e0:	ldr	x20, [x0]
  4118e4:	mov	x19, x0
  4118e8:	cbz	x20, 411900 <printf@plt+0xfe90>
  4118ec:	mov	x8, x20
  4118f0:	ldr	w9, [x8]
  4118f4:	cbz	w9, 41193c <printf@plt+0xfecc>
  4118f8:	ldr	x8, [x8, #72]
  4118fc:	cbnz	x8, 4118f0 <printf@plt+0xfe80>
  411900:	mov	w0, #0x50                  	// #80
  411904:	bl	41ec90 <_Znwm@@Base>
  411908:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  41190c:	ldr	x8, [x8, #4000]
  411910:	adrp	x9, 422000 <_ZdlPvm@@Base+0x32c0>
  411914:	add	x9, x9, #0x476
  411918:	str	wzr, [x0, #24]
  41191c:	str	wzr, [x0]
  411920:	str	wzr, [x0, #16]
  411924:	str	x9, [x0, #8]
  411928:	stp	x8, xzr, [x0, #56]
  41192c:	str	x20, [x0, #72]
  411930:	cbnz	x20, 411938 <printf@plt+0xfec8>
  411934:	str	x0, [x19, #8]
  411938:	str	x0, [x19]
  41193c:	ldp	x20, x19, [sp, #16]
  411940:	ldp	x29, x30, [sp], #32
  411944:	ret
  411948:	stp	x29, x30, [sp, #-32]!
  41194c:	stp	x20, x19, [sp, #16]
  411950:	mov	x29, sp
  411954:	ldr	x20, [x0]
  411958:	mov	x19, x0
  41195c:	cbz	x20, 411978 <printf@plt+0xff08>
  411960:	mov	x8, x20
  411964:	ldr	w9, [x8]
  411968:	cmp	w9, #0x1
  41196c:	b.eq	4119b8 <printf@plt+0xff48>  // b.none
  411970:	ldr	x8, [x8, #72]
  411974:	cbnz	x8, 411964 <printf@plt+0xfef4>
  411978:	mov	w0, #0x50                  	// #80
  41197c:	bl	41ec90 <_Znwm@@Base>
  411980:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  411984:	ldr	x8, [x8, #4000]
  411988:	adrp	x10, 422000 <_ZdlPvm@@Base+0x32c0>
  41198c:	mov	w9, #0x1                   	// #1
  411990:	add	x10, x10, #0x476
  411994:	str	wzr, [x0, #24]
  411998:	str	wzr, [x0, #16]
  41199c:	str	w9, [x0]
  4119a0:	str	x10, [x0, #8]
  4119a4:	stp	x8, xzr, [x0, #56]
  4119a8:	str	x20, [x0, #72]
  4119ac:	cbnz	x20, 4119b4 <printf@plt+0xff44>
  4119b0:	str	x0, [x19, #8]
  4119b4:	str	x0, [x19]
  4119b8:	ldp	x20, x19, [sp, #16]
  4119bc:	ldp	x29, x30, [sp], #32
  4119c0:	ret
  4119c4:	stp	x29, x30, [sp, #-32]!
  4119c8:	stp	x20, x19, [sp, #16]
  4119cc:	mov	x29, sp
  4119d0:	ldr	x20, [x0]
  4119d4:	mov	x19, x0
  4119d8:	cbz	x20, 411a0c <printf@plt+0xff9c>
  4119dc:	mov	x8, x20
  4119e0:	ldr	w9, [x8]
  4119e4:	cmp	w9, #0x5
  4119e8:	b.eq	411a4c <printf@plt+0xffdc>  // b.none
  4119ec:	ldr	x8, [x8, #72]
  4119f0:	cbnz	x8, 4119e0 <printf@plt+0xff70>
  4119f4:	mov	x8, x20
  4119f8:	ldr	w9, [x8]
  4119fc:	cmp	w9, #0x6
  411a00:	b.eq	411a4c <printf@plt+0xffdc>  // b.none
  411a04:	ldr	x8, [x8, #72]
  411a08:	cbnz	x8, 4119f8 <printf@plt+0xff88>
  411a0c:	mov	w0, #0x50                  	// #80
  411a10:	bl	41ec90 <_Znwm@@Base>
  411a14:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  411a18:	ldr	x8, [x8, #4000]
  411a1c:	adrp	x10, 422000 <_ZdlPvm@@Base+0x32c0>
  411a20:	mov	w9, #0x5                   	// #5
  411a24:	add	x10, x10, #0x476
  411a28:	str	wzr, [x0, #24]
  411a2c:	str	wzr, [x0, #16]
  411a30:	str	w9, [x0]
  411a34:	str	x10, [x0, #8]
  411a38:	stp	x8, xzr, [x0, #56]
  411a3c:	str	x20, [x0, #72]
  411a40:	cbnz	x20, 411a48 <printf@plt+0xffd8>
  411a44:	str	x0, [x19, #8]
  411a48:	str	x0, [x19]
  411a4c:	ldp	x20, x19, [sp, #16]
  411a50:	ldp	x29, x30, [sp], #32
  411a54:	ret
  411a58:	stp	x29, x30, [sp, #-64]!
  411a5c:	str	x23, [sp, #16]
  411a60:	stp	x22, x21, [sp, #32]
  411a64:	stp	x20, x19, [sp, #48]
  411a68:	mov	x29, sp
  411a6c:	mov	w1, #0x5                   	// #5
  411a70:	mov	x19, x0
  411a74:	bl	411d8c <printf@plt+0x1031c>
  411a78:	ldr	x21, [x19]
  411a7c:	cbz	x21, 411ab0 <printf@plt+0x10040>
  411a80:	mov	x8, x21
  411a84:	ldr	w9, [x8]
  411a88:	cmp	w9, #0x2
  411a8c:	b.eq	411b00 <printf@plt+0x10090>  // b.none
  411a90:	ldr	x8, [x8, #72]
  411a94:	cbnz	x8, 411a84 <printf@plt+0x10014>
  411a98:	mov	x8, x21
  411a9c:	ldr	w9, [x8]
  411aa0:	cmp	w9, #0x6
  411aa4:	b.eq	411c7c <printf@plt+0x1020c>  // b.none
  411aa8:	ldr	x8, [x8, #72]
  411aac:	cbnz	x8, 411a9c <printf@plt+0x1002c>
  411ab0:	mov	w0, #0x50                  	// #80
  411ab4:	bl	41ec90 <_Znwm@@Base>
  411ab8:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  411abc:	ldr	x8, [x8, #4000]
  411ac0:	mov	x20, x0
  411ac4:	mov	w9, #0x6                   	// #6
  411ac8:	str	wzr, [x0, #24]
  411acc:	str	xzr, [x0, #8]
  411ad0:	str	wzr, [x0, #16]
  411ad4:	str	w9, [x0]
  411ad8:	stp	x8, xzr, [x0, #56]
  411adc:	cbz	x21, 411b4c <printf@plt+0x100dc>
  411ae0:	ldr	w8, [x21]
  411ae4:	cmp	w8, #0x6
  411ae8:	b.eq	411b20 <printf@plt+0x100b0>  // b.none
  411aec:	ldr	x21, [x21, #72]
  411af0:	cbnz	x21, 411ae0 <printf@plt+0x10070>
  411af4:	b	411b4c <printf@plt+0x100dc>
  411af8:	ldr	x21, [x21, #72]
  411afc:	cbz	x21, 411b7c <printf@plt+0x1010c>
  411b00:	ldr	w8, [x21]
  411b04:	cmp	w8, #0x2
  411b08:	b.ne	411af8 <printf@plt+0x10088>  // b.any
  411b0c:	ldr	x22, [x21, #64]
  411b10:	str	xzr, [x21, #64]
  411b14:	ldr	w8, [x19, #48]
  411b18:	cbnz	w8, 411b88 <printf@plt+0x10118>
  411b1c:	b	411b9c <printf@plt+0x1012c>
  411b20:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  411b24:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  411b28:	add	x1, x1, #0xa48
  411b2c:	add	x0, x0, #0x77e
  411b30:	mov	x2, x1
  411b34:	mov	x3, x1
  411b38:	bl	418ebc <printf@plt+0x1744c>
  411b3c:	ldr	w8, [x20]
  411b40:	orr	w8, w8, #0x4
  411b44:	cmp	w8, #0x6
  411b48:	b.ne	411b64 <printf@plt+0x100f4>  // b.any
  411b4c:	ldr	x8, [x19, #8]
  411b50:	cbz	x8, 411b64 <printf@plt+0x100f4>
  411b54:	str	x20, [x8, #72]
  411b58:	str	x20, [x19, #8]
  411b5c:	str	xzr, [x20, #72]
  411b60:	b	411c7c <printf@plt+0x1020c>
  411b64:	ldr	x8, [x19]
  411b68:	str	x8, [x20, #72]
  411b6c:	cbnz	x8, 411b74 <printf@plt+0x10104>
  411b70:	str	x20, [x19, #8]
  411b74:	str	x20, [x19]
  411b78:	b	411c7c <printf@plt+0x1020c>
  411b7c:	mov	x22, xzr
  411b80:	ldr	w8, [x19, #48]
  411b84:	cbz	w8, 411b9c <printf@plt+0x1012c>
  411b88:	ldr	w8, [x19, #44]
  411b8c:	cbz	w8, 411b9c <printf@plt+0x1012c>
  411b90:	mov	w21, #0x1                   	// #1
  411b94:	str	wzr, [x19, #48]
  411b98:	b	411ba0 <printf@plt+0x10130>
  411b9c:	mov	w21, wzr
  411ba0:	mov	w8, #0x1                   	// #1
  411ba4:	mov	w1, #0x2                   	// #2
  411ba8:	mov	x0, x19
  411bac:	str	w8, [x19, #28]
  411bb0:	bl	411d8c <printf@plt+0x1031c>
  411bb4:	ldr	x23, [x19]
  411bb8:	str	wzr, [x19, #48]
  411bbc:	cbz	x23, 411bd8 <printf@plt+0x10168>
  411bc0:	mov	x8, x23
  411bc4:	ldr	w9, [x8]
  411bc8:	cmp	w9, #0x6
  411bcc:	b.eq	411c78 <printf@plt+0x10208>  // b.none
  411bd0:	ldr	x8, [x8, #72]
  411bd4:	cbnz	x8, 411bc4 <printf@plt+0x10154>
  411bd8:	mov	w0, #0x50                  	// #80
  411bdc:	bl	41ec90 <_Znwm@@Base>
  411be0:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  411be4:	ldr	x8, [x8, #4000]
  411be8:	mov	x20, x0
  411bec:	mov	w9, #0x6                   	// #6
  411bf0:	str	wzr, [x0, #24]
  411bf4:	str	xzr, [x0, #8]
  411bf8:	str	wzr, [x0, #16]
  411bfc:	str	w9, [x0]
  411c00:	stp	x8, x22, [x0, #56]
  411c04:	cbz	x23, 411c4c <printf@plt+0x101dc>
  411c08:	ldr	w8, [x23]
  411c0c:	cmp	w8, #0x6
  411c10:	b.eq	411c20 <printf@plt+0x101b0>  // b.none
  411c14:	ldr	x23, [x23, #72]
  411c18:	cbnz	x23, 411c08 <printf@plt+0x10198>
  411c1c:	b	411c4c <printf@plt+0x101dc>
  411c20:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  411c24:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  411c28:	add	x1, x1, #0xa48
  411c2c:	add	x0, x0, #0x77e
  411c30:	mov	x2, x1
  411c34:	mov	x3, x1
  411c38:	bl	418ebc <printf@plt+0x1744c>
  411c3c:	ldr	w8, [x20]
  411c40:	orr	w8, w8, #0x4
  411c44:	cmp	w8, #0x6
  411c48:	b.ne	411c64 <printf@plt+0x101f4>  // b.any
  411c4c:	ldr	x8, [x19, #8]
  411c50:	cbz	x8, 411c64 <printf@plt+0x101f4>
  411c54:	str	x20, [x8, #72]
  411c58:	str	x20, [x19, #8]
  411c5c:	str	xzr, [x20, #72]
  411c60:	b	411c78 <printf@plt+0x10208>
  411c64:	ldr	x8, [x19]
  411c68:	str	x8, [x20, #72]
  411c6c:	cbnz	x8, 411c74 <printf@plt+0x10204>
  411c70:	str	x20, [x19, #8]
  411c74:	str	x20, [x19]
  411c78:	str	w21, [x19, #48]
  411c7c:	ldp	x20, x19, [sp, #48]
  411c80:	ldp	x22, x21, [sp, #32]
  411c84:	ldr	x23, [sp, #16]
  411c88:	ldp	x29, x30, [sp], #64
  411c8c:	ret
  411c90:	mov	w1, #0x5                   	// #5
  411c94:	b	411d8c <printf@plt+0x1031c>
  411c98:	ldr	x8, [x0]
  411c9c:	cbz	x8, 411cb4 <printf@plt+0x10244>
  411ca0:	ldr	w9, [x8]
  411ca4:	cmp	w9, w1
  411ca8:	b.eq	411cbc <printf@plt+0x1024c>  // b.none
  411cac:	ldr	x8, [x8, #72]
  411cb0:	cbnz	x8, 411ca0 <printf@plt+0x10230>
  411cb4:	mov	x0, xzr
  411cb8:	ret
  411cbc:	ldr	x0, [x8, #64]
  411cc0:	str	xzr, [x8, #64]
  411cc4:	ret
  411cc8:	ldr	w8, [x0, #48]
  411ccc:	cbz	w8, 411ce4 <printf@plt+0x10274>
  411cd0:	ldr	w8, [x0, #44]
  411cd4:	cbz	w8, 411ce4 <printf@plt+0x10274>
  411cd8:	str	wzr, [x0, #48]
  411cdc:	mov	w0, #0x1                   	// #1
  411ce0:	ret
  411ce4:	mov	w0, wzr
  411ce8:	ret
  411cec:	stp	x29, x30, [sp, #-32]!
  411cf0:	str	x19, [sp, #16]
  411cf4:	mov	x29, sp
  411cf8:	mov	w8, #0x1                   	// #1
  411cfc:	mov	w1, #0x2                   	// #2
  411d00:	mov	x19, x0
  411d04:	str	w8, [x0, #28]
  411d08:	bl	411d8c <printf@plt+0x1031c>
  411d0c:	str	wzr, [x19, #48]
  411d10:	ldr	x19, [sp, #16]
  411d14:	ldp	x29, x30, [sp], #32
  411d18:	ret
  411d1c:	stp	x29, x30, [sp, #-48]!
  411d20:	str	x21, [sp, #16]
  411d24:	stp	x20, x19, [sp, #32]
  411d28:	mov	x29, sp
  411d2c:	mov	x20, x1
  411d30:	mov	w1, #0xa                   	// #10
  411d34:	mov	x19, x0
  411d38:	mov	w21, #0xa                   	// #10
  411d3c:	bl	411d8c <printf@plt+0x1031c>
  411d40:	mov	w0, #0x50                  	// #80
  411d44:	bl	41ec90 <_Znwm@@Base>
  411d48:	str	w21, [x0]
  411d4c:	str	xzr, [x0, #8]
  411d50:	ldp	q0, q1, [x20]
  411d54:	ldr	x8, [x20, #32]
  411d58:	str	wzr, [x0, #16]
  411d5c:	stur	q0, [x0, #24]
  411d60:	stur	q1, [x0, #40]
  411d64:	stp	x8, xzr, [x0, #56]
  411d68:	ldr	x8, [x19]
  411d6c:	str	x8, [x0, #72]
  411d70:	cbnz	x8, 411d78 <printf@plt+0x10308>
  411d74:	str	x0, [x19, #8]
  411d78:	str	x0, [x19]
  411d7c:	ldp	x20, x19, [sp, #32]
  411d80:	ldr	x21, [sp, #16]
  411d84:	ldp	x29, x30, [sp], #48
  411d88:	ret
  411d8c:	stp	x29, x30, [sp, #-96]!
  411d90:	stp	x28, x27, [sp, #16]
  411d94:	stp	x26, x25, [sp, #32]
  411d98:	stp	x24, x23, [sp, #48]
  411d9c:	stp	x22, x21, [sp, #64]
  411da0:	stp	x20, x19, [sp, #80]
  411da4:	mov	x29, sp
  411da8:	ldr	x8, [x0]
  411dac:	cbz	x8, 411dd0 <printf@plt+0x10360>
  411db0:	mov	x19, x0
  411db4:	mov	w21, w1
  411db8:	mov	x9, x8
  411dbc:	ldr	w10, [x9]
  411dc0:	cmp	w10, w21
  411dc4:	b.eq	411df4 <printf@plt+0x10384>  // b.none
  411dc8:	ldr	x9, [x9, #72]
  411dcc:	cbnz	x9, 411dbc <printf@plt+0x1034c>
  411dd0:	mov	x21, xzr
  411dd4:	mov	x0, x21
  411dd8:	ldp	x20, x19, [sp, #80]
  411ddc:	ldp	x22, x21, [sp, #64]
  411de0:	ldp	x24, x23, [sp, #48]
  411de4:	ldp	x26, x25, [sp, #32]
  411de8:	ldp	x28, x27, [sp, #16]
  411dec:	ldp	x29, x30, [sp], #96
  411df0:	ret
  411df4:	ldr	w9, [x8]
  411df8:	cmp	w9, w21
  411dfc:	b.ne	411e38 <printf@plt+0x103c8>  // b.any
  411e00:	mov	x20, xzr
  411e04:	ldr	w9, [x8, #16]
  411e08:	cbz	w9, 411e18 <printf@plt+0x103a8>
  411e0c:	mov	x0, x19
  411e10:	mov	x1, x8
  411e14:	bl	410e4c <printf@plt+0xf3dc>
  411e18:	ldr	x22, [x19]
  411e1c:	cmp	w21, #0x2
  411e20:	b.ne	411ea8 <printf@plt+0x10438>  // b.any
  411e24:	ldr	x21, [x22, #8]
  411e28:	ldr	x8, [x22, #72]
  411e2c:	str	x8, [x19]
  411e30:	cbnz	x8, 411ebc <printf@plt+0x1044c>
  411e34:	b	411eb8 <printf@plt+0x10448>
  411e38:	mov	x22, xzr
  411e3c:	mov	w9, #0x1                   	// #1
  411e40:	b	411e78 <printf@plt+0x10408>
  411e44:	mov	x0, x19
  411e48:	mov	x1, x8
  411e4c:	bl	410e4c <printf@plt+0xf3dc>
  411e50:	ldr	x20, [x19]
  411e54:	mov	w9, wzr
  411e58:	ldr	x8, [x20, #72]
  411e5c:	str	x8, [x19]
  411e60:	cbz	x8, 411e98 <printf@plt+0x10428>
  411e64:	str	x22, [x20, #72]
  411e68:	ldr	w10, [x8]
  411e6c:	mov	x22, x20
  411e70:	cmp	w10, w21
  411e74:	b.eq	411e04 <printf@plt+0x10394>  // b.none
  411e78:	cbz	w9, 411e44 <printf@plt+0x103d4>
  411e7c:	ldr	w9, [x8, #16]
  411e80:	cbnz	w9, 411e44 <printf@plt+0x103d4>
  411e84:	mov	w9, #0x1                   	// #1
  411e88:	mov	x20, x8
  411e8c:	ldr	x8, [x20, #72]
  411e90:	str	x8, [x19]
  411e94:	cbnz	x8, 411e64 <printf@plt+0x103f4>
  411e98:	mov	x21, xzr
  411e9c:	str	xzr, [x19, #8]
  411ea0:	str	x22, [x20, #72]
  411ea4:	b	411ee8 <printf@plt+0x10478>
  411ea8:	mov	x21, xzr
  411eac:	ldr	x8, [x22, #72]
  411eb0:	str	x8, [x19]
  411eb4:	cbnz	x8, 411ebc <printf@plt+0x1044c>
  411eb8:	str	xzr, [x19, #8]
  411ebc:	ldr	x23, [x22, #64]
  411ec0:	cbz	x23, 411ed4 <printf@plt+0x10464>
  411ec4:	mov	x0, x23
  411ec8:	bl	410b80 <printf@plt+0xf110>
  411ecc:	mov	x0, x23
  411ed0:	bl	41ed34 <_ZdlPv@@Base>
  411ed4:	add	x0, x22, #0x18
  411ed8:	bl	417c08 <printf@plt+0x16198>
  411edc:	mov	x0, x22
  411ee0:	bl	41ed34 <_ZdlPv@@Base>
  411ee4:	cbz	x20, 411dd4 <printf@plt+0x10364>
  411ee8:	adrp	x23, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  411eec:	mov	w25, #0xa                   	// #10
  411ef0:	adrp	x26, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  411ef4:	add	x23, x23, #0xa48
  411ef8:	b	411f54 <printf@plt+0x104e4>
  411efc:	mov	w0, #0x50                  	// #80
  411f00:	bl	41ec90 <_Znwm@@Base>
  411f04:	str	w25, [x0]
  411f08:	str	xzr, [x0, #8]
  411f0c:	ldur	q0, [x20, #24]
  411f10:	ldur	q1, [x20, #40]
  411f14:	ldr	x8, [x20, #56]
  411f18:	str	wzr, [x0, #16]
  411f1c:	stur	q0, [x0, #24]
  411f20:	stur	q1, [x0, #40]
  411f24:	stp	x8, xzr, [x0, #56]
  411f28:	ldr	x8, [x19]
  411f2c:	str	x8, [x0, #72]
  411f30:	cbz	x8, 411fb4 <printf@plt+0x10544>
  411f34:	str	x0, [x19]
  411f38:	ldr	x22, [x20, #72]
  411f3c:	add	x0, x20, #0x18
  411f40:	bl	417c08 <printf@plt+0x16198>
  411f44:	mov	x0, x20
  411f48:	bl	41ed34 <_ZdlPv@@Base>
  411f4c:	mov	x20, x22
  411f50:	cbz	x22, 411dd4 <printf@plt+0x10364>
  411f54:	ldr	w27, [x20]
  411f58:	cmp	w27, #0xa
  411f5c:	b.eq	411efc <printf@plt+0x1048c>  // b.none
  411f60:	ldr	x28, [x20, #8]
  411f64:	ldr	x22, [x20, #64]
  411f68:	mov	w0, #0x50                  	// #80
  411f6c:	bl	41ec90 <_Znwm@@Base>
  411f70:	ldr	x8, [x26, #4000]
  411f74:	mov	x24, x0
  411f78:	cmp	w27, #0x6
  411f7c:	str	wzr, [x0, #24]
  411f80:	str	w27, [x0]
  411f84:	str	x28, [x0, #8]
  411f88:	str	wzr, [x0, #16]
  411f8c:	stp	x8, x22, [x0, #56]
  411f90:	b.ne	411fd8 <printf@plt+0x10568>  // b.any
  411f94:	ldr	x8, [x19]
  411f98:	cbz	x8, 411fe4 <printf@plt+0x10574>
  411f9c:	ldr	w9, [x8]
  411fa0:	cmp	w9, #0x6
  411fa4:	b.eq	411fbc <printf@plt+0x1054c>  // b.none
  411fa8:	ldr	x8, [x8, #72]
  411fac:	cbnz	x8, 411f9c <printf@plt+0x1052c>
  411fb0:	b	411fe4 <printf@plt+0x10574>
  411fb4:	str	x0, [x19, #8]
  411fb8:	b	411f34 <printf@plt+0x104c4>
  411fbc:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  411fc0:	add	x0, x0, #0x77e
  411fc4:	mov	x1, x23
  411fc8:	mov	x2, x23
  411fcc:	mov	x3, x23
  411fd0:	bl	418ebc <printf@plt+0x1744c>
  411fd4:	ldr	w27, [x24]
  411fd8:	orr	w8, w27, #0x4
  411fdc:	cmp	w8, #0x6
  411fe0:	b.ne	411ffc <printf@plt+0x1058c>  // b.any
  411fe4:	ldr	x8, [x19, #8]
  411fe8:	cbz	x8, 411ffc <printf@plt+0x1058c>
  411fec:	str	x24, [x8, #72]
  411ff0:	str	x24, [x19, #8]
  411ff4:	str	xzr, [x24, #72]
  411ff8:	b	411f38 <printf@plt+0x104c8>
  411ffc:	ldr	x8, [x19]
  412000:	str	x8, [x24, #72]
  412004:	cbnz	x8, 41200c <printf@plt+0x1059c>
  412008:	str	x24, [x19, #8]
  41200c:	str	x24, [x19]
  412010:	b	411f38 <printf@plt+0x104c8>
  412014:	mov	w1, #0xa                   	// #10
  412018:	b	411d8c <printf@plt+0x1031c>
  41201c:	mov	w1, #0x1                   	// #1
  412020:	b	411d8c <printf@plt+0x1031c>
  412024:	mov	w1, wzr
  412028:	b	411d8c <printf@plt+0x1031c>
  41202c:	mov	w1, #0x4                   	// #4
  412030:	b	411d8c <printf@plt+0x1031c>
  412034:	mov	w1, #0x3                   	// #3
  412038:	b	411d8c <printf@plt+0x1031c>
  41203c:	mov	w1, #0x6                   	// #6
  412040:	b	411d8c <printf@plt+0x1031c>
  412044:	mov	w1, #0x7                   	// #7
  412048:	b	411d8c <printf@plt+0x1031c>
  41204c:	mov	w1, #0x8                   	// #8
  412050:	b	411d8c <printf@plt+0x1031c>
  412054:	stp	x29, x30, [sp, #-32]!
  412058:	stp	x20, x19, [sp, #16]
  41205c:	mov	x29, sp
  412060:	cbz	x1, 412070 <printf@plt+0x10600>
  412064:	ldr	w8, [x1, #16]
  412068:	mov	x19, x1
  41206c:	cbz	w8, 41207c <printf@plt+0x1060c>
  412070:	ldp	x20, x19, [sp, #16]
  412074:	ldp	x29, x30, [sp], #32
  412078:	ret
  41207c:	ldr	x1, [x19, #72]
  412080:	mov	x20, x0
  412084:	bl	412054 <printf@plt+0x105e4>
  412088:	mov	w8, #0x1                   	// #1
  41208c:	str	w8, [x19, #16]
  412090:	mov	x0, x20
  412094:	mov	x1, x19
  412098:	ldp	x20, x19, [sp, #16]
  41209c:	ldp	x29, x30, [sp], #32
  4120a0:	b	411224 <printf@plt+0xf7b4>
  4120a4:	stp	x29, x30, [sp, #-64]!
  4120a8:	str	x23, [sp, #16]
  4120ac:	stp	x22, x21, [sp, #32]
  4120b0:	stp	x20, x19, [sp, #48]
  4120b4:	mov	x29, sp
  4120b8:	ldr	x8, [x0]
  4120bc:	mov	w20, w2
  4120c0:	mov	x19, x0
  4120c4:	mov	x21, x1
  4120c8:	cbz	x8, 4120fc <printf@plt+0x1068c>
  4120cc:	mov	x9, x8
  4120d0:	ldr	w10, [x9]
  4120d4:	cmp	w10, #0x2
  4120d8:	b.eq	412118 <printf@plt+0x106a8>  // b.none
  4120dc:	ldr	x9, [x9, #72]
  4120e0:	cbnz	x9, 4120d0 <printf@plt+0x10660>
  4120e4:	mov	x9, x8
  4120e8:	ldr	w10, [x9]
  4120ec:	cmp	w10, #0x6
  4120f0:	b.eq	412118 <printf@plt+0x106a8>  // b.none
  4120f4:	ldr	x9, [x9, #72]
  4120f8:	cbnz	x9, 4120e8 <printf@plt+0x10678>
  4120fc:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  412100:	add	x1, x1, #0x476
  412104:	mov	x0, x19
  412108:	mov	x2, xzr
  41210c:	mov	w3, wzr
  412110:	bl	412348 <printf@plt+0x108d8>
  412114:	ldr	x8, [x19]
  412118:	cbz	x8, 412134 <printf@plt+0x106c4>
  41211c:	mov	x9, x8
  412120:	ldr	w10, [x9]
  412124:	cmp	w10, #0x9
  412128:	b.eq	412140 <printf@plt+0x106d0>  // b.none
  41212c:	ldr	x9, [x9, #72]
  412130:	cbnz	x9, 412120 <printf@plt+0x106b0>
  412134:	mov	x0, x19
  412138:	mov	x1, x8
  41213c:	b	4121c8 <printf@plt+0x10758>
  412140:	ldr	w9, [x8]
  412144:	mov	x22, x8
  412148:	cmp	w9, #0x9
  41214c:	b.ne	412164 <printf@plt+0x106f4>  // b.any
  412150:	ldr	x23, [x8, #72]
  412154:	str	x23, [x19]
  412158:	cbnz	x23, 41219c <printf@plt+0x1072c>
  41215c:	str	xzr, [x19, #8]
  412160:	b	41219c <printf@plt+0x1072c>
  412164:	mov	x22, x8
  412168:	mov	x9, x22
  41216c:	ldr	x22, [x22, #72]
  412170:	cbz	x22, 4121c0 <printf@plt+0x10750>
  412174:	ldr	w10, [x22]
  412178:	cmp	w10, #0x9
  41217c:	b.ne	412168 <printf@plt+0x106f8>  // b.any
  412180:	cmp	x22, x8
  412184:	b.eq	412150 <printf@plt+0x106e0>  // b.none
  412188:	ldr	x8, [x22, #72]
  41218c:	str	x8, [x9, #72]
  412190:	ldr	x23, [x22, #72]
  412194:	cbnz	x8, 41219c <printf@plt+0x1072c>
  412198:	str	x9, [x19, #8]
  41219c:	add	x0, x22, #0x18
  4121a0:	bl	417c08 <printf@plt+0x16198>
  4121a4:	mov	x0, x22
  4121a8:	bl	41ed34 <_ZdlPv@@Base>
  4121ac:	cbz	x23, 4121c0 <printf@plt+0x10750>
  4121b0:	ldr	w8, [x23, #16]
  4121b4:	cbnz	w8, 4121f8 <printf@plt+0x10788>
  4121b8:	ldr	x23, [x23, #72]
  4121bc:	cbnz	x23, 4121b0 <printf@plt+0x10740>
  4121c0:	ldr	x1, [x19]
  4121c4:	mov	x0, x19
  4121c8:	bl	412054 <printf@plt+0x105e4>
  4121cc:	ldr	x0, [x19, #16]
  4121d0:	mov	x1, x21
  4121d4:	mov	w2, w20
  4121d8:	bl	413904 <printf@plt+0x11e94>
  4121dc:	str	wzr, [x19, #28]
  4121e0:	str	wzr, [x19, #44]
  4121e4:	ldp	x20, x19, [sp, #48]
  4121e8:	ldp	x22, x21, [sp, #32]
  4121ec:	ldr	x23, [sp, #16]
  4121f0:	ldp	x29, x30, [sp], #64
  4121f4:	ret
  4121f8:	ldr	x1, [x19]
  4121fc:	mov	x0, x19
  412200:	bl	412054 <printf@plt+0x105e4>
  412204:	ldr	x8, [x19]
  412208:	cbz	x8, 412220 <printf@plt+0x107b0>
  41220c:	ldr	w9, [x8]
  412210:	cmp	w9, #0x6
  412214:	b.eq	412238 <printf@plt+0x107c8>  // b.none
  412218:	ldr	x8, [x8, #72]
  41221c:	cbnz	x8, 41220c <printf@plt+0x1079c>
  412220:	ldr	w8, [x19, #24]
  412224:	ldr	x0, [x19, #16]
  412228:	cbz	w8, 412244 <printf@plt+0x107d4>
  41222c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  412230:	add	x1, x1, #0x7a2
  412234:	b	41224c <printf@plt+0x107dc>
  412238:	ldr	x0, [x19, #16]
  41223c:	bl	413614 <printf@plt+0x11ba4>
  412240:	b	4121cc <printf@plt+0x1075c>
  412244:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  412248:	add	x1, x1, #0x79c
  41224c:	bl	41344c <printf@plt+0x119dc>
  412250:	bl	413614 <printf@plt+0x11ba4>
  412254:	b	4121cc <printf@plt+0x1075c>
  412258:	mov	w3, w2
  41225c:	mov	x2, xzr
  412260:	b	412348 <printf@plt+0x108d8>
  412264:	stp	x29, x30, [sp, #-32]!
  412268:	stp	x20, x19, [sp, #16]
  41226c:	mov	x29, sp
  412270:	ldr	x8, [x0]
  412274:	cbz	x8, 412328 <printf@plt+0x108b8>
  412278:	ldr	w9, [x8]
  41227c:	cmp	w9, #0x9
  412280:	b.ne	412290 <printf@plt+0x10820>  // b.any
  412284:	mov	x9, xzr
  412288:	mov	x19, x8
  41228c:	b	4122ac <printf@plt+0x1083c>
  412290:	mov	x19, x8
  412294:	mov	x9, x19
  412298:	ldr	x19, [x19, #72]
  41229c:	cbz	x19, 412328 <printf@plt+0x108b8>
  4122a0:	ldr	w10, [x19]
  4122a4:	cmp	w10, #0x9
  4122a8:	b.ne	412294 <printf@plt+0x10824>  // b.any
  4122ac:	cmp	x19, x8
  4122b0:	b.eq	4122d0 <printf@plt+0x10860>  // b.none
  4122b4:	cbz	x9, 4122e4 <printf@plt+0x10874>
  4122b8:	ldr	x8, [x19, #72]
  4122bc:	str	x8, [x9, #72]
  4122c0:	ldr	x20, [x19, #72]
  4122c4:	cbnz	x8, 412304 <printf@plt+0x10894>
  4122c8:	str	x9, [x0, #8]
  4122cc:	b	412304 <printf@plt+0x10894>
  4122d0:	ldr	x20, [x8, #72]
  4122d4:	str	x20, [x0]
  4122d8:	cbnz	x20, 412304 <printf@plt+0x10894>
  4122dc:	str	xzr, [x0, #8]
  4122e0:	b	412304 <printf@plt+0x10894>
  4122e4:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4122e8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4122ec:	add	x1, x1, #0xa48
  4122f0:	add	x0, x0, #0x7a7
  4122f4:	mov	x2, x1
  4122f8:	mov	x3, x1
  4122fc:	bl	418e54 <printf@plt+0x173e4>
  412300:	mov	x20, xzr
  412304:	add	x0, x19, #0x18
  412308:	bl	417c08 <printf@plt+0x16198>
  41230c:	mov	x0, x19
  412310:	bl	41ed34 <_ZdlPv@@Base>
  412314:	cbz	x20, 412328 <printf@plt+0x108b8>
  412318:	ldr	w8, [x20, #16]
  41231c:	cbnz	w8, 412338 <printf@plt+0x108c8>
  412320:	ldr	x20, [x20, #72]
  412324:	cbnz	x20, 412318 <printf@plt+0x108a8>
  412328:	mov	w0, wzr
  41232c:	ldp	x20, x19, [sp, #16]
  412330:	ldp	x29, x30, [sp], #32
  412334:	ret
  412338:	mov	w0, #0x1                   	// #1
  41233c:	ldp	x20, x19, [sp, #16]
  412340:	ldp	x29, x30, [sp], #32
  412344:	ret
  412348:	stp	x29, x30, [sp, #-64]!
  41234c:	str	x23, [sp, #16]
  412350:	stp	x22, x21, [sp, #32]
  412354:	stp	x20, x19, [sp, #48]
  412358:	mov	x29, sp
  41235c:	ldr	x8, [x0]
  412360:	mov	w19, w3
  412364:	mov	x21, x2
  412368:	mov	x20, x0
  41236c:	mov	x22, x1
  412370:	cbz	x8, 41241c <printf@plt+0x109ac>
  412374:	mov	x9, x8
  412378:	ldr	w10, [x9]
  41237c:	cmp	w10, #0x2
  412380:	b.eq	41247c <printf@plt+0x10a0c>  // b.none
  412384:	ldr	x9, [x9, #72]
  412388:	cbnz	x9, 412378 <printf@plt+0x10908>
  41238c:	mov	x9, x8
  412390:	ldr	w10, [x9]
  412394:	cmp	w10, #0x6
  412398:	b.eq	4123b0 <printf@plt+0x10940>  // b.none
  41239c:	ldr	x9, [x9, #72]
  4123a0:	cbnz	x9, 412390 <printf@plt+0x10920>
  4123a4:	b	41241c <printf@plt+0x109ac>
  4123a8:	ldr	x8, [x8, #72]
  4123ac:	cbz	x8, 4123d8 <printf@plt+0x10968>
  4123b0:	ldr	w9, [x8]
  4123b4:	cmp	w9, #0x6
  4123b8:	b.ne	4123a8 <printf@plt+0x10938>  // b.any
  4123bc:	ldr	x23, [x8, #64]
  4123c0:	str	xzr, [x8, #64]
  4123c4:	mov	w1, #0x6                   	// #6
  4123c8:	mov	x0, x20
  4123cc:	bl	411d8c <printf@plt+0x1031c>
  4123d0:	cbnz	x22, 4123ec <printf@plt+0x1097c>
  4123d4:	b	4123f4 <printf@plt+0x10984>
  4123d8:	mov	x23, xzr
  4123dc:	mov	w1, #0x6                   	// #6
  4123e0:	mov	x0, x20
  4123e4:	bl	411d8c <printf@plt+0x1031c>
  4123e8:	cbz	x22, 4123f4 <printf@plt+0x10984>
  4123ec:	ldrb	w8, [x22]
  4123f0:	cbnz	w8, 412400 <printf@plt+0x10990>
  4123f4:	cbz	x21, 412418 <printf@plt+0x109a8>
  4123f8:	cmp	x23, x21
  4123fc:	b.eq	412418 <printf@plt+0x109a8>  // b.none
  412400:	cbz	x23, 41241c <printf@plt+0x109ac>
  412404:	mov	x0, x23
  412408:	bl	410b80 <printf@plt+0xf110>
  41240c:	mov	x0, x23
  412410:	bl	41ed34 <_ZdlPv@@Base>
  412414:	b	41241c <printf@plt+0x109ac>
  412418:	mov	x21, x23
  41241c:	mov	x0, x20
  412420:	bl	412490 <printf@plt+0x10a20>
  412424:	mov	w0, #0x50                  	// #80
  412428:	bl	41ec90 <_Znwm@@Base>
  41242c:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  412430:	ldr	x8, [x8, #4000]
  412434:	mov	w9, #0x2                   	// #2
  412438:	str	wzr, [x0, #24]
  41243c:	str	x22, [x0, #8]
  412440:	str	wzr, [x0, #16]
  412444:	str	w9, [x0]
  412448:	stp	x8, x21, [x0, #56]
  41244c:	ldr	x8, [x20, #8]
  412450:	cbz	x8, 412464 <printf@plt+0x109f4>
  412454:	str	x0, [x8, #72]
  412458:	str	x0, [x20, #8]
  41245c:	str	xzr, [x0, #72]
  412460:	b	412478 <printf@plt+0x10a08>
  412464:	ldr	x8, [x20]
  412468:	str	x8, [x0, #72]
  41246c:	cbnz	x8, 412474 <printf@plt+0x10a04>
  412470:	str	x0, [x20, #8]
  412474:	str	x0, [x20]
  412478:	str	w19, [x20, #48]
  41247c:	ldp	x20, x19, [sp, #48]
  412480:	ldp	x22, x21, [sp, #32]
  412484:	ldr	x23, [sp, #16]
  412488:	ldp	x29, x30, [sp], #64
  41248c:	ret
  412490:	stp	x29, x30, [sp, #-32]!
  412494:	stp	x20, x19, [sp, #16]
  412498:	mov	x29, sp
  41249c:	ldr	x8, [x0]
  4124a0:	cbz	x8, 41270c <printf@plt+0x10c9c>
  4124a4:	mov	x19, x0
  4124a8:	mov	x9, x8
  4124ac:	ldr	w10, [x9]
  4124b0:	cmp	w10, #0x3
  4124b4:	b.eq	4124c4 <printf@plt+0x10a54>  // b.none
  4124b8:	ldr	x9, [x9, #72]
  4124bc:	cbnz	x9, 4124ac <printf@plt+0x10a3c>
  4124c0:	b	412588 <printf@plt+0x10b18>
  4124c4:	mov	x20, x8
  4124c8:	ldr	w9, [x20]
  4124cc:	cmp	w9, #0x3
  4124d0:	b.eq	4124e0 <printf@plt+0x10a70>  // b.none
  4124d4:	ldr	x20, [x20, #72]
  4124d8:	cbnz	x20, 4124c8 <printf@plt+0x10a58>
  4124dc:	b	412588 <printf@plt+0x10b18>
  4124e0:	cmp	x8, x20
  4124e4:	b.eq	41250c <printf@plt+0x10a9c>  // b.none
  4124e8:	mov	x10, x8
  4124ec:	mov	x9, x10
  4124f0:	ldr	x10, [x10, #72]
  4124f4:	cmp	x10, #0x0
  4124f8:	cset	w11, ne  // ne = any
  4124fc:	cbz	x10, 412518 <printf@plt+0x10aa8>
  412500:	cmp	x10, x20
  412504:	b.ne	4124ec <printf@plt+0x10a7c>  // b.any
  412508:	b	412518 <printf@plt+0x10aa8>
  41250c:	mov	x9, xzr
  412510:	mov	w11, #0x1                   	// #1
  412514:	mov	x10, x8
  412518:	cbz	w11, 412588 <printf@plt+0x10b18>
  41251c:	cmp	x10, x20
  412520:	b.ne	412588 <printf@plt+0x10b18>  // b.any
  412524:	cmp	x8, x20
  412528:	b.eq	412544 <printf@plt+0x10ad4>  // b.none
  41252c:	cbz	x9, 412558 <printf@plt+0x10ae8>
  412530:	ldr	x8, [x20, #72]
  412534:	str	x8, [x9, #72]
  412538:	cbnz	x8, 412574 <printf@plt+0x10b04>
  41253c:	str	x9, [x19, #8]
  412540:	b	412574 <printf@plt+0x10b04>
  412544:	ldr	x8, [x8, #72]
  412548:	str	x8, [x19]
  41254c:	cbnz	x8, 412574 <printf@plt+0x10b04>
  412550:	str	xzr, [x19, #8]
  412554:	b	412574 <printf@plt+0x10b04>
  412558:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41255c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  412560:	add	x1, x1, #0xa48
  412564:	add	x0, x0, #0x7a7
  412568:	mov	x2, x1
  41256c:	mov	x3, x1
  412570:	bl	418e54 <printf@plt+0x173e4>
  412574:	add	x0, x20, #0x18
  412578:	bl	417c08 <printf@plt+0x16198>
  41257c:	mov	x0, x20
  412580:	bl	41ed34 <_ZdlPv@@Base>
  412584:	ldr	x8, [x19]
  412588:	cbz	x8, 41270c <printf@plt+0x10c9c>
  41258c:	mov	x9, x8
  412590:	ldr	w10, [x9]
  412594:	cmp	w10, #0x4
  412598:	b.eq	4125a8 <printf@plt+0x10b38>  // b.none
  41259c:	ldr	x9, [x9, #72]
  4125a0:	cbnz	x9, 412590 <printf@plt+0x10b20>
  4125a4:	b	41266c <printf@plt+0x10bfc>
  4125a8:	mov	x20, x8
  4125ac:	ldr	w9, [x20]
  4125b0:	cmp	w9, #0x4
  4125b4:	b.eq	4125c4 <printf@plt+0x10b54>  // b.none
  4125b8:	ldr	x20, [x20, #72]
  4125bc:	cbnz	x20, 4125ac <printf@plt+0x10b3c>
  4125c0:	b	41266c <printf@plt+0x10bfc>
  4125c4:	cmp	x8, x20
  4125c8:	b.eq	4125f0 <printf@plt+0x10b80>  // b.none
  4125cc:	mov	x10, x8
  4125d0:	mov	x9, x10
  4125d4:	ldr	x10, [x10, #72]
  4125d8:	cmp	x10, #0x0
  4125dc:	cset	w11, ne  // ne = any
  4125e0:	cbz	x10, 4125fc <printf@plt+0x10b8c>
  4125e4:	cmp	x10, x20
  4125e8:	b.ne	4125d0 <printf@plt+0x10b60>  // b.any
  4125ec:	b	4125fc <printf@plt+0x10b8c>
  4125f0:	mov	x9, xzr
  4125f4:	mov	w11, #0x1                   	// #1
  4125f8:	mov	x10, x8
  4125fc:	cbz	w11, 41266c <printf@plt+0x10bfc>
  412600:	cmp	x10, x20
  412604:	b.ne	41266c <printf@plt+0x10bfc>  // b.any
  412608:	cmp	x8, x20
  41260c:	b.eq	412628 <printf@plt+0x10bb8>  // b.none
  412610:	cbz	x9, 41263c <printf@plt+0x10bcc>
  412614:	ldr	x8, [x20, #72]
  412618:	str	x8, [x9, #72]
  41261c:	cbnz	x8, 412658 <printf@plt+0x10be8>
  412620:	str	x9, [x19, #8]
  412624:	b	412658 <printf@plt+0x10be8>
  412628:	ldr	x8, [x8, #72]
  41262c:	str	x8, [x19]
  412630:	cbnz	x8, 412658 <printf@plt+0x10be8>
  412634:	str	xzr, [x19, #8]
  412638:	b	412658 <printf@plt+0x10be8>
  41263c:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  412640:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  412644:	add	x1, x1, #0xa48
  412648:	add	x0, x0, #0x7a7
  41264c:	mov	x2, x1
  412650:	mov	x3, x1
  412654:	bl	418e54 <printf@plt+0x173e4>
  412658:	add	x0, x20, #0x18
  41265c:	bl	417c08 <printf@plt+0x16198>
  412660:	mov	x0, x20
  412664:	bl	41ed34 <_ZdlPv@@Base>
  412668:	ldr	x8, [x19]
  41266c:	cbz	x8, 41270c <printf@plt+0x10c9c>
  412670:	mov	x9, x8
  412674:	ldr	w10, [x9]
  412678:	cmp	w10, #0x6
  41267c:	b.eq	41268c <printf@plt+0x10c1c>  // b.none
  412680:	ldr	x9, [x9, #72]
  412684:	cbnz	x9, 412674 <printf@plt+0x10c04>
  412688:	b	41270c <printf@plt+0x10c9c>
  41268c:	mov	x20, x8
  412690:	ldr	w9, [x20]
  412694:	cmp	w9, #0x6
  412698:	b.eq	4126a8 <printf@plt+0x10c38>  // b.none
  41269c:	ldr	x20, [x20, #72]
  4126a0:	cbnz	x20, 412690 <printf@plt+0x10c20>
  4126a4:	b	41270c <printf@plt+0x10c9c>
  4126a8:	cmp	x8, x20
  4126ac:	b.eq	4126d4 <printf@plt+0x10c64>  // b.none
  4126b0:	mov	x10, x8
  4126b4:	mov	x9, x10
  4126b8:	ldr	x10, [x10, #72]
  4126bc:	cmp	x10, #0x0
  4126c0:	cset	w11, ne  // ne = any
  4126c4:	cbz	x10, 4126e0 <printf@plt+0x10c70>
  4126c8:	cmp	x10, x20
  4126cc:	b.ne	4126b4 <printf@plt+0x10c44>  // b.any
  4126d0:	b	4126e0 <printf@plt+0x10c70>
  4126d4:	mov	x9, xzr
  4126d8:	mov	w11, #0x1                   	// #1
  4126dc:	mov	x10, x8
  4126e0:	cbz	w11, 41270c <printf@plt+0x10c9c>
  4126e4:	cmp	x10, x20
  4126e8:	b.ne	41270c <printf@plt+0x10c9c>  // b.any
  4126ec:	cmp	x8, x20
  4126f0:	b.eq	412718 <printf@plt+0x10ca8>  // b.none
  4126f4:	cbz	x9, 41272c <printf@plt+0x10cbc>
  4126f8:	ldr	x8, [x20, #72]
  4126fc:	str	x8, [x9, #72]
  412700:	cbnz	x8, 412748 <printf@plt+0x10cd8>
  412704:	str	x9, [x19, #8]
  412708:	b	412748 <printf@plt+0x10cd8>
  41270c:	ldp	x20, x19, [sp, #16]
  412710:	ldp	x29, x30, [sp], #32
  412714:	ret
  412718:	ldr	x8, [x8, #72]
  41271c:	str	x8, [x19]
  412720:	cbnz	x8, 412748 <printf@plt+0x10cd8>
  412724:	str	xzr, [x19, #8]
  412728:	b	412748 <printf@plt+0x10cd8>
  41272c:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  412730:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  412734:	add	x1, x1, #0xa48
  412738:	add	x0, x0, #0x7a7
  41273c:	mov	x2, x1
  412740:	mov	x3, x1
  412744:	bl	418e54 <printf@plt+0x173e4>
  412748:	add	x0, x20, #0x18
  41274c:	bl	417c08 <printf@plt+0x16198>
  412750:	mov	x0, x20
  412754:	ldp	x20, x19, [sp, #16]
  412758:	ldp	x29, x30, [sp], #32
  41275c:	b	41ed34 <_ZdlPv@@Base>
  412760:	stp	x29, x30, [sp, #-80]!
  412764:	stp	x26, x25, [sp, #16]
  412768:	stp	x24, x23, [sp, #32]
  41276c:	stp	x22, x21, [sp, #48]
  412770:	stp	x20, x19, [sp, #64]
  412774:	mov	x29, sp
  412778:	mov	w19, w6
  41277c:	mov	x20, x2
  412780:	mov	x21, x0
  412784:	cbz	w3, 4127bc <printf@plt+0x10d4c>
  412788:	mov	w0, #0x18                  	// #24
  41278c:	mov	w23, w5
  412790:	mov	w24, w4
  412794:	mov	w25, w3
  412798:	mov	x26, x1
  41279c:	bl	41ec90 <_Znwm@@Base>
  4127a0:	mov	x22, x0
  4127a4:	mov	x1, x26
  4127a8:	mov	w2, w25
  4127ac:	mov	w3, w24
  4127b0:	mov	w4, w23
  4127b4:	bl	410ab8 <printf@plt+0xf048>
  4127b8:	b	4127c0 <printf@plt+0x10d50>
  4127bc:	mov	x22, xzr
  4127c0:	mov	x0, x21
  4127c4:	mov	x1, x20
  4127c8:	mov	x2, x22
  4127cc:	mov	w3, w19
  4127d0:	ldp	x20, x19, [sp, #64]
  4127d4:	ldp	x22, x21, [sp, #48]
  4127d8:	ldp	x24, x23, [sp, #32]
  4127dc:	ldp	x26, x25, [sp, #16]
  4127e0:	ldp	x29, x30, [sp], #80
  4127e4:	b	412348 <printf@plt+0x108d8>
  4127e8:	mov	x19, x0
  4127ec:	mov	x0, x22
  4127f0:	bl	41ed34 <_ZdlPv@@Base>
  4127f4:	mov	x0, x19
  4127f8:	bl	4019e0 <_Unwind_Resume@plt>
  4127fc:	str	wzr, [x0, #48]
  412800:	ret
  412804:	stp	x29, x30, [sp, #-48]!
  412808:	str	x21, [sp, #16]
  41280c:	stp	x20, x19, [sp, #32]
  412810:	mov	x29, sp
  412814:	ldr	x8, [x0]
  412818:	mov	x19, x0
  41281c:	cbz	x8, 41285c <printf@plt+0x10dec>
  412820:	mov	x9, x8
  412824:	ldr	w10, [x9]
  412828:	cmp	w10, #0x6
  41282c:	b.eq	412894 <printf@plt+0x10e24>  // b.none
  412830:	ldr	x9, [x9, #72]
  412834:	cbnz	x9, 412824 <printf@plt+0x10db4>
  412838:	b	412844 <printf@plt+0x10dd4>
  41283c:	ldr	x8, [x8, #72]
  412840:	cbz	x8, 41285c <printf@plt+0x10dec>
  412844:	ldr	w9, [x8]
  412848:	cmp	w9, #0x2
  41284c:	b.ne	41283c <printf@plt+0x10dcc>  // b.any
  412850:	ldr	x20, [x8, #64]
  412854:	str	xzr, [x8, #64]
  412858:	b	412860 <printf@plt+0x10df0>
  41285c:	mov	x20, xzr
  412860:	mov	w8, #0x1                   	// #1
  412864:	mov	x21, x19
  412868:	mov	w1, #0x2                   	// #2
  41286c:	mov	x0, x19
  412870:	str	w8, [x21, #28]!
  412874:	bl	411d8c <printf@plt+0x1031c>
  412878:	mov	x1, x0
  41287c:	mov	w3, #0x1                   	// #1
  412880:	mov	x0, x19
  412884:	mov	x2, x20
  412888:	str	wzr, [x19, #48]
  41288c:	bl	412348 <printf@plt+0x108d8>
  412890:	b	4128b4 <printf@plt+0x10e44>
  412894:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  412898:	add	x1, x1, #0x476
  41289c:	mov	x0, x19
  4128a0:	mov	w2, wzr
  4128a4:	bl	4120a4 <printf@plt+0x10634>
  4128a8:	ldr	x0, [x19, #16]
  4128ac:	bl	41376c <printf@plt+0x11cfc>
  4128b0:	add	x21, x19, #0x1c
  4128b4:	mov	w8, #0x1                   	// #1
  4128b8:	str	w8, [x21]
  4128bc:	ldp	x20, x19, [sp, #32]
  4128c0:	ldr	x21, [sp, #16]
  4128c4:	ldp	x29, x30, [sp], #48
  4128c8:	ret
  4128cc:	stp	x29, x30, [sp, #-32]!
  4128d0:	stp	x20, x19, [sp, #16]
  4128d4:	mov	x29, sp
  4128d8:	ldr	x20, [x0]
  4128dc:	mov	x19, x0
  4128e0:	cbz	x20, 4128fc <printf@plt+0x10e8c>
  4128e4:	mov	x8, x20
  4128e8:	ldr	w9, [x8]
  4128ec:	cmp	w9, #0x6
  4128f0:	b.eq	412960 <printf@plt+0x10ef0>  // b.none
  4128f4:	ldr	x8, [x8, #72]
  4128f8:	cbnz	x8, 4128e8 <printf@plt+0x10e78>
  4128fc:	ldr	w8, [x19, #28]
  412900:	cbnz	w8, 412960 <printf@plt+0x10ef0>
  412904:	cbz	x20, 412920 <printf@plt+0x10eb0>
  412908:	mov	x8, x20
  41290c:	ldr	w9, [x8]
  412910:	cmp	w9, #0x9
  412914:	b.eq	412960 <printf@plt+0x10ef0>  // b.none
  412918:	ldr	x8, [x8, #72]
  41291c:	cbnz	x8, 41290c <printf@plt+0x10e9c>
  412920:	mov	w0, #0x50                  	// #80
  412924:	bl	41ec90 <_Znwm@@Base>
  412928:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  41292c:	ldr	x8, [x8, #4000]
  412930:	adrp	x10, 422000 <_ZdlPvm@@Base+0x32c0>
  412934:	mov	w9, #0x9                   	// #9
  412938:	add	x10, x10, #0x476
  41293c:	str	wzr, [x0, #24]
  412940:	str	wzr, [x0, #16]
  412944:	str	w9, [x0]
  412948:	str	x10, [x0, #8]
  41294c:	stp	x8, xzr, [x0, #56]
  412950:	str	x20, [x0, #72]
  412954:	cbnz	x20, 41295c <printf@plt+0x10eec>
  412958:	str	x0, [x19, #8]
  41295c:	str	x0, [x19]
  412960:	mov	w8, #0x1                   	// #1
  412964:	str	w8, [x19, #28]
  412968:	ldp	x20, x19, [sp, #16]
  41296c:	ldp	x29, x30, [sp], #32
  412970:	ret
  412974:	ldr	w8, [x0, #28]
  412978:	cmp	w8, #0x0
  41297c:	cset	w0, eq  // eq = none
  412980:	ret
  412984:	stp	x29, x30, [sp, #-32]!
  412988:	stp	x20, x19, [sp, #16]
  41298c:	mov	x29, sp
  412990:	ldr	x8, [x0]
  412994:	cbz	x8, 4129b0 <printf@plt+0x10f40>
  412998:	mov	x19, x0
  41299c:	ldr	w9, [x8]
  4129a0:	cmp	w9, #0x6
  4129a4:	b.eq	4129bc <printf@plt+0x10f4c>  // b.none
  4129a8:	ldr	x8, [x8, #72]
  4129ac:	cbnz	x8, 41299c <printf@plt+0x10f2c>
  4129b0:	ldp	x20, x19, [sp, #16]
  4129b4:	ldp	x29, x30, [sp], #32
  4129b8:	ret
  4129bc:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  4129c0:	add	x1, x1, #0x475
  4129c4:	mov	w2, #0x1                   	// #1
  4129c8:	mov	x0, x19
  4129cc:	mov	w20, #0x1                   	// #1
  4129d0:	bl	4120a4 <printf@plt+0x10634>
  4129d4:	str	w20, [x19, #28]
  4129d8:	ldp	x20, x19, [sp, #16]
  4129dc:	ldp	x29, x30, [sp], #32
  4129e0:	ret
  4129e4:	ldr	w8, [x0, #44]
  4129e8:	cmp	w8, #0x0
  4129ec:	cset	w0, eq  // eq = none
  4129f0:	ret
  4129f4:	ldr	w0, [x0, #48]
  4129f8:	ret
  4129fc:	stp	x29, x30, [sp, #-32]!
  412a00:	str	x19, [sp, #16]
  412a04:	mov	x29, sp
  412a08:	ldr	x8, [x0]
  412a0c:	mov	x19, x0
  412a10:	cbz	x8, 412a28 <printf@plt+0x10fb8>
  412a14:	ldr	w9, [x8]
  412a18:	cmp	w9, #0x6
  412a1c:	b.eq	412a34 <printf@plt+0x10fc4>  // b.none
  412a20:	ldr	x8, [x8, #72]
  412a24:	cbnz	x8, 412a14 <printf@plt+0x10fa4>
  412a28:	ldr	x0, [x19, #16]
  412a2c:	bl	413494 <printf@plt+0x11a24>
  412a30:	b	412a48 <printf@plt+0x10fd8>
  412a34:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  412a38:	add	x1, x1, #0xdbc
  412a3c:	mov	w2, #0x1                   	// #1
  412a40:	mov	x0, x19
  412a44:	bl	4120a4 <printf@plt+0x10634>
  412a48:	mov	w8, #0x1                   	// #1
  412a4c:	str	w8, [x19, #28]
  412a50:	ldr	x19, [sp, #16]
  412a54:	ldp	x29, x30, [sp], #32
  412a58:	ret
  412a5c:	stp	x29, x30, [sp, #-32]!
  412a60:	str	x19, [sp, #16]
  412a64:	mov	x29, sp
  412a68:	mov	x19, x1
  412a6c:	mov	x9, xzr
  412a70:	mov	x10, x0
  412a74:	mov	x8, x9
  412a78:	ldr	x9, [x10]
  412a7c:	cbz	x9, 412a8c <printf@plt+0x1101c>
  412a80:	cmp	x9, x19
  412a84:	add	x10, x9, #0x48
  412a88:	b.ne	412a74 <printf@plt+0x11004>  // b.any
  412a8c:	cbz	x9, 412abc <printf@plt+0x1104c>
  412a90:	cmp	x9, x19
  412a94:	b.ne	412abc <printf@plt+0x1104c>  // b.any
  412a98:	ldr	x9, [x0]
  412a9c:	cmp	x9, x19
  412aa0:	b.eq	412ac8 <printf@plt+0x11058>  // b.none
  412aa4:	cbz	x8, 412adc <printf@plt+0x1106c>
  412aa8:	ldr	x9, [x19, #72]
  412aac:	str	x9, [x8, #72]
  412ab0:	cbnz	x9, 412af8 <printf@plt+0x11088>
  412ab4:	str	x8, [x0, #8]
  412ab8:	b	412af8 <printf@plt+0x11088>
  412abc:	ldr	x19, [sp, #16]
  412ac0:	ldp	x29, x30, [sp], #32
  412ac4:	ret
  412ac8:	ldr	x8, [x19, #72]
  412acc:	str	x8, [x0]
  412ad0:	cbnz	x8, 412af8 <printf@plt+0x11088>
  412ad4:	str	xzr, [x0, #8]
  412ad8:	b	412af8 <printf@plt+0x11088>
  412adc:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  412ae0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  412ae4:	add	x1, x1, #0xa48
  412ae8:	add	x0, x0, #0x7a7
  412aec:	mov	x2, x1
  412af0:	mov	x3, x1
  412af4:	bl	418e54 <printf@plt+0x173e4>
  412af8:	add	x0, x19, #0x18
  412afc:	bl	417c08 <printf@plt+0x16198>
  412b00:	mov	x0, x19
  412b04:	ldr	x19, [sp, #16]
  412b08:	ldp	x29, x30, [sp], #32
  412b0c:	b	41ed34 <_ZdlPv@@Base>
  412b10:	stp	x29, x30, [sp, #-32]!
  412b14:	str	x19, [sp, #16]
  412b18:	mov	x29, sp
  412b1c:	ldr	x8, [x0]
  412b20:	cbz	x8, 412ba8 <printf@plt+0x11138>
  412b24:	mov	x19, x8
  412b28:	ldr	w9, [x19]
  412b2c:	cmp	w9, w1
  412b30:	b.eq	412b40 <printf@plt+0x110d0>  // b.none
  412b34:	ldr	x19, [x19, #72]
  412b38:	cbnz	x19, 412b28 <printf@plt+0x110b8>
  412b3c:	b	412ba8 <printf@plt+0x11138>
  412b40:	cmp	x8, x19
  412b44:	b.eq	412b70 <printf@plt+0x11100>  // b.none
  412b48:	mov	x10, x8
  412b4c:	mov	x9, x10
  412b50:	ldr	x10, [x10, #72]
  412b54:	cmp	x10, #0x0
  412b58:	cset	w11, ne  // ne = any
  412b5c:	cbz	x10, 412b68 <printf@plt+0x110f8>
  412b60:	cmp	x10, x19
  412b64:	b.ne	412b4c <printf@plt+0x110dc>  // b.any
  412b68:	cbnz	w11, 412b80 <printf@plt+0x11110>
  412b6c:	b	412ba8 <printf@plt+0x11138>
  412b70:	mov	x9, xzr
  412b74:	mov	w11, #0x1                   	// #1
  412b78:	mov	x10, x8
  412b7c:	cbz	w11, 412ba8 <printf@plt+0x11138>
  412b80:	cmp	x10, x19
  412b84:	b.ne	412ba8 <printf@plt+0x11138>  // b.any
  412b88:	cmp	x8, x19
  412b8c:	b.eq	412bb4 <printf@plt+0x11144>  // b.none
  412b90:	cbz	x9, 412bc8 <printf@plt+0x11158>
  412b94:	ldr	x8, [x19, #72]
  412b98:	str	x8, [x9, #72]
  412b9c:	cbnz	x8, 412be4 <printf@plt+0x11174>
  412ba0:	str	x9, [x0, #8]
  412ba4:	b	412be4 <printf@plt+0x11174>
  412ba8:	ldr	x19, [sp, #16]
  412bac:	ldp	x29, x30, [sp], #32
  412bb0:	ret
  412bb4:	ldr	x8, [x8, #72]
  412bb8:	str	x8, [x0]
  412bbc:	cbnz	x8, 412be4 <printf@plt+0x11174>
  412bc0:	str	xzr, [x0, #8]
  412bc4:	b	412be4 <printf@plt+0x11174>
  412bc8:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  412bcc:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  412bd0:	add	x1, x1, #0xa48
  412bd4:	add	x0, x0, #0x7a7
  412bd8:	mov	x2, x1
  412bdc:	mov	x3, x1
  412be0:	bl	418e54 <printf@plt+0x173e4>
  412be4:	add	x0, x19, #0x18
  412be8:	bl	417c08 <printf@plt+0x16198>
  412bec:	mov	x0, x19
  412bf0:	ldr	x19, [sp, #16]
  412bf4:	ldp	x29, x30, [sp], #32
  412bf8:	b	41ed34 <_ZdlPv@@Base>
  412bfc:	stp	x29, x30, [sp, #-48]!
  412c00:	str	x21, [sp, #16]
  412c04:	stp	x20, x19, [sp, #32]
  412c08:	mov	x29, sp
  412c0c:	ldr	x8, [x0]
  412c10:	cbz	x8, 412c30 <printf@plt+0x111c0>
  412c14:	mov	x19, x0
  412c18:	mov	x9, x8
  412c1c:	ldr	w10, [x9]
  412c20:	cmp	w10, #0x2
  412c24:	b.eq	412c40 <printf@plt+0x111d0>  // b.none
  412c28:	ldr	x9, [x9, #72]
  412c2c:	cbnz	x9, 412c1c <printf@plt+0x111ac>
  412c30:	ldp	x20, x19, [sp, #32]
  412c34:	ldr	x21, [sp, #16]
  412c38:	ldp	x29, x30, [sp], #48
  412c3c:	ret
  412c40:	mov	x9, x8
  412c44:	b	412c50 <printf@plt+0x111e0>
  412c48:	ldr	x9, [x9, #72]
  412c4c:	cbz	x9, 412c30 <printf@plt+0x111c0>
  412c50:	ldr	w10, [x9]
  412c54:	cmp	w10, #0x2
  412c58:	b.ne	412c48 <printf@plt+0x111d8>  // b.any
  412c5c:	ldr	x10, [x9, #8]
  412c60:	cbz	x10, 412c48 <printf@plt+0x111d8>
  412c64:	b	412c70 <printf@plt+0x11200>
  412c68:	ldr	x8, [x8, #72]
  412c6c:	cbz	x8, 412c90 <printf@plt+0x11220>
  412c70:	ldr	w9, [x8]
  412c74:	cmp	w9, #0x2
  412c78:	b.ne	412c68 <printf@plt+0x111f8>  // b.any
  412c7c:	ldr	x20, [x8, #64]
  412c80:	str	xzr, [x8, #64]
  412c84:	ldr	w8, [x19, #48]
  412c88:	cbnz	w8, 412c9c <printf@plt+0x1122c>
  412c8c:	b	412cb0 <printf@plt+0x11240>
  412c90:	mov	x20, xzr
  412c94:	ldr	w8, [x19, #48]
  412c98:	cbz	w8, 412cb0 <printf@plt+0x11240>
  412c9c:	ldr	w8, [x19, #44]
  412ca0:	cbz	w8, 412cb0 <printf@plt+0x11240>
  412ca4:	mov	w21, #0x1                   	// #1
  412ca8:	str	wzr, [x19, #48]
  412cac:	b	412cb4 <printf@plt+0x11244>
  412cb0:	mov	w21, wzr
  412cb4:	mov	w8, #0x1                   	// #1
  412cb8:	mov	w1, #0x2                   	// #2
  412cbc:	mov	x0, x19
  412cc0:	str	w8, [x19, #28]
  412cc4:	bl	411d8c <printf@plt+0x1031c>
  412cc8:	str	wzr, [x19, #48]
  412ccc:	mov	x0, x19
  412cd0:	mov	x2, x20
  412cd4:	mov	w3, w21
  412cd8:	ldp	x20, x19, [sp, #32]
  412cdc:	ldr	x21, [sp, #16]
  412ce0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  412ce4:	add	x1, x1, #0x476
  412ce8:	ldp	x29, x30, [sp], #48
  412cec:	b	412348 <printf@plt+0x108d8>
  412cf0:	ldr	x8, [x0]
  412cf4:	cbz	x8, 412d1c <printf@plt+0x112ac>
  412cf8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  412cfc:	add	x0, x0, #0x476
  412d00:	mov	x9, x8
  412d04:	ldr	w10, [x9]
  412d08:	cmp	w10, #0x2
  412d0c:	b.eq	412d28 <printf@plt+0x112b8>  // b.none
  412d10:	ldr	x9, [x9, #72]
  412d14:	cbnz	x9, 412d04 <printf@plt+0x11294>
  412d18:	ret
  412d1c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  412d20:	add	x0, x0, #0x476
  412d24:	ret
  412d28:	adrp	x9, 422000 <_ZdlPvm@@Base+0x32c0>
  412d2c:	add	x9, x9, #0x476
  412d30:	b	412d3c <printf@plt+0x112cc>
  412d34:	ldr	x8, [x8, #72]
  412d38:	cbz	x8, 412d54 <printf@plt+0x112e4>
  412d3c:	ldr	w10, [x8]
  412d40:	cmp	w10, #0x2
  412d44:	b.ne	412d34 <printf@plt+0x112c4>  // b.any
  412d48:	ldr	x0, [x8, #8]
  412d4c:	cbz	x0, 412d34 <printf@plt+0x112c4>
  412d50:	b	412d18 <printf@plt+0x112a8>
  412d54:	mov	x0, x9
  412d58:	ret
  412d5c:	stp	x29, x30, [sp, #-32]!
  412d60:	stp	x20, x19, [sp, #16]
  412d64:	mov	x29, sp
  412d68:	ldr	x20, [x0]
  412d6c:	mov	x19, x0
  412d70:	cbz	x20, 412d8c <printf@plt+0x1131c>
  412d74:	mov	x8, x20
  412d78:	ldr	w9, [x8]
  412d7c:	cmp	w9, #0x8
  412d80:	b.eq	412dd4 <printf@plt+0x11364>  // b.none
  412d84:	ldr	x8, [x8, #72]
  412d88:	cbnz	x8, 412d78 <printf@plt+0x11308>
  412d8c:	mov	w0, #0x50                  	// #80
  412d90:	bl	41ec90 <_Znwm@@Base>
  412d94:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  412d98:	ldr	x8, [x8, #4000]
  412d9c:	adrp	x10, 422000 <_ZdlPvm@@Base+0x32c0>
  412da0:	mov	w9, #0x7                   	// #7
  412da4:	add	x10, x10, #0x476
  412da8:	str	wzr, [x0, #24]
  412dac:	str	wzr, [x0, #16]
  412db0:	str	w9, [x0]
  412db4:	str	x10, [x0, #8]
  412db8:	stp	x8, xzr, [x0, #56]
  412dbc:	str	x20, [x0, #72]
  412dc0:	cbz	x20, 412de8 <printf@plt+0x11378>
  412dc4:	str	x0, [x19]
  412dc8:	ldp	x20, x19, [sp, #16]
  412dcc:	ldp	x29, x30, [sp], #32
  412dd0:	ret
  412dd4:	mov	x0, x19
  412dd8:	ldp	x20, x19, [sp, #16]
  412ddc:	mov	w1, #0x8                   	// #8
  412de0:	ldp	x29, x30, [sp], #32
  412de4:	b	411d8c <printf@plt+0x1031c>
  412de8:	stp	x0, x0, [x19]
  412dec:	ldp	x20, x19, [sp, #16]
  412df0:	ldp	x29, x30, [sp], #32
  412df4:	ret
  412df8:	stp	x29, x30, [sp, #-32]!
  412dfc:	stp	x20, x19, [sp, #16]
  412e00:	mov	x29, sp
  412e04:	ldr	x20, [x0]
  412e08:	mov	x19, x0
  412e0c:	cbz	x20, 412e28 <printf@plt+0x113b8>
  412e10:	mov	x8, x20
  412e14:	ldr	w9, [x8]
  412e18:	cmp	w9, #0x7
  412e1c:	b.eq	412e70 <printf@plt+0x11400>  // b.none
  412e20:	ldr	x8, [x8, #72]
  412e24:	cbnz	x8, 412e14 <printf@plt+0x113a4>
  412e28:	mov	w0, #0x50                  	// #80
  412e2c:	bl	41ec90 <_Znwm@@Base>
  412e30:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  412e34:	ldr	x8, [x8, #4000]
  412e38:	adrp	x10, 422000 <_ZdlPvm@@Base+0x32c0>
  412e3c:	mov	w9, #0x8                   	// #8
  412e40:	add	x10, x10, #0x476
  412e44:	str	wzr, [x0, #24]
  412e48:	str	wzr, [x0, #16]
  412e4c:	str	w9, [x0]
  412e50:	str	x10, [x0, #8]
  412e54:	stp	x8, xzr, [x0, #56]
  412e58:	str	x20, [x0, #72]
  412e5c:	cbz	x20, 412e84 <printf@plt+0x11414>
  412e60:	str	x0, [x19]
  412e64:	ldp	x20, x19, [sp, #16]
  412e68:	ldp	x29, x30, [sp], #32
  412e6c:	ret
  412e70:	mov	x0, x19
  412e74:	ldp	x20, x19, [sp, #16]
  412e78:	mov	w1, #0x7                   	// #7
  412e7c:	ldp	x29, x30, [sp], #32
  412e80:	b	411d8c <printf@plt+0x1031c>
  412e84:	stp	x0, x0, [x19]
  412e88:	ldp	x20, x19, [sp, #16]
  412e8c:	ldp	x29, x30, [sp], #32
  412e90:	ret
  412e94:	stp	x29, x30, [sp, #-32]!
  412e98:	str	x19, [sp, #16]
  412e9c:	mov	x29, sp
  412ea0:	mov	x19, x0
  412ea4:	mov	w0, #0x50                  	// #80
  412ea8:	bl	41ec90 <_Znwm@@Base>
  412eac:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  412eb0:	ldr	x8, [x8, #4000]
  412eb4:	adrp	x10, 422000 <_ZdlPvm@@Base+0x32c0>
  412eb8:	mov	w9, #0x4                   	// #4
  412ebc:	add	x10, x10, #0x476
  412ec0:	str	wzr, [x0, #24]
  412ec4:	str	wzr, [x0, #16]
  412ec8:	str	w9, [x0]
  412ecc:	str	x10, [x0, #8]
  412ed0:	stp	x8, xzr, [x0, #56]
  412ed4:	ldr	x8, [x19]
  412ed8:	str	x8, [x0, #72]
  412edc:	cbz	x8, 412ef0 <printf@plt+0x11480>
  412ee0:	str	x0, [x19]
  412ee4:	ldr	x19, [sp, #16]
  412ee8:	ldp	x29, x30, [sp], #32
  412eec:	ret
  412ef0:	stp	x0, x0, [x19]
  412ef4:	ldr	x19, [sp, #16]
  412ef8:	ldp	x29, x30, [sp], #32
  412efc:	ret
  412f00:	stp	x29, x30, [sp, #-32]!
  412f04:	str	x19, [sp, #16]
  412f08:	mov	x29, sp
  412f0c:	mov	x19, x0
  412f10:	mov	w0, #0x50                  	// #80
  412f14:	bl	41ec90 <_Znwm@@Base>
  412f18:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  412f1c:	ldr	x8, [x8, #4000]
  412f20:	adrp	x10, 422000 <_ZdlPvm@@Base+0x32c0>
  412f24:	mov	w9, #0x3                   	// #3
  412f28:	add	x10, x10, #0x476
  412f2c:	str	wzr, [x0, #24]
  412f30:	str	wzr, [x0, #16]
  412f34:	str	w9, [x0]
  412f38:	str	x10, [x0, #8]
  412f3c:	stp	x8, xzr, [x0, #56]
  412f40:	ldr	x8, [x19]
  412f44:	str	x8, [x0, #72]
  412f48:	cbz	x8, 412f5c <printf@plt+0x114ec>
  412f4c:	str	x0, [x19]
  412f50:	ldr	x19, [sp, #16]
  412f54:	ldp	x29, x30, [sp], #32
  412f58:	ret
  412f5c:	stp	x0, x0, [x19]
  412f60:	ldr	x19, [sp, #16]
  412f64:	ldp	x29, x30, [sp], #32
  412f68:	ret
  412f6c:	stp	x29, x30, [sp, #-48]!
  412f70:	str	x21, [sp, #16]
  412f74:	stp	x20, x19, [sp, #32]
  412f78:	mov	x29, sp
  412f7c:	add	w8, w2, #0x1
  412f80:	mov	x21, x0
  412f84:	str	xzr, [x0, #8]
  412f88:	sxtw	x0, w8
  412f8c:	mov	w19, w2
  412f90:	mov	x20, x1
  412f94:	bl	4016a0 <_Znam@plt>
  412f98:	sxtw	x19, w19
  412f9c:	mov	x1, x20
  412fa0:	mov	x2, x19
  412fa4:	str	x0, [x21]
  412fa8:	bl	401870 <strncpy@plt>
  412fac:	ldr	x8, [x21]
  412fb0:	ldr	x21, [sp, #16]
  412fb4:	strb	wzr, [x8, x19]
  412fb8:	ldp	x20, x19, [sp, #32]
  412fbc:	ldp	x29, x30, [sp], #48
  412fc0:	ret
  412fc4:	ldr	x0, [x0]
  412fc8:	cbz	x0, 412fd0 <printf@plt+0x11560>
  412fcc:	b	401900 <_ZdaPv@plt>
  412fd0:	ret
  412fd4:	str	wzr, [x0]
  412fd8:	stp	xzr, xzr, [x0, #8]
  412fdc:	ret
  412fe0:	stp	x29, x30, [sp, #-64]!
  412fe4:	str	x23, [sp, #16]
  412fe8:	stp	x22, x21, [sp, #32]
  412fec:	stp	x20, x19, [sp, #48]
  412ff0:	mov	x23, x0
  412ff4:	ldr	w19, [x0]
  412ff8:	ldr	x22, [x23, #8]!
  412ffc:	mov	x20, x0
  413000:	mov	x29, sp
  413004:	cbz	x22, 413044 <printf@plt+0x115d4>
  413008:	mov	x21, x1
  41300c:	b	413020 <printf@plt+0x115b0>
  413010:	mov	x0, x22
  413014:	bl	41ed34 <_ZdlPv@@Base>
  413018:	ldr	x22, [x23]
  41301c:	cbz	x22, 413044 <printf@plt+0x115d4>
  413020:	ldr	x8, [x22, #8]
  413024:	mov	x1, x21
  413028:	str	x8, [x23]
  41302c:	ldr	x0, [x22]
  413030:	bl	4016b0 <fputs@plt>
  413034:	ldr	x0, [x22]
  413038:	cbz	x0, 413010 <printf@plt+0x115a0>
  41303c:	bl	401900 <_ZdaPv@plt>
  413040:	b	413010 <printf@plt+0x115a0>
  413044:	str	wzr, [x20]
  413048:	stp	xzr, xzr, [x23]
  41304c:	mov	w0, w19
  413050:	ldp	x20, x19, [sp, #48]
  413054:	ldp	x22, x21, [sp, #32]
  413058:	ldr	x23, [sp, #16]
  41305c:	ldp	x29, x30, [sp], #64
  413060:	ret
  413064:	stp	x29, x30, [sp, #-64]!
  413068:	str	x23, [sp, #16]
  41306c:	stp	x22, x21, [sp, #32]
  413070:	stp	x20, x19, [sp, #48]
  413074:	mov	x29, sp
  413078:	ldr	x23, [x0, #8]
  41307c:	mov	x21, x0
  413080:	mov	w0, #0x10                  	// #16
  413084:	mov	w19, w2
  413088:	mov	x22, x1
  41308c:	bl	41ec90 <_Znwm@@Base>
  413090:	add	w8, w19, #0x1
  413094:	mov	x20, x0
  413098:	str	xzr, [x0, #8]
  41309c:	sxtw	x0, w8
  4130a0:	cbz	x23, 4130d0 <printf@plt+0x11660>
  4130a4:	bl	4016a0 <_Znam@plt>
  4130a8:	sxtw	x23, w19
  4130ac:	mov	x1, x22
  4130b0:	mov	x2, x23
  4130b4:	str	x0, [x20]
  4130b8:	bl	401870 <strncpy@plt>
  4130bc:	ldr	x8, [x20]
  4130c0:	strb	wzr, [x8, x23]
  4130c4:	ldr	x8, [x21, #16]
  4130c8:	str	x20, [x8, #8]
  4130cc:	b	4130f4 <printf@plt+0x11684>
  4130d0:	bl	4016a0 <_Znam@plt>
  4130d4:	sxtw	x23, w19
  4130d8:	mov	x1, x22
  4130dc:	mov	x2, x23
  4130e0:	str	x0, [x20]
  4130e4:	bl	401870 <strncpy@plt>
  4130e8:	ldr	x8, [x20]
  4130ec:	strb	wzr, [x8, x23]
  4130f0:	str	x20, [x21, #8]
  4130f4:	ldr	w8, [x21]
  4130f8:	str	x20, [x21, #16]
  4130fc:	ldr	x23, [sp, #16]
  413100:	add	w8, w8, w19
  413104:	str	w8, [x21]
  413108:	ldp	x20, x19, [sp, #48]
  41310c:	ldp	x22, x21, [sp, #32]
  413110:	ldp	x29, x30, [sp], #64
  413114:	ret
  413118:	b	41311c <printf@plt+0x116ac>
  41311c:	mov	x19, x0
  413120:	mov	x0, x20
  413124:	bl	41ed34 <_ZdlPv@@Base>
  413128:	mov	x0, x19
  41312c:	bl	4019e0 <_Unwind_Resume@plt>
  413130:	ldr	w0, [x0]
  413134:	ret
  413138:	str	x1, [x0]
  41313c:	str	w2, [x0, #8]
  413140:	stp	xzr, xzr, [x0, #32]
  413144:	stur	xzr, [x0, #20]
  413148:	stur	xzr, [x0, #12]
  41314c:	ret
  413150:	stp	x29, x30, [sp, #-32]!
  413154:	stp	x20, x19, [sp, #16]
  413158:	mov	x19, x0
  41315c:	ldr	x0, [x0]
  413160:	mov	x20, x1
  413164:	mov	x29, sp
  413168:	cbz	x0, 413170 <printf@plt+0x11700>
  41316c:	bl	4018d0 <fflush@plt>
  413170:	str	x20, [x19]
  413174:	mov	x0, x19
  413178:	ldp	x20, x19, [sp, #16]
  41317c:	ldp	x29, x30, [sp], #32
  413180:	ret
  413184:	stp	x29, x30, [sp, #-32]!
  413188:	stp	x20, x19, [sp, #16]
  41318c:	mov	x29, sp
  413190:	mov	x20, x1
  413194:	mov	x19, x0
  413198:	mov	x0, x1
  41319c:	bl	401850 <getc@plt>
  4131a0:	cmn	w0, #0x1
  4131a4:	b.eq	4131c0 <printf@plt+0x11750>  // b.none
  4131a8:	ldr	x1, [x19]
  4131ac:	bl	401730 <putc@plt>
  4131b0:	mov	x0, x20
  4131b4:	bl	401850 <getc@plt>
  4131b8:	cmn	w0, #0x1
  4131bc:	b.ne	4131a8 <printf@plt+0x11738>  // b.any
  4131c0:	mov	x0, x19
  4131c4:	ldp	x20, x19, [sp, #16]
  4131c8:	ldp	x29, x30, [sp], #32
  4131cc:	ret
  4131d0:	stp	x29, x30, [sp, #-32]!
  4131d4:	str	x19, [sp, #16]
  4131d8:	mov	x29, sp
  4131dc:	mov	x19, x0
  4131e0:	bl	41320c <printf@plt+0x1179c>
  4131e4:	ldr	w8, [x19, #12]
  4131e8:	cbz	w8, 4131fc <printf@plt+0x1178c>
  4131ec:	ldr	x1, [x19]
  4131f0:	mov	w0, #0xa                   	// #10
  4131f4:	bl	401730 <putc@plt>
  4131f8:	str	wzr, [x19, #12]
  4131fc:	mov	x0, x19
  413200:	ldr	x19, [sp, #16]
  413204:	ldp	x29, x30, [sp], #32
  413208:	ret
  41320c:	stp	x29, x30, [sp, #-64]!
  413210:	stp	x22, x21, [sp, #32]
  413214:	stp	x20, x19, [sp, #48]
  413218:	ldr	w8, [x0, #24]
  41321c:	str	x23, [sp, #16]
  413220:	mov	x29, sp
  413224:	cmp	w8, #0x1
  413228:	b.lt	413338 <printf@plt+0x118c8>  // b.tstop
  41322c:	ldr	w9, [x0, #20]
  413230:	mov	x19, x0
  413234:	cbz	w9, 413260 <printf@plt+0x117f0>
  413238:	ldp	w10, w9, [x19, #8]
  41323c:	ldr	x1, [x19]
  413240:	add	w8, w9, w8
  413244:	cmp	w8, w10
  413248:	b.ge	4132c4 <printf@plt+0x11854>  // b.tcont
  41324c:	mov	w0, #0x20                  	// #32
  413250:	bl	401880 <fputc@plt>
  413254:	ldr	w8, [x19, #12]
  413258:	add	w8, w8, #0x1
  41325c:	b	4132d0 <printf@plt+0x11860>
  413260:	ldr	x1, [x19]
  413264:	mov	w0, #0x20                  	// #32
  413268:	bl	401880 <fputc@plt>
  41326c:	ldr	w8, [x19, #12]
  413270:	mov	x23, x19
  413274:	ldr	x20, [x19]
  413278:	ldr	w22, [x19, #24]
  41327c:	add	w8, w8, #0x1
  413280:	str	w8, [x19, #12]
  413284:	ldr	x21, [x23, #32]!
  413288:	cbnz	x21, 4132a0 <printf@plt+0x11830>
  41328c:	b	413328 <printf@plt+0x118b8>
  413290:	mov	x0, x21
  413294:	bl	41ed34 <_ZdlPv@@Base>
  413298:	ldr	x21, [x23]
  41329c:	cbz	x21, 413324 <printf@plt+0x118b4>
  4132a0:	ldr	x8, [x21, #8]
  4132a4:	mov	x1, x20
  4132a8:	str	x8, [x23]
  4132ac:	ldr	x0, [x21]
  4132b0:	bl	4016b0 <fputs@plt>
  4132b4:	ldr	x0, [x21]
  4132b8:	cbz	x0, 413290 <printf@plt+0x11820>
  4132bc:	bl	401900 <_ZdaPv@plt>
  4132c0:	b	413290 <printf@plt+0x11820>
  4132c4:	mov	w0, #0xa                   	// #10
  4132c8:	bl	401880 <fputc@plt>
  4132cc:	mov	w8, wzr
  4132d0:	str	w8, [x19, #12]
  4132d4:	mov	x22, x19
  4132d8:	ldr	x20, [x19]
  4132dc:	ldr	x21, [x22, #32]!
  4132e0:	cbnz	x21, 413300 <printf@plt+0x11890>
  4132e4:	str	wzr, [x19, #24]
  4132e8:	stp	xzr, xzr, [x22]
  4132ec:	b	413338 <printf@plt+0x118c8>
  4132f0:	mov	x0, x21
  4132f4:	bl	41ed34 <_ZdlPv@@Base>
  4132f8:	ldr	x21, [x22]
  4132fc:	cbz	x21, 4132e4 <printf@plt+0x11874>
  413300:	ldr	x8, [x21, #8]
  413304:	mov	x1, x20
  413308:	str	x8, [x22]
  41330c:	ldr	x0, [x21]
  413310:	bl	4016b0 <fputs@plt>
  413314:	ldr	x0, [x21]
  413318:	cbz	x0, 4132f0 <printf@plt+0x11880>
  41331c:	bl	401900 <_ZdaPv@plt>
  413320:	b	4132f0 <printf@plt+0x11880>
  413324:	ldr	w8, [x19, #12]
  413328:	add	w8, w8, w22
  41332c:	str	wzr, [x19, #24]
  413330:	stp	xzr, xzr, [x23]
  413334:	str	w8, [x19, #12]
  413338:	ldp	x20, x19, [sp, #48]
  41333c:	ldp	x22, x21, [sp, #32]
  413340:	ldr	x23, [sp, #16]
  413344:	ldp	x29, x30, [sp], #64
  413348:	ret
  41334c:	ret
  413350:	stp	x29, x30, [sp, #-32]!
  413354:	stp	x20, x19, [sp, #16]
  413358:	mov	x29, sp
  41335c:	mov	x20, x1
  413360:	mov	x19, x0
  413364:	bl	41320c <printf@plt+0x1179c>
  413368:	ldr	w8, [x19, #12]
  41336c:	cbz	w8, 41337c <printf@plt+0x1190c>
  413370:	ldr	x1, [x19]
  413374:	mov	w0, #0xa                   	// #10
  413378:	bl	401730 <putc@plt>
  41337c:	ldr	x3, [x19]
  413380:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  413384:	add	x0, x0, #0x7c5
  413388:	mov	w1, #0x5                   	// #5
  41338c:	mov	w2, #0x1                   	// #1
  413390:	bl	4019d0 <fwrite@plt>
  413394:	ldr	x1, [x19]
  413398:	mov	x0, x20
  41339c:	bl	4016b0 <fputs@plt>
  4133a0:	ldr	x3, [x19]
  4133a4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4133a8:	add	x0, x0, #0x7cb
  4133ac:	mov	w1, #0x5                   	// #5
  4133b0:	mov	w2, #0x1                   	// #1
  4133b4:	bl	4019d0 <fwrite@plt>
  4133b8:	str	wzr, [x19, #12]
  4133bc:	mov	x0, x19
  4133c0:	ldp	x20, x19, [sp, #16]
  4133c4:	ldp	x29, x30, [sp], #32
  4133c8:	ret
  4133cc:	stp	x29, x30, [sp, #-48]!
  4133d0:	str	x21, [sp, #16]
  4133d4:	stp	x20, x19, [sp, #32]
  4133d8:	mov	x29, sp
  4133dc:	mov	x20, x1
  4133e0:	mov	x19, x0
  4133e4:	bl	41320c <printf@plt+0x1179c>
  4133e8:	ldr	w8, [x19, #12]
  4133ec:	cbz	w8, 4133fc <printf@plt+0x1198c>
  4133f0:	ldr	x1, [x19]
  4133f4:	mov	w0, #0xa                   	// #10
  4133f8:	bl	401730 <putc@plt>
  4133fc:	add	x21, x19, #0x18
  413400:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  413404:	add	x1, x1, #0x7d1
  413408:	mov	w2, #0x4                   	// #4
  41340c:	mov	x0, x21
  413410:	str	wzr, [x19, #12]
  413414:	bl	413064 <printf@plt+0x115f4>
  413418:	mov	x0, x19
  41341c:	bl	413494 <printf@plt+0x11a24>
  413420:	mov	x0, x20
  413424:	bl	4016f0 <strlen@plt>
  413428:	mov	x2, x0
  41342c:	mov	x0, x21
  413430:	mov	x1, x20
  413434:	bl	413064 <printf@plt+0x115f4>
  413438:	mov	x0, x19
  41343c:	ldp	x20, x19, [sp, #32]
  413440:	ldr	x21, [sp, #16]
  413444:	ldp	x29, x30, [sp], #48
  413448:	ret
  41344c:	stp	x29, x30, [sp, #-48]!
  413450:	str	x21, [sp, #16]
  413454:	stp	x20, x19, [sp, #32]
  413458:	mov	x29, sp
  41345c:	mov	x20, x0
  413460:	add	x21, x0, #0x18
  413464:	mov	x0, x1
  413468:	mov	x19, x1
  41346c:	bl	4016f0 <strlen@plt>
  413470:	mov	x2, x0
  413474:	mov	x0, x21
  413478:	mov	x1, x19
  41347c:	bl	413064 <printf@plt+0x115f4>
  413480:	mov	x0, x20
  413484:	ldp	x20, x19, [sp, #32]
  413488:	ldr	x21, [sp, #16]
  41348c:	ldp	x29, x30, [sp], #48
  413490:	ret
  413494:	stp	x29, x30, [sp, #-64]!
  413498:	str	x23, [sp, #16]
  41349c:	stp	x22, x21, [sp, #32]
  4134a0:	stp	x20, x19, [sp, #48]
  4134a4:	ldr	w22, [x0, #24]
  4134a8:	ldp	w9, w8, [x0, #8]
  4134ac:	mov	x19, x0
  4134b0:	mov	x29, sp
  4134b4:	add	w10, w22, w8
  4134b8:	cmp	w10, w9
  4134bc:	b.lt	413530 <printf@plt+0x11ac0>  // b.tstop
  4134c0:	ldr	w9, [x19, #20]
  4134c4:	cbz	w9, 413530 <printf@plt+0x11ac0>
  4134c8:	ldr	x1, [x19]
  4134cc:	mov	w0, #0xa                   	// #10
  4134d0:	bl	401880 <fputc@plt>
  4134d4:	ldr	w22, [x19, #24]
  4134d8:	cmp	w22, #0x1
  4134dc:	b.lt	4135b4 <printf@plt+0x11b44>  // b.tstop
  4134e0:	mov	x23, x19
  4134e4:	ldr	x20, [x19]
  4134e8:	ldr	x21, [x23, #32]!
  4134ec:	cbnz	x21, 41350c <printf@plt+0x11a9c>
  4134f0:	str	wzr, [x19, #24]
  4134f4:	stp	xzr, xzr, [x23]
  4134f8:	b	4135b8 <printf@plt+0x11b48>
  4134fc:	mov	x0, x21
  413500:	bl	41ed34 <_ZdlPv@@Base>
  413504:	ldr	x21, [x23]
  413508:	cbz	x21, 4134f0 <printf@plt+0x11a80>
  41350c:	ldr	x8, [x21, #8]
  413510:	mov	x1, x20
  413514:	str	x8, [x23]
  413518:	ldr	x0, [x21]
  41351c:	bl	4016b0 <fputs@plt>
  413520:	ldr	x0, [x21]
  413524:	cbz	x0, 4134fc <printf@plt+0x11a8c>
  413528:	bl	401900 <_ZdaPv@plt>
  41352c:	b	4134fc <printf@plt+0x11a8c>
  413530:	cbz	w22, 4135bc <printf@plt+0x11b4c>
  413534:	cmp	w8, #0x1
  413538:	b.lt	413558 <printf@plt+0x11ae8>  // b.tstop
  41353c:	ldr	x1, [x19]
  413540:	mov	w0, #0x20                  	// #32
  413544:	bl	401880 <fputc@plt>
  413548:	ldr	w8, [x19, #12]
  41354c:	ldr	w22, [x19, #24]
  413550:	add	w8, w8, #0x1
  413554:	str	w8, [x19, #12]
  413558:	mov	x23, x19
  41355c:	ldr	x20, [x19]
  413560:	ldr	x21, [x23, #32]!
  413564:	cbnz	x21, 41357c <printf@plt+0x11b0c>
  413568:	b	4135a4 <printf@plt+0x11b34>
  41356c:	mov	x0, x21
  413570:	bl	41ed34 <_ZdlPv@@Base>
  413574:	ldr	x21, [x23]
  413578:	cbz	x21, 4135a0 <printf@plt+0x11b30>
  41357c:	ldr	x8, [x21, #8]
  413580:	mov	x1, x20
  413584:	str	x8, [x23]
  413588:	ldr	x0, [x21]
  41358c:	bl	4016b0 <fputs@plt>
  413590:	ldr	x0, [x21]
  413594:	cbz	x0, 41356c <printf@plt+0x11afc>
  413598:	bl	401900 <_ZdaPv@plt>
  41359c:	b	41356c <printf@plt+0x11afc>
  4135a0:	ldr	w8, [x19, #12]
  4135a4:	add	w22, w8, w22
  4135a8:	str	wzr, [x19, #24]
  4135ac:	stp	xzr, xzr, [x23]
  4135b0:	b	4135b8 <printf@plt+0x11b48>
  4135b4:	mov	w22, wzr
  4135b8:	str	w22, [x19, #12]
  4135bc:	mov	x0, x19
  4135c0:	ldp	x20, x19, [sp, #48]
  4135c4:	ldp	x22, x21, [sp, #32]
  4135c8:	ldr	x23, [sp, #16]
  4135cc:	ldp	x29, x30, [sp], #64
  4135d0:	ret
  4135d4:	stp	x29, x30, [sp, #-32]!
  4135d8:	str	x19, [sp, #16]
  4135dc:	mov	x29, sp
  4135e0:	mov	x19, x0
  4135e4:	bl	41320c <printf@plt+0x1179c>
  4135e8:	mov	x0, x19
  4135ec:	bl	413494 <printf@plt+0x11a24>
  4135f0:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  4135f4:	add	x0, x19, #0x18
  4135f8:	add	x1, x1, #0x7d6
  4135fc:	mov	w2, #0x3                   	// #3
  413600:	bl	413064 <printf@plt+0x115f4>
  413604:	mov	x0, x19
  413608:	ldr	x19, [sp, #16]
  41360c:	ldp	x29, x30, [sp], #32
  413610:	b	413614 <printf@plt+0x11ba4>
  413614:	stp	x29, x30, [sp, #-64]!
  413618:	str	x23, [sp, #16]
  41361c:	stp	x22, x21, [sp, #32]
  413620:	stp	x20, x19, [sp, #48]
  413624:	mov	x29, sp
  413628:	mov	x19, x0
  41362c:	bl	413494 <printf@plt+0x11a24>
  413630:	mov	x23, x0
  413634:	ldr	x20, [x0]
  413638:	ldr	w22, [x0, #24]
  41363c:	ldr	x21, [x23, #32]!
  413640:	cbnz	x21, 413658 <printf@plt+0x11be8>
  413644:	b	413680 <printf@plt+0x11c10>
  413648:	mov	x0, x21
  41364c:	bl	41ed34 <_ZdlPv@@Base>
  413650:	ldr	x21, [x23]
  413654:	cbz	x21, 41367c <printf@plt+0x11c0c>
  413658:	ldr	x8, [x21, #8]
  41365c:	mov	x1, x20
  413660:	str	x8, [x23]
  413664:	ldr	x0, [x21]
  413668:	bl	4016b0 <fputs@plt>
  41366c:	ldr	x0, [x21]
  413670:	cbz	x0, 413648 <printf@plt+0x11bd8>
  413674:	bl	401900 <_ZdaPv@plt>
  413678:	b	413648 <printf@plt+0x11bd8>
  41367c:	ldr	x20, [x19]
  413680:	str	wzr, [x19, #24]
  413684:	stp	xzr, xzr, [x23]
  413688:	ldr	w8, [x19, #12]
  41368c:	mov	w0, #0xa                   	// #10
  413690:	mov	x1, x20
  413694:	add	w8, w8, w22
  413698:	str	w8, [x19, #12]
  41369c:	bl	401880 <fputc@plt>
  4136a0:	str	wzr, [x19, #12]
  4136a4:	mov	x0, x19
  4136a8:	ldp	x20, x19, [sp, #48]
  4136ac:	ldp	x22, x21, [sp, #32]
  4136b0:	ldr	x23, [sp, #16]
  4136b4:	ldp	x29, x30, [sp], #64
  4136b8:	ret
  4136bc:	stp	x29, x30, [sp, #-64]!
  4136c0:	str	x23, [sp, #16]
  4136c4:	stp	x22, x21, [sp, #32]
  4136c8:	stp	x20, x19, [sp, #48]
  4136cc:	ldp	w10, w8, [x0, #8]
  4136d0:	ldr	w9, [x0, #24]
  4136d4:	mov	x19, x0
  4136d8:	mov	x29, sp
  4136dc:	add	w8, w8, w1
  4136e0:	add	w8, w8, w9
  4136e4:	cmp	w8, w10
  4136e8:	b.lt	413720 <printf@plt+0x11cb0>  // b.tstop
  4136ec:	ldr	w8, [x19, #20]
  4136f0:	cbz	w8, 413720 <printf@plt+0x11cb0>
  4136f4:	ldr	x1, [x19]
  4136f8:	mov	w0, #0xa                   	// #10
  4136fc:	bl	401880 <fputc@plt>
  413700:	mov	x23, x19
  413704:	ldr	x20, [x19]
  413708:	ldr	w22, [x19, #24]
  41370c:	ldr	x21, [x23, #32]!
  413710:	cbnz	x21, 413748 <printf@plt+0x11cd8>
  413714:	str	wzr, [x19, #24]
  413718:	stp	xzr, xzr, [x23]
  41371c:	str	w22, [x19, #12]
  413720:	mov	x0, x19
  413724:	ldp	x20, x19, [sp, #48]
  413728:	ldp	x22, x21, [sp, #32]
  41372c:	ldr	x23, [sp, #16]
  413730:	ldp	x29, x30, [sp], #64
  413734:	ret
  413738:	mov	x0, x21
  41373c:	bl	41ed34 <_ZdlPv@@Base>
  413740:	ldr	x21, [x23]
  413744:	cbz	x21, 413714 <printf@plt+0x11ca4>
  413748:	ldr	x8, [x21, #8]
  41374c:	mov	x1, x20
  413750:	str	x8, [x23]
  413754:	ldr	x0, [x21]
  413758:	bl	4016b0 <fputs@plt>
  41375c:	ldr	x0, [x21]
  413760:	cbz	x0, 413738 <printf@plt+0x11cc8>
  413764:	bl	401900 <_ZdaPv@plt>
  413768:	b	413738 <printf@plt+0x11cc8>
  41376c:	stp	x29, x30, [sp, #-64]!
  413770:	str	x23, [sp, #16]
  413774:	stp	x22, x21, [sp, #32]
  413778:	stp	x20, x19, [sp, #48]
  41377c:	mov	x29, sp
  413780:	mov	x19, x0
  413784:	bl	413494 <printf@plt+0x11a24>
  413788:	mov	x23, x0
  41378c:	ldr	x20, [x0]
  413790:	ldr	w22, [x0, #24]
  413794:	ldr	x21, [x23, #32]!
  413798:	cbnz	x21, 4137b0 <printf@plt+0x11d40>
  41379c:	b	4137d8 <printf@plt+0x11d68>
  4137a0:	mov	x0, x21
  4137a4:	bl	41ed34 <_ZdlPv@@Base>
  4137a8:	ldr	x21, [x23]
  4137ac:	cbz	x21, 4137d4 <printf@plt+0x11d64>
  4137b0:	ldr	x8, [x21, #8]
  4137b4:	mov	x1, x20
  4137b8:	str	x8, [x23]
  4137bc:	ldr	x0, [x21]
  4137c0:	bl	4016b0 <fputs@plt>
  4137c4:	ldr	x0, [x21]
  4137c8:	cbz	x0, 4137a0 <printf@plt+0x11d30>
  4137cc:	bl	401900 <_ZdaPv@plt>
  4137d0:	b	4137a0 <printf@plt+0x11d30>
  4137d4:	ldr	x20, [x19]
  4137d8:	str	wzr, [x19, #24]
  4137dc:	stp	xzr, xzr, [x23]
  4137e0:	ldr	w8, [x19, #12]
  4137e4:	mov	w0, #0xa                   	// #10
  4137e8:	mov	x1, x20
  4137ec:	add	w8, w8, w22
  4137f0:	str	w8, [x19, #12]
  4137f4:	bl	401880 <fputc@plt>
  4137f8:	str	wzr, [x19, #12]
  4137fc:	mov	x0, x19
  413800:	ldp	x20, x19, [sp, #48]
  413804:	ldp	x22, x21, [sp, #32]
  413808:	ldr	x23, [sp, #16]
  41380c:	ldp	x29, x30, [sp], #64
  413810:	ret
  413814:	stp	x29, x30, [sp, #-32]!
  413818:	stp	x20, x19, [sp, #16]
  41381c:	mov	x29, sp
  413820:	mov	w19, w1
  413824:	cmp	w1, #0xb
  413828:	mov	x20, x0
  41382c:	b.cc	413840 <printf@plt+0x11dd0>  // b.lo, b.ul, b.last
  413830:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  413834:	add	x1, x1, #0x7da
  413838:	mov	w0, #0x11b                 	// #283
  41383c:	bl	417b7c <printf@plt+0x1610c>
  413840:	str	w19, [x20, #16]
  413844:	mov	x0, x20
  413848:	ldp	x20, x19, [sp, #16]
  41384c:	ldp	x29, x30, [sp], #32
  413850:	ret
  413854:	stp	x29, x30, [sp, #-64]!
  413858:	stp	x24, x23, [sp, #16]
  41385c:	stp	x22, x21, [sp, #32]
  413860:	stp	x20, x19, [sp, #48]
  413864:	mov	x24, x0
  413868:	ldr	x20, [x0]
  41386c:	ldr	w23, [x0, #24]
  413870:	ldr	x22, [x24, #32]!
  413874:	mov	x19, x0
  413878:	mov	w21, w1
  41387c:	mov	x29, sp
  413880:	cbnz	x22, 413898 <printf@plt+0x11e28>
  413884:	b	4138c0 <printf@plt+0x11e50>
  413888:	mov	x0, x22
  41388c:	bl	41ed34 <_ZdlPv@@Base>
  413890:	ldr	x22, [x24]
  413894:	cbz	x22, 4138bc <printf@plt+0x11e4c>
  413898:	ldr	x8, [x22, #8]
  41389c:	mov	x1, x20
  4138a0:	str	x8, [x24]
  4138a4:	ldr	x0, [x22]
  4138a8:	bl	4016b0 <fputs@plt>
  4138ac:	ldr	x0, [x22]
  4138b0:	cbz	x0, 413888 <printf@plt+0x11e18>
  4138b4:	bl	401900 <_ZdaPv@plt>
  4138b8:	b	413888 <printf@plt+0x11e18>
  4138bc:	ldr	x20, [x19]
  4138c0:	str	wzr, [x19, #24]
  4138c4:	stp	xzr, xzr, [x24]
  4138c8:	ldr	w8, [x19, #12]
  4138cc:	and	w0, w21, #0xff
  4138d0:	mov	x1, x20
  4138d4:	add	w8, w8, w23
  4138d8:	str	w8, [x19, #12]
  4138dc:	bl	401730 <putc@plt>
  4138e0:	ldr	w8, [x19, #12]
  4138e4:	mov	x0, x19
  4138e8:	add	w8, w8, #0x1
  4138ec:	str	w8, [x19, #12]
  4138f0:	ldp	x20, x19, [sp, #48]
  4138f4:	ldp	x22, x21, [sp, #32]
  4138f8:	ldp	x24, x23, [sp, #16]
  4138fc:	ldp	x29, x30, [sp], #64
  413900:	ret
  413904:	stp	x29, x30, [sp, #-32]!
  413908:	str	x19, [sp, #16]
  41390c:	mov	x29, sp
  413910:	mov	x19, x0
  413914:	add	x0, x0, #0x18
  413918:	bl	413064 <printf@plt+0x115f4>
  41391c:	mov	x0, x19
  413920:	ldr	x19, [sp, #16]
  413924:	ldp	x29, x30, [sp], #32
  413928:	ret
  41392c:	stp	x29, x30, [sp, #-32]!
  413930:	str	x19, [sp, #16]
  413934:	mov	x29, sp
  413938:	ldr	x8, [x1]
  41393c:	ldr	w2, [x1, #8]
  413940:	mov	x19, x0
  413944:	add	x0, x0, #0x18
  413948:	mov	x1, x8
  41394c:	bl	413064 <printf@plt+0x115f4>
  413950:	mov	x0, x19
  413954:	ldr	x19, [sp, #16]
  413958:	ldp	x29, x30, [sp], #32
  41395c:	ret
  413960:	sub	sp, sp, #0x30
  413964:	stp	x29, x30, [sp, #16]
  413968:	stp	x20, x19, [sp, #32]
  41396c:	add	x29, sp, #0x10
  413970:	mov	w2, w1
  413974:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  413978:	mov	x19, x0
  41397c:	add	x1, x1, #0x489
  413980:	add	x0, sp, #0x4
  413984:	bl	401800 <sprintf@plt>
  413988:	add	x0, sp, #0x4
  41398c:	add	x20, x19, #0x18
  413990:	bl	4016f0 <strlen@plt>
  413994:	mov	x2, x0
  413998:	add	x1, sp, #0x4
  41399c:	mov	x0, x20
  4139a0:	bl	413064 <printf@plt+0x115f4>
  4139a4:	mov	x0, x19
  4139a8:	ldp	x20, x19, [sp, #32]
  4139ac:	ldp	x29, x30, [sp, #16]
  4139b0:	add	sp, sp, #0x30
  4139b4:	ret
  4139b8:	sub	sp, sp, #0xa0
  4139bc:	stp	x29, x30, [sp, #128]
  4139c0:	stp	x20, x19, [sp, #144]
  4139c4:	add	x29, sp, #0x80
  4139c8:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  4139cc:	mov	x19, x0
  4139d0:	add	x1, x1, #0x7f9
  4139d4:	mov	x0, sp
  4139d8:	bl	401800 <sprintf@plt>
  4139dc:	mov	x0, sp
  4139e0:	add	x20, x19, #0x18
  4139e4:	bl	4016f0 <strlen@plt>
  4139e8:	mov	x2, x0
  4139ec:	mov	x1, sp
  4139f0:	mov	x0, x20
  4139f4:	bl	413064 <printf@plt+0x115f4>
  4139f8:	mov	x0, x19
  4139fc:	ldp	x20, x19, [sp, #144]
  413a00:	ldp	x29, x30, [sp, #128]
  413a04:	add	sp, sp, #0xa0
  413a08:	ret
  413a0c:	stp	x29, x30, [sp, #-64]!
  413a10:	stp	x24, x23, [sp, #16]
  413a14:	stp	x22, x21, [sp, #32]
  413a18:	stp	x20, x19, [sp, #48]
  413a1c:	ldr	w8, [x0, #24]
  413a20:	ldp	w9, w23, [x0, #8]
  413a24:	mov	x19, x0
  413a28:	mov	w20, w1
  413a2c:	mov	x29, sp
  413a30:	add	w10, w8, w23
  413a34:	cmp	w10, w9
  413a38:	b.lt	413a78 <printf@plt+0x12008>  // b.tstop
  413a3c:	ldr	w10, [x19, #20]
  413a40:	cbz	w10, 413a78 <printf@plt+0x12008>
  413a44:	ldr	x1, [x19]
  413a48:	mov	w0, #0xa                   	// #10
  413a4c:	bl	401880 <fputc@plt>
  413a50:	mov	x24, x19
  413a54:	ldr	x21, [x19]
  413a58:	ldr	w23, [x19, #24]
  413a5c:	ldr	x22, [x24, #32]!
  413a60:	cbnz	x22, 413b14 <printf@plt+0x120a4>
  413a64:	str	wzr, [x19, #24]
  413a68:	stp	xzr, xzr, [x24]
  413a6c:	ldr	w9, [x19, #8]
  413a70:	mov	w8, wzr
  413a74:	str	w23, [x19, #12]
  413a78:	str	w20, [x19, #20]
  413a7c:	cbz	w20, 413ab8 <printf@plt+0x12048>
  413a80:	add	w8, w8, w23
  413a84:	cmp	w8, w9
  413a88:	b.lt	413ab8 <printf@plt+0x12048>  // b.tstop
  413a8c:	ldr	x1, [x19]
  413a90:	mov	w0, #0xa                   	// #10
  413a94:	bl	401880 <fputc@plt>
  413a98:	mov	x23, x19
  413a9c:	ldr	x20, [x19]
  413aa0:	ldr	w22, [x19, #24]
  413aa4:	ldr	x21, [x23, #32]!
  413aa8:	cbnz	x21, 413ae0 <printf@plt+0x12070>
  413aac:	str	wzr, [x19, #24]
  413ab0:	stp	xzr, xzr, [x23]
  413ab4:	str	w22, [x19, #12]
  413ab8:	mov	x0, x19
  413abc:	ldp	x20, x19, [sp, #48]
  413ac0:	ldp	x22, x21, [sp, #32]
  413ac4:	ldp	x24, x23, [sp, #16]
  413ac8:	ldp	x29, x30, [sp], #64
  413acc:	ret
  413ad0:	mov	x0, x21
  413ad4:	bl	41ed34 <_ZdlPv@@Base>
  413ad8:	ldr	x21, [x23]
  413adc:	cbz	x21, 413aac <printf@plt+0x1203c>
  413ae0:	ldr	x8, [x21, #8]
  413ae4:	mov	x1, x20
  413ae8:	str	x8, [x23]
  413aec:	ldr	x0, [x21]
  413af0:	bl	4016b0 <fputs@plt>
  413af4:	ldr	x0, [x21]
  413af8:	cbz	x0, 413ad0 <printf@plt+0x12060>
  413afc:	bl	401900 <_ZdaPv@plt>
  413b00:	b	413ad0 <printf@plt+0x12060>
  413b04:	mov	x0, x22
  413b08:	bl	41ed34 <_ZdlPv@@Base>
  413b0c:	ldr	x22, [x24]
  413b10:	cbz	x22, 413a64 <printf@plt+0x11ff4>
  413b14:	ldr	x8, [x22, #8]
  413b18:	mov	x1, x21
  413b1c:	str	x8, [x24]
  413b20:	ldr	x0, [x22]
  413b24:	bl	4016b0 <fputs@plt>
  413b28:	ldr	x0, [x22]
  413b2c:	cbz	x0, 413b04 <printf@plt+0x12094>
  413b30:	bl	401900 <_ZdaPv@plt>
  413b34:	b	413b04 <printf@plt+0x12094>
  413b38:	stp	x29, x30, [sp, #-32]!
  413b3c:	str	x19, [sp, #16]
  413b40:	mov	x29, sp
  413b44:	mov	w8, #0x4                   	// #4
  413b48:	mov	x19, x0
  413b4c:	str	x8, [x0]
  413b50:	mov	w0, #0x10                  	// #16
  413b54:	bl	4016a0 <_Znam@plt>
  413b58:	stp	xzr, x0, [x19, #8]
  413b5c:	ldr	x19, [sp, #16]
  413b60:	ldp	x29, x30, [sp], #32
  413b64:	ret
  413b68:	stp	x29, x30, [sp, #-32]!
  413b6c:	stp	x20, x19, [sp, #16]
  413b70:	mov	x29, sp
  413b74:	mov	x20, x1
  413b78:	mov	x19, x0
  413b7c:	cbnz	x1, 413b9c <printf@plt+0x1212c>
  413b80:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  413b84:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  413b88:	add	x1, x1, #0xa48
  413b8c:	add	x0, x0, #0xa54
  413b90:	mov	x2, x1
  413b94:	mov	x3, x1
  413b98:	bl	418ebc <printf@plt+0x1744c>
  413b9c:	lsl	x8, x20, #2
  413ba0:	cmp	xzr, x20, lsr #62
  413ba4:	csinv	x0, x8, xzr, eq  // eq = none
  413ba8:	str	x20, [x19]
  413bac:	bl	4016a0 <_Znam@plt>
  413bb0:	stp	xzr, x0, [x19, #8]
  413bb4:	ldp	x20, x19, [sp, #16]
  413bb8:	ldp	x29, x30, [sp], #32
  413bbc:	ret
  413bc0:	ldr	x0, [x0, #16]
  413bc4:	cbz	x0, 413bcc <printf@plt+0x1215c>
  413bc8:	b	401900 <_ZdaPv@plt>
  413bcc:	ret
  413bd0:	stp	x29, x30, [sp, #-48]!
  413bd4:	stp	x22, x21, [sp, #16]
  413bd8:	stp	x20, x19, [sp, #32]
  413bdc:	mov	x29, sp
  413be0:	ldp	x8, x22, [x0]
  413be4:	mov	x19, x0
  413be8:	mov	w20, w1
  413bec:	cmp	x22, x8
  413bf0:	b.cc	413cac <printf@plt+0x1223c>  // b.lo, b.ul, b.last
  413bf4:	ldr	x21, [x19, #16]
  413bf8:	lsl	x9, x8, #1
  413bfc:	lsl	x8, x8, #3
  413c00:	cmp	xzr, x9, lsr #62
  413c04:	csinv	x0, x8, xzr, eq  // eq = none
  413c08:	str	x9, [x19]
  413c0c:	bl	4016a0 <_Znam@plt>
  413c10:	str	x0, [x19, #16]
  413c14:	cbz	x22, 413c64 <printf@plt+0x121f4>
  413c18:	cmp	x22, #0x7
  413c1c:	b.ls	413c3c <printf@plt+0x121cc>  // b.plast
  413c20:	lsl	x8, x22, #2
  413c24:	add	x9, x21, x8
  413c28:	cmp	x0, x9
  413c2c:	b.cs	413c70 <printf@plt+0x12200>  // b.hs, b.nlast
  413c30:	add	x8, x0, x8
  413c34:	cmp	x8, x21
  413c38:	b.ls	413c70 <printf@plt+0x12200>  // b.plast
  413c3c:	mov	x8, xzr
  413c40:	lsl	x10, x8, #2
  413c44:	sub	x9, x22, x8
  413c48:	add	x8, x0, x10
  413c4c:	add	x10, x21, x10
  413c50:	ldr	w11, [x10], #4
  413c54:	subs	x9, x9, #0x1
  413c58:	str	w11, [x8], #4
  413c5c:	b.ne	413c50 <printf@plt+0x121e0>  // b.any
  413c60:	b	413ca0 <printf@plt+0x12230>
  413c64:	cbnz	x21, 413ca0 <printf@plt+0x12230>
  413c68:	mov	x22, xzr
  413c6c:	b	413cac <printf@plt+0x1223c>
  413c70:	and	x8, x22, #0xfffffffffffffff8
  413c74:	add	x9, x21, #0x10
  413c78:	add	x10, x0, #0x10
  413c7c:	mov	x11, x8
  413c80:	ldp	q0, q1, [x9, #-16]
  413c84:	add	x9, x9, #0x20
  413c88:	subs	x11, x11, #0x8
  413c8c:	stp	q0, q1, [x10, #-16]
  413c90:	add	x10, x10, #0x20
  413c94:	b.ne	413c80 <printf@plt+0x12210>  // b.any
  413c98:	cmp	x22, x8
  413c9c:	b.ne	413c40 <printf@plt+0x121d0>  // b.any
  413ca0:	mov	x0, x21
  413ca4:	bl	401900 <_ZdaPv@plt>
  413ca8:	ldr	x22, [x19, #8]
  413cac:	ldr	x8, [x19, #16]
  413cb0:	add	x9, x22, #0x1
  413cb4:	str	w20, [x8, x22, lsl #2]
  413cb8:	str	x9, [x19, #8]
  413cbc:	ldp	x20, x19, [sp, #32]
  413cc0:	ldp	x22, x21, [sp, #16]
  413cc4:	ldp	x29, x30, [sp], #48
  413cc8:	ret
  413ccc:	stp	x29, x30, [sp, #-32]!
  413cd0:	str	x19, [sp, #16]
  413cd4:	mov	x29, sp
  413cd8:	adrp	x8, 423000 <_ZdlPvm@@Base+0x42c0>
  413cdc:	ldr	q0, [x8, #2048]
  413ce0:	mov	x19, x0
  413ce4:	str	q0, [x0]
  413ce8:	mov	w0, #0x200                 	// #512
  413cec:	bl	4016a0 <_Znam@plt>
  413cf0:	movi	v0.2d, #0x0
  413cf4:	stp	q0, q0, [x0]
  413cf8:	stp	q0, q0, [x0, #32]
  413cfc:	stp	q0, q0, [x0, #64]
  413d00:	stp	q0, q0, [x0, #96]
  413d04:	stp	q0, q0, [x0, #128]
  413d08:	stp	q0, q0, [x0, #160]
  413d0c:	stp	q0, q0, [x0, #192]
  413d10:	stp	q0, q0, [x0, #224]
  413d14:	stp	q0, q0, [x0, #256]
  413d18:	stp	q0, q0, [x0, #288]
  413d1c:	stp	q0, q0, [x0, #320]
  413d20:	stp	q0, q0, [x0, #352]
  413d24:	stp	q0, q0, [x0, #384]
  413d28:	stp	q0, q0, [x0, #416]
  413d2c:	stp	q0, q0, [x0, #448]
  413d30:	stp	q0, q0, [x0, #480]
  413d34:	str	x0, [x19, #16]
  413d38:	ldr	x19, [sp, #16]
  413d3c:	ldp	x29, x30, [sp], #32
  413d40:	ret
  413d44:	ldr	x0, [x0, #16]
  413d48:	cbz	x0, 413d50 <printf@plt+0x122e0>
  413d4c:	b	401900 <_ZdaPv@plt>
  413d50:	ret
  413d54:	stp	x29, x30, [sp, #-80]!
  413d58:	str	x25, [sp, #16]
  413d5c:	stp	x24, x23, [sp, #32]
  413d60:	stp	x22, x21, [sp, #48]
  413d64:	stp	x20, x19, [sp, #64]
  413d68:	mov	x29, sp
  413d6c:	ldp	x8, x24, [x0]
  413d70:	mov	x19, x0
  413d74:	mov	x20, x1
  413d78:	cmp	x24, x8
  413d7c:	b.cc	413e50 <printf@plt+0x123e0>  // b.lo, b.ul, b.last
  413d80:	ldr	x21, [x19, #16]
  413d84:	lsl	x25, x8, #1
  413d88:	lsl	x23, x8, #3
  413d8c:	cmp	xzr, x25, lsr #62
  413d90:	csinv	x0, x23, xzr, eq  // eq = none
  413d94:	str	x25, [x19]
  413d98:	bl	4016a0 <_Znam@plt>
  413d9c:	mov	x22, x0
  413da0:	cbz	x25, 413db4 <printf@plt+0x12344>
  413da4:	mov	x0, x22
  413da8:	mov	w1, wzr
  413dac:	mov	x2, x23
  413db0:	bl	401790 <memset@plt>
  413db4:	str	x22, [x19, #16]
  413db8:	cbz	x24, 413e08 <printf@plt+0x12398>
  413dbc:	cmp	x24, #0x7
  413dc0:	b.ls	413de0 <printf@plt+0x12370>  // b.plast
  413dc4:	lsl	x8, x24, #2
  413dc8:	add	x9, x21, x8
  413dcc:	cmp	x22, x9
  413dd0:	b.cs	413e14 <printf@plt+0x123a4>  // b.hs, b.nlast
  413dd4:	add	x8, x22, x8
  413dd8:	cmp	x8, x21
  413ddc:	b.ls	413e14 <printf@plt+0x123a4>  // b.plast
  413de0:	mov	x8, xzr
  413de4:	lsl	x10, x8, #2
  413de8:	sub	x9, x24, x8
  413dec:	add	x8, x22, x10
  413df0:	add	x10, x21, x10
  413df4:	ldr	w11, [x10], #4
  413df8:	subs	x9, x9, #0x1
  413dfc:	str	w11, [x8], #4
  413e00:	b.ne	413df4 <printf@plt+0x12384>  // b.any
  413e04:	b	413e44 <printf@plt+0x123d4>
  413e08:	cbnz	x21, 413e44 <printf@plt+0x123d4>
  413e0c:	mov	x24, xzr
  413e10:	b	413e50 <printf@plt+0x123e0>
  413e14:	and	x8, x24, #0xfffffffffffffff8
  413e18:	add	x9, x21, #0x10
  413e1c:	add	x10, x22, #0x10
  413e20:	mov	x11, x8
  413e24:	ldp	q0, q1, [x9, #-16]
  413e28:	add	x9, x9, #0x20
  413e2c:	subs	x11, x11, #0x8
  413e30:	stp	q0, q1, [x10, #-16]
  413e34:	add	x10, x10, #0x20
  413e38:	b.ne	413e24 <printf@plt+0x123b4>  // b.any
  413e3c:	cmp	x24, x8
  413e40:	b.ne	413de4 <printf@plt+0x12374>  // b.any
  413e44:	mov	x0, x21
  413e48:	bl	401900 <_ZdaPv@plt>
  413e4c:	ldr	x24, [x19, #8]
  413e50:	ldr	x8, [x19, #16]
  413e54:	ldr	x25, [sp, #16]
  413e58:	str	w20, [x8, x24, lsl #2]
  413e5c:	ldr	x8, [x19, #8]
  413e60:	add	x8, x8, #0x1
  413e64:	str	x8, [x19, #8]
  413e68:	ldp	x20, x19, [sp, #64]
  413e6c:	ldp	x22, x21, [sp, #48]
  413e70:	ldp	x24, x23, [sp, #32]
  413e74:	ldp	x29, x30, [sp], #80
  413e78:	ret
  413e7c:	stp	x29, x30, [sp, #-32]!
  413e80:	stp	x20, x19, [sp, #16]
  413e84:	mov	x29, sp
  413e88:	ldr	x20, [x0, #8]
  413e8c:	mov	x19, x0
  413e90:	add	x0, x20, #0x1
  413e94:	bl	4016a0 <_Znam@plt>
  413e98:	cbz	x20, 413f10 <printf@plt+0x124a0>
  413e9c:	ldr	x8, [x19, #16]
  413ea0:	cmp	x20, #0x7
  413ea4:	b.hi	413eb0 <printf@plt+0x12440>  // b.pmore
  413ea8:	mov	x9, xzr
  413eac:	b	413ef4 <printf@plt+0x12484>
  413eb0:	and	x9, x20, #0xfffffffffffffff8
  413eb4:	add	x10, x8, #0x10
  413eb8:	add	x11, x0, #0x4
  413ebc:	mov	x12, x9
  413ec0:	ldp	q0, q1, [x10, #-16]
  413ec4:	add	x10, x10, #0x20
  413ec8:	subs	x12, x12, #0x8
  413ecc:	xtn	v0.4h, v0.4s
  413ed0:	xtn	v1.4h, v1.4s
  413ed4:	xtn	v0.8b, v0.8h
  413ed8:	xtn	v1.8b, v1.8h
  413edc:	mov	v0.s[1], v1.s[0]
  413ee0:	stur	d0, [x11, #-4]
  413ee4:	add	x11, x11, #0x8
  413ee8:	b.ne	413ec0 <printf@plt+0x12450>  // b.any
  413eec:	cmp	x20, x9
  413ef0:	b.eq	413f10 <printf@plt+0x124a0>  // b.none
  413ef4:	sub	x10, x20, x9
  413ef8:	add	x11, x0, x9
  413efc:	add	x8, x8, x9, lsl #2
  413f00:	ldr	w9, [x8], #4
  413f04:	subs	x10, x10, #0x1
  413f08:	strb	w9, [x11], #1
  413f0c:	b.ne	413f00 <printf@plt+0x12490>  // b.any
  413f10:	strb	wzr, [x0, x20]
  413f14:	ldp	x20, x19, [sp, #16]
  413f18:	ldp	x29, x30, [sp], #32
  413f1c:	ret
  413f20:	str	xzr, [x0, #8]
  413f24:	ret
  413f28:	mov	w8, #0x3e80000             	// #65536000
  413f2c:	mov	w9, #0x4dd3                	// #19923
  413f30:	sub	w8, w8, w0, lsl #16
  413f34:	movk	w9, #0x1062, lsl #16
  413f38:	umull	x8, w8, w9
  413f3c:	lsr	x0, x8, #38
  413f40:	ret
  413f44:	stp	x29, x30, [sp, #-32]!
  413f48:	stp	x20, x19, [sp, #16]
  413f4c:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  413f50:	ldr	x0, [x20, #3848]
  413f54:	mov	x29, sp
  413f58:	ldr	x19, [x0, #24]
  413f5c:	cbz	x19, 413f74 <printf@plt+0x12504>
  413f60:	mov	x0, x19
  413f64:	bl	417c08 <printf@plt+0x16198>
  413f68:	mov	x0, x19
  413f6c:	bl	41ed34 <_ZdlPv@@Base>
  413f70:	ldr	x0, [x20, #3848]
  413f74:	ldr	x19, [x0, #32]
  413f78:	cbz	x19, 413f90 <printf@plt+0x12520>
  413f7c:	mov	x0, x19
  413f80:	bl	417c08 <printf@plt+0x16198>
  413f84:	mov	x0, x19
  413f88:	bl	41ed34 <_ZdlPv@@Base>
  413f8c:	ldr	x0, [x20, #3848]
  413f90:	cbz	x0, 413f98 <printf@plt+0x12528>
  413f94:	bl	41ed34 <_ZdlPv@@Base>
  413f98:	str	xzr, [x20, #3848]
  413f9c:	ldp	x20, x19, [sp, #16]
  413fa0:	ldp	x29, x30, [sp], #32
  413fa4:	ret
  413fa8:	sub	sp, sp, #0x20
  413fac:	stp	x29, x30, [sp, #16]
  413fb0:	add	x29, sp, #0x10
  413fb4:	mov	w1, w0
  413fb8:	mov	x0, sp
  413fbc:	bl	418c4c <printf@plt+0x171dc>
  413fc0:	adrp	x2, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  413fc4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  413fc8:	add	x2, x2, #0xa48
  413fcc:	add	x0, x0, #0xa83
  413fd0:	mov	x1, sp
  413fd4:	mov	x3, x2
  413fd8:	bl	418ebc <printf@plt+0x1744c>
  413fdc:	ldp	x29, x30, [sp, #16]
  413fe0:	add	sp, sp, #0x20
  413fe4:	ret
  413fe8:	stp	x29, x30, [sp, #-16]!
  413fec:	mov	x29, sp
  413ff0:	bl	414024 <printf@plt+0x125b4>
  413ff4:	cmp	w0, #0x10, lsl #12
  413ff8:	b.ls	41401c <printf@plt+0x125ac>  // b.plast
  413ffc:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  414000:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  414004:	add	x1, x1, #0xa48
  414008:	add	x0, x0, #0xab1
  41400c:	mov	x2, x1
  414010:	mov	x3, x1
  414014:	bl	418e54 <printf@plt+0x173e4>
  414018:	mov	w0, wzr
  41401c:	ldp	x29, x30, [sp], #16
  414020:	ret
  414024:	stp	x29, x30, [sp, #-96]!
  414028:	str	x27, [sp, #16]
  41402c:	stp	x26, x25, [sp, #32]
  414030:	stp	x24, x23, [sp, #48]
  414034:	stp	x22, x21, [sp, #64]
  414038:	stp	x20, x19, [sp, #80]
  41403c:	mov	x29, sp
  414040:	mov	w0, #0x200                 	// #512
  414044:	bl	4016a0 <_Znam@plt>
  414048:	mov	x19, x0
  41404c:	movi	v0.2d, #0x0
  414050:	stp	q0, q0, [x0]
  414054:	stp	q0, q0, [x0, #32]
  414058:	stp	q0, q0, [x0, #64]
  41405c:	stp	q0, q0, [x0, #96]
  414060:	stp	q0, q0, [x0, #128]
  414064:	stp	q0, q0, [x0, #160]
  414068:	stp	q0, q0, [x0, #192]
  41406c:	stp	q0, q0, [x0, #224]
  414070:	stp	q0, q0, [x0, #256]
  414074:	stp	q0, q0, [x0, #288]
  414078:	stp	q0, q0, [x0, #320]
  41407c:	stp	q0, q0, [x0, #352]
  414080:	stp	q0, q0, [x0, #384]
  414084:	stp	q0, q0, [x0, #416]
  414088:	stp	q0, q0, [x0, #448]
  41408c:	stp	q0, q0, [x0, #480]
  414090:	bl	415198 <printf@plt+0x13728>
  414094:	mov	x20, x0
  414098:	cmp	w20, #0x2d
  41409c:	adrp	x24, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4140a0:	b.ne	414204 <printf@plt+0x12794>  // b.any
  4140a4:	ldr	x0, [x24, #3832]
  4140a8:	mov	w8, #0x2d                  	// #45
  4140ac:	str	w8, [x19]
  4140b0:	bl	401850 <getc@plt>
  4140b4:	mov	w20, w0
  4140b8:	mov	w25, #0x1                   	// #1
  4140bc:	sub	w8, w20, #0x30
  4140c0:	cmp	w8, #0x9
  4140c4:	b.ls	414214 <printf@plt+0x127a4>  // b.plast
  4140c8:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4140cc:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4140d0:	add	x1, x1, #0xa48
  4140d4:	add	x0, x0, #0xb49
  4140d8:	mov	x2, x1
  4140dc:	mov	x3, x1
  4140e0:	bl	418ebc <printf@plt+0x1744c>
  4140e4:	mov	x23, x25
  4140e8:	cmn	w20, #0x1
  4140ec:	b.eq	414120 <printf@plt+0x126b0>  // b.none
  4140f0:	ldr	x1, [x24, #3832]
  4140f4:	mov	w0, w20
  4140f8:	bl	4016d0 <ungetc@plt>
  4140fc:	cmn	w0, #0x1
  414100:	b.ne	414120 <printf@plt+0x126b0>  // b.any
  414104:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  414108:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  41410c:	add	x1, x1, #0xa48
  414110:	add	x0, x0, #0xe7e
  414114:	mov	x2, x1
  414118:	mov	x3, x1
  41411c:	bl	418ebc <printf@plt+0x1744c>
  414120:	add	x0, x23, #0x1
  414124:	bl	4016a0 <_Znam@plt>
  414128:	mov	x20, x0
  41412c:	cbz	x23, 414170 <printf@plt+0x12700>
  414130:	cmp	x23, #0x8
  414134:	b.cc	414150 <printf@plt+0x126e0>  // b.lo, b.ul, b.last
  414138:	add	x8, x19, x23, lsl #2
  41413c:	cmp	x20, x8
  414140:	b.cs	414318 <printf@plt+0x128a8>  // b.hs, b.nlast
  414144:	add	x8, x20, x23
  414148:	cmp	x8, x19
  41414c:	b.ls	414318 <printf@plt+0x128a8>  // b.plast
  414150:	mov	x8, xzr
  414154:	sub	x9, x23, x8
  414158:	add	x10, x20, x8
  41415c:	add	x8, x19, x8, lsl #2
  414160:	ldr	w11, [x8], #4
  414164:	subs	x9, x9, #0x1
  414168:	strb	w11, [x10], #1
  41416c:	b.ne	414160 <printf@plt+0x126f0>  // b.any
  414170:	strb	wzr, [x20, x23]
  414174:	bl	401910 <__errno_location@plt>
  414178:	mov	x22, x0
  41417c:	str	wzr, [x0]
  414180:	mov	w2, #0xa                   	// #10
  414184:	mov	x0, x20
  414188:	mov	x1, xzr
  41418c:	bl	401770 <strtol@plt>
  414190:	mov	w8, #0x7fffffff            	// #2147483647
  414194:	add	x8, x0, x8
  414198:	mov	w9, #0xfffffffe            	// #-2
  41419c:	cmp	x8, x9
  4141a0:	b.hi	4141b0 <printf@plt+0x12740>  // b.pmore
  4141a4:	ldr	w8, [x22]
  4141a8:	mov	x21, x0
  4141ac:	cbz	w8, 4141d0 <printf@plt+0x12760>
  4141b0:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4141b4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4141b8:	add	x1, x1, #0xa48
  4141bc:	add	x0, x0, #0xb63
  4141c0:	mov	x2, x1
  4141c4:	mov	x3, x1
  4141c8:	bl	418e54 <printf@plt+0x173e4>
  4141cc:	mov	x21, xzr
  4141d0:	mov	x0, x20
  4141d4:	bl	401900 <_ZdaPv@plt>
  4141d8:	cbz	x19, 4141e4 <printf@plt+0x12774>
  4141dc:	mov	x0, x19
  4141e0:	bl	401900 <_ZdaPv@plt>
  4141e4:	mov	w0, w21
  4141e8:	ldp	x20, x19, [sp, #80]
  4141ec:	ldp	x22, x21, [sp, #64]
  4141f0:	ldp	x24, x23, [sp, #48]
  4141f4:	ldp	x26, x25, [sp, #32]
  4141f8:	ldr	x27, [sp, #16]
  4141fc:	ldp	x29, x30, [sp], #96
  414200:	ret
  414204:	mov	x25, xzr
  414208:	sub	w8, w20, #0x30
  41420c:	cmp	w8, #0x9
  414210:	b.hi	4140c8 <printf@plt+0x12658>  // b.pmore
  414214:	mov	x26, xzr
  414218:	mov	w8, #0x80                  	// #128
  41421c:	mov	x23, x25
  414220:	b	414250 <printf@plt+0x127e0>
  414224:	mov	x27, x8
  414228:	ldr	x0, [x24, #3832]
  41422c:	str	w20, [x19, x23, lsl #2]
  414230:	add	x23, x23, #0x1
  414234:	bl	401850 <getc@plt>
  414238:	sub	w8, w0, #0x30
  41423c:	mov	w20, w0
  414240:	cmp	w8, #0xa
  414244:	add	x26, x26, #0x1
  414248:	mov	x8, x27
  41424c:	b.cs	4140e8 <printf@plt+0x12678>  // b.hs, b.nlast
  414250:	cmp	x23, x8
  414254:	b.cc	414224 <printf@plt+0x127b4>  // b.lo, b.ul, b.last
  414258:	lsl	x27, x8, #1
  41425c:	lsl	x22, x8, #3
  414260:	cmp	xzr, x27, lsr #62
  414264:	csinv	x0, x22, xzr, eq  // eq = none
  414268:	bl	4016a0 <_Znam@plt>
  41426c:	mov	x21, x0
  414270:	cbz	x27, 414284 <printf@plt+0x12814>
  414274:	mov	x0, x21
  414278:	mov	w1, wzr
  41427c:	mov	x2, x22
  414280:	bl	401790 <memset@plt>
  414284:	cbz	x23, 4142d0 <printf@plt+0x12860>
  414288:	add	x9, x25, x26
  41428c:	cmp	x9, #0x7
  414290:	b.ls	4142b0 <printf@plt+0x12840>  // b.plast
  414294:	add	x8, x19, x9, lsl #2
  414298:	cmp	x21, x8
  41429c:	b.cs	4142d8 <printf@plt+0x12868>  // b.hs, b.nlast
  4142a0:	lsl	x8, x9, #2
  4142a4:	add	x8, x21, x8
  4142a8:	cmp	x8, x19
  4142ac:	b.ls	4142d8 <printf@plt+0x12868>  // b.plast
  4142b0:	mov	x8, xzr
  4142b4:	lsl	x9, x8, #2
  4142b8:	ldr	w10, [x19, x9]
  4142bc:	add	x8, x8, #0x1
  4142c0:	cmp	x23, x8
  4142c4:	str	w10, [x21, x9]
  4142c8:	b.ne	4142b4 <printf@plt+0x12844>  // b.any
  4142cc:	b	414308 <printf@plt+0x12898>
  4142d0:	cbnz	x19, 414308 <printf@plt+0x12898>
  4142d4:	b	414310 <printf@plt+0x128a0>
  4142d8:	and	x10, x23, #0xfffffffffffffff8
  4142dc:	and	x8, x9, #0xfffffffffffffff8
  4142e0:	add	x11, x19, #0x10
  4142e4:	add	x12, x21, #0x10
  4142e8:	ldp	q0, q1, [x11, #-16]
  4142ec:	add	x11, x11, #0x20
  4142f0:	subs	x10, x10, #0x8
  4142f4:	stp	q0, q1, [x12, #-16]
  4142f8:	add	x12, x12, #0x20
  4142fc:	b.ne	4142e8 <printf@plt+0x12878>  // b.any
  414300:	cmp	x9, x8
  414304:	b.ne	4142b4 <printf@plt+0x12844>  // b.any
  414308:	mov	x0, x19
  41430c:	bl	401900 <_ZdaPv@plt>
  414310:	mov	x19, x21
  414314:	b	414228 <printf@plt+0x127b8>
  414318:	and	x8, x23, #0xfffffffffffffff8
  41431c:	add	x9, x19, #0x10
  414320:	add	x10, x20, #0x4
  414324:	mov	x11, x8
  414328:	ldp	q0, q1, [x9, #-16]
  41432c:	add	x9, x9, #0x20
  414330:	subs	x11, x11, #0x8
  414334:	xtn	v0.4h, v0.4s
  414338:	xtn	v1.4h, v1.4s
  41433c:	xtn	v0.8b, v0.8h
  414340:	xtn	v1.8b, v1.8h
  414344:	mov	v0.s[1], v1.s[0]
  414348:	stur	d0, [x10, #-4]
  41434c:	add	x10, x10, #0x8
  414350:	b.ne	414328 <printf@plt+0x128b8>  // b.any
  414354:	cmp	x23, x8
  414358:	b.eq	414170 <printf@plt+0x12700>  // b.none
  41435c:	b	414154 <printf@plt+0x126e4>
  414360:	b	41436c <printf@plt+0x128fc>
  414364:	b	41436c <printf@plt+0x128fc>
  414368:	b	41436c <printf@plt+0x128fc>
  41436c:	mov	x20, x0
  414370:	cbz	x19, 41437c <printf@plt+0x1290c>
  414374:	mov	x0, x19
  414378:	bl	401900 <_ZdaPv@plt>
  41437c:	mov	x0, x20
  414380:	bl	4019e0 <_Unwind_Resume@plt>
  414384:	stp	x29, x30, [sp, #-64]!
  414388:	stp	x24, x23, [sp, #16]
  41438c:	stp	x22, x21, [sp, #32]
  414390:	stp	x20, x19, [sp, #48]
  414394:	mov	x29, sp
  414398:	mov	x20, x0
  41439c:	cbz	x0, 4143b0 <printf@plt+0x12940>
  4143a0:	mov	w0, #0x18                  	// #24
  4143a4:	bl	41ec90 <_Znwm@@Base>
  4143a8:	mov	x19, x0
  4143ac:	b	4143f4 <printf@plt+0x12984>
  4143b0:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4143b4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4143b8:	add	x21, x21, #0xa48
  4143bc:	add	x0, x0, #0xad7
  4143c0:	mov	x1, x21
  4143c4:	mov	x2, x21
  4143c8:	mov	x3, x21
  4143cc:	bl	418ebc <printf@plt+0x1744c>
  4143d0:	mov	w0, #0x18                  	// #24
  4143d4:	bl	41ec90 <_Znwm@@Base>
  4143d8:	mov	x19, x0
  4143dc:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4143e0:	add	x0, x0, #0xa54
  4143e4:	mov	x1, x21
  4143e8:	mov	x2, x21
  4143ec:	mov	x3, x21
  4143f0:	bl	418ebc <printf@plt+0x1744c>
  4143f4:	lsl	x8, x20, #2
  4143f8:	cmp	xzr, x20, lsr #62
  4143fc:	csinv	x0, x8, xzr, eq  // eq = none
  414400:	str	x20, [x19]
  414404:	bl	4016a0 <_Znam@plt>
  414408:	stp	xzr, x0, [x19, #8]
  41440c:	cbz	x20, 414504 <printf@plt+0x12a94>
  414410:	mov	x23, xzr
  414414:	b	414444 <printf@plt+0x129d4>
  414418:	cbz	x22, 4144fc <printf@plt+0x12a8c>
  41441c:	mov	x0, x22
  414420:	bl	401900 <_ZdaPv@plt>
  414424:	ldr	x24, [x19, #8]
  414428:	ldr	x8, [x19, #16]
  41442c:	add	x23, x23, #0x1
  414430:	add	x9, x24, #0x1
  414434:	cmp	x23, x20
  414438:	str	w21, [x8, x24, lsl #2]
  41443c:	str	x9, [x19, #8]
  414440:	b.eq	414504 <printf@plt+0x12a94>  // b.none
  414444:	bl	414024 <printf@plt+0x125b4>
  414448:	ldp	x8, x24, [x19]
  41444c:	mov	w21, w0
  414450:	cmp	x24, x8
  414454:	b.cc	414428 <printf@plt+0x129b8>  // b.lo, b.ul, b.last
  414458:	ldr	x22, [x19, #16]
  41445c:	lsl	x9, x8, #1
  414460:	lsl	x8, x8, #3
  414464:	cmp	xzr, x9, lsr #62
  414468:	csinv	x0, x8, xzr, eq  // eq = none
  41446c:	str	x9, [x19]
  414470:	bl	4016a0 <_Znam@plt>
  414474:	str	x0, [x19, #16]
  414478:	cbz	x24, 414418 <printf@plt+0x129a8>
  41447c:	cmp	x24, #0x7
  414480:	b.ls	4144a0 <printf@plt+0x12a30>  // b.plast
  414484:	lsl	x8, x24, #2
  414488:	add	x9, x22, x8
  41448c:	cmp	x0, x9
  414490:	b.cs	4144c8 <printf@plt+0x12a58>  // b.hs, b.nlast
  414494:	add	x8, x0, x8
  414498:	cmp	x8, x22
  41449c:	b.ls	4144c8 <printf@plt+0x12a58>  // b.plast
  4144a0:	mov	x8, xzr
  4144a4:	lsl	x10, x8, #2
  4144a8:	sub	x9, x24, x8
  4144ac:	add	x8, x0, x10
  4144b0:	add	x10, x22, x10
  4144b4:	ldr	w11, [x10], #4
  4144b8:	subs	x9, x9, #0x1
  4144bc:	str	w11, [x8], #4
  4144c0:	b.ne	4144b4 <printf@plt+0x12a44>  // b.any
  4144c4:	b	41441c <printf@plt+0x129ac>
  4144c8:	and	x8, x24, #0xfffffffffffffff8
  4144cc:	add	x9, x22, #0x10
  4144d0:	add	x10, x0, #0x10
  4144d4:	mov	x11, x8
  4144d8:	ldp	q0, q1, [x9, #-16]
  4144dc:	add	x9, x9, #0x20
  4144e0:	subs	x11, x11, #0x8
  4144e4:	stp	q0, q1, [x10, #-16]
  4144e8:	add	x10, x10, #0x20
  4144ec:	b.ne	4144d8 <printf@plt+0x12a68>  // b.any
  4144f0:	cmp	x24, x8
  4144f4:	b.eq	41441c <printf@plt+0x129ac>  // b.none
  4144f8:	b	4144a4 <printf@plt+0x12a34>
  4144fc:	mov	x24, xzr
  414500:	b	414428 <printf@plt+0x129b8>
  414504:	bl	415828 <printf@plt+0x13db8>
  414508:	tbnz	w0, #0, 414544 <printf@plt+0x12ad4>
  41450c:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  414510:	ldr	w8, [x20, #3808]
  414514:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  414518:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  41451c:	add	x1, x1, #0xa48
  414520:	sub	w8, w8, #0x1
  414524:	add	x0, x0, #0xbd2
  414528:	mov	x2, x1
  41452c:	mov	x3, x1
  414530:	str	w8, [x20, #3808]
  414534:	bl	418e88 <printf@plt+0x17418>
  414538:	ldr	w8, [x20, #3808]
  41453c:	add	w8, w8, #0x1
  414540:	str	w8, [x20, #3808]
  414544:	mov	x0, x19
  414548:	ldp	x20, x19, [sp, #48]
  41454c:	ldp	x22, x21, [sp, #32]
  414550:	ldp	x24, x23, [sp, #16]
  414554:	ldp	x29, x30, [sp], #64
  414558:	ret
  41455c:	mov	x20, x0
  414560:	mov	x0, x19
  414564:	bl	41ed34 <_ZdlPv@@Base>
  414568:	mov	x0, x20
  41456c:	bl	4019e0 <_Unwind_Resume@plt>
  414570:	stp	x29, x30, [sp, #-32]!
  414574:	str	x19, [sp, #16]
  414578:	mov	x29, sp
  41457c:	bl	415828 <printf@plt+0x13db8>
  414580:	tbnz	w0, #0, 4145bc <printf@plt+0x12b4c>
  414584:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  414588:	ldr	w8, [x19, #3808]
  41458c:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  414590:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  414594:	add	x1, x1, #0xa48
  414598:	sub	w8, w8, #0x1
  41459c:	add	x0, x0, #0xbd2
  4145a0:	mov	x2, x1
  4145a4:	mov	x3, x1
  4145a8:	str	w8, [x19, #3808]
  4145ac:	bl	418e88 <printf@plt+0x17418>
  4145b0:	ldr	w8, [x19, #3808]
  4145b4:	add	w8, w8, #0x1
  4145b8:	str	w8, [x19, #3808]
  4145bc:	ldr	x19, [sp, #16]
  4145c0:	ldp	x29, x30, [sp], #32
  4145c4:	ret
  4145c8:	stp	x29, x30, [sp, #-64]!
  4145cc:	stp	x24, x23, [sp, #16]
  4145d0:	stp	x22, x21, [sp, #32]
  4145d4:	stp	x20, x19, [sp, #48]
  4145d8:	mov	x29, sp
  4145dc:	mov	x20, x0
  4145e0:	cbz	x0, 4145f4 <printf@plt+0x12b84>
  4145e4:	mov	w0, #0x18                  	// #24
  4145e8:	bl	41ec90 <_Znwm@@Base>
  4145ec:	mov	x19, x0
  4145f0:	b	414638 <printf@plt+0x12bc8>
  4145f4:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4145f8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4145fc:	add	x21, x21, #0xa48
  414600:	add	x0, x0, #0xad7
  414604:	mov	x1, x21
  414608:	mov	x2, x21
  41460c:	mov	x3, x21
  414610:	bl	418ebc <printf@plt+0x1744c>
  414614:	mov	w0, #0x18                  	// #24
  414618:	bl	41ec90 <_Znwm@@Base>
  41461c:	mov	x19, x0
  414620:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  414624:	add	x0, x0, #0xa54
  414628:	mov	x1, x21
  41462c:	mov	x2, x21
  414630:	mov	x3, x21
  414634:	bl	418ebc <printf@plt+0x1744c>
  414638:	lsl	x8, x20, #2
  41463c:	cmp	xzr, x20, lsr #62
  414640:	csinv	x0, x8, xzr, eq  // eq = none
  414644:	str	x20, [x19]
  414648:	bl	4016a0 <_Znam@plt>
  41464c:	stp	xzr, x0, [x19, #8]
  414650:	cbz	x20, 414790 <printf@plt+0x12d20>
  414654:	mov	x23, xzr
  414658:	b	414688 <printf@plt+0x12c18>
  41465c:	cbz	x22, 414740 <printf@plt+0x12cd0>
  414660:	mov	x0, x22
  414664:	bl	401900 <_ZdaPv@plt>
  414668:	ldr	x24, [x19, #8]
  41466c:	ldr	x8, [x19, #16]
  414670:	add	x23, x23, #0x1
  414674:	add	x9, x24, #0x1
  414678:	cmp	x23, x20
  41467c:	str	w21, [x8, x24, lsl #2]
  414680:	str	x9, [x19, #8]
  414684:	b.eq	414748 <printf@plt+0x12cd8>  // b.none
  414688:	bl	414024 <printf@plt+0x125b4>
  41468c:	ldp	x8, x24, [x19]
  414690:	mov	w21, w0
  414694:	cmp	x24, x8
  414698:	b.cc	41466c <printf@plt+0x12bfc>  // b.lo, b.ul, b.last
  41469c:	ldr	x22, [x19, #16]
  4146a0:	lsl	x9, x8, #1
  4146a4:	lsl	x8, x8, #3
  4146a8:	cmp	xzr, x9, lsr #62
  4146ac:	csinv	x0, x8, xzr, eq  // eq = none
  4146b0:	str	x9, [x19]
  4146b4:	bl	4016a0 <_Znam@plt>
  4146b8:	str	x0, [x19, #16]
  4146bc:	cbz	x24, 41465c <printf@plt+0x12bec>
  4146c0:	cmp	x24, #0x7
  4146c4:	b.ls	4146e4 <printf@plt+0x12c74>  // b.plast
  4146c8:	lsl	x8, x24, #2
  4146cc:	add	x9, x22, x8
  4146d0:	cmp	x0, x9
  4146d4:	b.cs	41470c <printf@plt+0x12c9c>  // b.hs, b.nlast
  4146d8:	add	x8, x0, x8
  4146dc:	cmp	x8, x22
  4146e0:	b.ls	41470c <printf@plt+0x12c9c>  // b.plast
  4146e4:	mov	x8, xzr
  4146e8:	lsl	x10, x8, #2
  4146ec:	sub	x9, x24, x8
  4146f0:	add	x8, x0, x10
  4146f4:	add	x10, x22, x10
  4146f8:	ldr	w11, [x10], #4
  4146fc:	subs	x9, x9, #0x1
  414700:	str	w11, [x8], #4
  414704:	b.ne	4146f8 <printf@plt+0x12c88>  // b.any
  414708:	b	414660 <printf@plt+0x12bf0>
  41470c:	and	x8, x24, #0xfffffffffffffff8
  414710:	add	x9, x22, #0x10
  414714:	add	x10, x0, #0x10
  414718:	mov	x11, x8
  41471c:	ldp	q0, q1, [x9, #-16]
  414720:	add	x9, x9, #0x20
  414724:	subs	x11, x11, #0x8
  414728:	stp	q0, q1, [x10, #-16]
  41472c:	add	x10, x10, #0x20
  414730:	b.ne	41471c <printf@plt+0x12cac>  // b.any
  414734:	cmp	x24, x8
  414738:	b.eq	414660 <printf@plt+0x12bf0>  // b.none
  41473c:	b	4146e8 <printf@plt+0x12c78>
  414740:	mov	x24, xzr
  414744:	b	41466c <printf@plt+0x12bfc>
  414748:	tbz	w20, #0, 414790 <printf@plt+0x12d20>
  41474c:	bl	4147fc <printf@plt+0x12d8c>
  414750:	ldr	x8, [x0, #8]
  414754:	mov	x20, x0
  414758:	cmp	x8, #0x2
  41475c:	b.cc	41477c <printf@plt+0x12d0c>  // b.lo, b.ul, b.last
  414760:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  414764:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  414768:	add	x1, x1, #0xa48
  41476c:	add	x0, x0, #0xb01
  414770:	mov	x2, x1
  414774:	mov	x3, x1
  414778:	bl	418e54 <printf@plt+0x173e4>
  41477c:	ldr	x0, [x20, #16]
  414780:	cbz	x0, 414788 <printf@plt+0x12d18>
  414784:	bl	401900 <_ZdaPv@plt>
  414788:	mov	x0, x20
  41478c:	bl	41ed34 <_ZdlPv@@Base>
  414790:	bl	415828 <printf@plt+0x13db8>
  414794:	tbnz	w0, #0, 4147d0 <printf@plt+0x12d60>
  414798:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  41479c:	ldr	w8, [x20, #3808]
  4147a0:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4147a4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4147a8:	add	x1, x1, #0xa48
  4147ac:	sub	w8, w8, #0x1
  4147b0:	add	x0, x0, #0xbd2
  4147b4:	mov	x2, x1
  4147b8:	mov	x3, x1
  4147bc:	str	w8, [x20, #3808]
  4147c0:	bl	418e88 <printf@plt+0x17418>
  4147c4:	ldr	w8, [x20, #3808]
  4147c8:	add	w8, w8, #0x1
  4147cc:	str	w8, [x20, #3808]
  4147d0:	mov	x0, x19
  4147d4:	ldp	x20, x19, [sp, #48]
  4147d8:	ldp	x22, x21, [sp, #32]
  4147dc:	ldp	x24, x23, [sp, #16]
  4147e0:	ldp	x29, x30, [sp], #64
  4147e4:	ret
  4147e8:	mov	x20, x0
  4147ec:	mov	x0, x19
  4147f0:	bl	41ed34 <_ZdlPv@@Base>
  4147f4:	mov	x0, x20
  4147f8:	bl	4019e0 <_Unwind_Resume@plt>
  4147fc:	stp	x29, x30, [sp, #-96]!
  414800:	stp	x28, x27, [sp, #16]
  414804:	stp	x26, x25, [sp, #32]
  414808:	stp	x24, x23, [sp, #48]
  41480c:	stp	x22, x21, [sp, #64]
  414810:	stp	x20, x19, [sp, #80]
  414814:	mov	x29, sp
  414818:	mov	w0, #0x200                 	// #512
  41481c:	bl	4016a0 <_Znam@plt>
  414820:	movi	v0.2d, #0x0
  414824:	adrp	x27, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  414828:	mov	x19, x0
  41482c:	stp	q0, q0, [x0]
  414830:	stp	q0, q0, [x0, #32]
  414834:	stp	q0, q0, [x0, #64]
  414838:	stp	q0, q0, [x0, #96]
  41483c:	stp	q0, q0, [x0, #128]
  414840:	stp	q0, q0, [x0, #160]
  414844:	stp	q0, q0, [x0, #192]
  414848:	stp	q0, q0, [x0, #224]
  41484c:	stp	q0, q0, [x0, #256]
  414850:	stp	q0, q0, [x0, #288]
  414854:	stp	q0, q0, [x0, #320]
  414858:	stp	q0, q0, [x0, #352]
  41485c:	stp	q0, q0, [x0, #384]
  414860:	stp	q0, q0, [x0, #416]
  414864:	ldr	x0, [x27, #3832]
  414868:	stp	q0, q0, [x19, #448]
  41486c:	stp	q0, q0, [x19, #480]
  414870:	bl	401850 <getc@plt>
  414874:	mov	w21, w0
  414878:	mov	w0, #0x18                  	// #24
  41487c:	bl	41ec90 <_Znwm@@Base>
  414880:	mov	x20, x0
  414884:	mov	w8, #0x4                   	// #4
  414888:	str	x8, [x0]
  41488c:	mov	w0, #0x10                  	// #16
  414890:	bl	4016a0 <_Znam@plt>
  414894:	mov	w28, #0x80                  	// #128
  414898:	stp	xzr, x0, [x20, #8]
  41489c:	b	4148ac <printf@plt+0x12e3c>
  4148a0:	ldr	x0, [x27, #3832]
  4148a4:	bl	401850 <getc@plt>
  4148a8:	mov	w21, w0
  4148ac:	cmp	w21, #0x9
  4148b0:	b.eq	4148a0 <printf@plt+0x12e30>  // b.none
  4148b4:	cmp	w21, #0x20
  4148b8:	b.eq	4148a0 <printf@plt+0x12e30>  // b.none
  4148bc:	cmp	w21, #0x2d
  4148c0:	b.ne	4149b8 <printf@plt+0x12f48>  // b.any
  4148c4:	ldr	x0, [x27, #3832]
  4148c8:	bl	401850 <getc@plt>
  4148cc:	sub	w8, w0, #0x30
  4148d0:	mov	w21, w0
  4148d4:	cmp	w8, #0x9
  4148d8:	b.hi	414cb0 <printf@plt+0x13240>  // b.pmore
  4148dc:	cbnz	x28, 4148fc <printf@plt+0x12e8c>
  4148e0:	mov	x0, xzr
  4148e4:	bl	4016a0 <_Znam@plt>
  4148e8:	mov	x24, x0
  4148ec:	cbz	x19, 4148f8 <printf@plt+0x12e88>
  4148f0:	mov	x0, x19
  4148f4:	bl	401900 <_ZdaPv@plt>
  4148f8:	mov	x19, x24
  4148fc:	mov	w8, #0x2d                  	// #45
  414900:	mov	w23, #0x1                   	// #1
  414904:	str	w8, [x19]
  414908:	sub	w8, w21, #0x30
  41490c:	cmp	w8, #0x9
  414910:	b.ls	4149c8 <printf@plt+0x12f58>  // b.plast
  414914:	mov	x26, x23
  414918:	cbz	x26, 414c10 <printf@plt+0x131a0>
  41491c:	add	x0, x26, #0x1
  414920:	bl	4016a0 <_Znam@plt>
  414924:	mov	x24, x0
  414928:	cmp	x26, #0x8
  41492c:	b.cc	414948 <printf@plt+0x12ed8>  // b.lo, b.ul, b.last
  414930:	add	x8, x19, x26, lsl #2
  414934:	cmp	x24, x8
  414938:	b.cs	414b68 <printf@plt+0x130f8>  // b.hs, b.nlast
  41493c:	add	x8, x24, x26
  414940:	cmp	x8, x19
  414944:	b.ls	414b68 <printf@plt+0x130f8>  // b.plast
  414948:	mov	x8, xzr
  41494c:	sub	x9, x26, x8
  414950:	add	x10, x24, x8
  414954:	add	x8, x19, x8, lsl #2
  414958:	ldr	w11, [x8], #4
  41495c:	subs	x9, x9, #0x1
  414960:	strb	w11, [x10], #1
  414964:	b.ne	414958 <printf@plt+0x12ee8>  // b.any
  414968:	strb	wzr, [x24, x26]
  41496c:	bl	401910 <__errno_location@plt>
  414970:	mov	x26, x0
  414974:	str	wzr, [x0]
  414978:	mov	w2, #0xa                   	// #10
  41497c:	mov	x0, x24
  414980:	mov	x1, xzr
  414984:	bl	401770 <strtol@plt>
  414988:	mov	w8, #0x7fffffff            	// #2147483647
  41498c:	add	x8, x0, x8
  414990:	mov	w9, #0xfffffffe            	// #-2
  414994:	cmp	x8, x9
  414998:	b.hi	414acc <printf@plt+0x1305c>  // b.pmore
  41499c:	ldr	w8, [x26]
  4149a0:	mov	x25, x0
  4149a4:	cbnz	w8, 414acc <printf@plt+0x1305c>
  4149a8:	ldp	x8, x22, [x20]
  4149ac:	cmp	x22, x8
  4149b0:	b.cs	414af8 <printf@plt+0x13088>  // b.hs, b.nlast
  4149b4:	b	414bf8 <printf@plt+0x13188>
  4149b8:	mov	x23, xzr
  4149bc:	sub	w8, w21, #0x30
  4149c0:	cmp	w8, #0x9
  4149c4:	b.hi	414914 <printf@plt+0x12ea4>  // b.pmore
  4149c8:	mov	x22, xzr
  4149cc:	mov	x8, x28
  4149d0:	mov	x26, x23
  4149d4:	b	414a04 <printf@plt+0x12f94>
  4149d8:	mov	x28, x8
  4149dc:	ldr	x0, [x27, #3832]
  4149e0:	str	w21, [x19, x26, lsl #2]
  4149e4:	add	x26, x26, #0x1
  4149e8:	bl	401850 <getc@plt>
  4149ec:	sub	w8, w0, #0x30
  4149f0:	mov	w21, w0
  4149f4:	cmp	w8, #0xa
  4149f8:	add	x22, x22, #0x1
  4149fc:	mov	x8, x28
  414a00:	b.cs	414918 <printf@plt+0x12ea8>  // b.hs, b.nlast
  414a04:	cmp	x26, x8
  414a08:	b.cc	4149d8 <printf@plt+0x12f68>  // b.lo, b.ul, b.last
  414a0c:	lsl	x28, x8, #1
  414a10:	lsl	x25, x8, #3
  414a14:	cmp	xzr, x28, lsr #62
  414a18:	csinv	x0, x25, xzr, eq  // eq = none
  414a1c:	bl	4016a0 <_Znam@plt>
  414a20:	mov	x24, x0
  414a24:	cbz	x28, 414a38 <printf@plt+0x12fc8>
  414a28:	mov	x0, x24
  414a2c:	mov	w1, wzr
  414a30:	mov	x2, x25
  414a34:	bl	401790 <memset@plt>
  414a38:	cbz	x26, 414a84 <printf@plt+0x13014>
  414a3c:	add	x9, x23, x22
  414a40:	cmp	x9, #0x7
  414a44:	b.ls	414a64 <printf@plt+0x12ff4>  // b.plast
  414a48:	add	x8, x19, x9, lsl #2
  414a4c:	cmp	x24, x8
  414a50:	b.cs	414a8c <printf@plt+0x1301c>  // b.hs, b.nlast
  414a54:	lsl	x8, x9, #2
  414a58:	add	x8, x24, x8
  414a5c:	cmp	x8, x19
  414a60:	b.ls	414a8c <printf@plt+0x1301c>  // b.plast
  414a64:	mov	x8, xzr
  414a68:	lsl	x9, x8, #2
  414a6c:	ldr	w10, [x19, x9]
  414a70:	add	x8, x8, #0x1
  414a74:	cmp	x26, x8
  414a78:	str	w10, [x24, x9]
  414a7c:	b.ne	414a68 <printf@plt+0x12ff8>  // b.any
  414a80:	b	414abc <printf@plt+0x1304c>
  414a84:	cbnz	x19, 414abc <printf@plt+0x1304c>
  414a88:	b	414ac4 <printf@plt+0x13054>
  414a8c:	and	x10, x26, #0xfffffffffffffff8
  414a90:	and	x8, x9, #0xfffffffffffffff8
  414a94:	add	x11, x19, #0x10
  414a98:	add	x12, x24, #0x10
  414a9c:	ldp	q0, q1, [x11, #-16]
  414aa0:	add	x11, x11, #0x20
  414aa4:	subs	x10, x10, #0x8
  414aa8:	stp	q0, q1, [x12, #-16]
  414aac:	add	x12, x12, #0x20
  414ab0:	b.ne	414a9c <printf@plt+0x1302c>  // b.any
  414ab4:	cmp	x9, x8
  414ab8:	b.ne	414a68 <printf@plt+0x12ff8>  // b.any
  414abc:	mov	x0, x19
  414ac0:	bl	401900 <_ZdaPv@plt>
  414ac4:	mov	x19, x24
  414ac8:	b	4149dc <printf@plt+0x12f6c>
  414acc:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  414ad0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  414ad4:	add	x1, x1, #0xa48
  414ad8:	add	x0, x0, #0xb7e
  414adc:	mov	x2, x1
  414ae0:	mov	x3, x1
  414ae4:	bl	418e54 <printf@plt+0x173e4>
  414ae8:	mov	x25, xzr
  414aec:	ldp	x8, x22, [x20]
  414af0:	cmp	x22, x8
  414af4:	b.cc	414bf8 <printf@plt+0x13188>  // b.lo, b.ul, b.last
  414af8:	ldr	x26, [x20, #16]
  414afc:	lsl	x9, x8, #1
  414b00:	lsl	x8, x8, #3
  414b04:	cmp	xzr, x9, lsr #62
  414b08:	csinv	x0, x8, xzr, eq  // eq = none
  414b0c:	str	x9, [x20]
  414b10:	bl	4016a0 <_Znam@plt>
  414b14:	str	x0, [x20, #16]
  414b18:	cbz	x22, 414bb0 <printf@plt+0x13140>
  414b1c:	cmp	x22, #0x7
  414b20:	b.ls	414b40 <printf@plt+0x130d0>  // b.plast
  414b24:	lsl	x8, x22, #2
  414b28:	add	x9, x26, x8
  414b2c:	cmp	x0, x9
  414b30:	b.cs	414bbc <printf@plt+0x1314c>  // b.hs, b.nlast
  414b34:	add	x8, x0, x8
  414b38:	cmp	x8, x26
  414b3c:	b.ls	414bbc <printf@plt+0x1314c>  // b.plast
  414b40:	mov	x8, xzr
  414b44:	lsl	x10, x8, #2
  414b48:	sub	x9, x22, x8
  414b4c:	add	x8, x0, x10
  414b50:	add	x10, x26, x10
  414b54:	ldr	w11, [x10], #4
  414b58:	subs	x9, x9, #0x1
  414b5c:	str	w11, [x8], #4
  414b60:	b.ne	414b54 <printf@plt+0x130e4>  // b.any
  414b64:	b	414bec <printf@plt+0x1317c>
  414b68:	and	x8, x26, #0xfffffffffffffff8
  414b6c:	add	x9, x19, #0x10
  414b70:	add	x10, x24, #0x4
  414b74:	mov	x11, x8
  414b78:	ldp	q0, q1, [x9, #-16]
  414b7c:	add	x9, x9, #0x20
  414b80:	subs	x11, x11, #0x8
  414b84:	xtn	v0.4h, v0.4s
  414b88:	xtn	v1.4h, v1.4s
  414b8c:	xtn	v0.8b, v0.8h
  414b90:	xtn	v1.8b, v1.8h
  414b94:	mov	v0.s[1], v1.s[0]
  414b98:	stur	d0, [x10, #-4]
  414b9c:	add	x10, x10, #0x8
  414ba0:	b.ne	414b78 <printf@plt+0x13108>  // b.any
  414ba4:	cmp	x26, x8
  414ba8:	b.eq	414968 <printf@plt+0x12ef8>  // b.none
  414bac:	b	41494c <printf@plt+0x12edc>
  414bb0:	cbnz	x26, 414bec <printf@plt+0x1317c>
  414bb4:	mov	x22, xzr
  414bb8:	b	414bf8 <printf@plt+0x13188>
  414bbc:	and	x8, x22, #0xfffffffffffffff8
  414bc0:	add	x9, x26, #0x10
  414bc4:	add	x10, x0, #0x10
  414bc8:	mov	x11, x8
  414bcc:	ldp	q0, q1, [x9, #-16]
  414bd0:	add	x9, x9, #0x20
  414bd4:	subs	x11, x11, #0x8
  414bd8:	stp	q0, q1, [x10, #-16]
  414bdc:	add	x10, x10, #0x20
  414be0:	b.ne	414bcc <printf@plt+0x1315c>  // b.any
  414be4:	cmp	x22, x8
  414be8:	b.ne	414b44 <printf@plt+0x130d4>  // b.any
  414bec:	mov	x0, x26
  414bf0:	bl	401900 <_ZdaPv@plt>
  414bf4:	ldr	x22, [x20, #8]
  414bf8:	ldr	x8, [x20, #16]
  414bfc:	add	x9, x22, #0x1
  414c00:	mov	x0, x24
  414c04:	str	w25, [x8, x22, lsl #2]
  414c08:	str	x9, [x20, #8]
  414c0c:	bl	401900 <_ZdaPv@plt>
  414c10:	add	w8, w21, #0x1
  414c14:	cmp	w8, #0x24
  414c18:	b.hi	414ce8 <printf@plt+0x13278>  // b.pmore
  414c1c:	adrp	x11, 423000 <_ZdlPvm@@Base+0x42c0>
  414c20:	add	x11, x11, #0x810
  414c24:	adr	x9, 4148ac <printf@plt+0x12e3c>
  414c28:	ldrh	w10, [x11, x8, lsl #1]
  414c2c:	add	x9, x9, x10, lsl #2
  414c30:	br	x9
  414c34:	ldr	x1, [x27, #3832]
  414c38:	mov	w0, #0xa                   	// #10
  414c3c:	bl	4016d0 <ungetc@plt>
  414c40:	cmn	w0, #0x1
  414c44:	b.ne	414d04 <printf@plt+0x13294>  // b.any
  414c48:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  414c4c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  414c50:	add	x1, x1, #0xa48
  414c54:	add	x0, x0, #0xe7e
  414c58:	mov	x2, x1
  414c5c:	mov	x3, x1
  414c60:	bl	418ebc <printf@plt+0x1744c>
  414c64:	b	414d04 <printf@plt+0x13294>
  414c68:	ldr	x0, [x27, #3832]
  414c6c:	bl	401850 <getc@plt>
  414c70:	cmn	w0, #0x1
  414c74:	b.eq	414d04 <printf@plt+0x13294>  // b.none
  414c78:	cmp	w0, #0xa
  414c7c:	b.ne	414c68 <printf@plt+0x131f8>  // b.any
  414c80:	ldr	x1, [x27, #3832]
  414c84:	bl	4016d0 <ungetc@plt>
  414c88:	cmn	w0, #0x1
  414c8c:	b.ne	414d04 <printf@plt+0x13294>  // b.any
  414c90:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  414c94:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  414c98:	add	x1, x1, #0xa48
  414c9c:	add	x0, x0, #0xe7e
  414ca0:	mov	x2, x1
  414ca4:	mov	x3, x1
  414ca8:	bl	418ebc <printf@plt+0x1744c>
  414cac:	b	414d04 <printf@plt+0x13294>
  414cb0:	cmn	w21, #0x1
  414cb4:	b.eq	414ce8 <printf@plt+0x13278>  // b.none
  414cb8:	ldr	x1, [x27, #3832]
  414cbc:	mov	w0, w21
  414cc0:	bl	4016d0 <ungetc@plt>
  414cc4:	cmn	w0, #0x1
  414cc8:	b.ne	414ce8 <printf@plt+0x13278>  // b.any
  414ccc:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  414cd0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  414cd4:	add	x1, x1, #0xa48
  414cd8:	add	x0, x0, #0xe7e
  414cdc:	mov	x2, x1
  414ce0:	mov	x3, x1
  414ce4:	bl	418ebc <printf@plt+0x1744c>
  414ce8:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  414cec:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  414cf0:	add	x1, x1, #0xa48
  414cf4:	add	x0, x0, #0xb49
  414cf8:	mov	x2, x1
  414cfc:	mov	x3, x1
  414d00:	bl	418e54 <printf@plt+0x173e4>
  414d04:	cbz	x19, 414d10 <printf@plt+0x132a0>
  414d08:	mov	x0, x19
  414d0c:	bl	401900 <_ZdaPv@plt>
  414d10:	mov	x0, x20
  414d14:	ldp	x20, x19, [sp, #80]
  414d18:	ldp	x22, x21, [sp, #64]
  414d1c:	ldp	x24, x23, [sp, #48]
  414d20:	ldp	x26, x25, [sp, #32]
  414d24:	ldp	x28, x27, [sp, #16]
  414d28:	ldp	x29, x30, [sp], #96
  414d2c:	ret
  414d30:	b	414d5c <printf@plt+0x132ec>
  414d34:	b	414d5c <printf@plt+0x132ec>
  414d38:	mov	x21, x0
  414d3c:	mov	x0, x20
  414d40:	bl	41ed34 <_ZdlPv@@Base>
  414d44:	b	414d64 <printf@plt+0x132f4>
  414d48:	b	414d5c <printf@plt+0x132ec>
  414d4c:	b	414d5c <printf@plt+0x132ec>
  414d50:	mov	x21, x0
  414d54:	b	414d64 <printf@plt+0x132f4>
  414d58:	b	414d5c <printf@plt+0x132ec>
  414d5c:	mov	x21, x0
  414d60:	cbz	x19, 414d6c <printf@plt+0x132fc>
  414d64:	mov	x0, x19
  414d68:	bl	401900 <_ZdaPv@plt>
  414d6c:	mov	x0, x21
  414d70:	bl	4019e0 <_Unwind_Resume@plt>
  414d74:	stp	x29, x30, [sp, #-32]!
  414d78:	stp	x20, x19, [sp, #16]
  414d7c:	mov	x29, sp
  414d80:	bl	4147fc <printf@plt+0x12d8c>
  414d84:	ldr	x8, [x0, #8]
  414d88:	mov	x19, x0
  414d8c:	cbz	x8, 414dac <printf@plt+0x1333c>
  414d90:	tbnz	w8, #0, 414db8 <printf@plt+0x13348>
  414d94:	bl	415828 <printf@plt+0x13db8>
  414d98:	tbz	w0, #0, 414ddc <printf@plt+0x1336c>
  414d9c:	mov	x0, x19
  414da0:	ldp	x20, x19, [sp, #16]
  414da4:	ldp	x29, x30, [sp], #32
  414da8:	ret
  414dac:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  414db0:	add	x0, x0, #0xb14
  414db4:	b	414dc0 <printf@plt+0x13350>
  414db8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  414dbc:	add	x0, x0, #0xb27
  414dc0:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  414dc4:	add	x1, x1, #0xa48
  414dc8:	mov	x2, x1
  414dcc:	mov	x3, x1
  414dd0:	bl	418e54 <printf@plt+0x173e4>
  414dd4:	bl	415828 <printf@plt+0x13db8>
  414dd8:	tbnz	w0, #0, 414d9c <printf@plt+0x1332c>
  414ddc:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  414de0:	ldr	w8, [x20, #3808]
  414de4:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  414de8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  414dec:	add	x1, x1, #0xa48
  414df0:	sub	w8, w8, #0x1
  414df4:	add	x0, x0, #0xbd2
  414df8:	mov	x2, x1
  414dfc:	mov	x3, x1
  414e00:	str	w8, [x20, #3808]
  414e04:	bl	418e88 <printf@plt+0x17418>
  414e08:	ldr	w8, [x20, #3808]
  414e0c:	add	w8, w8, #0x1
  414e10:	str	w8, [x20, #3808]
  414e14:	mov	x0, x19
  414e18:	ldp	x20, x19, [sp, #16]
  414e1c:	ldp	x29, x30, [sp], #32
  414e20:	ret
  414e24:	stp	x29, x30, [sp, #-96]!
  414e28:	stp	x28, x27, [sp, #16]
  414e2c:	stp	x26, x25, [sp, #32]
  414e30:	stp	x24, x23, [sp, #48]
  414e34:	stp	x22, x21, [sp, #64]
  414e38:	stp	x20, x19, [sp, #80]
  414e3c:	mov	x29, sp
  414e40:	mov	w0, #0x200                 	// #512
  414e44:	bl	4016a0 <_Znam@plt>
  414e48:	mov	x19, x0
  414e4c:	movi	v0.2d, #0x0
  414e50:	stp	q0, q0, [x0]
  414e54:	stp	q0, q0, [x0, #32]
  414e58:	stp	q0, q0, [x0, #64]
  414e5c:	stp	q0, q0, [x0, #96]
  414e60:	stp	q0, q0, [x0, #128]
  414e64:	stp	q0, q0, [x0, #160]
  414e68:	stp	q0, q0, [x0, #192]
  414e6c:	stp	q0, q0, [x0, #224]
  414e70:	stp	q0, q0, [x0, #256]
  414e74:	stp	q0, q0, [x0, #288]
  414e78:	stp	q0, q0, [x0, #320]
  414e7c:	stp	q0, q0, [x0, #352]
  414e80:	stp	q0, q0, [x0, #384]
  414e84:	stp	q0, q0, [x0, #416]
  414e88:	stp	q0, q0, [x0, #448]
  414e8c:	stp	q0, q0, [x0, #480]
  414e90:	bl	415198 <printf@plt+0x13728>
  414e94:	mov	x20, x0
  414e98:	mov	x23, xzr
  414e9c:	mov	w21, #0x80                  	// #128
  414ea0:	adrp	x25, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  414ea4:	adrp	x24, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  414ea8:	b	414ed4 <printf@plt+0x13464>
  414eac:	cbz	x19, 414eb8 <printf@plt+0x13448>
  414eb0:	mov	x0, x19
  414eb4:	bl	401900 <_ZdaPv@plt>
  414eb8:	mov	x19, x21
  414ebc:	ldr	x0, [x24, #3832]
  414ec0:	str	w20, [x19, x23, lsl #2]
  414ec4:	add	x23, x23, #0x1
  414ec8:	bl	401850 <getc@plt>
  414ecc:	mov	w20, w0
  414ed0:	mov	x21, x26
  414ed4:	and	x27, x23, #0xfffffffffffffff8
  414ed8:	cmp	w20, #0xa
  414edc:	lsl	x28, x23, #2
  414ee0:	b.eq	414efc <printf@plt+0x1348c>  // b.none
  414ee4:	cmn	w20, #0x1
  414ee8:	b.eq	4150b8 <printf@plt+0x13648>  // b.none
  414eec:	cmp	x23, x21
  414ef0:	b.cs	414f2c <printf@plt+0x134bc>  // b.hs, b.nlast
  414ef4:	mov	x26, x21
  414ef8:	b	414ebc <printf@plt+0x1344c>
  414efc:	ldr	w8, [x25, #3808]
  414f00:	ldr	x0, [x24, #3832]
  414f04:	add	w8, w8, #0x1
  414f08:	str	w8, [x25, #3808]
  414f0c:	bl	401850 <getc@plt>
  414f10:	cmp	w0, #0x2b
  414f14:	b.ne	415084 <printf@plt+0x13614>  // b.any
  414f18:	cmp	x23, x21
  414f1c:	b.cs	414f9c <printf@plt+0x1352c>  // b.hs, b.nlast
  414f20:	mov	w20, #0xa                   	// #10
  414f24:	mov	x26, x21
  414f28:	b	414ebc <printf@plt+0x1344c>
  414f2c:	lsl	x26, x21, #1
  414f30:	lsl	x22, x21, #3
  414f34:	cmp	xzr, x26, lsr #62
  414f38:	csinv	x0, x22, xzr, eq  // eq = none
  414f3c:	bl	4016a0 <_Znam@plt>
  414f40:	mov	x21, x0
  414f44:	cbz	x26, 414f58 <printf@plt+0x134e8>
  414f48:	mov	x0, x21
  414f4c:	mov	w1, wzr
  414f50:	mov	x2, x22
  414f54:	bl	401790 <memset@plt>
  414f58:	cbz	x23, 414eac <printf@plt+0x1343c>
  414f5c:	cmp	x23, #0x7
  414f60:	b.ls	414f7c <printf@plt+0x1350c>  // b.plast
  414f64:	add	x8, x19, x23, lsl #2
  414f68:	cmp	x21, x8
  414f6c:	b.cs	415018 <printf@plt+0x135a8>  // b.hs, b.nlast
  414f70:	add	x8, x21, x28
  414f74:	cmp	x8, x19
  414f78:	b.ls	415018 <printf@plt+0x135a8>  // b.plast
  414f7c:	mov	x8, xzr
  414f80:	lsl	x9, x8, #2
  414f84:	ldr	w10, [x19, x9]
  414f88:	add	x8, x8, #0x1
  414f8c:	cmp	x23, x8
  414f90:	str	w10, [x21, x9]
  414f94:	b.ne	414f80 <printf@plt+0x13510>  // b.any
  414f98:	b	414eb0 <printf@plt+0x13440>
  414f9c:	lsl	x26, x21, #1
  414fa0:	lsl	x20, x21, #3
  414fa4:	cmp	xzr, x26, lsr #62
  414fa8:	csinv	x0, x20, xzr, eq  // eq = none
  414fac:	bl	4016a0 <_Znam@plt>
  414fb0:	mov	x21, x0
  414fb4:	cbz	x26, 414fc8 <printf@plt+0x13558>
  414fb8:	mov	x0, x21
  414fbc:	mov	w1, wzr
  414fc0:	mov	x2, x20
  414fc4:	bl	401790 <memset@plt>
  414fc8:	cbz	x23, 41500c <printf@plt+0x1359c>
  414fcc:	cmp	x23, #0x7
  414fd0:	b.ls	414fec <printf@plt+0x1357c>  // b.plast
  414fd4:	add	x8, x19, x23, lsl #2
  414fd8:	cmp	x21, x8
  414fdc:	b.cs	415048 <printf@plt+0x135d8>  // b.hs, b.nlast
  414fe0:	add	x8, x21, x28
  414fe4:	cmp	x8, x19
  414fe8:	b.ls	415048 <printf@plt+0x135d8>  // b.plast
  414fec:	mov	x8, xzr
  414ff0:	lsl	x9, x8, #2
  414ff4:	ldr	w10, [x19, x9]
  414ff8:	add	x8, x8, #0x1
  414ffc:	cmp	x23, x8
  415000:	str	w10, [x21, x9]
  415004:	b.ne	414ff0 <printf@plt+0x13580>  // b.any
  415008:	b	415074 <printf@plt+0x13604>
  41500c:	cbnz	x19, 415074 <printf@plt+0x13604>
  415010:	mov	w20, #0xa                   	// #10
  415014:	b	414eb8 <printf@plt+0x13448>
  415018:	and	x8, x23, #0xfffffffffffffff8
  41501c:	add	x9, x19, #0x10
  415020:	add	x10, x21, #0x10
  415024:	ldp	q0, q1, [x9, #-16]
  415028:	add	x9, x9, #0x20
  41502c:	subs	x27, x27, #0x8
  415030:	stp	q0, q1, [x10, #-16]
  415034:	add	x10, x10, #0x20
  415038:	b.ne	415024 <printf@plt+0x135b4>  // b.any
  41503c:	cmp	x23, x8
  415040:	b.ne	414f80 <printf@plt+0x13510>  // b.any
  415044:	b	414eb0 <printf@plt+0x13440>
  415048:	and	x8, x23, #0xfffffffffffffff8
  41504c:	add	x9, x19, #0x10
  415050:	add	x10, x21, #0x10
  415054:	ldp	q0, q1, [x9, #-16]
  415058:	add	x9, x9, #0x20
  41505c:	subs	x27, x27, #0x8
  415060:	stp	q0, q1, [x10, #-16]
  415064:	add	x10, x10, #0x20
  415068:	b.ne	415054 <printf@plt+0x135e4>  // b.any
  41506c:	cmp	x23, x8
  415070:	b.ne	414ff0 <printf@plt+0x13580>  // b.any
  415074:	mov	x0, x19
  415078:	bl	401900 <_ZdaPv@plt>
  41507c:	mov	w20, #0xa                   	// #10
  415080:	b	414eb8 <printf@plt+0x13448>
  415084:	cmn	w0, #0x1
  415088:	b.eq	4150b8 <printf@plt+0x13648>  // b.none
  41508c:	ldr	x1, [x24, #3832]
  415090:	bl	4016d0 <ungetc@plt>
  415094:	cmn	w0, #0x1
  415098:	b.ne	4150b8 <printf@plt+0x13648>  // b.any
  41509c:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4150a0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4150a4:	add	x1, x1, #0xa48
  4150a8:	add	x0, x0, #0xe7e
  4150ac:	mov	x2, x1
  4150b0:	mov	x3, x1
  4150b4:	bl	418ebc <printf@plt+0x1744c>
  4150b8:	add	x0, x23, #0x1
  4150bc:	bl	4016a0 <_Znam@plt>
  4150c0:	mov	x20, x0
  4150c4:	cbz	x23, 4150f0 <printf@plt+0x13680>
  4150c8:	cmp	x23, #0x8
  4150cc:	b.cc	4150e8 <printf@plt+0x13678>  // b.lo, b.ul, b.last
  4150d0:	add	x8, x19, x23, lsl #2
  4150d4:	cmp	x20, x8
  4150d8:	b.cs	4150fc <printf@plt+0x1368c>  // b.hs, b.nlast
  4150dc:	add	x8, x20, x23
  4150e0:	cmp	x8, x19
  4150e4:	b.ls	4150fc <printf@plt+0x1368c>  // b.plast
  4150e8:	mov	x8, xzr
  4150ec:	b	415158 <printf@plt+0x136e8>
  4150f0:	strb	wzr, [x20]
  4150f4:	cbnz	x19, 415170 <printf@plt+0x13700>
  4150f8:	b	415178 <printf@plt+0x13708>
  4150fc:	and	x8, x23, #0xfffffffffffffff8
  415100:	add	x9, x19, #0x10
  415104:	add	x10, x20, #0x4
  415108:	mov	x11, x8
  41510c:	ldp	q0, q1, [x9, #-16]
  415110:	add	x9, x9, #0x20
  415114:	subs	x11, x11, #0x8
  415118:	xtn	v0.4h, v0.4s
  41511c:	xtn	v1.4h, v1.4s
  415120:	xtn	v0.8b, v0.8h
  415124:	xtn	v1.8b, v1.8h
  415128:	mov	v0.s[1], v1.s[0]
  41512c:	stur	d0, [x10, #-4]
  415130:	add	x10, x10, #0x8
  415134:	b.ne	41510c <printf@plt+0x1369c>  // b.any
  415138:	b	415164 <printf@plt+0x136f4>
  41513c:	b	415140 <printf@plt+0x136d0>
  415140:	mov	x20, x0
  415144:	cbz	x19, 415150 <printf@plt+0x136e0>
  415148:	mov	x0, x19
  41514c:	bl	401900 <_ZdaPv@plt>
  415150:	mov	x0, x20
  415154:	bl	4019e0 <_Unwind_Resume@plt>
  415158:	ldr	w9, [x19, x8, lsl #2]
  41515c:	strb	w9, [x20, x8]
  415160:	add	x8, x8, #0x1
  415164:	cmp	x23, x8
  415168:	b.ne	415158 <printf@plt+0x136e8>  // b.any
  41516c:	strb	wzr, [x20, x23]
  415170:	mov	x0, x19
  415174:	bl	401900 <_ZdaPv@plt>
  415178:	mov	x0, x20
  41517c:	ldp	x20, x19, [sp, #80]
  415180:	ldp	x22, x21, [sp, #64]
  415184:	ldp	x24, x23, [sp, #48]
  415188:	ldp	x26, x25, [sp, #32]
  41518c:	ldp	x28, x27, [sp, #16]
  415190:	ldp	x29, x30, [sp], #96
  415194:	ret
  415198:	stp	x29, x30, [sp, #-48]!
  41519c:	str	x21, [sp, #16]
  4151a0:	stp	x20, x19, [sp, #32]
  4151a4:	mov	x29, sp
  4151a8:	adrp	x21, 423000 <_ZdlPvm@@Base+0x42c0>
  4151ac:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4151b0:	add	x21, x21, #0x85a
  4151b4:	ldr	x0, [x20, #3832]
  4151b8:	bl	401850 <getc@plt>
  4151bc:	add	w8, w0, #0x1
  4151c0:	mov	w19, w0
  4151c4:	cmp	w8, #0x21
  4151c8:	b.hi	4151f8 <printf@plt+0x13788>  // b.pmore
  4151cc:	adr	x9, 4151b4 <printf@plt+0x13744>
  4151d0:	ldrb	w10, [x21, x8]
  4151d4:	add	x9, x9, x10, lsl #2
  4151d8:	br	x9
  4151dc:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4151e0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4151e4:	add	x1, x1, #0xa48
  4151e8:	add	x0, x0, #0xba1
  4151ec:	mov	x2, x1
  4151f0:	mov	x3, x1
  4151f4:	bl	418e54 <printf@plt+0x173e4>
  4151f8:	mov	w0, w19
  4151fc:	ldp	x20, x19, [sp, #32]
  415200:	ldr	x21, [sp, #16]
  415204:	ldp	x29, x30, [sp], #48
  415208:	ret
  41520c:	stp	x29, x30, [sp, #-32]!
  415210:	str	x19, [sp, #16]
  415214:	mov	x29, sp
  415218:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  41521c:	ldr	x0, [x19, #3832]
  415220:	bl	401850 <getc@plt>
  415224:	cmn	w0, #0x1
  415228:	b.eq	415244 <printf@plt+0x137d4>  // b.none
  41522c:	cmp	w0, #0xa
  415230:	b.ne	41521c <printf@plt+0x137ac>  // b.any
  415234:	ldr	x1, [x19, #3832]
  415238:	bl	4016d0 <ungetc@plt>
  41523c:	cmn	w0, #0x1
  415240:	b.eq	415250 <printf@plt+0x137e0>  // b.none
  415244:	ldr	x19, [sp, #16]
  415248:	ldp	x29, x30, [sp], #32
  41524c:	ret
  415250:	ldr	x19, [sp, #16]
  415254:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415258:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  41525c:	add	x1, x1, #0xa48
  415260:	add	x0, x0, #0xe7e
  415264:	mov	x2, x1
  415268:	mov	x3, x1
  41526c:	ldp	x29, x30, [sp], #32
  415270:	b	418ebc <printf@plt+0x1744c>
  415274:	stp	x29, x30, [sp, #-80]!
  415278:	str	x25, [sp, #16]
  41527c:	stp	x24, x23, [sp, #32]
  415280:	stp	x22, x21, [sp, #48]
  415284:	stp	x20, x19, [sp, #64]
  415288:	mov	x29, sp
  41528c:	mov	w0, #0x200                 	// #512
  415290:	bl	4016a0 <_Znam@plt>
  415294:	mov	x19, x0
  415298:	movi	v0.2d, #0x0
  41529c:	stp	q0, q0, [x0]
  4152a0:	stp	q0, q0, [x0, #32]
  4152a4:	stp	q0, q0, [x0, #64]
  4152a8:	stp	q0, q0, [x0, #96]
  4152ac:	stp	q0, q0, [x0, #128]
  4152b0:	stp	q0, q0, [x0, #160]
  4152b4:	stp	q0, q0, [x0, #192]
  4152b8:	stp	q0, q0, [x0, #224]
  4152bc:	stp	q0, q0, [x0, #256]
  4152c0:	stp	q0, q0, [x0, #288]
  4152c4:	stp	q0, q0, [x0, #320]
  4152c8:	stp	q0, q0, [x0, #352]
  4152cc:	stp	q0, q0, [x0, #384]
  4152d0:	stp	q0, q0, [x0, #416]
  4152d4:	stp	q0, q0, [x0, #448]
  4152d8:	stp	q0, q0, [x0, #480]
  4152dc:	bl	415198 <printf@plt+0x13728>
  4152e0:	mov	x20, x0
  4152e4:	mov	x23, xzr
  4152e8:	mov	w8, #0x80                  	// #128
  4152ec:	adrp	x24, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4152f0:	b	415310 <printf@plt+0x138a0>
  4152f4:	mov	x25, x8
  4152f8:	ldr	x0, [x24, #3832]
  4152fc:	str	w20, [x19, x23, lsl #2]
  415300:	add	x23, x23, #0x1
  415304:	bl	401850 <getc@plt>
  415308:	mov	w20, w0
  41530c:	mov	x8, x25
  415310:	sub	w9, w20, #0x9
  415314:	cmp	w9, #0x2
  415318:	b.cc	4153f0 <printf@plt+0x13980>  // b.lo, b.ul, b.last
  41531c:	cmn	w20, #0x1
  415320:	b.eq	415420 <printf@plt+0x139b0>  // b.none
  415324:	cmp	w20, #0x20
  415328:	b.eq	4153f0 <printf@plt+0x13980>  // b.none
  41532c:	cmp	x23, x8
  415330:	b.cc	4152f4 <printf@plt+0x13884>  // b.lo, b.ul, b.last
  415334:	lsl	x25, x8, #1
  415338:	lsl	x22, x8, #3
  41533c:	cmp	xzr, x25, lsr #62
  415340:	csinv	x0, x22, xzr, eq  // eq = none
  415344:	bl	4016a0 <_Znam@plt>
  415348:	mov	x21, x0
  41534c:	cbz	x25, 415360 <printf@plt+0x138f0>
  415350:	mov	x0, x21
  415354:	mov	w1, wzr
  415358:	mov	x2, x22
  41535c:	bl	401790 <memset@plt>
  415360:	cbz	x23, 4153a8 <printf@plt+0x13938>
  415364:	cmp	x23, #0x7
  415368:	b.ls	415388 <printf@plt+0x13918>  // b.plast
  41536c:	add	x8, x19, x23, lsl #2
  415370:	cmp	x21, x8
  415374:	b.cs	4153b0 <printf@plt+0x13940>  // b.hs, b.nlast
  415378:	lsl	x8, x23, #2
  41537c:	add	x8, x21, x8
  415380:	cmp	x8, x19
  415384:	b.ls	4153b0 <printf@plt+0x13940>  // b.plast
  415388:	mov	x8, xzr
  41538c:	lsl	x9, x8, #2
  415390:	ldr	w10, [x19, x9]
  415394:	add	x8, x8, #0x1
  415398:	cmp	x23, x8
  41539c:	str	w10, [x21, x9]
  4153a0:	b.ne	41538c <printf@plt+0x1391c>  // b.any
  4153a4:	b	4153e0 <printf@plt+0x13970>
  4153a8:	cbnz	x19, 4153e0 <printf@plt+0x13970>
  4153ac:	b	4153e8 <printf@plt+0x13978>
  4153b0:	and	x9, x23, #0xfffffffffffffff8
  4153b4:	and	x8, x23, #0xfffffffffffffff8
  4153b8:	add	x10, x19, #0x10
  4153bc:	add	x11, x21, #0x10
  4153c0:	ldp	q0, q1, [x10, #-16]
  4153c4:	add	x10, x10, #0x20
  4153c8:	subs	x9, x9, #0x8
  4153cc:	stp	q0, q1, [x11, #-16]
  4153d0:	add	x11, x11, #0x20
  4153d4:	b.ne	4153c0 <printf@plt+0x13950>  // b.any
  4153d8:	cmp	x23, x8
  4153dc:	b.ne	41538c <printf@plt+0x1391c>  // b.any
  4153e0:	mov	x0, x19
  4153e4:	bl	401900 <_ZdaPv@plt>
  4153e8:	mov	x19, x21
  4153ec:	b	4152f8 <printf@plt+0x13888>
  4153f0:	ldr	x1, [x24, #3832]
  4153f4:	mov	w0, w20
  4153f8:	bl	4016d0 <ungetc@plt>
  4153fc:	cmn	w0, #0x1
  415400:	b.ne	415420 <printf@plt+0x139b0>  // b.any
  415404:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415408:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  41540c:	add	x1, x1, #0xa48
  415410:	add	x0, x0, #0xe7e
  415414:	mov	x2, x1
  415418:	mov	x3, x1
  41541c:	bl	418ebc <printf@plt+0x1744c>
  415420:	add	x0, x23, #0x1
  415424:	bl	4016a0 <_Znam@plt>
  415428:	mov	x20, x0
  41542c:	cbz	x23, 415458 <printf@plt+0x139e8>
  415430:	cmp	x23, #0x8
  415434:	b.cc	415450 <printf@plt+0x139e0>  // b.lo, b.ul, b.last
  415438:	add	x8, x19, x23, lsl #2
  41543c:	cmp	x20, x8
  415440:	b.cs	415464 <printf@plt+0x139f4>  // b.hs, b.nlast
  415444:	add	x8, x20, x23
  415448:	cmp	x8, x19
  41544c:	b.ls	415464 <printf@plt+0x139f4>  // b.plast
  415450:	mov	x8, xzr
  415454:	b	4154c0 <printf@plt+0x13a50>
  415458:	strb	wzr, [x20]
  41545c:	cbnz	x19, 4154d8 <printf@plt+0x13a68>
  415460:	b	4154e0 <printf@plt+0x13a70>
  415464:	and	x8, x23, #0xfffffffffffffff8
  415468:	add	x9, x19, #0x10
  41546c:	add	x10, x20, #0x4
  415470:	mov	x11, x8
  415474:	ldp	q0, q1, [x9, #-16]
  415478:	add	x9, x9, #0x20
  41547c:	subs	x11, x11, #0x8
  415480:	xtn	v0.4h, v0.4s
  415484:	xtn	v1.4h, v1.4s
  415488:	xtn	v0.8b, v0.8h
  41548c:	xtn	v1.8b, v1.8h
  415490:	mov	v0.s[1], v1.s[0]
  415494:	stur	d0, [x10, #-4]
  415498:	add	x10, x10, #0x8
  41549c:	b.ne	415474 <printf@plt+0x13a04>  // b.any
  4154a0:	b	4154cc <printf@plt+0x13a5c>
  4154a4:	b	4154a8 <printf@plt+0x13a38>
  4154a8:	mov	x20, x0
  4154ac:	cbz	x19, 4154b8 <printf@plt+0x13a48>
  4154b0:	mov	x0, x19
  4154b4:	bl	401900 <_ZdaPv@plt>
  4154b8:	mov	x0, x20
  4154bc:	bl	4019e0 <_Unwind_Resume@plt>
  4154c0:	ldr	w9, [x19, x8, lsl #2]
  4154c4:	strb	w9, [x20, x8]
  4154c8:	add	x8, x8, #0x1
  4154cc:	cmp	x23, x8
  4154d0:	b.ne	4154c0 <printf@plt+0x13a50>  // b.any
  4154d4:	strb	wzr, [x20, x23]
  4154d8:	mov	x0, x19
  4154dc:	bl	401900 <_ZdaPv@plt>
  4154e0:	mov	x0, x20
  4154e4:	ldp	x20, x19, [sp, #64]
  4154e8:	ldp	x22, x21, [sp, #48]
  4154ec:	ldp	x24, x23, [sp, #32]
  4154f0:	ldr	x25, [sp, #16]
  4154f4:	ldp	x29, x30, [sp], #80
  4154f8:	ret
  4154fc:	stp	x29, x30, [sp, #-48]!
  415500:	stp	x20, x19, [sp, #32]
  415504:	adrp	x20, 423000 <_ZdlPvm@@Base+0x42c0>
  415508:	str	x21, [sp, #16]
  41550c:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  415510:	add	x20, x20, #0x87c
  415514:	adrp	x21, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  415518:	mov	x29, sp
  41551c:	b	41552c <printf@plt+0x13abc>
  415520:	ldr	w8, [x21, #3808]
  415524:	add	w8, w8, #0x1
  415528:	str	w8, [x21, #3808]
  41552c:	ldr	x0, [x19, #3832]
  415530:	bl	401850 <getc@plt>
  415534:	sub	w8, w0, #0x9
  415538:	cmp	w8, #0x1a
  41553c:	b.hi	41556c <printf@plt+0x13afc>  // b.pmore
  415540:	adr	x9, 415520 <printf@plt+0x13ab0>
  415544:	ldrb	w10, [x20, x8]
  415548:	add	x9, x9, x10, lsl #2
  41554c:	br	x9
  415550:	ldr	x0, [x19, #3832]
  415554:	bl	401850 <getc@plt>
  415558:	cmn	w0, #0x1
  41555c:	b.eq	41552c <printf@plt+0x13abc>  // b.none
  415560:	cmp	w0, #0xa
  415564:	b.ne	415550 <printf@plt+0x13ae0>  // b.any
  415568:	b	415520 <printf@plt+0x13ab0>
  41556c:	ldp	x20, x19, [sp, #32]
  415570:	ldr	x21, [sp, #16]
  415574:	mov	w0, w0
  415578:	ldp	x29, x30, [sp], #48
  41557c:	ret
  415580:	stp	x29, x30, [sp, #-32]!
  415584:	str	x19, [sp, #16]
  415588:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  41558c:	mov	x29, sp
  415590:	ldr	x0, [x19, #3832]
  415594:	bl	401850 <getc@plt>
  415598:	cmn	w0, #0x1
  41559c:	b.eq	4155b8 <printf@plt+0x13b48>  // b.none
  4155a0:	cmp	w0, #0xa
  4155a4:	b.ne	415590 <printf@plt+0x13b20>  // b.any
  4155a8:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4155ac:	ldr	w9, [x8, #3808]
  4155b0:	add	w9, w9, #0x1
  4155b4:	str	w9, [x8, #3808]
  4155b8:	ldr	x19, [sp, #16]
  4155bc:	ldp	x29, x30, [sp], #32
  4155c0:	ret
  4155c4:	stp	x29, x30, [sp, #-64]!
  4155c8:	stp	x24, x23, [sp, #16]
  4155cc:	stp	x22, x21, [sp, #32]
  4155d0:	stp	x20, x19, [sp, #48]
  4155d4:	mov	x29, sp
  4155d8:	ldr	x22, [x0, #8]
  4155dc:	cbz	x22, 4156b8 <printf@plt+0x13c48>
  4155e0:	adrp	x20, 423000 <_ZdlPvm@@Base+0x42c0>
  4155e4:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4155e8:	mov	x19, x0
  4155ec:	mov	x24, xzr
  4155f0:	adrp	x23, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4155f4:	add	x20, x20, #0xe6b
  4155f8:	add	x21, x21, #0xa48
  4155fc:	mov	x8, x22
  415600:	cmp	x8, x24
  415604:	b.hi	41561c <printf@plt+0x13bac>  // b.pmore
  415608:	mov	x0, x20
  41560c:	mov	x1, x21
  415610:	mov	x2, x21
  415614:	mov	x3, x21
  415618:	bl	418ebc <printf@plt+0x1744c>
  41561c:	ldr	x8, [x19, #16]
  415620:	ldr	x9, [x23, #3848]
  415624:	ldr	w8, [x8, x24, lsl #2]
  415628:	ldr	w10, [x9, #8]
  41562c:	add	x24, x24, #0x2
  415630:	cmp	x24, x22
  415634:	add	w8, w10, w8
  415638:	str	w8, [x9, #8]
  41563c:	b.cs	415650 <printf@plt+0x13be0>  // b.hs, b.nlast
  415640:	ldr	x8, [x19, #8]
  415644:	cmp	x8, x24
  415648:	b.ls	415608 <printf@plt+0x13b98>  // b.plast
  41564c:	b	41561c <printf@plt+0x13bac>
  415650:	cmp	x22, #0x2
  415654:	b.cc	4156b8 <printf@plt+0x13c48>  // b.lo, b.ul, b.last
  415658:	adrp	x20, 423000 <_ZdlPvm@@Base+0x42c0>
  41565c:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415660:	mov	w24, #0x1                   	// #1
  415664:	add	x20, x20, #0xe6b
  415668:	add	x21, x21, #0xa48
  41566c:	b	415694 <printf@plt+0x13c24>
  415670:	ldr	x8, [x19, #16]
  415674:	ldr	x9, [x23, #3848]
  415678:	ldr	w8, [x8, x24, lsl #2]
  41567c:	ldr	w10, [x9, #12]
  415680:	add	x24, x24, #0x2
  415684:	cmp	x24, x22
  415688:	add	w8, w10, w8
  41568c:	str	w8, [x9, #12]
  415690:	b.cs	4156b8 <printf@plt+0x13c48>  // b.hs, b.nlast
  415694:	ldr	x8, [x19, #8]
  415698:	cmp	x8, x24
  41569c:	b.hi	415670 <printf@plt+0x13c00>  // b.pmore
  4156a0:	mov	x0, x20
  4156a4:	mov	x1, x21
  4156a8:	mov	x2, x21
  4156ac:	mov	x3, x21
  4156b0:	bl	418ebc <printf@plt+0x1744c>
  4156b4:	b	415670 <printf@plt+0x13c00>
  4156b8:	ldp	x20, x19, [sp, #48]
  4156bc:	ldp	x22, x21, [sp, #32]
  4156c0:	ldp	x24, x23, [sp, #16]
  4156c4:	ldp	x29, x30, [sp], #64
  4156c8:	ret
  4156cc:	stp	x29, x30, [sp, #-48]!
  4156d0:	str	x21, [sp, #16]
  4156d4:	stp	x20, x19, [sp, #32]
  4156d8:	mov	x29, sp
  4156dc:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  4156e0:	add	x1, x1, #0xd68
  4156e4:	mov	x19, x0
  4156e8:	bl	401940 <strcmp@plt>
  4156ec:	adrp	x8, 422000 <_ZdlPvm@@Base+0x32c0>
  4156f0:	add	x8, x8, #0x541
  4156f4:	cmp	w0, #0x0
  4156f8:	csel	x19, x8, x19, eq  // eq = none
  4156fc:	mov	x0, x19
  415700:	bl	4016f0 <strlen@plt>
  415704:	adrp	x21, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  415708:	ldr	x8, [x21, #3792]
  41570c:	add	x20, x0, #0x1
  415710:	cbz	x8, 41571c <printf@plt+0x13cac>
  415714:	mov	x0, x8
  415718:	bl	401780 <free@plt>
  41571c:	mov	x0, x20
  415720:	bl	401960 <malloc@plt>
  415724:	str	x0, [x21, #3792]
  415728:	cbnz	x0, 41574c <printf@plt+0x13cdc>
  41572c:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415730:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  415734:	add	x1, x1, #0xa48
  415738:	add	x0, x0, #0xbb2
  41573c:	mov	x2, x1
  415740:	mov	x3, x1
  415744:	bl	418ebc <printf@plt+0x1744c>
  415748:	ldr	x0, [x21, #3792]
  41574c:	mov	x1, x19
  415750:	mov	x2, x20
  415754:	ldp	x20, x19, [sp, #32]
  415758:	ldr	x21, [sp, #16]
  41575c:	ldp	x29, x30, [sp], #48
  415760:	b	401870 <strncpy@plt>
  415764:	stp	x29, x30, [sp, #-48]!
  415768:	str	x21, [sp, #16]
  41576c:	stp	x20, x19, [sp, #32]
  415770:	mov	x29, sp
  415774:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  415778:	add	x1, x1, #0xd68
  41577c:	mov	x19, x0
  415780:	bl	401940 <strcmp@plt>
  415784:	adrp	x8, 422000 <_ZdlPvm@@Base+0x32c0>
  415788:	add	x8, x8, #0x541
  41578c:	cmp	w0, #0x0
  415790:	csel	x19, x8, x19, eq  // eq = none
  415794:	mov	x0, x19
  415798:	bl	4016f0 <strlen@plt>
  41579c:	adrp	x21, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4157a0:	ldr	x8, [x21, #3800]
  4157a4:	add	x20, x0, #0x1
  4157a8:	cbz	x8, 4157b4 <printf@plt+0x13d44>
  4157ac:	mov	x0, x8
  4157b0:	bl	401780 <free@plt>
  4157b4:	mov	x0, x20
  4157b8:	bl	401960 <malloc@plt>
  4157bc:	str	x0, [x21, #3800]
  4157c0:	cbnz	x0, 4157e4 <printf@plt+0x13d74>
  4157c4:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4157c8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4157cc:	add	x1, x1, #0xa48
  4157d0:	add	x0, x0, #0xbb2
  4157d4:	mov	x2, x1
  4157d8:	mov	x3, x1
  4157dc:	bl	418ebc <printf@plt+0x1744c>
  4157e0:	ldr	x0, [x21, #3800]
  4157e4:	mov	x1, x19
  4157e8:	mov	x2, x20
  4157ec:	ldp	x20, x19, [sp, #32]
  4157f0:	ldr	x21, [sp, #16]
  4157f4:	ldp	x29, x30, [sp], #48
  4157f8:	b	401870 <strncpy@plt>
  4157fc:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  415800:	ldr	x8, [x8, #3824]
  415804:	adrp	x10, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  415808:	ldr	w3, [x1, #8]
  41580c:	ldr	x2, [x1, #16]
  415810:	ldr	x9, [x8]
  415814:	ldr	x4, [x10, #3848]
  415818:	mov	x1, x0
  41581c:	mov	x0, x8
  415820:	ldr	x5, [x9, #24]
  415824:	br	x5
  415828:	stp	x29, x30, [sp, #-32]!
  41582c:	stp	x20, x19, [sp, #16]
  415830:	adrp	x20, 423000 <_ZdlPvm@@Base+0x42c0>
  415834:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  415838:	add	x20, x20, #0x897
  41583c:	mov	x29, sp
  415840:	ldr	x0, [x19, #3832]
  415844:	bl	401850 <getc@plt>
  415848:	add	w8, w0, #0x1
  41584c:	cmp	w8, #0x24
  415850:	b.hi	4158a4 <printf@plt+0x13e34>  // b.pmore
  415854:	adr	x9, 415840 <printf@plt+0x13dd0>
  415858:	ldrb	w10, [x20, x8]
  41585c:	add	x9, x9, x10, lsl #2
  415860:	br	x9
  415864:	ldr	x0, [x19, #3832]
  415868:	bl	401850 <getc@plt>
  41586c:	cmn	w0, #0x1
  415870:	b.eq	41588c <printf@plt+0x13e1c>  // b.none
  415874:	cmp	w0, #0xa
  415878:	b.ne	415864 <printf@plt+0x13df4>  // b.any
  41587c:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  415880:	ldr	w9, [x8, #3808]
  415884:	add	w9, w9, #0x1
  415888:	str	w9, [x8, #3808]
  41588c:	mov	w0, #0x1                   	// #1
  415890:	ldp	x20, x19, [sp, #16]
  415894:	ldp	x29, x30, [sp], #32
  415898:	ret
  41589c:	cmp	w0, #0xa
  4158a0:	b.eq	4158c4 <printf@plt+0x13e54>  // b.none
  4158a4:	ldr	x0, [x19, #3832]
  4158a8:	bl	401850 <getc@plt>
  4158ac:	cmn	w0, #0x1
  4158b0:	b.ne	41589c <printf@plt+0x13e2c>  // b.any
  4158b4:	mov	w0, wzr
  4158b8:	ldp	x20, x19, [sp, #16]
  4158bc:	ldp	x29, x30, [sp], #32
  4158c0:	ret
  4158c4:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4158c8:	ldr	w9, [x8, #3808]
  4158cc:	mov	w0, wzr
  4158d0:	add	w9, w9, #0x1
  4158d4:	str	w9, [x8, #3808]
  4158d8:	ldp	x20, x19, [sp, #16]
  4158dc:	ldp	x29, x30, [sp], #32
  4158e0:	ret
  4158e4:	stp	x29, x30, [sp, #-32]!
  4158e8:	str	x19, [sp, #16]
  4158ec:	mov	x29, sp
  4158f0:	bl	415828 <printf@plt+0x13db8>
  4158f4:	tbnz	w0, #0, 415930 <printf@plt+0x13ec0>
  4158f8:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4158fc:	ldr	w8, [x19, #3808]
  415900:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415904:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  415908:	add	x1, x1, #0xa48
  41590c:	sub	w8, w8, #0x1
  415910:	add	x0, x0, #0xb01
  415914:	mov	x2, x1
  415918:	mov	x3, x1
  41591c:	str	w8, [x19, #3808]
  415920:	bl	418e54 <printf@plt+0x173e4>
  415924:	ldr	w8, [x19, #3808]
  415928:	add	w8, w8, #0x1
  41592c:	str	w8, [x19, #3808]
  415930:	ldr	x19, [sp, #16]
  415934:	ldp	x29, x30, [sp], #32
  415938:	ret
  41593c:	stp	x29, x30, [sp, #-32]!
  415940:	str	x19, [sp, #16]
  415944:	mov	x29, sp
  415948:	bl	415828 <printf@plt+0x13db8>
  41594c:	tbnz	w0, #0, 415988 <printf@plt+0x13f18>
  415950:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  415954:	ldr	w8, [x19, #3808]
  415958:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41595c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  415960:	add	x1, x1, #0xa48
  415964:	sub	w8, w8, #0x1
  415968:	add	x0, x0, #0xbd2
  41596c:	mov	x2, x1
  415970:	mov	x3, x1
  415974:	str	w8, [x19, #3808]
  415978:	bl	418e88 <printf@plt+0x17418>
  41597c:	ldr	w8, [x19, #3808]
  415980:	add	w8, w8, #0x1
  415984:	str	w8, [x19, #3808]
  415988:	ldr	x19, [sp, #16]
  41598c:	ldp	x29, x30, [sp], #32
  415990:	ret
  415994:	stp	x29, x30, [sp, #-32]!
  415998:	str	x19, [sp, #16]
  41599c:	mov	x29, sp
  4159a0:	bl	415828 <printf@plt+0x13db8>
  4159a4:	tbnz	w0, #0, 4159e0 <printf@plt+0x13f70>
  4159a8:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4159ac:	ldr	w8, [x19, #3808]
  4159b0:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4159b4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4159b8:	add	x1, x1, #0xa48
  4159bc:	sub	w8, w8, #0x1
  4159c0:	add	x0, x0, #0xbd2
  4159c4:	mov	x2, x1
  4159c8:	mov	x3, x1
  4159cc:	str	w8, [x19, #3808]
  4159d0:	bl	418e88 <printf@plt+0x17418>
  4159d4:	ldr	w8, [x19, #3808]
  4159d8:	add	w8, w8, #0x1
  4159dc:	str	w8, [x19, #3808]
  4159e0:	ldr	x19, [sp, #16]
  4159e4:	ldp	x29, x30, [sp], #32
  4159e8:	ret
  4159ec:	sub	sp, sp, #0x40
  4159f0:	stp	x29, x30, [sp, #16]
  4159f4:	stp	x22, x21, [sp, #32]
  4159f8:	stp	x20, x19, [sp, #48]
  4159fc:	add	x29, sp, #0x10
  415a00:	mov	x19, x0
  415a04:	bl	415198 <printf@plt+0x13728>
  415a08:	mov	x1, x0
  415a0c:	sub	w8, w1, #0x63
  415a10:	cmp	w8, #0xf
  415a14:	b.hi	415ab8 <printf@plt+0x14048>  // b.pmore
  415a18:	adrp	x9, 423000 <_ZdlPvm@@Base+0x42c0>
  415a1c:	add	x9, x9, #0x8bc
  415a20:	adr	x10, 415a30 <printf@plt+0x13fc0>
  415a24:	ldrb	w11, [x9, x8]
  415a28:	add	x10, x10, x11, lsl #2
  415a2c:	br	x10
  415a30:	bl	414024 <printf@plt+0x125b4>
  415a34:	mov	w20, w0
  415a38:	cmp	w0, #0x10, lsl #12
  415a3c:	b.hi	415c2c <printf@plt+0x141bc>  // b.pmore
  415a40:	bl	414024 <printf@plt+0x125b4>
  415a44:	mov	w21, w0
  415a48:	cmp	w0, #0x10, lsl #12
  415a4c:	b.hi	415c5c <printf@plt+0x141ec>  // b.pmore
  415a50:	bl	414024 <printf@plt+0x125b4>
  415a54:	mov	w3, w0
  415a58:	cmp	w0, #0x10, lsl #12
  415a5c:	b.ls	415a80 <printf@plt+0x14010>  // b.plast
  415a60:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415a64:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  415a68:	add	x1, x1, #0xa48
  415a6c:	add	x0, x0, #0xab1
  415a70:	mov	x2, x1
  415a74:	mov	x3, x1
  415a78:	bl	418e54 <printf@plt+0x173e4>
  415a7c:	mov	w3, wzr
  415a80:	mov	x0, x19
  415a84:	mov	w1, w20
  415a88:	mov	w2, w21
  415a8c:	ldp	x20, x19, [sp, #48]
  415a90:	ldp	x22, x21, [sp, #32]
  415a94:	ldp	x29, x30, [sp, #16]
  415a98:	add	sp, sp, #0x40
  415a9c:	b	417e78 <printf@plt+0x16408>
  415aa0:	mov	x0, x19
  415aa4:	ldp	x20, x19, [sp, #48]
  415aa8:	ldp	x22, x21, [sp, #32]
  415aac:	ldp	x29, x30, [sp, #16]
  415ab0:	add	sp, sp, #0x40
  415ab4:	b	417e44 <printf@plt+0x163d4>
  415ab8:	mov	x0, sp
  415abc:	bl	418c2c <printf@plt+0x171bc>
  415ac0:	adrp	x2, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415ac4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  415ac8:	add	x2, x2, #0xa48
  415acc:	add	x0, x0, #0xbf5
  415ad0:	mov	x1, sp
  415ad4:	mov	x3, x2
  415ad8:	bl	418e54 <printf@plt+0x173e4>
  415adc:	ldp	x20, x19, [sp, #48]
  415ae0:	ldp	x22, x21, [sp, #32]
  415ae4:	ldp	x29, x30, [sp, #16]
  415ae8:	add	sp, sp, #0x40
  415aec:	ret
  415af0:	bl	414024 <printf@plt+0x125b4>
  415af4:	mov	w1, w0
  415af8:	cmp	w0, #0x10, lsl #12
  415afc:	b.ls	415b20 <printf@plt+0x140b0>  // b.plast
  415b00:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415b04:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  415b08:	add	x1, x1, #0xa48
  415b0c:	add	x0, x0, #0xab1
  415b10:	mov	x2, x1
  415b14:	mov	x3, x1
  415b18:	bl	418e54 <printf@plt+0x173e4>
  415b1c:	mov	w1, wzr
  415b20:	mov	x0, x19
  415b24:	ldp	x20, x19, [sp, #48]
  415b28:	ldp	x22, x21, [sp, #32]
  415b2c:	ldp	x29, x30, [sp, #16]
  415b30:	add	sp, sp, #0x40
  415b34:	b	417edc <printf@plt+0x1646c>
  415b38:	bl	414024 <printf@plt+0x125b4>
  415b3c:	mov	w20, w0
  415b40:	cmp	w0, #0x10, lsl #12
  415b44:	b.hi	415c90 <printf@plt+0x14220>  // b.pmore
  415b48:	bl	414024 <printf@plt+0x125b4>
  415b4c:	mov	w21, w0
  415b50:	cmp	w0, #0x10, lsl #12
  415b54:	b.hi	415cc0 <printf@plt+0x14250>  // b.pmore
  415b58:	bl	414024 <printf@plt+0x125b4>
  415b5c:	mov	w22, w0
  415b60:	cmp	w0, #0x10, lsl #12
  415b64:	b.hi	415cf0 <printf@plt+0x14280>  // b.pmore
  415b68:	bl	414024 <printf@plt+0x125b4>
  415b6c:	mov	w4, w0
  415b70:	cmp	w0, #0x10, lsl #12
  415b74:	b.ls	415b98 <printf@plt+0x14128>  // b.plast
  415b78:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415b7c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  415b80:	add	x1, x1, #0xa48
  415b84:	add	x0, x0, #0xab1
  415b88:	mov	x2, x1
  415b8c:	mov	x3, x1
  415b90:	bl	418e54 <printf@plt+0x173e4>
  415b94:	mov	w4, wzr
  415b98:	mov	x0, x19
  415b9c:	mov	w1, w20
  415ba0:	mov	w2, w21
  415ba4:	mov	w3, w22
  415ba8:	ldp	x20, x19, [sp, #48]
  415bac:	ldp	x22, x21, [sp, #32]
  415bb0:	ldp	x29, x30, [sp, #16]
  415bb4:	add	sp, sp, #0x40
  415bb8:	b	417ea4 <printf@plt+0x16434>
  415bbc:	bl	414024 <printf@plt+0x125b4>
  415bc0:	mov	w20, w0
  415bc4:	cmp	w0, #0x10, lsl #12
  415bc8:	b.hi	415d24 <printf@plt+0x142b4>  // b.pmore
  415bcc:	bl	414024 <printf@plt+0x125b4>
  415bd0:	mov	w21, w0
  415bd4:	cmp	w0, #0x10, lsl #12
  415bd8:	b.hi	415d54 <printf@plt+0x142e4>  // b.pmore
  415bdc:	bl	414024 <printf@plt+0x125b4>
  415be0:	mov	w3, w0
  415be4:	cmp	w0, #0x10, lsl #12
  415be8:	b.ls	415c0c <printf@plt+0x1419c>  // b.plast
  415bec:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415bf0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  415bf4:	add	x1, x1, #0xa48
  415bf8:	add	x0, x0, #0xab1
  415bfc:	mov	x2, x1
  415c00:	mov	x3, x1
  415c04:	bl	418e54 <printf@plt+0x173e4>
  415c08:	mov	w3, wzr
  415c0c:	mov	x0, x19
  415c10:	mov	w1, w20
  415c14:	mov	w2, w21
  415c18:	ldp	x20, x19, [sp, #48]
  415c1c:	ldp	x22, x21, [sp, #32]
  415c20:	ldp	x29, x30, [sp, #16]
  415c24:	add	sp, sp, #0x40
  415c28:	b	417e4c <printf@plt+0x163dc>
  415c2c:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415c30:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  415c34:	add	x1, x1, #0xa48
  415c38:	add	x0, x0, #0xab1
  415c3c:	mov	x2, x1
  415c40:	mov	x3, x1
  415c44:	bl	418e54 <printf@plt+0x173e4>
  415c48:	mov	w20, wzr
  415c4c:	bl	414024 <printf@plt+0x125b4>
  415c50:	mov	w21, w0
  415c54:	cmp	w0, #0x10, lsl #12
  415c58:	b.ls	415a50 <printf@plt+0x13fe0>  // b.plast
  415c5c:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415c60:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  415c64:	add	x1, x1, #0xa48
  415c68:	add	x0, x0, #0xab1
  415c6c:	mov	x2, x1
  415c70:	mov	x3, x1
  415c74:	bl	418e54 <printf@plt+0x173e4>
  415c78:	mov	w21, wzr
  415c7c:	bl	414024 <printf@plt+0x125b4>
  415c80:	mov	w3, w0
  415c84:	cmp	w0, #0x10, lsl #12
  415c88:	b.hi	415a60 <printf@plt+0x13ff0>  // b.pmore
  415c8c:	b	415a80 <printf@plt+0x14010>
  415c90:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415c94:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  415c98:	add	x1, x1, #0xa48
  415c9c:	add	x0, x0, #0xab1
  415ca0:	mov	x2, x1
  415ca4:	mov	x3, x1
  415ca8:	bl	418e54 <printf@plt+0x173e4>
  415cac:	mov	w20, wzr
  415cb0:	bl	414024 <printf@plt+0x125b4>
  415cb4:	mov	w21, w0
  415cb8:	cmp	w0, #0x10, lsl #12
  415cbc:	b.ls	415b58 <printf@plt+0x140e8>  // b.plast
  415cc0:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415cc4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  415cc8:	add	x1, x1, #0xa48
  415ccc:	add	x0, x0, #0xab1
  415cd0:	mov	x2, x1
  415cd4:	mov	x3, x1
  415cd8:	bl	418e54 <printf@plt+0x173e4>
  415cdc:	mov	w21, wzr
  415ce0:	bl	414024 <printf@plt+0x125b4>
  415ce4:	mov	w22, w0
  415ce8:	cmp	w0, #0x10, lsl #12
  415cec:	b.ls	415b68 <printf@plt+0x140f8>  // b.plast
  415cf0:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415cf4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  415cf8:	add	x1, x1, #0xa48
  415cfc:	add	x0, x0, #0xab1
  415d00:	mov	x2, x1
  415d04:	mov	x3, x1
  415d08:	bl	418e54 <printf@plt+0x173e4>
  415d0c:	mov	w22, wzr
  415d10:	bl	414024 <printf@plt+0x125b4>
  415d14:	mov	w4, w0
  415d18:	cmp	w0, #0x10, lsl #12
  415d1c:	b.hi	415b78 <printf@plt+0x14108>  // b.pmore
  415d20:	b	415b98 <printf@plt+0x14128>
  415d24:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415d28:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  415d2c:	add	x1, x1, #0xa48
  415d30:	add	x0, x0, #0xab1
  415d34:	mov	x2, x1
  415d38:	mov	x3, x1
  415d3c:	bl	418e54 <printf@plt+0x173e4>
  415d40:	mov	w20, wzr
  415d44:	bl	414024 <printf@plt+0x125b4>
  415d48:	mov	w21, w0
  415d4c:	cmp	w0, #0x10, lsl #12
  415d50:	b.ls	415bdc <printf@plt+0x1416c>  // b.plast
  415d54:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415d58:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  415d5c:	add	x1, x1, #0xa48
  415d60:	add	x0, x0, #0xab1
  415d64:	mov	x2, x1
  415d68:	mov	x3, x1
  415d6c:	bl	418e54 <printf@plt+0x173e4>
  415d70:	mov	w21, wzr
  415d74:	bl	414024 <printf@plt+0x125b4>
  415d78:	mov	w3, w0
  415d7c:	cmp	w0, #0x10, lsl #12
  415d80:	b.hi	415bec <printf@plt+0x1417c>  // b.pmore
  415d84:	b	415c0c <printf@plt+0x1419c>
  415d88:	stp	x29, x30, [sp, #-64]!
  415d8c:	stp	x24, x23, [sp, #16]
  415d90:	stp	x22, x21, [sp, #32]
  415d94:	stp	x20, x19, [sp, #48]
  415d98:	mov	x29, sp
  415d9c:	bl	415198 <printf@plt+0x13728>
  415da0:	mov	x20, x0
  415da4:	sub	w8, w20, #0x43
  415da8:	cmp	w8, #0x31
  415dac:	b.hi	416118 <printf@plt+0x146a8>  // b.pmore
  415db0:	adrp	x9, 423000 <_ZdlPvm@@Base+0x42c0>
  415db4:	add	x9, x9, #0x8cc
  415db8:	adr	x10, 415dc8 <printf@plt+0x14358>
  415dbc:	ldrh	w11, [x9, x8, lsl #1]
  415dc0:	add	x10, x10, x11, lsl #2
  415dc4:	br	x10
  415dc8:	mov	w0, #0x2                   	// #2
  415dcc:	bl	414384 <printf@plt+0x12914>
  415dd0:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  415dd4:	mov	x19, x0
  415dd8:	ldr	x0, [x8, #3824]
  415ddc:	adrp	x21, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  415de0:	ldr	w3, [x19, #8]
  415de4:	ldr	x2, [x19, #16]
  415de8:	ldr	x8, [x0]
  415dec:	ldr	x4, [x21, #3848]
  415df0:	mov	w1, w20
  415df4:	ldr	x8, [x8, #24]
  415df8:	blr	x8
  415dfc:	ldr	x8, [x19, #8]
  415e00:	cbnz	x8, 415e20 <printf@plt+0x143b0>
  415e04:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415e08:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  415e0c:	add	x1, x1, #0xa48
  415e10:	add	x0, x0, #0xe6b
  415e14:	mov	x2, x1
  415e18:	mov	x3, x1
  415e1c:	bl	418ebc <printf@plt+0x1744c>
  415e20:	ldr	x0, [x19, #16]
  415e24:	ldr	x8, [x21, #3848]
  415e28:	b	416104 <printf@plt+0x14694>
  415e2c:	bl	4147fc <printf@plt+0x12d8c>
  415e30:	ldr	x8, [x0, #8]
  415e34:	mov	x19, x0
  415e38:	cbz	x8, 416300 <printf@plt+0x14890>
  415e3c:	tbz	w8, #0, 41631c <printf@plt+0x148ac>
  415e40:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  415e44:	add	x0, x0, #0xb27
  415e48:	b	416308 <printf@plt+0x14898>
  415e4c:	mov	w0, #0x1                   	// #1
  415e50:	bl	414384 <printf@plt+0x12914>
  415e54:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  415e58:	mov	x19, x0
  415e5c:	ldr	x0, [x8, #3824]
  415e60:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  415e64:	ldr	w3, [x19, #8]
  415e68:	ldr	x2, [x19, #16]
  415e6c:	ldr	x8, [x0]
  415e70:	ldr	x4, [x20, #3848]
  415e74:	mov	w1, #0x63                  	// #99
  415e78:	ldr	x8, [x8, #24]
  415e7c:	blr	x8
  415e80:	ldr	x8, [x19, #8]
  415e84:	cbnz	x8, 4160fc <printf@plt+0x1468c>
  415e88:	b	4160e0 <printf@plt+0x14670>
  415e8c:	mov	w0, #0x2                   	// #2
  415e90:	bl	414384 <printf@plt+0x12914>
  415e94:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  415e98:	mov	x19, x0
  415e9c:	ldr	x0, [x8, #3824]
  415ea0:	adrp	x22, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  415ea4:	ldr	w3, [x19, #8]
  415ea8:	ldr	x2, [x19, #16]
  415eac:	ldr	x8, [x0]
  415eb0:	ldr	x4, [x22, #3848]
  415eb4:	mov	w1, #0x6c                  	// #108
  415eb8:	ldr	x8, [x8, #24]
  415ebc:	blr	x8
  415ec0:	ldr	x23, [x19, #8]
  415ec4:	cbz	x23, 41645c <printf@plt+0x149ec>
  415ec8:	adrp	x20, 423000 <_ZdlPvm@@Base+0x42c0>
  415ecc:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415ed0:	mov	x24, xzr
  415ed4:	add	x20, x20, #0xe6b
  415ed8:	add	x21, x21, #0xa48
  415edc:	mov	x8, x23
  415ee0:	cmp	x8, x24
  415ee4:	b.hi	415f0c <printf@plt+0x1449c>  // b.pmore
  415ee8:	b	415ef8 <printf@plt+0x14488>
  415eec:	ldr	x8, [x19, #8]
  415ef0:	cmp	x8, x24
  415ef4:	b.hi	415f0c <printf@plt+0x1449c>  // b.pmore
  415ef8:	mov	x0, x20
  415efc:	mov	x1, x21
  415f00:	mov	x2, x21
  415f04:	mov	x3, x21
  415f08:	bl	418ebc <printf@plt+0x1744c>
  415f0c:	ldr	x0, [x19, #16]
  415f10:	ldr	x8, [x22, #3848]
  415f14:	ldr	w9, [x0, x24, lsl #2]
  415f18:	ldr	w10, [x8, #8]
  415f1c:	add	x24, x24, #0x2
  415f20:	cmp	x24, x23
  415f24:	add	w9, w10, w9
  415f28:	str	w9, [x8, #8]
  415f2c:	b.cc	415eec <printf@plt+0x1447c>  // b.lo, b.ul, b.last
  415f30:	cmp	x23, #0x2
  415f34:	b.cc	416640 <printf@plt+0x14bd0>  // b.lo, b.ul, b.last
  415f38:	adrp	x20, 423000 <_ZdlPvm@@Base+0x42c0>
  415f3c:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415f40:	mov	w24, #0x1                   	// #1
  415f44:	add	x20, x20, #0xe6b
  415f48:	add	x21, x21, #0xa48
  415f4c:	b	415f6c <printf@plt+0x144fc>
  415f50:	ldr	w9, [x0, x24, lsl #2]
  415f54:	ldr	w10, [x8, #12]
  415f58:	add	x24, x24, #0x2
  415f5c:	cmp	x24, x23
  415f60:	add	w9, w10, w9
  415f64:	str	w9, [x8, #12]
  415f68:	b.cs	416640 <printf@plt+0x14bd0>  // b.hs, b.nlast
  415f6c:	ldr	x9, [x19, #8]
  415f70:	cmp	x9, x24
  415f74:	b.hi	415f50 <printf@plt+0x144e0>  // b.pmore
  415f78:	mov	x0, x20
  415f7c:	mov	x1, x21
  415f80:	mov	x2, x21
  415f84:	mov	x3, x21
  415f88:	bl	418ebc <printf@plt+0x1744c>
  415f8c:	ldr	x0, [x19, #16]
  415f90:	ldr	x8, [x22, #3848]
  415f94:	b	415f50 <printf@plt+0x144e0>
  415f98:	mov	w0, #0x1                   	// #1
  415f9c:	bl	4145c8 <printf@plt+0x12b58>
  415fa0:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  415fa4:	mov	x19, x0
  415fa8:	ldr	x0, [x8, #3824]
  415fac:	adrp	x22, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  415fb0:	ldr	w3, [x19, #8]
  415fb4:	ldr	x2, [x19, #16]
  415fb8:	ldr	x8, [x0]
  415fbc:	ldr	x4, [x22, #3848]
  415fc0:	mov	w1, #0x74                  	// #116
  415fc4:	ldr	x8, [x8, #24]
  415fc8:	blr	x8
  415fcc:	ldr	x23, [x19, #8]
  415fd0:	cbz	x23, 41645c <printf@plt+0x149ec>
  415fd4:	adrp	x20, 423000 <_ZdlPvm@@Base+0x42c0>
  415fd8:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  415fdc:	mov	x24, xzr
  415fe0:	add	x20, x20, #0xe6b
  415fe4:	add	x21, x21, #0xa48
  415fe8:	mov	x8, x23
  415fec:	cmp	x8, x24
  415ff0:	b.hi	416018 <printf@plt+0x145a8>  // b.pmore
  415ff4:	b	416004 <printf@plt+0x14594>
  415ff8:	ldr	x8, [x19, #8]
  415ffc:	cmp	x8, x24
  416000:	b.hi	416018 <printf@plt+0x145a8>  // b.pmore
  416004:	mov	x0, x20
  416008:	mov	x1, x21
  41600c:	mov	x2, x21
  416010:	mov	x3, x21
  416014:	bl	418ebc <printf@plt+0x1744c>
  416018:	ldr	x0, [x19, #16]
  41601c:	ldr	x8, [x22, #3848]
  416020:	ldr	w9, [x0, x24, lsl #2]
  416024:	ldr	w10, [x8, #8]
  416028:	add	x24, x24, #0x2
  41602c:	cmp	x24, x23
  416030:	add	w9, w10, w9
  416034:	str	w9, [x8, #8]
  416038:	b.cc	415ff8 <printf@plt+0x14588>  // b.lo, b.ul, b.last
  41603c:	cmp	x23, #0x2
  416040:	b.cc	416640 <printf@plt+0x14bd0>  // b.lo, b.ul, b.last
  416044:	adrp	x20, 423000 <_ZdlPvm@@Base+0x42c0>
  416048:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41604c:	mov	w24, #0x1                   	// #1
  416050:	add	x20, x20, #0xe6b
  416054:	add	x21, x21, #0xa48
  416058:	b	416078 <printf@plt+0x14608>
  41605c:	ldr	w9, [x0, x24, lsl #2]
  416060:	ldr	w10, [x8, #12]
  416064:	add	x24, x24, #0x2
  416068:	cmp	x24, x23
  41606c:	add	w9, w10, w9
  416070:	str	w9, [x8, #12]
  416074:	b.cs	416640 <printf@plt+0x14bd0>  // b.hs, b.nlast
  416078:	ldr	x9, [x19, #8]
  41607c:	cmp	x9, x24
  416080:	b.hi	41605c <printf@plt+0x145ec>  // b.pmore
  416084:	mov	x0, x20
  416088:	mov	x1, x21
  41608c:	mov	x2, x21
  416090:	mov	x3, x21
  416094:	bl	418ebc <printf@plt+0x1744c>
  416098:	ldr	x0, [x19, #16]
  41609c:	ldr	x8, [x22, #3848]
  4160a0:	b	41605c <printf@plt+0x145ec>
  4160a4:	mov	w0, #0x1                   	// #1
  4160a8:	bl	4145c8 <printf@plt+0x12b58>
  4160ac:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4160b0:	mov	x19, x0
  4160b4:	ldr	x0, [x8, #3824]
  4160b8:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4160bc:	ldr	w3, [x19, #8]
  4160c0:	ldr	x2, [x19, #16]
  4160c4:	ldr	x8, [x0]
  4160c8:	ldr	x4, [x20, #3848]
  4160cc:	mov	w1, #0x43                  	// #67
  4160d0:	ldr	x8, [x8, #24]
  4160d4:	blr	x8
  4160d8:	ldr	x8, [x19, #8]
  4160dc:	cbnz	x8, 4160fc <printf@plt+0x1468c>
  4160e0:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4160e4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4160e8:	add	x1, x1, #0xa48
  4160ec:	add	x0, x0, #0xe6b
  4160f0:	mov	x2, x1
  4160f4:	mov	x3, x1
  4160f8:	bl	418ebc <printf@plt+0x1744c>
  4160fc:	ldr	x0, [x19, #16]
  416100:	ldr	x8, [x20, #3848]
  416104:	ldr	w9, [x0]
  416108:	ldr	w10, [x8, #8]
  41610c:	add	w9, w10, w9
  416110:	str	w9, [x8, #8]
  416114:	b	416644 <printf@plt+0x14bd4>
  416118:	bl	4147fc <printf@plt+0x12d8c>
  41611c:	ldr	x8, [x0, #8]
  416120:	mov	x19, x0
  416124:	cbz	x8, 4164e0 <printf@plt+0x14a70>
  416128:	tbz	w8, #0, 4164fc <printf@plt+0x14a8c>
  41612c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416130:	add	x0, x0, #0xb27
  416134:	b	4164e8 <printf@plt+0x14a78>
  416138:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  41613c:	ldr	x8, [x19, #3848]
  416140:	ldr	x0, [x8, #32]
  416144:	bl	4159ec <printf@plt+0x13f7c>
  416148:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  41614c:	ldr	x0, [x8, #3824]
  416150:	ldr	x1, [x19, #3848]
  416154:	ldr	x8, [x0]
  416158:	ldr	x8, [x8, #40]
  41615c:	blr	x8
  416160:	bl	415828 <printf@plt+0x13db8>
  416164:	tbnz	w0, #0, 4161a0 <printf@plt+0x14730>
  416168:	adrp	x19, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  41616c:	ldr	w8, [x19, #3808]
  416170:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416174:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416178:	add	x1, x1, #0xa48
  41617c:	sub	w8, w8, #0x1
  416180:	add	x0, x0, #0xbd2
  416184:	mov	x2, x1
  416188:	mov	x3, x1
  41618c:	str	w8, [x19, #3808]
  416190:	bl	418e88 <printf@plt+0x17418>
  416194:	ldr	w8, [x19, #3808]
  416198:	add	w8, w8, #0x1
  41619c:	str	w8, [x19, #3808]
  4161a0:	ldp	x20, x19, [sp, #48]
  4161a4:	ldp	x22, x21, [sp, #32]
  4161a8:	ldp	x24, x23, [sp, #16]
  4161ac:	ldp	x29, x30, [sp], #64
  4161b0:	ret
  4161b4:	mov	w0, #0x4                   	// #4
  4161b8:	bl	414384 <printf@plt+0x12914>
  4161bc:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4161c0:	mov	x19, x0
  4161c4:	ldr	x0, [x8, #3824]
  4161c8:	adrp	x22, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4161cc:	ldr	w3, [x19, #8]
  4161d0:	ldr	x2, [x19, #16]
  4161d4:	ldr	x8, [x0]
  4161d8:	ldr	x4, [x22, #3848]
  4161dc:	mov	w1, #0x61                  	// #97
  4161e0:	ldr	x8, [x8, #24]
  4161e4:	blr	x8
  4161e8:	ldr	x23, [x19, #8]
  4161ec:	cbz	x23, 41645c <printf@plt+0x149ec>
  4161f0:	adrp	x20, 423000 <_ZdlPvm@@Base+0x42c0>
  4161f4:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4161f8:	mov	x24, xzr
  4161fc:	add	x20, x20, #0xe6b
  416200:	add	x21, x21, #0xa48
  416204:	mov	x8, x23
  416208:	cmp	x8, x24
  41620c:	b.hi	416234 <printf@plt+0x147c4>  // b.pmore
  416210:	b	416220 <printf@plt+0x147b0>
  416214:	ldr	x8, [x19, #8]
  416218:	cmp	x8, x24
  41621c:	b.hi	416234 <printf@plt+0x147c4>  // b.pmore
  416220:	mov	x0, x20
  416224:	mov	x1, x21
  416228:	mov	x2, x21
  41622c:	mov	x3, x21
  416230:	bl	418ebc <printf@plt+0x1744c>
  416234:	ldr	x0, [x19, #16]
  416238:	ldr	x8, [x22, #3848]
  41623c:	ldr	w9, [x0, x24, lsl #2]
  416240:	ldr	w10, [x8, #8]
  416244:	add	x24, x24, #0x2
  416248:	cmp	x24, x23
  41624c:	add	w9, w10, w9
  416250:	str	w9, [x8, #8]
  416254:	b.cc	416214 <printf@plt+0x147a4>  // b.lo, b.ul, b.last
  416258:	cmp	x23, #0x2
  41625c:	b.cc	416640 <printf@plt+0x14bd0>  // b.lo, b.ul, b.last
  416260:	adrp	x20, 423000 <_ZdlPvm@@Base+0x42c0>
  416264:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416268:	mov	w24, #0x1                   	// #1
  41626c:	add	x20, x20, #0xe6b
  416270:	add	x21, x21, #0xa48
  416274:	b	416294 <printf@plt+0x14824>
  416278:	ldr	w9, [x0, x24, lsl #2]
  41627c:	ldr	w10, [x8, #12]
  416280:	add	x24, x24, #0x2
  416284:	cmp	x24, x23
  416288:	add	w9, w10, w9
  41628c:	str	w9, [x8, #12]
  416290:	b.cs	416640 <printf@plt+0x14bd0>  // b.hs, b.nlast
  416294:	ldr	x9, [x19, #8]
  416298:	cmp	x9, x24
  41629c:	b.hi	416278 <printf@plt+0x14808>  // b.pmore
  4162a0:	mov	x0, x20
  4162a4:	mov	x1, x21
  4162a8:	mov	x2, x21
  4162ac:	mov	x3, x21
  4162b0:	bl	418ebc <printf@plt+0x1744c>
  4162b4:	ldr	x0, [x19, #16]
  4162b8:	ldr	x8, [x22, #3848]
  4162bc:	b	416278 <printf@plt+0x14808>
  4162c0:	bl	414024 <printf@plt+0x125b4>
  4162c4:	mov	w19, w0
  4162c8:	cmp	w0, #0x3e8
  4162cc:	b.hi	416468 <printf@plt+0x149f8>  // b.pmore
  4162d0:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4162d4:	ldr	x8, [x20, #3848]
  4162d8:	mov	w9, #0x3e80000             	// #65536000
  4162dc:	sub	w9, w9, w19, lsl #16
  4162e0:	ldr	x0, [x8, #32]
  4162e4:	mov	w8, #0x4dd3                	// #19923
  4162e8:	movk	w8, #0x1062, lsl #16
  4162ec:	umull	x8, w9, w8
  4162f0:	lsr	x1, x8, #38
  4162f4:	bl	417edc <printf@plt+0x1646c>
  4162f8:	ldr	x1, [x20, #3848]
  4162fc:	b	4164a8 <printf@plt+0x14a38>
  416300:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416304:	add	x0, x0, #0xb14
  416308:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41630c:	add	x1, x1, #0xa48
  416310:	mov	x2, x1
  416314:	mov	x3, x1
  416318:	bl	418e54 <printf@plt+0x173e4>
  41631c:	bl	415828 <printf@plt+0x13db8>
  416320:	tbnz	w0, #0, 41635c <printf@plt+0x148ec>
  416324:	adrp	x21, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  416328:	ldr	w8, [x21, #3808]
  41632c:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416330:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416334:	add	x1, x1, #0xa48
  416338:	sub	w8, w8, #0x1
  41633c:	add	x0, x0, #0xbd2
  416340:	mov	x2, x1
  416344:	mov	x3, x1
  416348:	str	w8, [x21, #3808]
  41634c:	bl	418e88 <printf@plt+0x17418>
  416350:	ldr	w8, [x21, #3808]
  416354:	add	w8, w8, #0x1
  416358:	str	w8, [x21, #3808]
  41635c:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  416360:	ldr	x0, [x8, #3824]
  416364:	adrp	x22, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  416368:	ldr	w3, [x19, #8]
  41636c:	ldr	x2, [x19, #16]
  416370:	ldr	x8, [x0]
  416374:	ldr	x4, [x22, #3848]
  416378:	mov	w1, w20
  41637c:	ldr	x8, [x8, #24]
  416380:	blr	x8
  416384:	ldr	x23, [x19, #8]
  416388:	cbz	x23, 41645c <printf@plt+0x149ec>
  41638c:	adrp	x20, 423000 <_ZdlPvm@@Base+0x42c0>
  416390:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416394:	mov	x24, xzr
  416398:	add	x20, x20, #0xe6b
  41639c:	add	x21, x21, #0xa48
  4163a0:	mov	x8, x23
  4163a4:	cmp	x8, x24
  4163a8:	b.hi	4163d0 <printf@plt+0x14960>  // b.pmore
  4163ac:	b	4163bc <printf@plt+0x1494c>
  4163b0:	ldr	x8, [x19, #8]
  4163b4:	cmp	x8, x24
  4163b8:	b.hi	4163d0 <printf@plt+0x14960>  // b.pmore
  4163bc:	mov	x0, x20
  4163c0:	mov	x1, x21
  4163c4:	mov	x2, x21
  4163c8:	mov	x3, x21
  4163cc:	bl	418ebc <printf@plt+0x1744c>
  4163d0:	ldr	x0, [x19, #16]
  4163d4:	ldr	x8, [x22, #3848]
  4163d8:	ldr	w9, [x0, x24, lsl #2]
  4163dc:	ldr	w10, [x8, #8]
  4163e0:	add	x24, x24, #0x2
  4163e4:	cmp	x24, x23
  4163e8:	add	w9, w10, w9
  4163ec:	str	w9, [x8, #8]
  4163f0:	b.cc	4163b0 <printf@plt+0x14940>  // b.lo, b.ul, b.last
  4163f4:	cmp	x23, #0x2
  4163f8:	b.cc	416640 <printf@plt+0x14bd0>  // b.lo, b.ul, b.last
  4163fc:	adrp	x20, 423000 <_ZdlPvm@@Base+0x42c0>
  416400:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416404:	mov	w24, #0x1                   	// #1
  416408:	add	x20, x20, #0xe6b
  41640c:	add	x21, x21, #0xa48
  416410:	b	416430 <printf@plt+0x149c0>
  416414:	ldr	w9, [x0, x24, lsl #2]
  416418:	ldr	w10, [x8, #12]
  41641c:	add	x24, x24, #0x2
  416420:	cmp	x24, x23
  416424:	add	w9, w10, w9
  416428:	str	w9, [x8, #12]
  41642c:	b.cs	416640 <printf@plt+0x14bd0>  // b.hs, b.nlast
  416430:	ldr	x9, [x19, #8]
  416434:	cmp	x9, x24
  416438:	b.hi	416414 <printf@plt+0x149a4>  // b.pmore
  41643c:	mov	x0, x20
  416440:	mov	x1, x21
  416444:	mov	x2, x21
  416448:	mov	x3, x21
  41644c:	bl	418ebc <printf@plt+0x1744c>
  416450:	ldr	x0, [x19, #16]
  416454:	ldr	x8, [x22, #3848]
  416458:	b	416414 <printf@plt+0x149a4>
  41645c:	ldr	x0, [x19, #16]
  416460:	cbnz	x0, 416644 <printf@plt+0x14bd4>
  416464:	b	416648 <printf@plt+0x14bd8>
  416468:	adrp	x21, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  41646c:	ldr	x22, [x21, #3848]
  416470:	ldr	x20, [x22, #32]
  416474:	cbz	x20, 41648c <printf@plt+0x14a1c>
  416478:	mov	x0, x20
  41647c:	bl	417c08 <printf@plt+0x16198>
  416480:	mov	x0, x20
  416484:	bl	41ed34 <_ZdlPv@@Base>
  416488:	ldr	x22, [x21, #3848]
  41648c:	mov	w0, #0x28                  	// #40
  416490:	bl	41ec90 <_Znwm@@Base>
  416494:	ldr	x1, [x22, #24]
  416498:	mov	x20, x0
  41649c:	bl	417bd8 <printf@plt+0x16168>
  4164a0:	ldr	x1, [x21, #3848]
  4164a4:	str	x20, [x1, #32]
  4164a8:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4164ac:	ldr	x0, [x8, #3824]
  4164b0:	ldr	x8, [x0]
  4164b4:	ldr	x8, [x8, #40]
  4164b8:	blr	x8
  4164bc:	bl	414024 <printf@plt+0x125b4>
  4164c0:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4164c4:	ldr	x8, [x8, #3848]
  4164c8:	ldr	w9, [x8, #8]
  4164cc:	add	w9, w9, w19
  4164d0:	str	w9, [x8, #8]
  4164d4:	bl	415828 <printf@plt+0x13db8>
  4164d8:	tbz	w0, #0, 416168 <printf@plt+0x146f8>
  4164dc:	b	4161a0 <printf@plt+0x14730>
  4164e0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4164e4:	add	x0, x0, #0xb14
  4164e8:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4164ec:	add	x1, x1, #0xa48
  4164f0:	mov	x2, x1
  4164f4:	mov	x3, x1
  4164f8:	bl	418e54 <printf@plt+0x173e4>
  4164fc:	bl	415828 <printf@plt+0x13db8>
  416500:	tbnz	w0, #0, 41653c <printf@plt+0x14acc>
  416504:	adrp	x21, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  416508:	ldr	w8, [x21, #3808]
  41650c:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416510:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416514:	add	x1, x1, #0xa48
  416518:	sub	w8, w8, #0x1
  41651c:	add	x0, x0, #0xbd2
  416520:	mov	x2, x1
  416524:	mov	x3, x1
  416528:	str	w8, [x21, #3808]
  41652c:	bl	418e88 <printf@plt+0x17418>
  416530:	ldr	w8, [x21, #3808]
  416534:	add	w8, w8, #0x1
  416538:	str	w8, [x21, #3808]
  41653c:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  416540:	ldr	x0, [x8, #3824]
  416544:	adrp	x22, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  416548:	ldr	w3, [x19, #8]
  41654c:	ldr	x2, [x19, #16]
  416550:	ldr	x8, [x0]
  416554:	ldr	x4, [x22, #3848]
  416558:	mov	w1, w20
  41655c:	ldr	x8, [x8, #24]
  416560:	blr	x8
  416564:	ldr	x23, [x19, #8]
  416568:	cbz	x23, 41663c <printf@plt+0x14bcc>
  41656c:	adrp	x20, 423000 <_ZdlPvm@@Base+0x42c0>
  416570:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416574:	mov	x24, xzr
  416578:	add	x20, x20, #0xe6b
  41657c:	add	x21, x21, #0xa48
  416580:	mov	x8, x23
  416584:	cmp	x8, x24
  416588:	b.hi	4165b0 <printf@plt+0x14b40>  // b.pmore
  41658c:	b	41659c <printf@plt+0x14b2c>
  416590:	ldr	x8, [x19, #8]
  416594:	cmp	x8, x24
  416598:	b.hi	4165b0 <printf@plt+0x14b40>  // b.pmore
  41659c:	mov	x0, x20
  4165a0:	mov	x1, x21
  4165a4:	mov	x2, x21
  4165a8:	mov	x3, x21
  4165ac:	bl	418ebc <printf@plt+0x1744c>
  4165b0:	ldr	x0, [x19, #16]
  4165b4:	ldr	x8, [x22, #3848]
  4165b8:	ldr	w9, [x0, x24, lsl #2]
  4165bc:	ldr	w10, [x8, #8]
  4165c0:	add	x24, x24, #0x2
  4165c4:	cmp	x24, x23
  4165c8:	add	w9, w10, w9
  4165cc:	str	w9, [x8, #8]
  4165d0:	b.cc	416590 <printf@plt+0x14b20>  // b.lo, b.ul, b.last
  4165d4:	cmp	x23, #0x2
  4165d8:	b.cc	416640 <printf@plt+0x14bd0>  // b.lo, b.ul, b.last
  4165dc:	adrp	x20, 423000 <_ZdlPvm@@Base+0x42c0>
  4165e0:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4165e4:	mov	w24, #0x1                   	// #1
  4165e8:	add	x20, x20, #0xe6b
  4165ec:	add	x21, x21, #0xa48
  4165f0:	b	416610 <printf@plt+0x14ba0>
  4165f4:	ldr	w9, [x0, x24, lsl #2]
  4165f8:	ldr	w10, [x8, #12]
  4165fc:	add	x24, x24, #0x2
  416600:	cmp	x24, x23
  416604:	add	w9, w10, w9
  416608:	str	w9, [x8, #12]
  41660c:	b.cs	416640 <printf@plt+0x14bd0>  // b.hs, b.nlast
  416610:	ldr	x9, [x19, #8]
  416614:	cmp	x9, x24
  416618:	b.hi	4165f4 <printf@plt+0x14b84>  // b.pmore
  41661c:	mov	x0, x20
  416620:	mov	x1, x21
  416624:	mov	x2, x21
  416628:	mov	x3, x21
  41662c:	bl	418ebc <printf@plt+0x1744c>
  416630:	ldr	x0, [x19, #16]
  416634:	ldr	x8, [x22, #3848]
  416638:	b	4165f4 <printf@plt+0x14b84>
  41663c:	ldr	x0, [x19, #16]
  416640:	cbz	x0, 416648 <printf@plt+0x14bd8>
  416644:	bl	401900 <_ZdaPv@plt>
  416648:	mov	x0, x19
  41664c:	ldp	x20, x19, [sp, #48]
  416650:	ldp	x22, x21, [sp, #32]
  416654:	ldp	x24, x23, [sp, #16]
  416658:	ldp	x29, x30, [sp], #64
  41665c:	b	41ed34 <_ZdlPv@@Base>
  416660:	mov	x19, x0
  416664:	mov	x0, x20
  416668:	bl	41ed34 <_ZdlPv@@Base>
  41666c:	mov	x0, x19
  416670:	bl	4019e0 <_Unwind_Resume@plt>
  416674:	sub	sp, sp, #0x40
  416678:	stp	x29, x30, [sp, #16]
  41667c:	str	x21, [sp, #32]
  416680:	stp	x20, x19, [sp, #48]
  416684:	add	x29, sp, #0x10
  416688:	bl	415274 <printf@plt+0x13804>
  41668c:	ldrb	w1, [x0]
  416690:	mov	x19, x0
  416694:	sub	w8, w1, #0x46
  416698:	cmp	w8, #0x2f
  41669c:	b.hi	4166c8 <printf@plt+0x14c58>  // b.pmore
  4166a0:	adrp	x9, 423000 <_ZdlPvm@@Base+0x42c0>
  4166a4:	add	x9, x9, #0x930
  4166a8:	adr	x10, 4166b8 <printf@plt+0x14c48>
  4166ac:	ldrb	w11, [x9, x8]
  4166b0:	add	x10, x10, x11, lsl #2
  4166b4:	br	x10
  4166b8:	bl	414e24 <printf@plt+0x133b4>
  4166bc:	mov	x20, x0
  4166c0:	bl	415764 <printf@plt+0x13cf4>
  4166c4:	b	416958 <printf@plt+0x14ee8>
  4166c8:	mov	x0, sp
  4166cc:	bl	418c4c <printf@plt+0x171dc>
  4166d0:	adrp	x2, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4166d4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4166d8:	add	x2, x2, #0xa48
  4166dc:	add	x0, x0, #0xc8b
  4166e0:	mov	x1, sp
  4166e4:	mov	x3, x2
  4166e8:	bl	418e88 <printf@plt+0x17418>
  4166ec:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4166f0:	ldr	x0, [x20, #3832]
  4166f4:	bl	401850 <getc@plt>
  4166f8:	cmn	w0, #0x1
  4166fc:	b.eq	416960 <printf@plt+0x14ef0>  // b.none
  416700:	cmp	w0, #0xa
  416704:	b.ne	4166f0 <printf@plt+0x14c80>  // b.any
  416708:	b	41678c <printf@plt+0x14d1c>
  41670c:	bl	414024 <printf@plt+0x125b4>
  416710:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  416714:	ldr	x8, [x8, #3848]
  416718:	ldr	w9, [x8, #4]
  41671c:	cmp	w0, w9
  416720:	csel	w9, wzr, w0, eq  // eq = none
  416724:	str	w9, [x8, #16]
  416728:	bl	415828 <printf@plt+0x13db8>
  41672c:	mov	w20, wzr
  416730:	tbz	w0, #0, 4168a4 <printf@plt+0x14e34>
  416734:	b	416964 <printf@plt+0x14ef4>
  416738:	bl	414024 <printf@plt+0x125b4>
  41673c:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  416740:	ldr	x8, [x8, #3848]
  416744:	str	w0, [x8, #20]
  416748:	bl	415828 <printf@plt+0x13db8>
  41674c:	tbz	w0, #0, 4168a4 <printf@plt+0x14e34>
  416750:	b	416960 <printf@plt+0x14ef0>
  416754:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416758:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  41675c:	add	x1, x1, #0xa48
  416760:	add	x0, x0, #0xc44
  416764:	mov	x2, x1
  416768:	mov	x3, x1
  41676c:	bl	418e54 <printf@plt+0x173e4>
  416770:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  416774:	ldr	x0, [x20, #3832]
  416778:	bl	401850 <getc@plt>
  41677c:	cmn	w0, #0x1
  416780:	b.eq	416960 <printf@plt+0x14ef0>  // b.none
  416784:	cmp	w0, #0xa
  416788:	b.ne	416774 <printf@plt+0x14d04>  // b.any
  41678c:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  416790:	ldr	w9, [x8, #3808]
  416794:	mov	w20, wzr
  416798:	add	w9, w9, #0x1
  41679c:	str	w9, [x8, #3808]
  4167a0:	b	416964 <printf@plt+0x14ef4>
  4167a4:	bl	414e24 <printf@plt+0x133b4>
  4167a8:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4167ac:	ldr	w8, [x8, #3840]
  4167b0:	mov	x20, x0
  4167b4:	cmp	w8, #0x0
  4167b8:	b.le	416924 <printf@plt+0x14eb4>
  4167bc:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  4167c0:	add	x1, x1, #0xefa
  4167c4:	mov	w2, #0x7                   	// #7
  4167c8:	mov	x0, x20
  4167cc:	bl	401860 <strncmp@plt>
  4167d0:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4167d4:	ldr	x8, [x8, #3824]
  4167d8:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4167dc:	ldr	x2, [x9, #3848]
  4167e0:	ldr	x9, [x8]
  4167e4:	cbz	w0, 416944 <printf@plt+0x14ed4>
  4167e8:	ldr	x9, [x9, #80]
  4167ec:	b	416948 <printf@plt+0x14ed8>
  4167f0:	bl	414024 <printf@plt+0x125b4>
  4167f4:	mov	w20, w0
  4167f8:	bl	415274 <printf@plt+0x13804>
  4167fc:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  416800:	ldr	x8, [x8, #3824]
  416804:	mov	x21, x0
  416808:	mov	w1, w20
  41680c:	mov	x2, x21
  416810:	mov	x0, x8
  416814:	bl	417528 <printf@plt+0x15ab8>
  416818:	mov	x0, x21
  41681c:	b	416898 <printf@plt+0x14e28>
  416820:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416824:	add	x0, x0, #0xc0f
  416828:	b	416834 <printf@plt+0x14dc4>
  41682c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416830:	add	x0, x0, #0xc2a
  416834:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416838:	add	x1, x1, #0xa48
  41683c:	mov	x2, x1
  416840:	mov	x3, x1
  416844:	bl	418e54 <printf@plt+0x173e4>
  416848:	bl	415828 <printf@plt+0x13db8>
  41684c:	tbz	w0, #0, 4168a4 <printf@plt+0x14e34>
  416850:	b	416960 <printf@plt+0x14ef0>
  416854:	bl	415828 <printf@plt+0x13db8>
  416858:	tbz	w0, #0, 4168e4 <printf@plt+0x14e74>
  41685c:	mov	w20, #0x1                   	// #1
  416860:	b	416964 <printf@plt+0x14ef4>
  416864:	bl	415274 <printf@plt+0x13804>
  416868:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  41686c:	ldr	x8, [x8, #3824]
  416870:	adrp	x10, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  416874:	ldr	x2, [x10, #3848]
  416878:	mov	x20, x0
  41687c:	ldr	x9, [x8]
  416880:	mov	w3, #0x75                  	// #117
  416884:	mov	x0, x8
  416888:	mov	x1, x20
  41688c:	ldr	x9, [x9, #80]
  416890:	blr	x9
  416894:	mov	x0, x20
  416898:	bl	401900 <_ZdaPv@plt>
  41689c:	bl	415828 <printf@plt+0x13db8>
  4168a0:	tbnz	w0, #0, 416960 <printf@plt+0x14ef0>
  4168a4:	adrp	x21, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4168a8:	ldr	w8, [x21, #3808]
  4168ac:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4168b0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4168b4:	add	x1, x1, #0xa48
  4168b8:	sub	w8, w8, #0x1
  4168bc:	add	x0, x0, #0xbd2
  4168c0:	mov	x2, x1
  4168c4:	mov	x3, x1
  4168c8:	str	w8, [x21, #3808]
  4168cc:	bl	418e88 <printf@plt+0x17418>
  4168d0:	ldr	w8, [x21, #3808]
  4168d4:	mov	w20, wzr
  4168d8:	add	w8, w8, #0x1
  4168dc:	str	w8, [x21, #3808]
  4168e0:	b	416964 <printf@plt+0x14ef4>
  4168e4:	adrp	x20, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4168e8:	ldr	w8, [x20, #3808]
  4168ec:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4168f0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4168f4:	add	x1, x1, #0xa48
  4168f8:	sub	w8, w8, #0x1
  4168fc:	add	x0, x0, #0xbd2
  416900:	mov	x2, x1
  416904:	mov	x3, x1
  416908:	str	w8, [x20, #3808]
  41690c:	bl	418e88 <printf@plt+0x17418>
  416910:	ldr	w8, [x20, #3808]
  416914:	add	w8, w8, #0x1
  416918:	str	w8, [x20, #3808]
  41691c:	mov	w20, #0x1                   	// #1
  416920:	b	416964 <printf@plt+0x14ef4>
  416924:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416928:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  41692c:	add	x1, x1, #0xa48
  416930:	add	x0, x0, #0xc5c
  416934:	mov	x2, x1
  416938:	mov	x3, x1
  41693c:	bl	418e54 <printf@plt+0x173e4>
  416940:	b	416958 <printf@plt+0x14ee8>
  416944:	ldr	x9, [x9, #88]
  416948:	mov	w3, #0x70                  	// #112
  41694c:	mov	x0, x8
  416950:	mov	x1, x20
  416954:	blr	x9
  416958:	mov	x0, x20
  41695c:	bl	401900 <_ZdaPv@plt>
  416960:	mov	w20, wzr
  416964:	mov	x0, x19
  416968:	bl	401900 <_ZdaPv@plt>
  41696c:	mov	w0, w20
  416970:	ldp	x20, x19, [sp, #48]
  416974:	ldr	x21, [sp, #32]
  416978:	ldp	x29, x30, [sp, #16]
  41697c:	add	sp, sp, #0x40
  416980:	ret
  416984:	sub	sp, sp, #0x80
  416988:	stp	x29, x30, [sp, #32]
  41698c:	stp	x28, x27, [sp, #48]
  416990:	stp	x26, x25, [sp, #64]
  416994:	stp	x24, x23, [sp, #80]
  416998:	stp	x22, x21, [sp, #96]
  41699c:	stp	x20, x19, [sp, #112]
  4169a0:	add	x29, sp, #0x20
  4169a4:	adrp	x24, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4169a8:	adrp	x22, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4169ac:	mov	w8, #0x1                   	// #1
  4169b0:	str	wzr, [x24, #3840]
  4169b4:	str	w8, [x22, #3808]
  4169b8:	ldrb	w8, [x0]
  4169bc:	mov	x19, x0
  4169c0:	adrp	x25, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  4169c4:	cmp	w8, #0x2d
  4169c8:	b.ne	4169d4 <printf@plt+0x14f64>  // b.any
  4169cc:	ldrb	w8, [x19, #1]
  4169d0:	cbz	w8, 416a2c <printf@plt+0x14fbc>
  4169d4:	bl	401910 <__errno_location@plt>
  4169d8:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  4169dc:	mov	x20, x0
  4169e0:	str	wzr, [x0]
  4169e4:	add	x1, x1, #0x1b5
  4169e8:	mov	x0, x19
  4169ec:	bl	401930 <fopen@plt>
  4169f0:	str	x0, [x25, #3832]
  4169f4:	cbz	x0, 416a00 <printf@plt+0x14f90>
  4169f8:	ldr	w8, [x20]
  4169fc:	cbz	w8, 416a38 <printf@plt+0x14fc8>
  416a00:	add	x0, sp, #0x10
  416a04:	mov	x1, x19
  416a08:	bl	418c04 <printf@plt+0x17194>
  416a0c:	adrp	x2, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416a10:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416a14:	add	x2, x2, #0xa48
  416a18:	add	x0, x0, #0xca2
  416a1c:	add	x1, sp, #0x10
  416a20:	mov	x3, x2
  416a24:	bl	418e54 <printf@plt+0x173e4>
  416a28:	b	417438 <printf@plt+0x159c8>
  416a2c:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416a30:	ldr	x8, [x8, #3640]
  416a34:	str	x8, [x25, #3832]
  416a38:	mov	x0, x19
  416a3c:	bl	4156cc <printf@plt+0x13c5c>
  416a40:	adrp	x28, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  416a44:	ldr	x0, [x28, #3848]
  416a48:	cbz	x0, 416a90 <printf@plt+0x15020>
  416a4c:	ldr	x19, [x0, #24]
  416a50:	cbz	x19, 416a68 <printf@plt+0x14ff8>
  416a54:	mov	x0, x19
  416a58:	bl	417c08 <printf@plt+0x16198>
  416a5c:	mov	x0, x19
  416a60:	bl	41ed34 <_ZdlPv@@Base>
  416a64:	ldr	x0, [x28, #3848]
  416a68:	ldr	x19, [x0, #32]
  416a6c:	cbz	x19, 416a84 <printf@plt+0x15014>
  416a70:	mov	x0, x19
  416a74:	bl	417c08 <printf@plt+0x16198>
  416a78:	mov	x0, x19
  416a7c:	bl	41ed34 <_ZdlPv@@Base>
  416a80:	ldr	x0, [x28, #3848]
  416a84:	cbz	x0, 416a8c <printf@plt+0x1501c>
  416a88:	bl	41ed34 <_ZdlPv@@Base>
  416a8c:	str	xzr, [x28, #3848]
  416a90:	mov	w0, #0x28                  	// #40
  416a94:	bl	41ec90 <_Znwm@@Base>
  416a98:	mov	x19, x0
  416a9c:	str	x0, [x28, #3848]
  416aa0:	mov	w0, #0x28                  	// #40
  416aa4:	bl	41ec90 <_Znwm@@Base>
  416aa8:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  416aac:	ldr	x20, [x8, #4000]
  416ab0:	str	wzr, [x0]
  416ab4:	str	x0, [x19, #24]
  416ab8:	str	x20, [x0, #32]
  416abc:	mov	w0, #0x28                  	// #40
  416ac0:	bl	41ec90 <_Znwm@@Base>
  416ac4:	movi	d0, #0xffffffff
  416ac8:	movi	v1.2d, #0xffffffffffffffff
  416acc:	str	wzr, [x0]
  416ad0:	str	x20, [x0, #32]
  416ad4:	str	x0, [x19, #32]
  416ad8:	str	xzr, [x19, #16]
  416adc:	stp	d0, d1, [x19]
  416ae0:	bl	4154fc <printf@plt+0x13a8c>
  416ae4:	cmn	w0, #0x1
  416ae8:	b.eq	417438 <printf@plt+0x159c8>  // b.none
  416aec:	cmp	w0, #0x78
  416af0:	b.eq	416b10 <printf@plt+0x150a0>  // b.none
  416af4:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416af8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416afc:	add	x1, x1, #0xa48
  416b00:	add	x0, x0, #0xcb7
  416b04:	mov	x2, x1
  416b08:	mov	x3, x1
  416b0c:	bl	418ebc <printf@plt+0x1744c>
  416b10:	bl	415274 <printf@plt+0x13804>
  416b14:	ldrb	w8, [x0]
  416b18:	mov	x19, x0
  416b1c:	cmp	w8, #0x54
  416b20:	b.eq	416b40 <printf@plt+0x150d0>  // b.none
  416b24:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416b28:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416b2c:	add	x1, x1, #0xa48
  416b30:	add	x0, x0, #0xcb7
  416b34:	mov	x2, x1
  416b38:	mov	x3, x1
  416b3c:	bl	418ebc <printf@plt+0x1744c>
  416b40:	mov	x0, x19
  416b44:	bl	401900 <_ZdaPv@plt>
  416b48:	bl	415274 <printf@plt+0x13804>
  416b4c:	adrp	x21, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  416b50:	ldr	x9, [x21, #3824]
  416b54:	mov	x19, x0
  416b58:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  416b5c:	cbz	x9, 416b9c <printf@plt+0x1512c>
  416b60:	ldr	x0, [x8, #3816]
  416b64:	cbz	x0, 416b74 <printf@plt+0x15104>
  416b68:	mov	x1, x19
  416b6c:	bl	401940 <strcmp@plt>
  416b70:	cbz	w0, 416b90 <printf@plt+0x15120>
  416b74:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416b78:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416b7c:	add	x1, x1, #0xa48
  416b80:	add	x0, x0, #0xcff
  416b84:	mov	x2, x1
  416b88:	mov	x3, x1
  416b8c:	bl	418ebc <printf@plt+0x1744c>
  416b90:	mov	x0, x19
  416b94:	bl	401900 <_ZdaPv@plt>
  416b98:	b	416bc4 <printf@plt+0x15154>
  416b9c:	str	x19, [x8, #3816]
  416ba0:	bl	41b8ec <printf@plt+0x19e7c>
  416ba4:	cbnz	w0, 416bc4 <printf@plt+0x15154>
  416ba8:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416bac:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416bb0:	add	x1, x1, #0xa48
  416bb4:	add	x0, x0, #0xcd7
  416bb8:	mov	x2, x1
  416bbc:	mov	x3, x1
  416bc0:	bl	418ebc <printf@plt+0x1744c>
  416bc4:	bl	415828 <printf@plt+0x13db8>
  416bc8:	tbnz	w0, #0, 416c00 <printf@plt+0x15190>
  416bcc:	ldr	w8, [x22, #3808]
  416bd0:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416bd4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416bd8:	add	x1, x1, #0xa48
  416bdc:	sub	w8, w8, #0x1
  416be0:	add	x0, x0, #0xbd2
  416be4:	mov	x2, x1
  416be8:	mov	x3, x1
  416bec:	str	w8, [x22, #3808]
  416bf0:	bl	418e88 <printf@plt+0x17418>
  416bf4:	ldr	w8, [x22, #3808]
  416bf8:	add	w8, w8, #0x1
  416bfc:	str	w8, [x22, #3808]
  416c00:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  416c04:	ldr	w8, [x8, #528]
  416c08:	ldr	x9, [x28, #3848]
  416c0c:	add	w8, w8, w8, lsl #2
  416c10:	lsl	w8, w8, #1
  416c14:	str	w8, [x9, #4]
  416c18:	bl	4154fc <printf@plt+0x13a8c>
  416c1c:	cmp	w0, #0x78
  416c20:	b.eq	416c40 <printf@plt+0x151d0>  // b.none
  416c24:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416c28:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416c2c:	add	x1, x1, #0xa48
  416c30:	add	x0, x0, #0xd22
  416c34:	mov	x2, x1
  416c38:	mov	x3, x1
  416c3c:	bl	418ebc <printf@plt+0x1744c>
  416c40:	bl	415274 <printf@plt+0x13804>
  416c44:	ldrb	w8, [x0]
  416c48:	mov	x19, x0
  416c4c:	cmp	w8, #0x72
  416c50:	b.eq	416c70 <printf@plt+0x15200>  // b.none
  416c54:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416c58:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416c5c:	add	x1, x1, #0xa48
  416c60:	add	x0, x0, #0xd22
  416c64:	mov	x2, x1
  416c68:	mov	x3, x1
  416c6c:	bl	418ebc <printf@plt+0x1744c>
  416c70:	mov	x0, x19
  416c74:	bl	401900 <_ZdaPv@plt>
  416c78:	bl	414024 <printf@plt+0x125b4>
  416c7c:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416c80:	ldr	w8, [x8, #2672]
  416c84:	cmp	w0, w8
  416c88:	b.eq	416ca8 <printf@plt+0x15238>  // b.none
  416c8c:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416c90:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416c94:	add	x1, x1, #0xa48
  416c98:	add	x0, x0, #0xd45
  416c9c:	mov	x2, x1
  416ca0:	mov	x3, x1
  416ca4:	bl	418ebc <printf@plt+0x1744c>
  416ca8:	bl	414024 <printf@plt+0x125b4>
  416cac:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  416cb0:	ldr	w8, [x8, #520]
  416cb4:	cmp	w0, w8
  416cb8:	b.eq	416cd8 <printf@plt+0x15268>  // b.none
  416cbc:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416cc0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416cc4:	add	x1, x1, #0xa48
  416cc8:	add	x0, x0, #0xd5f
  416ccc:	mov	x2, x1
  416cd0:	mov	x3, x1
  416cd4:	bl	418ebc <printf@plt+0x1744c>
  416cd8:	bl	414024 <printf@plt+0x125b4>
  416cdc:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  416ce0:	ldr	w8, [x8, #524]
  416ce4:	cmp	w0, w8
  416ce8:	b.ne	4172ac <printf@plt+0x1583c>  // b.any
  416cec:	bl	415828 <printf@plt+0x13db8>
  416cf0:	tbz	w0, #0, 4172d0 <printf@plt+0x15860>
  416cf4:	bl	4154fc <printf@plt+0x13a8c>
  416cf8:	cmp	w0, #0x78
  416cfc:	b.eq	416d1c <printf@plt+0x152ac>  // b.none
  416d00:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416d04:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416d08:	add	x1, x1, #0xa48
  416d0c:	add	x0, x0, #0xdaf
  416d10:	mov	x2, x1
  416d14:	mov	x3, x1
  416d18:	bl	418ebc <printf@plt+0x1744c>
  416d1c:	bl	415274 <printf@plt+0x13804>
  416d20:	ldrb	w8, [x0]
  416d24:	mov	x19, x0
  416d28:	cmp	w8, #0x69
  416d2c:	b.ne	417314 <printf@plt+0x158a4>  // b.any
  416d30:	mov	x0, x19
  416d34:	bl	401900 <_ZdaPv@plt>
  416d38:	bl	415828 <printf@plt+0x13db8>
  416d3c:	tbz	w0, #0, 417340 <printf@plt+0x158d0>
  416d40:	ldr	x8, [x21, #3824]
  416d44:	cbz	x8, 41737c <printf@plt+0x1590c>
  416d48:	adrp	x20, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  416d4c:	adrp	x19, 423000 <_ZdlPvm@@Base+0x42c0>
  416d50:	adrp	x23, 423000 <_ZdlPvm@@Base+0x42c0>
  416d54:	adrp	x22, 423000 <_ZdlPvm@@Base+0x42c0>
  416d58:	add	x20, x20, #0xa48
  416d5c:	add	x19, x19, #0x960
  416d60:	add	x23, x23, #0xa83
  416d64:	add	x22, x22, #0xdfb
  416d68:	b	416d7c <printf@plt+0x1530c>
  416d6c:	ldr	x0, [x21, #3824]
  416d70:	ldr	x2, [x28, #3848]
  416d74:	mov	x3, xzr
  416d78:	bl	4177d0 <printf@plt+0x15d60>
  416d7c:	bl	4154fc <printf@plt+0x13a8c>
  416d80:	mov	x26, x0
  416d84:	add	w8, w26, #0x1
  416d88:	cmp	w8, #0x79
  416d8c:	b.hi	417044 <printf@plt+0x155d4>  // b.pmore
  416d90:	adr	x9, 416d7c <printf@plt+0x1530c>
  416d94:	ldrh	w10, [x19, x8, lsl #1]
  416d98:	add	x9, x9, x10, lsl #2
  416d9c:	mov	w27, wzr
  416da0:	br	x9
  416da4:	bl	415198 <printf@plt+0x13728>
  416da8:	ldr	w8, [x24, #3840]
  416dac:	mov	x27, x0
  416db0:	cmp	w8, #0x0
  416db4:	b.le	416e88 <printf@plt+0x15418>
  416db8:	sub	w8, w27, #0x30
  416dbc:	cmp	w8, #0xa
  416dc0:	b.cc	416de0 <printf@plt+0x15370>  // b.lo, b.ul, b.last
  416dc4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416dc8:	add	x0, x0, #0xdd2
  416dcc:	mov	x1, x20
  416dd0:	mov	x2, x20
  416dd4:	mov	x3, x20
  416dd8:	bl	418e54 <printf@plt+0x173e4>
  416ddc:	mov	w27, wzr
  416de0:	strb	w26, [sp, #12]
  416de4:	strb	w27, [sp, #13]
  416de8:	strb	wzr, [sp, #14]
  416dec:	bl	401910 <__errno_location@plt>
  416df0:	mov	x26, x0
  416df4:	str	wzr, [x0]
  416df8:	add	x0, sp, #0xc
  416dfc:	mov	w2, #0xa                   	// #10
  416e00:	mov	x1, xzr
  416e04:	bl	401770 <strtol@plt>
  416e08:	ldr	w8, [x26]
  416e0c:	mov	x26, x0
  416e10:	cbz	w8, 416e2c <printf@plt+0x153bc>
  416e14:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  416e18:	add	x0, x0, #0xde1
  416e1c:	mov	x1, x20
  416e20:	mov	x2, x20
  416e24:	mov	x3, x20
  416e28:	bl	418e54 <printf@plt+0x173e4>
  416e2c:	ldr	x8, [x28, #3848]
  416e30:	ldr	w9, [x8, #8]
  416e34:	add	w9, w9, w26
  416e38:	str	w9, [x8, #8]
  416e3c:	bl	415198 <printf@plt+0x13728>
  416e40:	mov	x1, x0
  416e44:	cmp	w1, #0xa
  416e48:	b.eq	416e54 <printf@plt+0x153e4>  // b.none
  416e4c:	cmn	w1, #0x1
  416e50:	b.ne	416d6c <printf@plt+0x152fc>  // b.any
  416e54:	mov	x0, x22
  416e58:	mov	x1, x20
  416e5c:	mov	x2, x20
  416e60:	mov	x3, x20
  416e64:	bl	418e54 <printf@plt+0x173e4>
  416e68:	b	416d7c <printf@plt+0x1530c>
  416e6c:	ldr	x0, [x25, #3832]
  416e70:	bl	401850 <getc@plt>
  416e74:	cmn	w0, #0x1
  416e78:	b.eq	416d7c <printf@plt+0x1530c>  // b.none
  416e7c:	cmp	w0, #0xa
  416e80:	b.ne	416e6c <printf@plt+0x153fc>  // b.any
  416e84:	b	417080 <printf@plt+0x15610>
  416e88:	add	x0, sp, #0x10
  416e8c:	mov	w1, w26
  416e90:	bl	418c4c <printf@plt+0x171dc>
  416e94:	add	x1, sp, #0x10
  416e98:	mov	x0, x23
  416e9c:	mov	x2, x20
  416ea0:	mov	x3, x20
  416ea4:	bl	418ebc <printf@plt+0x1744c>
  416ea8:	sub	w8, w27, #0x30
  416eac:	cmp	w8, #0xa
  416eb0:	b.cs	416dc4 <printf@plt+0x15354>  // b.hs, b.nlast
  416eb4:	b	416de0 <printf@plt+0x15370>
  416eb8:	ldr	w8, [x24, #3840]
  416ebc:	cmp	w8, #0x0
  416ec0:	b.gt	416ee4 <printf@plt+0x15474>
  416ec4:	add	x0, sp, #0x10
  416ec8:	mov	w1, w26
  416ecc:	bl	418c4c <printf@plt+0x171dc>
  416ed0:	add	x1, sp, #0x10
  416ed4:	mov	x0, x23
  416ed8:	mov	x2, x20
  416edc:	mov	x3, x20
  416ee0:	bl	418ebc <printf@plt+0x1744c>
  416ee4:	bl	415274 <printf@plt+0x13804>
  416ee8:	ldr	x8, [x21, #3824]
  416eec:	ldr	x2, [x28, #3848]
  416ef0:	mov	x26, x0
  416ef4:	mov	x1, x26
  416ef8:	mov	x0, x8
  416efc:	mov	x3, xzr
  416f00:	bl	4179a0 <printf@plt+0x15f30>
  416f04:	b	4170d4 <printf@plt+0x15664>
  416f08:	bl	414024 <printf@plt+0x125b4>
  416f0c:	ldr	x8, [x28, #3848]
  416f10:	str	w0, [x8, #8]
  416f14:	b	416d7c <printf@plt+0x1530c>
  416f18:	ldr	w8, [x24, #3840]
  416f1c:	cmp	w8, #0x0
  416f20:	b.gt	416f44 <printf@plt+0x154d4>
  416f24:	add	x0, sp, #0x10
  416f28:	mov	w1, w26
  416f2c:	bl	418c4c <printf@plt+0x171dc>
  416f30:	add	x1, sp, #0x10
  416f34:	mov	x0, x23
  416f38:	mov	x2, x20
  416f3c:	mov	x3, x20
  416f40:	bl	418ebc <printf@plt+0x1744c>
  416f44:	ldr	x26, [x21, #3824]
  416f48:	bl	414024 <printf@plt+0x125b4>
  416f4c:	ldr	x8, [x26]
  416f50:	ldr	x2, [x28, #3848]
  416f54:	mov	w1, w0
  416f58:	mov	x0, x26
  416f5c:	ldr	x8, [x8, #16]
  416f60:	mov	x3, xzr
  416f64:	blr	x8
  416f68:	b	416d7c <printf@plt+0x1530c>
  416f6c:	bl	414024 <printf@plt+0x125b4>
  416f70:	ldr	x8, [x28, #3848]
  416f74:	str	w0, [x8, #12]
  416f78:	b	416d7c <printf@plt+0x1530c>
  416f7c:	ldr	w8, [x24, #3840]
  416f80:	cmp	w8, #0x0
  416f84:	b.le	417268 <printf@plt+0x157f8>
  416f88:	bl	415198 <printf@plt+0x13728>
  416f8c:	mov	x1, x0
  416f90:	cmp	w1, #0xa
  416f94:	b.ne	417298 <printf@plt+0x15828>  // b.any
  416f98:	b	4172a0 <printf@plt+0x15830>
  416f9c:	bl	414024 <printf@plt+0x125b4>
  416fa0:	ldr	x8, [x28, #3848]
  416fa4:	str	w0, [x8]
  416fa8:	b	416d7c <printf@plt+0x1530c>
  416fac:	ldr	w8, [x24, #3840]
  416fb0:	cmp	w8, #0x0
  416fb4:	b.gt	416fd8 <printf@plt+0x15568>
  416fb8:	add	x0, sp, #0x10
  416fbc:	mov	w1, w26
  416fc0:	bl	418c4c <printf@plt+0x171dc>
  416fc4:	add	x1, sp, #0x10
  416fc8:	mov	x0, x23
  416fcc:	mov	x2, x20
  416fd0:	mov	x3, x20
  416fd4:	bl	418ebc <printf@plt+0x1744c>
  416fd8:	bl	415274 <printf@plt+0x13804>
  416fdc:	ldrb	w1, [x0]
  416fe0:	mov	x26, x0
  416fe4:	cbz	w1, 417018 <printf@plt+0x155a8>
  416fe8:	ldr	x2, [x28, #3848]
  416fec:	add	x23, x26, #0x1
  416ff0:	ldr	x0, [x21, #3824]
  416ff4:	add	x3, sp, #0x10
  416ff8:	bl	4177d0 <printf@plt+0x15d60>
  416ffc:	ldr	x2, [x28, #3848]
  417000:	ldr	w8, [sp, #16]
  417004:	ldr	w9, [x2, #8]
  417008:	add	w8, w9, w8
  41700c:	str	w8, [x2, #8]
  417010:	ldrb	w1, [x23], #1
  417014:	cbnz	w1, 416ff0 <printf@plt+0x15580>
  417018:	mov	x0, x26
  41701c:	b	417258 <printf@plt+0x157e8>
  417020:	bl	414024 <printf@plt+0x125b4>
  417024:	ldr	x8, [x28, #3848]
  417028:	ldr	w9, [x8, #12]
  41702c:	add	w9, w9, w0
  417030:	str	w9, [x8, #12]
  417034:	b	416d7c <printf@plt+0x1530c>
  417038:	bl	416674 <printf@plt+0x14c04>
  41703c:	tbz	w0, #0, 416d7c <printf@plt+0x1530c>
  417040:	b	417388 <printf@plt+0x15918>
  417044:	add	x0, sp, #0x10
  417048:	mov	w1, w26
  41704c:	bl	418c5c <printf@plt+0x171ec>
  417050:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  417054:	add	x1, sp, #0x10
  417058:	add	x0, x0, #0xe37
  41705c:	mov	x2, x20
  417060:	mov	x3, x20
  417064:	bl	418e88 <printf@plt+0x17418>
  417068:	ldr	x0, [x25, #3832]
  41706c:	bl	401850 <getc@plt>
  417070:	cmn	w0, #0x1
  417074:	b.eq	416d7c <printf@plt+0x1530c>  // b.none
  417078:	cmp	w0, #0xa
  41707c:	b.ne	417068 <printf@plt+0x155f8>  // b.any
  417080:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  417084:	ldr	w8, [x9, #3808]
  417088:	add	w8, w8, #0x1
  41708c:	str	w8, [x9, #3808]
  417090:	b	416d7c <printf@plt+0x1530c>
  417094:	ldr	w8, [x24, #3840]
  417098:	cmp	w8, #0x0
  41709c:	b.gt	4170c0 <printf@plt+0x15650>
  4170a0:	add	x0, sp, #0x10
  4170a4:	mov	w1, w26
  4170a8:	bl	418c4c <printf@plt+0x171dc>
  4170ac:	add	x1, sp, #0x10
  4170b0:	mov	x0, x23
  4170b4:	mov	x2, x20
  4170b8:	mov	x3, x20
  4170bc:	bl	418ebc <printf@plt+0x1744c>
  4170c0:	bl	415d88 <printf@plt+0x14318>
  4170c4:	b	416d7c <printf@plt+0x1530c>
  4170c8:	bl	414e24 <printf@plt+0x133b4>
  4170cc:	mov	x26, x0
  4170d0:	bl	415764 <printf@plt+0x13cf4>
  4170d4:	mov	x0, x26
  4170d8:	bl	401900 <_ZdaPv@plt>
  4170dc:	b	416d7c <printf@plt+0x1530c>
  4170e0:	bl	414024 <printf@plt+0x125b4>
  4170e4:	ldr	x8, [x28, #3848]
  4170e8:	ldr	w9, [x8, #8]
  4170ec:	add	w9, w9, w0
  4170f0:	str	w9, [x8, #8]
  4170f4:	b	416d7c <printf@plt+0x1530c>
  4170f8:	ldr	x8, [x28, #3848]
  4170fc:	ldr	x0, [x8, #24]
  417100:	bl	4159ec <printf@plt+0x13f7c>
  417104:	ldr	x0, [x21, #3824]
  417108:	ldr	x1, [x28, #3848]
  41710c:	ldr	x8, [x0]
  417110:	ldr	x8, [x8, #32]
  417114:	blr	x8
  417118:	b	416d7c <printf@plt+0x1530c>
  41711c:	ldr	w8, [x24, #3840]
  417120:	cmp	w8, #0x0
  417124:	b.gt	417148 <printf@plt+0x156d8>
  417128:	add	x0, sp, #0x10
  41712c:	mov	w1, w26
  417130:	bl	418c4c <printf@plt+0x171dc>
  417134:	add	x1, sp, #0x10
  417138:	mov	x0, x23
  41713c:	mov	x2, x20
  417140:	mov	x3, x20
  417144:	bl	418ebc <printf@plt+0x1744c>
  417148:	ldr	x0, [x21, #3824]
  41714c:	ldr	x8, [x0]
  417150:	ldr	x8, [x8, #72]
  417154:	blr	x8
  417158:	bl	414024 <printf@plt+0x125b4>
  41715c:	bl	414024 <printf@plt+0x125b4>
  417160:	b	416d7c <printf@plt+0x1530c>
  417164:	ldr	w8, [x24, #3840]
  417168:	cmp	w8, #0x1
  41716c:	b.lt	41718c <printf@plt+0x1571c>  // b.tstop
  417170:	ldr	x0, [x21, #3824]
  417174:	ldr	x8, [x28, #3848]
  417178:	ldr	x9, [x0]
  41717c:	ldr	w1, [x8, #12]
  417180:	ldr	x8, [x9, #56]
  417184:	blr	x8
  417188:	ldr	w8, [x24, #3840]
  41718c:	ldr	x26, [x21, #3824]
  417190:	add	w8, w8, #0x1
  417194:	str	w8, [x24, #3840]
  417198:	bl	414024 <printf@plt+0x125b4>
  41719c:	ldr	x8, [x26]
  4171a0:	mov	w1, w0
  4171a4:	mov	x0, x26
  4171a8:	ldr	x8, [x8, #48]
  4171ac:	blr	x8
  4171b0:	ldr	x8, [x28, #3848]
  4171b4:	str	wzr, [x8, #12]
  4171b8:	b	416d7c <printf@plt+0x1530c>
  4171bc:	bl	414024 <printf@plt+0x125b4>
  4171c0:	ldr	x8, [x28, #3848]
  4171c4:	ldr	w9, [x8, #16]
  4171c8:	str	w0, [x8, #4]
  4171cc:	cmp	w9, w0
  4171d0:	b.ne	416d7c <printf@plt+0x1530c>  // b.any
  4171d4:	str	wzr, [x8, #16]
  4171d8:	b	416d7c <printf@plt+0x1530c>
  4171dc:	ldr	w8, [x24, #3840]
  4171e0:	cmp	w8, #0x0
  4171e4:	b.gt	417208 <printf@plt+0x15798>
  4171e8:	add	x0, sp, #0x10
  4171ec:	mov	w1, w26
  4171f0:	bl	418c4c <printf@plt+0x171dc>
  4171f4:	add	x1, sp, #0x10
  4171f8:	mov	x0, x23
  4171fc:	mov	x2, x20
  417200:	mov	x3, x20
  417204:	bl	418ebc <printf@plt+0x1744c>
  417208:	bl	414024 <printf@plt+0x125b4>
  41720c:	mov	w26, w0
  417210:	bl	415274 <printf@plt+0x13804>
  417214:	ldrb	w1, [x0]
  417218:	mov	x27, x0
  41721c:	cbz	w1, 417254 <printf@plt+0x157e4>
  417220:	ldr	x2, [x28, #3848]
  417224:	add	x23, x27, #0x1
  417228:	ldr	x0, [x21, #3824]
  41722c:	add	x3, sp, #0x10
  417230:	bl	4177d0 <printf@plt+0x15d60>
  417234:	ldr	x2, [x28, #3848]
  417238:	ldr	w8, [sp, #16]
  41723c:	ldr	w9, [x2, #8]
  417240:	add	w8, w8, w26
  417244:	add	w8, w8, w9
  417248:	str	w8, [x2, #8]
  41724c:	ldrb	w1, [x23], #1
  417250:	cbnz	w1, 417228 <printf@plt+0x157b8>
  417254:	mov	x0, x27
  417258:	bl	401900 <_ZdaPv@plt>
  41725c:	adrp	x23, 423000 <_ZdlPvm@@Base+0x42c0>
  417260:	add	x23, x23, #0xa83
  417264:	b	416d7c <printf@plt+0x1530c>
  417268:	add	x0, sp, #0x10
  41726c:	mov	w1, w26
  417270:	bl	418c4c <printf@plt+0x171dc>
  417274:	add	x1, sp, #0x10
  417278:	mov	x0, x23
  41727c:	mov	x2, x20
  417280:	mov	x3, x20
  417284:	bl	418ebc <printf@plt+0x1744c>
  417288:	bl	415198 <printf@plt+0x13728>
  41728c:	mov	x1, x0
  417290:	cmp	w1, #0xa
  417294:	b.eq	4172a0 <printf@plt+0x15830>  // b.none
  417298:	cmn	w1, #0x1
  41729c:	b.ne	416d6c <printf@plt+0x152fc>  // b.any
  4172a0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4172a4:	add	x0, x0, #0xe17
  4172a8:	b	416e58 <printf@plt+0x153e8>
  4172ac:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4172b0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4172b4:	add	x1, x1, #0xa48
  4172b8:	add	x0, x0, #0xd88
  4172bc:	mov	x2, x1
  4172c0:	mov	x3, x1
  4172c4:	bl	418ebc <printf@plt+0x1744c>
  4172c8:	bl	415828 <printf@plt+0x13db8>
  4172cc:	tbnz	w0, #0, 416cf4 <printf@plt+0x15284>
  4172d0:	ldr	w8, [x22, #3808]
  4172d4:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4172d8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4172dc:	add	x1, x1, #0xa48
  4172e0:	sub	w8, w8, #0x1
  4172e4:	add	x0, x0, #0xbd2
  4172e8:	mov	x2, x1
  4172ec:	mov	x3, x1
  4172f0:	str	w8, [x22, #3808]
  4172f4:	bl	418e88 <printf@plt+0x17418>
  4172f8:	ldr	w8, [x22, #3808]
  4172fc:	add	w8, w8, #0x1
  417300:	str	w8, [x22, #3808]
  417304:	bl	4154fc <printf@plt+0x13a8c>
  417308:	cmp	w0, #0x78
  41730c:	b.ne	416d00 <printf@plt+0x15290>  // b.any
  417310:	b	416d1c <printf@plt+0x152ac>
  417314:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  417318:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  41731c:	add	x1, x1, #0xa48
  417320:	add	x0, x0, #0xdaf
  417324:	mov	x2, x1
  417328:	mov	x3, x1
  41732c:	bl	418ebc <printf@plt+0x1744c>
  417330:	mov	x0, x19
  417334:	bl	401900 <_ZdaPv@plt>
  417338:	bl	415828 <printf@plt+0x13db8>
  41733c:	tbnz	w0, #0, 416d40 <printf@plt+0x152d0>
  417340:	ldr	w8, [x22, #3808]
  417344:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  417348:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  41734c:	add	x1, x1, #0xa48
  417350:	sub	w8, w8, #0x1
  417354:	add	x0, x0, #0xbd2
  417358:	mov	x2, x1
  41735c:	mov	x3, x1
  417360:	str	w8, [x22, #3808]
  417364:	bl	418e88 <printf@plt+0x17418>
  417368:	ldr	w8, [x22, #3808]
  41736c:	add	w8, w8, #0x1
  417370:	str	w8, [x22, #3808]
  417374:	ldr	x8, [x21, #3824]
  417378:	cbnz	x8, 416d48 <printf@plt+0x152d8>
  41737c:	bl	4050f4 <printf@plt+0x3684>
  417380:	str	x0, [x21, #3824]
  417384:	b	416d48 <printf@plt+0x152d8>
  417388:	mov	w27, #0x1                   	// #1
  41738c:	ldr	w8, [x24, #3840]
  417390:	cmp	w8, #0x1
  417394:	b.lt	4173b0 <printf@plt+0x15940>  // b.tstop
  417398:	ldr	x0, [x21, #3824]
  41739c:	ldr	x8, [x28, #3848]
  4173a0:	ldr	x9, [x0]
  4173a4:	ldr	w1, [x8, #12]
  4173a8:	ldr	x8, [x9, #56]
  4173ac:	blr	x8
  4173b0:	ldr	x0, [x21, #3824]
  4173b4:	cbz	x0, 4173c4 <printf@plt+0x15954>
  4173b8:	ldr	x8, [x0]
  4173bc:	ldr	x8, [x8, #8]
  4173c0:	blr	x8
  4173c4:	ldr	x0, [x25, #3832]
  4173c8:	str	xzr, [x21, #3824]
  4173cc:	bl	401740 <fclose@plt>
  4173d0:	tbnz	w27, #0, 4173f0 <printf@plt+0x15980>
  4173d4:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4173d8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4173dc:	add	x1, x1, #0xa48
  4173e0:	add	x0, x0, #0xe51
  4173e4:	mov	x2, x1
  4173e8:	mov	x3, x1
  4173ec:	bl	418e88 <printf@plt+0x17418>
  4173f0:	ldr	x0, [x28, #3848]
  4173f4:	ldr	x19, [x0, #24]
  4173f8:	cbz	x19, 417410 <printf@plt+0x159a0>
  4173fc:	mov	x0, x19
  417400:	bl	417c08 <printf@plt+0x16198>
  417404:	mov	x0, x19
  417408:	bl	41ed34 <_ZdlPv@@Base>
  41740c:	ldr	x0, [x28, #3848]
  417410:	ldr	x19, [x0, #32]
  417414:	cbz	x19, 41742c <printf@plt+0x159bc>
  417418:	mov	x0, x19
  41741c:	bl	417c08 <printf@plt+0x16198>
  417420:	mov	x0, x19
  417424:	bl	41ed34 <_ZdlPv@@Base>
  417428:	ldr	x0, [x28, #3848]
  41742c:	cbz	x0, 417434 <printf@plt+0x159c4>
  417430:	bl	41ed34 <_ZdlPv@@Base>
  417434:	str	xzr, [x28, #3848]
  417438:	ldp	x20, x19, [sp, #112]
  41743c:	ldp	x22, x21, [sp, #96]
  417440:	ldp	x24, x23, [sp, #80]
  417444:	ldp	x26, x25, [sp, #64]
  417448:	ldp	x28, x27, [sp, #48]
  41744c:	ldp	x29, x30, [sp, #32]
  417450:	add	sp, sp, #0x80
  417454:	ret
  417458:	stp	x1, x2, [x0]
  41745c:	ret
  417460:	adrp	x8, 423000 <_ZdlPvm@@Base+0x42c0>
  417464:	add	x8, x8, #0xea8
  417468:	stp	xzr, xzr, [x0, #8]
  41746c:	str	x8, [x0]
  417470:	str	wzr, [x0, #24]
  417474:	ret
  417478:	stp	x29, x30, [sp, #-32]!
  41747c:	stp	x20, x19, [sp, #16]
  417480:	mov	x29, sp
  417484:	mov	x19, x0
  417488:	ldr	x0, [x0, #16]
  41748c:	adrp	x8, 423000 <_ZdlPvm@@Base+0x42c0>
  417490:	add	x8, x8, #0xea8
  417494:	str	x8, [x19]
  417498:	cbz	x0, 4174ac <printf@plt+0x15a3c>
  41749c:	bl	401900 <_ZdaPv@plt>
  4174a0:	b	4174ac <printf@plt+0x15a3c>
  4174a4:	mov	x0, x20
  4174a8:	bl	41ed34 <_ZdlPv@@Base>
  4174ac:	ldr	x20, [x19, #8]
  4174b0:	cbz	x20, 4174d4 <printf@plt+0x15a64>
  4174b4:	ldr	x8, [x20, #8]
  4174b8:	str	x8, [x19, #8]
  4174bc:	ldr	x0, [x20]
  4174c0:	cbz	x0, 4174a4 <printf@plt+0x15a34>
  4174c4:	ldr	x8, [x0]
  4174c8:	ldr	x8, [x8, #8]
  4174cc:	blr	x8
  4174d0:	b	4174a4 <printf@plt+0x15a34>
  4174d4:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4174d8:	ldr	x19, [x8, #3648]
  4174dc:	mov	x0, x19
  4174e0:	bl	4019f0 <ferror@plt>
  4174e4:	cbz	w0, 417508 <printf@plt+0x15a98>
  4174e8:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4174ec:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4174f0:	add	x1, x1, #0xa48
  4174f4:	add	x0, x0, #0xf30
  4174f8:	mov	x2, x1
  4174fc:	mov	x3, x1
  417500:	bl	418ebc <printf@plt+0x1744c>
  417504:	b	417514 <printf@plt+0x15aa4>
  417508:	mov	x0, x19
  41750c:	bl	4018d0 <fflush@plt>
  417510:	tbnz	w0, #31, 4174e8 <printf@plt+0x15a78>
  417514:	ldp	x20, x19, [sp, #16]
  417518:	ldp	x29, x30, [sp], #32
  41751c:	ret
  417520:	bl	40f728 <printf@plt+0xdcb8>
  417524:	brk	#0x1
  417528:	stp	x29, x30, [sp, #-80]!
  41752c:	str	x25, [sp, #16]
  417530:	stp	x24, x23, [sp, #32]
  417534:	stp	x22, x21, [sp, #48]
  417538:	stp	x20, x19, [sp, #64]
  41753c:	mov	x29, sp
  417540:	mov	x21, x2
  417544:	mov	w19, w1
  417548:	mov	x20, x0
  41754c:	tbnz	w1, #31, 417560 <printf@plt+0x15af0>
  417550:	ldr	w24, [x20, #24]
  417554:	cmp	w24, w19
  417558:	b.le	41757c <printf@plt+0x15b0c>
  41755c:	b	41766c <printf@plt+0x15bfc>
  417560:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  417564:	add	x1, x1, #0xf3d
  417568:	mov	w0, #0x64                  	// #100
  41756c:	bl	417b7c <printf@plt+0x1610c>
  417570:	ldr	w24, [x20, #24]
  417574:	cmp	w24, w19
  417578:	b.gt	41766c <printf@plt+0x15bfc>
  41757c:	sxtw	x23, w24
  417580:	cbz	w23, 417614 <printf@plt+0x15ba4>
  417584:	lsl	w8, w24, #1
  417588:	cmp	w8, w19
  41758c:	csinc	w8, w8, w19, gt
  417590:	ldr	x22, [x20, #16]
  417594:	sxtw	x25, w8
  417598:	str	w8, [x20, #24]
  41759c:	sbfiz	x8, x8, #3, #32
  4175a0:	cmp	xzr, x25, lsr #61
  4175a4:	csinv	x0, x8, xzr, eq  // eq = none
  4175a8:	bl	4016a0 <_Znam@plt>
  4175ac:	cmp	w23, #0x1
  4175b0:	str	x0, [x20, #16]
  4175b4:	b.lt	4175e8 <printf@plt+0x15b78>  // b.tstop
  4175b8:	ldr	x8, [x22]
  4175bc:	cmp	w24, #0x1
  4175c0:	str	x8, [x0]
  4175c4:	b.eq	4175e8 <printf@plt+0x15b78>  // b.none
  4175c8:	mov	w8, #0x1                   	// #1
  4175cc:	lsl	x10, x8, #3
  4175d0:	ldr	x9, [x20, #16]
  4175d4:	ldr	x11, [x22, x10]
  4175d8:	add	x8, x8, #0x1
  4175dc:	cmp	x24, x8
  4175e0:	str	x11, [x9, x10]
  4175e4:	b.ne	4175cc <printf@plt+0x15b5c>  // b.any
  4175e8:	cmp	w23, w25
  4175ec:	b.ge	417604 <printf@plt+0x15b94>  // b.tcont
  4175f0:	ldr	x8, [x20, #16]
  4175f4:	str	xzr, [x8, x23, lsl #3]
  4175f8:	add	x23, x23, #0x1
  4175fc:	cmp	x25, x23
  417600:	b.ne	4175f0 <printf@plt+0x15b80>  // b.any
  417604:	cbz	x22, 41766c <printf@plt+0x15bfc>
  417608:	mov	x0, x22
  41760c:	bl	401900 <_ZdaPv@plt>
  417610:	b	41766c <printf@plt+0x15bfc>
  417614:	cmp	w19, #0xa
  417618:	mov	w8, #0xa                   	// #10
  41761c:	csinc	w22, w8, w19, lt  // lt = tstop
  417620:	sxtw	x8, w22
  417624:	sbfiz	x9, x22, #3, #32
  417628:	cmp	xzr, x8, lsr #61
  41762c:	csinv	x0, x9, xzr, eq  // eq = none
  417630:	str	w22, [x20, #24]
  417634:	bl	4016a0 <_Znam@plt>
  417638:	cmp	w22, #0x1
  41763c:	str	x0, [x20, #16]
  417640:	b.lt	41766c <printf@plt+0x15bfc>  // b.tstop
  417644:	cmp	w22, #0x1
  417648:	str	xzr, [x0]
  41764c:	b.eq	41766c <printf@plt+0x15bfc>  // b.none
  417650:	mov	w8, w22
  417654:	mov	w9, #0x1                   	// #1
  417658:	ldr	x10, [x20, #16]
  41765c:	str	xzr, [x10, x9, lsl #3]
  417660:	add	x9, x9, #0x1
  417664:	cmp	x8, x9
  417668:	b.ne	417658 <printf@plt+0x15be8>  // b.any
  41766c:	ldr	x22, [x20, #8]
  417670:	cbz	x22, 417690 <printf@plt+0x15c20>
  417674:	ldr	x0, [x22]
  417678:	bl	41a1d4 <printf@plt+0x18764>
  41767c:	mov	x1, x21
  417680:	bl	401940 <strcmp@plt>
  417684:	cbz	w0, 4176e0 <printf@plt+0x15c70>
  417688:	ldr	x22, [x22, #8]
  41768c:	cbnz	x22, 417674 <printf@plt+0x15c04>
  417690:	ldr	x8, [x20]
  417694:	mov	x0, x20
  417698:	mov	x1, x21
  41769c:	ldr	x8, [x8, #64]
  4176a0:	blr	x8
  4176a4:	mov	x21, x0
  4176a8:	cbnz	x0, 4176c8 <printf@plt+0x15c58>
  4176ac:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4176b0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  4176b4:	add	x1, x1, #0xa48
  4176b8:	add	x0, x0, #0xf5c
  4176bc:	mov	x2, x1
  4176c0:	mov	x3, x1
  4176c4:	bl	418ebc <printf@plt+0x1744c>
  4176c8:	mov	w0, #0x10                  	// #16
  4176cc:	bl	41ec90 <_Znwm@@Base>
  4176d0:	ldr	x8, [x20, #8]
  4176d4:	stp	x21, x8, [x0]
  4176d8:	str	x0, [x20, #8]
  4176dc:	b	4176e4 <printf@plt+0x15c74>
  4176e0:	ldr	x21, [x22]
  4176e4:	ldr	x8, [x20, #16]
  4176e8:	ldr	x25, [sp, #16]
  4176ec:	str	x21, [x8, w19, sxtw #3]
  4176f0:	ldp	x20, x19, [sp, #64]
  4176f4:	ldp	x22, x21, [sp, #48]
  4176f8:	ldp	x24, x23, [sp, #32]
  4176fc:	ldp	x29, x30, [sp], #80
  417700:	ret
  417704:	stp	x29, x30, [sp, #-48]!
  417708:	str	x21, [sp, #16]
  41770c:	stp	x20, x19, [sp, #32]
  417710:	mov	x29, sp
  417714:	ldr	x21, [x0, #8]
  417718:	mov	x19, x0
  41771c:	mov	x20, x1
  417720:	cbz	x21, 417740 <printf@plt+0x15cd0>
  417724:	ldr	x0, [x21]
  417728:	bl	41a1d4 <printf@plt+0x18764>
  41772c:	mov	x1, x20
  417730:	bl	401940 <strcmp@plt>
  417734:	cbz	w0, 417790 <printf@plt+0x15d20>
  417738:	ldr	x21, [x21, #8]
  41773c:	cbnz	x21, 417724 <printf@plt+0x15cb4>
  417740:	ldr	x8, [x19]
  417744:	mov	x0, x19
  417748:	mov	x1, x20
  41774c:	ldr	x8, [x8, #64]
  417750:	blr	x8
  417754:	mov	x20, x0
  417758:	cbnz	x0, 417778 <printf@plt+0x15d08>
  41775c:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  417760:	adrp	x0, 423000 <_ZdlPvm@@Base+0x42c0>
  417764:	add	x1, x1, #0xa48
  417768:	add	x0, x0, #0xf5c
  41776c:	mov	x2, x1
  417770:	mov	x3, x1
  417774:	bl	418ebc <printf@plt+0x1744c>
  417778:	mov	w0, #0x10                  	// #16
  41777c:	bl	41ec90 <_Znwm@@Base>
  417780:	ldr	x8, [x19, #8]
  417784:	stp	x20, x8, [x0]
  417788:	str	x0, [x19, #8]
  41778c:	b	417794 <printf@plt+0x15d24>
  417790:	ldr	x20, [x21]
  417794:	mov	x0, x20
  417798:	ldp	x20, x19, [sp, #32]
  41779c:	ldr	x21, [sp, #16]
  4177a0:	ldp	x29, x30, [sp], #48
  4177a4:	ret
  4177a8:	mov	x0, x1
  4177ac:	mov	x1, xzr
  4177b0:	mov	w2, wzr
  4177b4:	b	41a76c <printf@plt+0x18cfc>
  4177b8:	ret
  4177bc:	ret
  4177c0:	ret
  4177c4:	ret
  4177c8:	ret
  4177cc:	ret
  4177d0:	sub	sp, sp, #0x40
  4177d4:	stp	x29, x30, [sp, #16]
  4177d8:	str	x21, [sp, #32]
  4177dc:	stp	x20, x19, [sp, #48]
  4177e0:	add	x29, sp, #0x10
  4177e4:	mov	x19, x3
  4177e8:	strb	w1, [x29, #28]
  4177ec:	add	x1, x29, #0x1c
  4177f0:	add	x3, x29, #0x18
  4177f4:	add	x4, sp, #0x8
  4177f8:	mov	x20, x2
  4177fc:	mov	x21, x0
  417800:	strb	wzr, [x29, #29]
  417804:	bl	41784c <printf@plt+0x15ddc>
  417808:	ldr	x8, [x21]
  41780c:	ldr	x2, [sp, #8]
  417810:	ldr	w4, [x29, #24]
  417814:	mov	x1, x0
  417818:	ldr	x8, [x8, #96]
  41781c:	mov	x0, x21
  417820:	mov	x3, x20
  417824:	mov	x5, xzr
  417828:	blr	x8
  41782c:	cbz	x19, 417838 <printf@plt+0x15dc8>
  417830:	ldr	w8, [x29, #24]
  417834:	str	w8, [x19]
  417838:	ldp	x20, x19, [sp, #48]
  41783c:	ldr	x21, [sp, #32]
  417840:	ldp	x29, x30, [sp, #16]
  417844:	add	sp, sp, #0x40
  417848:	ret
  41784c:	sub	sp, sp, #0x60
  417850:	stp	x29, x30, [sp, #32]
  417854:	stp	x24, x23, [sp, #48]
  417858:	stp	x22, x21, [sp, #64]
  41785c:	stp	x20, x19, [sp, #80]
  417860:	add	x29, sp, #0x20
  417864:	mov	x24, x0
  417868:	mov	x0, x1
  41786c:	mov	x22, x4
  417870:	mov	x21, x3
  417874:	mov	x23, x2
  417878:	mov	x19, x1
  41787c:	bl	41e8f0 <printf@plt+0x1ce80>
  417880:	ldr	w1, [x23]
  417884:	tbnz	w1, #31, 4178d0 <printf@plt+0x15e60>
  417888:	ldr	w8, [x24, #24]
  41788c:	cmp	w1, w8
  417890:	b.ge	4178d0 <printf@plt+0x15e60>  // b.tcont
  417894:	ldr	x8, [x24, #16]
  417898:	mov	x20, x0
  41789c:	ldr	x0, [x8, x1, lsl #3]
  4178a0:	str	x0, [x22]
  4178a4:	cbz	x0, 417914 <printf@plt+0x15ea4>
  4178a8:	mov	x1, x20
  4178ac:	bl	419848 <printf@plt+0x17dd8>
  4178b0:	cbz	w0, 417928 <printf@plt+0x15eb8>
  4178b4:	ldr	x0, [x22]
  4178b8:	ldr	w2, [x23, #4]
  4178bc:	mov	x1, x20
  4178c0:	bl	419958 <printf@plt+0x17ee8>
  4178c4:	cbz	x21, 4178f8 <printf@plt+0x15e88>
  4178c8:	str	w0, [x21]
  4178cc:	b	4178f8 <printf@plt+0x15e88>
  4178d0:	add	x0, sp, #0x10
  4178d4:	bl	418c2c <printf@plt+0x171bc>
  4178d8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  4178dc:	add	x0, x0, #0x352
  4178e0:	adrp	x2, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4178e4:	add	x2, x2, #0xa48
  4178e8:	add	x1, sp, #0x10
  4178ec:	mov	x3, x2
  4178f0:	bl	418e54 <printf@plt+0x173e4>
  4178f4:	mov	x20, xzr
  4178f8:	mov	x0, x20
  4178fc:	ldp	x20, x19, [sp, #80]
  417900:	ldp	x22, x21, [sp, #64]
  417904:	ldp	x24, x23, [sp, #48]
  417908:	ldp	x29, x30, [sp, #32]
  41790c:	add	sp, sp, #0x60
  417910:	ret
  417914:	add	x0, sp, #0x10
  417918:	bl	418c2c <printf@plt+0x171bc>
  41791c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  417920:	add	x0, x0, #0x369
  417924:	b	4178e0 <printf@plt+0x15e70>
  417928:	ldrb	w8, [x19]
  41792c:	cbz	w8, 417938 <printf@plt+0x15ec8>
  417930:	ldrb	w8, [x19, #1]
  417934:	cbz	w8, 417964 <printf@plt+0x15ef4>
  417938:	ldr	x0, [x22]
  41793c:	bl	41a1d4 <printf@plt+0x18764>
  417940:	mov	x1, x0
  417944:	add	x0, sp, #0x10
  417948:	bl	418c04 <printf@plt+0x17194>
  41794c:	mov	x0, sp
  417950:	mov	x1, x19
  417954:	bl	418c04 <printf@plt+0x17194>
  417958:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  41795c:	add	x0, x0, #0x3e2
  417960:	b	41798c <printf@plt+0x15f1c>
  417964:	ldr	x0, [x22]
  417968:	bl	41a1d4 <printf@plt+0x18764>
  41796c:	mov	x1, x0
  417970:	add	x0, sp, #0x10
  417974:	bl	418c04 <printf@plt+0x17194>
  417978:	ldrb	w1, [x19]
  41797c:	mov	x0, sp
  417980:	bl	418c4c <printf@plt+0x171dc>
  417984:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  417988:	add	x0, x0, #0x3b2
  41798c:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  417990:	add	x3, x3, #0xa48
  417994:	add	x1, sp, #0x10
  417998:	mov	x2, sp
  41799c:	b	4178f0 <printf@plt+0x15e80>
  4179a0:	sub	sp, sp, #0x40
  4179a4:	stp	x29, x30, [sp, #16]
  4179a8:	stp	x22, x21, [sp, #32]
  4179ac:	stp	x20, x19, [sp, #48]
  4179b0:	add	x29, sp, #0x10
  4179b4:	mov	x19, x3
  4179b8:	add	x3, sp, #0x4
  4179bc:	add	x4, sp, #0x8
  4179c0:	mov	x21, x2
  4179c4:	mov	x20, x1
  4179c8:	mov	x22, x0
  4179cc:	bl	41784c <printf@plt+0x15ddc>
  4179d0:	cbz	x0, 417a04 <printf@plt+0x15f94>
  4179d4:	ldr	x8, [x22]
  4179d8:	ldr	x2, [sp, #8]
  4179dc:	ldr	w4, [sp, #4]
  4179e0:	mov	x1, x0
  4179e4:	ldr	x8, [x8, #96]
  4179e8:	mov	x0, x22
  4179ec:	mov	x3, x21
  4179f0:	mov	x5, x20
  4179f4:	blr	x8
  4179f8:	cbz	x19, 417a04 <printf@plt+0x15f94>
  4179fc:	ldr	w8, [sp, #4]
  417a00:	str	w8, [x19]
  417a04:	ldp	x20, x19, [sp, #48]
  417a08:	ldp	x22, x21, [sp, #32]
  417a0c:	ldp	x29, x30, [sp, #16]
  417a10:	add	sp, sp, #0x40
  417a14:	ret
  417a18:	sub	sp, sp, #0x60
  417a1c:	stp	x29, x30, [sp, #32]
  417a20:	stp	x24, x23, [sp, #48]
  417a24:	stp	x22, x21, [sp, #64]
  417a28:	stp	x20, x19, [sp, #80]
  417a2c:	add	x29, sp, #0x20
  417a30:	mov	x20, x0
  417a34:	mov	w0, w1
  417a38:	mov	x22, x3
  417a3c:	mov	x19, x2
  417a40:	mov	w21, w1
  417a44:	bl	41e8dc <printf@plt+0x1ce6c>
  417a48:	ldr	w1, [x19]
  417a4c:	tbnz	w1, #31, 417acc <printf@plt+0x1605c>
  417a50:	ldr	w8, [x20, #24]
  417a54:	cmp	w1, w8
  417a58:	b.ge	417acc <printf@plt+0x1605c>  // b.tcont
  417a5c:	ldr	x8, [x20, #16]
  417a60:	ldr	x24, [x8, x1, lsl #3]
  417a64:	cbz	x24, 417b08 <printf@plt+0x16098>
  417a68:	mov	x23, x0
  417a6c:	mov	x0, x24
  417a70:	mov	x1, x23
  417a74:	bl	419848 <printf@plt+0x17dd8>
  417a78:	cbz	w0, 417b1c <printf@plt+0x160ac>
  417a7c:	ldr	w2, [x19, #4]
  417a80:	mov	x0, x24
  417a84:	mov	x1, x23
  417a88:	bl	419958 <printf@plt+0x17ee8>
  417a8c:	mov	w4, w0
  417a90:	cbz	x22, 417a98 <printf@plt+0x16028>
  417a94:	str	w4, [x22]
  417a98:	ldr	x8, [x20]
  417a9c:	mov	x0, x20
  417aa0:	mov	x1, x23
  417aa4:	mov	x2, x24
  417aa8:	ldr	x6, [x8, #96]
  417aac:	mov	x3, x19
  417ab0:	ldp	x20, x19, [sp, #80]
  417ab4:	ldp	x22, x21, [sp, #64]
  417ab8:	ldp	x24, x23, [sp, #48]
  417abc:	ldp	x29, x30, [sp, #32]
  417ac0:	mov	x5, xzr
  417ac4:	add	sp, sp, #0x60
  417ac8:	br	x6
  417acc:	add	x0, sp, #0x10
  417ad0:	bl	418c2c <printf@plt+0x171bc>
  417ad4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  417ad8:	add	x0, x0, #0x352
  417adc:	adrp	x2, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  417ae0:	add	x2, x2, #0xa48
  417ae4:	add	x1, sp, #0x10
  417ae8:	mov	x3, x2
  417aec:	bl	418e54 <printf@plt+0x173e4>
  417af0:	ldp	x20, x19, [sp, #80]
  417af4:	ldp	x22, x21, [sp, #64]
  417af8:	ldp	x24, x23, [sp, #48]
  417afc:	ldp	x29, x30, [sp, #32]
  417b00:	add	sp, sp, #0x60
  417b04:	ret
  417b08:	add	x0, sp, #0x10
  417b0c:	bl	418c2c <printf@plt+0x171bc>
  417b10:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  417b14:	add	x0, x0, #0x369
  417b18:	b	417adc <printf@plt+0x1606c>
  417b1c:	mov	x0, x24
  417b20:	bl	41a1d4 <printf@plt+0x18764>
  417b24:	mov	x1, x0
  417b28:	add	x0, sp, #0x10
  417b2c:	bl	418c04 <printf@plt+0x17194>
  417b30:	mov	x0, sp
  417b34:	mov	w1, w21
  417b38:	bl	418c2c <printf@plt+0x171bc>
  417b3c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x32c0>
  417b40:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  417b44:	add	x0, x0, #0x381
  417b48:	add	x3, x3, #0xa48
  417b4c:	add	x1, sp, #0x10
  417b50:	mov	x2, sp
  417b54:	b	417aec <printf@plt+0x1607c>
  417b58:	tbnz	w1, #31, 417b74 <printf@plt+0x16104>
  417b5c:	ldr	w8, [x0, #24]
  417b60:	cmp	w8, w1
  417b64:	b.le	417b74 <printf@plt+0x16104>
  417b68:	ldr	x8, [x0, #16]
  417b6c:	ldr	x0, [x8, w1, uxtw #3]
  417b70:	ret
  417b74:	mov	x0, xzr
  417b78:	ret
  417b7c:	stp	x29, x30, [sp, #-48]!
  417b80:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  417b84:	ldr	x2, [x8, #3928]
  417b88:	str	x21, [sp, #16]
  417b8c:	stp	x20, x19, [sp, #32]
  417b90:	mov	x19, x1
  417b94:	mov	w20, w0
  417b98:	adrp	x21, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  417b9c:	mov	x29, sp
  417ba0:	cbz	x2, 417bb4 <printf@plt+0x16144>
  417ba4:	ldr	x0, [x21, #3656]
  417ba8:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  417bac:	add	x1, x1, #0xf74
  417bb0:	bl	401700 <fprintf@plt>
  417bb4:	ldr	x0, [x21, #3656]
  417bb8:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  417bbc:	add	x1, x1, #0xf79
  417bc0:	mov	w2, w20
  417bc4:	mov	x3, x19
  417bc8:	bl	401700 <fprintf@plt>
  417bcc:	ldr	x0, [x21, #3656]
  417bd0:	bl	4018d0 <fflush@plt>
  417bd4:	bl	401970 <abort@plt>
  417bd8:	str	xzr, [x0, #32]
  417bdc:	ldr	x8, [x1, #32]
  417be0:	str	x8, [x0, #32]
  417be4:	ldr	x8, [x1]
  417be8:	str	x8, [x0]
  417bec:	ldr	w8, [x1, #8]
  417bf0:	str	w8, [x0, #8]
  417bf4:	ldr	w8, [x1, #12]
  417bf8:	str	w8, [x0, #12]
  417bfc:	ldr	w8, [x1, #16]
  417c00:	str	w8, [x0, #16]
  417c04:	ret
  417c08:	ret
  417c0c:	ldr	w8, [x0]
  417c10:	ldr	w9, [x1]
  417c14:	cmp	w8, w9
  417c18:	b.ne	417d0c <printf@plt+0x1629c>  // b.any
  417c1c:	sub	w8, w8, #0x1
  417c20:	cmp	w8, #0x3
  417c24:	b.hi	417cbc <printf@plt+0x1624c>  // b.pmore
  417c28:	adrp	x9, 423000 <_ZdlPvm@@Base+0x42c0>
  417c2c:	add	x9, x9, #0xfa2
  417c30:	adr	x10, 417c40 <printf@plt+0x161d0>
  417c34:	ldrb	w11, [x9, x8]
  417c38:	add	x10, x10, x11, lsl #2
  417c3c:	br	x10
  417c40:	ldr	w8, [x0, #4]
  417c44:	ldr	w9, [x1, #4]
  417c48:	cmp	w8, w9
  417c4c:	b.ne	417d0c <printf@plt+0x1629c>  // b.any
  417c50:	ldr	w8, [x0, #8]
  417c54:	ldr	w9, [x1, #8]
  417c58:	cmp	w8, w9
  417c5c:	b.ne	417d0c <printf@plt+0x1629c>  // b.any
  417c60:	ldr	w8, [x0, #12]
  417c64:	ldr	w9, [x1, #12]
  417c68:	cmp	w8, w9
  417c6c:	b.eq	417cbc <printf@plt+0x1624c>  // b.none
  417c70:	b	417d0c <printf@plt+0x1629c>
  417c74:	ldr	w8, [x0, #4]
  417c78:	ldr	w9, [x1, #4]
  417c7c:	cmp	w8, w9
  417c80:	b.ne	417d0c <printf@plt+0x1629c>  // b.any
  417c84:	ldr	w8, [x0, #8]
  417c88:	ldr	w9, [x1, #8]
  417c8c:	cmp	w8, w9
  417c90:	b.ne	417d0c <printf@plt+0x1629c>  // b.any
  417c94:	ldr	w8, [x0, #12]
  417c98:	ldr	w9, [x1, #12]
  417c9c:	cmp	w8, w9
  417ca0:	b.eq	417cbc <printf@plt+0x1624c>  // b.none
  417ca4:	mov	w0, wzr
  417ca8:	ret
  417cac:	ldr	w8, [x0, #4]
  417cb0:	ldr	w9, [x1, #4]
  417cb4:	cmp	w8, w9
  417cb8:	b.ne	417d0c <printf@plt+0x1629c>  // b.any
  417cbc:	mov	w0, #0x1                   	// #1
  417cc0:	ret
  417cc4:	ldr	w8, [x0, #4]
  417cc8:	ldr	w9, [x1, #4]
  417ccc:	cmp	w8, w9
  417cd0:	b.ne	417d0c <printf@plt+0x1629c>  // b.any
  417cd4:	ldr	w8, [x0, #8]
  417cd8:	ldr	w9, [x1, #8]
  417cdc:	cmp	w8, w9
  417ce0:	b.ne	417d0c <printf@plt+0x1629c>  // b.any
  417ce4:	ldr	w8, [x0, #12]
  417ce8:	ldr	w9, [x1, #12]
  417cec:	cmp	w8, w9
  417cf0:	b.ne	417d0c <printf@plt+0x1629c>  // b.any
  417cf4:	ldr	w8, [x0, #16]
  417cf8:	ldr	w9, [x1, #16]
  417cfc:	cmp	w8, w9
  417d00:	b.eq	417cbc <printf@plt+0x1624c>  // b.none
  417d04:	mov	w0, wzr
  417d08:	ret
  417d0c:	mov	w0, wzr
  417d10:	ret
  417d14:	ldr	w8, [x0]
  417d18:	ldr	w9, [x1]
  417d1c:	cmp	w8, w9
  417d20:	b.ne	417e14 <printf@plt+0x163a4>  // b.any
  417d24:	sub	w8, w8, #0x1
  417d28:	cmp	w8, #0x3
  417d2c:	b.hi	417dc4 <printf@plt+0x16354>  // b.pmore
  417d30:	adrp	x9, 423000 <_ZdlPvm@@Base+0x42c0>
  417d34:	add	x9, x9, #0xfa6
  417d38:	adr	x10, 417d48 <printf@plt+0x162d8>
  417d3c:	ldrb	w11, [x9, x8]
  417d40:	add	x10, x10, x11, lsl #2
  417d44:	br	x10
  417d48:	ldr	w8, [x0, #4]
  417d4c:	ldr	w9, [x1, #4]
  417d50:	cmp	w8, w9
  417d54:	b.ne	417e14 <printf@plt+0x163a4>  // b.any
  417d58:	ldr	w8, [x0, #8]
  417d5c:	ldr	w9, [x1, #8]
  417d60:	cmp	w8, w9
  417d64:	b.ne	417e14 <printf@plt+0x163a4>  // b.any
  417d68:	ldr	w8, [x0, #12]
  417d6c:	ldr	w9, [x1, #12]
  417d70:	cmp	w8, w9
  417d74:	b.eq	417dc4 <printf@plt+0x16354>  // b.none
  417d78:	b	417e14 <printf@plt+0x163a4>
  417d7c:	ldr	w8, [x0, #4]
  417d80:	ldr	w9, [x1, #4]
  417d84:	cmp	w8, w9
  417d88:	b.ne	417e14 <printf@plt+0x163a4>  // b.any
  417d8c:	ldr	w8, [x0, #8]
  417d90:	ldr	w9, [x1, #8]
  417d94:	cmp	w8, w9
  417d98:	b.ne	417e14 <printf@plt+0x163a4>  // b.any
  417d9c:	ldr	w8, [x0, #12]
  417da0:	ldr	w9, [x1, #12]
  417da4:	cmp	w8, w9
  417da8:	b.eq	417dc4 <printf@plt+0x16354>  // b.none
  417dac:	mov	w0, #0x1                   	// #1
  417db0:	ret
  417db4:	ldr	w8, [x0, #4]
  417db8:	ldr	w9, [x1, #4]
  417dbc:	cmp	w8, w9
  417dc0:	b.ne	417e14 <printf@plt+0x163a4>  // b.any
  417dc4:	mov	w0, wzr
  417dc8:	ret
  417dcc:	ldr	w8, [x0, #4]
  417dd0:	ldr	w9, [x1, #4]
  417dd4:	cmp	w8, w9
  417dd8:	b.ne	417e14 <printf@plt+0x163a4>  // b.any
  417ddc:	ldr	w8, [x0, #8]
  417de0:	ldr	w9, [x1, #8]
  417de4:	cmp	w8, w9
  417de8:	b.ne	417e14 <printf@plt+0x163a4>  // b.any
  417dec:	ldr	w8, [x0, #12]
  417df0:	ldr	w9, [x1, #12]
  417df4:	cmp	w8, w9
  417df8:	b.ne	417e14 <printf@plt+0x163a4>  // b.any
  417dfc:	ldr	w8, [x0, #16]
  417e00:	ldr	w9, [x1, #16]
  417e04:	cmp	w8, w9
  417e08:	b.eq	417dc4 <printf@plt+0x16354>  // b.none
  417e0c:	mov	w0, #0x1                   	// #1
  417e10:	ret
  417e14:	mov	w0, #0x1                   	// #1
  417e18:	ret
  417e1c:	ldr	w8, [x0, #4]
  417e20:	str	w8, [x1]
  417e24:	ldr	w8, [x0, #8]
  417e28:	str	w8, [x1, #4]
  417e2c:	ldr	w8, [x0, #12]
  417e30:	str	w8, [x1, #8]
  417e34:	ldr	w8, [x0, #16]
  417e38:	str	w8, [x1, #12]
  417e3c:	ldr	w0, [x0]
  417e40:	ret
  417e44:	str	wzr, [x0]
  417e48:	ret
  417e4c:	mov	w9, #0xffff                	// #65535
  417e50:	cmp	w1, w9
  417e54:	mov	w8, #0x3                   	// #3
  417e58:	csel	w10, w1, w9, cc  // cc = lo, ul, last
  417e5c:	cmp	w2, w9
  417e60:	stp	w8, w10, [x0]
  417e64:	csel	w8, w2, w9, cc  // cc = lo, ul, last
  417e68:	cmp	w3, w9
  417e6c:	csel	w9, w3, w9, cc  // cc = lo, ul, last
  417e70:	stp	w8, w9, [x0, #8]
  417e74:	ret
  417e78:	mov	w9, #0xffff                	// #65535
  417e7c:	cmp	w1, w9
  417e80:	mov	w8, #0x1                   	// #1
  417e84:	csel	w10, w1, w9, cc  // cc = lo, ul, last
  417e88:	cmp	w2, w9
  417e8c:	stp	w8, w10, [x0]
  417e90:	csel	w8, w2, w9, cc  // cc = lo, ul, last
  417e94:	cmp	w3, w9
  417e98:	csel	w9, w3, w9, cc  // cc = lo, ul, last
  417e9c:	stp	w8, w9, [x0, #8]
  417ea0:	ret
  417ea4:	mov	w9, #0xffff                	// #65535
  417ea8:	cmp	w1, w9
  417eac:	mov	w8, #0x2                   	// #2
  417eb0:	csel	w10, w1, w9, cc  // cc = lo, ul, last
  417eb4:	cmp	w2, w9
  417eb8:	stp	w8, w10, [x0]
  417ebc:	csel	w8, w2, w9, cc  // cc = lo, ul, last
  417ec0:	cmp	w3, w9
  417ec4:	csel	w10, w3, w9, cc  // cc = lo, ul, last
  417ec8:	cmp	w4, w9
  417ecc:	stp	w8, w10, [x0, #8]
  417ed0:	csel	w8, w4, w9, cc  // cc = lo, ul, last
  417ed4:	str	w8, [x0, #16]
  417ed8:	ret
  417edc:	mov	w9, #0xffff                	// #65535
  417ee0:	cmp	w1, w9
  417ee4:	mov	w8, #0x4                   	// #4
  417ee8:	csel	w9, w1, w9, cc  // cc = lo, ul, last
  417eec:	stp	w8, w9, [x0]
  417ef0:	ret
  417ef4:	str	w1, [x0]
  417ef8:	mov	x9, x2
  417efc:	ldrb	w10, [x9, #1]!
  417f00:	mov	w8, #0x2                   	// #2
  417f04:	mov	w11, #0x4                   	// #4
  417f08:	cmp	w10, #0x23
  417f0c:	csel	x8, x11, x8, eq  // eq = none
  417f10:	cbz	x3, 41804c <printf@plt+0x165dc>
  417f14:	cmp	w10, #0x23
  417f18:	b.ne	417fb4 <printf@plt+0x16544>  // b.any
  417f1c:	adrp	x11, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  417f20:	adrp	x12, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  417f24:	adrp	x13, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  417f28:	mov	x9, xzr
  417f2c:	add	x10, x2, #0x2
  417f30:	add	x11, x11, #0x340
  417f34:	add	x12, x12, #0x240
  417f38:	add	x13, x13, #0x40
  417f3c:	b	417f5c <printf@plt+0x164ec>
  417f40:	cmp	x8, x15
  417f44:	b.ne	418054 <printf@plt+0x165e4>  // b.any
  417f48:	add	x9, x9, #0x1
  417f4c:	cmp	x9, x3
  417f50:	add	x10, x10, x8
  417f54:	str	w16, [x14]
  417f58:	b.eq	41804c <printf@plt+0x165dc>  // b.none
  417f5c:	add	x14, x0, x9, lsl #2
  417f60:	mov	w16, wzr
  417f64:	mov	x15, xzr
  417f68:	add	x14, x14, #0x4
  417f6c:	b	417f84 <printf@plt+0x16514>
  417f70:	add	w16, w17, w16, lsl #4
  417f74:	sub	w16, w16, #0x30
  417f78:	add	x15, x15, #0x1
  417f7c:	cmp	x8, x15
  417f80:	b.eq	417f48 <printf@plt+0x164d8>  // b.none
  417f84:	ldrb	w17, [x10, x15]
  417f88:	ldrb	w18, [x11, x17]
  417f8c:	cbz	w18, 417f40 <printf@plt+0x164d0>
  417f90:	ldrb	w18, [x12, x17]
  417f94:	cbnz	w18, 417f70 <printf@plt+0x16500>
  417f98:	ldrb	w18, [x13, x17]
  417f9c:	add	w16, w17, w16, lsl #4
  417fa0:	cbz	w18, 417fac <printf@plt+0x1653c>
  417fa4:	sub	w16, w16, #0x37
  417fa8:	b	417f78 <printf@plt+0x16508>
  417fac:	sub	w16, w16, #0x57
  417fb0:	b	417f78 <printf@plt+0x16508>
  417fb4:	adrp	x11, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  417fb8:	adrp	x12, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  417fbc:	adrp	x13, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  417fc0:	mov	x10, xzr
  417fc4:	add	x11, x11, #0x340
  417fc8:	add	x12, x12, #0x240
  417fcc:	add	x13, x13, #0x40
  417fd0:	b	417ff4 <printf@plt+0x16584>
  417fd4:	cmp	x8, x15
  417fd8:	b.ne	418054 <printf@plt+0x165e4>  // b.any
  417fdc:	add	x10, x10, #0x1
  417fe0:	add	w15, w16, w16, lsl #8
  417fe4:	cmp	x10, x3
  417fe8:	add	x9, x9, x8
  417fec:	str	w15, [x14]
  417ff0:	b.eq	41804c <printf@plt+0x165dc>  // b.none
  417ff4:	add	x14, x0, x10, lsl #2
  417ff8:	mov	w16, wzr
  417ffc:	mov	x15, xzr
  418000:	add	x14, x14, #0x4
  418004:	b	41801c <printf@plt+0x165ac>
  418008:	add	w16, w17, w16, lsl #4
  41800c:	sub	w16, w16, #0x30
  418010:	add	x15, x15, #0x1
  418014:	cmp	x8, x15
  418018:	b.eq	417fdc <printf@plt+0x1656c>  // b.none
  41801c:	ldrb	w17, [x9, x15]
  418020:	ldrb	w18, [x11, x17]
  418024:	cbz	w18, 417fd4 <printf@plt+0x16564>
  418028:	ldrb	w18, [x12, x17]
  41802c:	cbnz	w18, 418008 <printf@plt+0x16598>
  418030:	ldrb	w18, [x13, x17]
  418034:	add	w16, w17, w16, lsl #4
  418038:	cbz	w18, 418044 <printf@plt+0x165d4>
  41803c:	sub	w16, w16, #0x37
  418040:	b	418010 <printf@plt+0x165a0>
  418044:	sub	w16, w16, #0x57
  418048:	b	418010 <printf@plt+0x165a0>
  41804c:	mov	w0, #0x1                   	// #1
  418050:	ret
  418054:	mov	w0, wzr
  418058:	ret
  41805c:	mov	x2, x1
  418060:	mov	w1, #0x3                   	// #3
  418064:	mov	w3, #0x3                   	// #3
  418068:	b	417ef4 <printf@plt+0x16484>
  41806c:	mov	x2, x1
  418070:	mov	w1, #0x1                   	// #1
  418074:	mov	w3, #0x3                   	// #3
  418078:	b	417ef4 <printf@plt+0x16484>
  41807c:	mov	x2, x1
  418080:	mov	w1, #0x2                   	// #2
  418084:	mov	w3, #0x4                   	// #4
  418088:	b	417ef4 <printf@plt+0x16484>
  41808c:	mov	x2, x1
  418090:	mov	w1, #0x4                   	// #4
  418094:	mov	w3, #0x1                   	// #1
  418098:	b	417ef4 <printf@plt+0x16484>
  41809c:	ldr	w8, [x0]
  4180a0:	sub	w8, w8, #0x1
  4180a4:	cmp	w8, #0x3
  4180a8:	b.hi	4180f0 <printf@plt+0x16680>  // b.pmore
  4180ac:	adrp	x9, 423000 <_ZdlPvm@@Base+0x42c0>
  4180b0:	add	x9, x9, #0xfaa
  4180b4:	adr	x10, 4180c4 <printf@plt+0x16654>
  4180b8:	ldrb	w11, [x9, x8]
  4180bc:	add	x10, x10, x11, lsl #2
  4180c0:	br	x10
  4180c4:	ldr	w8, [x0, #4]
  4180c8:	mov	w9, #0xffff                	// #65535
  4180cc:	sub	w8, w9, w8
  4180d0:	str	w8, [x1]
  4180d4:	ldr	w8, [x0, #8]
  4180d8:	sub	w8, w9, w8
  4180dc:	str	w8, [x2]
  4180e0:	ldr	w8, [x0, #12]
  4180e4:	sub	w8, w9, w8
  4180e8:	str	w8, [x3]
  4180ec:	ret
  4180f0:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  4180f4:	add	x1, x1, #0xfbf
  4180f8:	mov	w0, #0x100                 	// #256
  4180fc:	b	417b7c <printf@plt+0x1610c>
  418100:	ldr	w8, [x0, #16]
  418104:	ldr	w9, [x0, #4]
  418108:	mov	w10, #0xffff                	// #65535
  41810c:	sub	w11, w10, w8
  418110:	mul	w9, w11, w9
  418114:	mov	w11, #0x8001                	// #32769
  418118:	movk	w11, #0x8000, lsl #16
  41811c:	umull	x9, w9, w11
  418120:	lsr	x9, x9, #47
  418124:	add	w8, w9, w8
  418128:	cmp	w8, w10
  41812c:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  418130:	eor	w8, w8, #0xffff
  418134:	str	w8, [x1]
  418138:	ldr	w8, [x0, #16]
  41813c:	ldr	w9, [x0, #8]
  418140:	sub	w12, w10, w8
  418144:	mul	w9, w12, w9
  418148:	umull	x9, w9, w11
  41814c:	lsr	x9, x9, #47
  418150:	add	w8, w9, w8
  418154:	cmp	w8, w10
  418158:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  41815c:	eor	w8, w8, #0xffff
  418160:	str	w8, [x2]
  418164:	ldp	w9, w8, [x0, #12]
  418168:	sub	w12, w10, w8
  41816c:	mul	w9, w12, w9
  418170:	umull	x9, w9, w11
  418174:	lsr	x9, x9, #47
  418178:	add	w8, w9, w8
  41817c:	cmp	w8, w10
  418180:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  418184:	eor	w8, w8, #0xffff
  418188:	str	w8, [x3]
  41818c:	ret
  418190:	ldr	w8, [x0, #4]
  418194:	str	w8, [x1]
  418198:	ldr	w8, [x0, #8]
  41819c:	str	w8, [x2]
  4181a0:	ldr	w8, [x0, #12]
  4181a4:	str	w8, [x3]
  4181a8:	ret
  4181ac:	ldr	w8, [x0, #4]
  4181b0:	str	w8, [x3]
  4181b4:	str	w8, [x2]
  4181b8:	str	w8, [x1]
  4181bc:	ret
  4181c0:	ldr	w8, [x0]
  4181c4:	sub	w8, w8, #0x1
  4181c8:	cmp	w8, #0x3
  4181cc:	b.hi	418204 <printf@plt+0x16794>  // b.pmore
  4181d0:	adrp	x9, 423000 <_ZdlPvm@@Base+0x42c0>
  4181d4:	add	x9, x9, #0xfae
  4181d8:	adr	x10, 4181e8 <printf@plt+0x16778>
  4181dc:	ldrb	w11, [x9, x8]
  4181e0:	add	x10, x10, x11, lsl #2
  4181e4:	br	x10
  4181e8:	ldr	w8, [x0, #4]
  4181ec:	str	w8, [x1]
  4181f0:	ldr	w8, [x0, #8]
  4181f4:	str	w8, [x2]
  4181f8:	ldr	w8, [x0, #12]
  4181fc:	str	w8, [x3]
  418200:	ret
  418204:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  418208:	add	x1, x1, #0xfbf
  41820c:	mov	w0, #0x11f                 	// #287
  418210:	b	417b7c <printf@plt+0x1610c>
  418214:	ldr	w8, [x0, #16]
  418218:	ldr	w9, [x0, #4]
  41821c:	mov	w10, #0xffff                	// #65535
  418220:	sub	w11, w10, w8
  418224:	mul	w9, w11, w9
  418228:	mov	w11, #0x8001                	// #32769
  41822c:	movk	w11, #0x8000, lsl #16
  418230:	umull	x9, w9, w11
  418234:	lsr	x9, x9, #47
  418238:	add	w8, w9, w8
  41823c:	cmp	w8, w10
  418240:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  418244:	str	w8, [x1]
  418248:	ldr	w8, [x0, #16]
  41824c:	ldr	w9, [x0, #8]
  418250:	sub	w12, w10, w8
  418254:	mul	w9, w12, w9
  418258:	umull	x9, w9, w11
  41825c:	lsr	x9, x9, #47
  418260:	add	w8, w9, w8
  418264:	cmp	w8, w10
  418268:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  41826c:	str	w8, [x2]
  418270:	ldp	w9, w8, [x0, #12]
  418274:	sub	w12, w10, w8
  418278:	mul	w9, w12, w9
  41827c:	umull	x9, w9, w11
  418280:	lsr	x9, x9, #47
  418284:	add	w8, w9, w8
  418288:	cmp	w8, w10
  41828c:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  418290:	str	w8, [x3]
  418294:	ret
  418298:	ldr	w8, [x0, #4]
  41829c:	mov	w9, #0xffff                	// #65535
  4182a0:	sub	w8, w9, w8
  4182a4:	str	w8, [x1]
  4182a8:	ldr	w8, [x0, #8]
  4182ac:	sub	w8, w9, w8
  4182b0:	str	w8, [x2]
  4182b4:	ldr	w8, [x0, #12]
  4182b8:	sub	w8, w9, w8
  4182bc:	str	w8, [x3]
  4182c0:	ret
  4182c4:	ldr	w8, [x0, #4]
  4182c8:	mov	w9, #0xffff                	// #65535
  4182cc:	sub	w8, w9, w8
  4182d0:	str	w8, [x3]
  4182d4:	str	w8, [x2]
  4182d8:	str	w8, [x1]
  4182dc:	ret
  4182e0:	ldr	w8, [x0]
  4182e4:	sub	w8, w8, #0x1
  4182e8:	cmp	w8, #0x3
  4182ec:	b.hi	4183e0 <printf@plt+0x16970>  // b.pmore
  4182f0:	adrp	x9, 423000 <_ZdlPvm@@Base+0x42c0>
  4182f4:	add	x9, x9, #0xfb2
  4182f8:	adr	x10, 418308 <printf@plt+0x16898>
  4182fc:	ldrb	w11, [x9, x8]
  418300:	add	x10, x10, x11, lsl #2
  418304:	br	x10
  418308:	ldp	w8, w9, [x0, #8]
  41830c:	ldr	w10, [x0, #4]
  418310:	cmp	w8, w9
  418314:	csel	w8, w8, w9, cc  // cc = lo, ul, last
  418318:	cmp	w10, w8
  41831c:	csel	w9, w10, w8, cc  // cc = lo, ul, last
  418320:	mov	w8, #0xffff                	// #65535
  418324:	cmp	w9, w8
  418328:	str	w9, [x4]
  41832c:	b.eq	4183b0 <printf@plt+0x16940>  // b.none
  418330:	ldr	w10, [x0, #4]
  418334:	sub	w11, w8, w9
  418338:	sub	w9, w10, w9
  41833c:	lsl	w10, w9, #16
  418340:	sub	w9, w10, w9
  418344:	udiv	w9, w9, w11
  418348:	str	w9, [x1]
  41834c:	ldr	w9, [x0, #8]
  418350:	ldr	w10, [x4]
  418354:	sub	w9, w9, w10
  418358:	lsl	w11, w9, #16
  41835c:	sub	w10, w8, w10
  418360:	sub	w9, w11, w9
  418364:	udiv	w9, w9, w10
  418368:	str	w9, [x2]
  41836c:	ldr	w9, [x0, #12]
  418370:	ldr	w10, [x4]
  418374:	sub	w9, w9, w10
  418378:	b	418464 <printf@plt+0x169f4>
  41837c:	ldp	w9, w10, [x0, #4]
  418380:	ldr	w11, [x0, #12]
  418384:	mov	w8, #0xffff                	// #65535
  418388:	sub	w10, w8, w10
  41838c:	sub	w11, w8, w11
  418390:	cmp	w10, w11
  418394:	sub	w9, w8, w9
  418398:	csel	w10, w10, w11, cc  // cc = lo, ul, last
  41839c:	cmp	w9, w10
  4183a0:	csel	w9, w9, w10, cc  // cc = lo, ul, last
  4183a4:	cmp	w9, w8
  4183a8:	str	w9, [x4]
  4183ac:	b.ne	418414 <printf@plt+0x169a4>  // b.any
  4183b0:	str	w8, [x1]
  4183b4:	str	w8, [x2]
  4183b8:	str	w8, [x3]
  4183bc:	ret
  4183c0:	str	wzr, [x3]
  4183c4:	str	wzr, [x2]
  4183c8:	str	wzr, [x1]
  4183cc:	ldr	w8, [x0, #4]
  4183d0:	mov	w9, #0xffff                	// #65535
  4183d4:	sub	w8, w9, w8
  4183d8:	str	w8, [x4]
  4183dc:	ret
  4183e0:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  4183e4:	add	x1, x1, #0xfbf
  4183e8:	mov	w0, #0x151                 	// #337
  4183ec:	b	417b7c <printf@plt+0x1610c>
  4183f0:	ldr	w8, [x0, #4]
  4183f4:	str	w8, [x1]
  4183f8:	ldr	w8, [x0, #8]
  4183fc:	str	w8, [x2]
  418400:	ldr	w8, [x0, #12]
  418404:	str	w8, [x3]
  418408:	ldr	w8, [x0, #16]
  41840c:	str	w8, [x4]
  418410:	ret
  418414:	ldr	w10, [x0, #4]
  418418:	sub	w9, w8, w9
  41841c:	sub	w10, w9, w10
  418420:	lsl	w11, w10, #16
  418424:	sub	w10, w11, w10
  418428:	udiv	w9, w10, w9
  41842c:	str	w9, [x1]
  418430:	ldr	w9, [x0, #8]
  418434:	ldr	w10, [x4]
  418438:	add	w9, w9, w10
  41843c:	sub	w9, w8, w9
  418440:	lsl	w11, w9, #16
  418444:	sub	w10, w8, w10
  418448:	sub	w9, w11, w9
  41844c:	udiv	w9, w9, w10
  418450:	str	w9, [x2]
  418454:	ldr	w9, [x0, #12]
  418458:	ldr	w10, [x4]
  41845c:	add	w9, w9, w10
  418460:	sub	w9, w8, w9
  418464:	lsl	w11, w9, #16
  418468:	sub	w9, w11, w9
  41846c:	sub	w8, w8, w10
  418470:	udiv	w8, w9, w8
  418474:	str	w8, [x3]
  418478:	ret
  41847c:	ldr	w8, [x0]
  418480:	sub	w8, w8, #0x1
  418484:	cmp	w8, #0x3
  418488:	b.hi	4184e4 <printf@plt+0x16a74>  // b.pmore
  41848c:	adrp	x9, 423000 <_ZdlPvm@@Base+0x42c0>
  418490:	add	x9, x9, #0xfb6
  418494:	adr	x10, 4184a4 <printf@plt+0x16a34>
  418498:	ldrb	w11, [x9, x8]
  41849c:	add	x10, x10, x11, lsl #2
  4184a0:	br	x10
  4184a4:	ldp	w9, w10, [x0, #4]
  4184a8:	ldr	w12, [x0, #12]
  4184ac:	mov	w8, #0xde                  	// #222
  4184b0:	mov	w11, #0x2c3                 	// #707
  4184b4:	mul	w8, w9, w8
  4184b8:	mov	w13, #0x47                  	// #71
  4184bc:	mov	w14, #0x4dd3                	// #19923
  4184c0:	madd	w8, w10, w11, w8
  4184c4:	movk	w14, #0x1062, lsl #16
  4184c8:	madd	w8, w12, w13, w8
  4184cc:	umull	x8, w8, w14
  4184d0:	lsr	x8, x8, #38
  4184d4:	mov	w9, #0xffff                	// #65535
  4184d8:	sub	w8, w9, w8
  4184dc:	str	w8, [x1]
  4184e0:	ret
  4184e4:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  4184e8:	add	x1, x1, #0xfbf
  4184ec:	mov	w0, #0x16a                 	// #362
  4184f0:	b	417b7c <printf@plt+0x1610c>
  4184f4:	ldp	w8, w10, [x0, #4]
  4184f8:	mov	w9, #0xde                  	// #222
  4184fc:	mov	w11, #0x2c3                 	// #707
  418500:	mul	w8, w8, w9
  418504:	madd	w8, w10, w11, w8
  418508:	ldp	w9, w11, [x0, #12]
  41850c:	mov	w10, #0x47                  	// #71
  418510:	madd	w8, w9, w10, w8
  418514:	mov	w9, #0x4dd3                	// #19923
  418518:	movk	w9, #0x1062, lsl #16
  41851c:	umull	x8, w8, w9
  418520:	mov	w10, #0xffff                	// #65535
  418524:	lsr	x8, x8, #38
  418528:	sub	w8, w10, w8
  41852c:	sub	w9, w10, w11
  418530:	mul	w8, w8, w9
  418534:	str	w8, [x1]
  418538:	ret
  41853c:	ldp	w9, w10, [x0, #4]
  418540:	ldr	w12, [x0, #12]
  418544:	mov	w8, #0xde                  	// #222
  418548:	mov	w11, #0x2c3                 	// #707
  41854c:	mul	w8, w9, w8
  418550:	mov	w13, #0x47                  	// #71
  418554:	madd	w8, w10, w11, w8
  418558:	mov	w9, #0x4dd3                	// #19923
  41855c:	madd	w8, w12, w13, w8
  418560:	movk	w9, #0x1062, lsl #16
  418564:	umull	x8, w8, w9
  418568:	lsr	x8, x8, #38
  41856c:	str	w8, [x1]
  418570:	ret
  418574:	ldr	w8, [x0, #4]
  418578:	str	w8, [x1]
  41857c:	ret
  418580:	stp	x29, x30, [sp, #-32]!
  418584:	stp	x20, x19, [sp, #16]
  418588:	mov	x29, sp
  41858c:	mov	x20, x0
  418590:	mov	w0, #0x1e                  	// #30
  418594:	bl	4016a0 <_Znam@plt>
  418598:	ldr	w8, [x20]
  41859c:	mov	x19, x0
  4185a0:	cmp	w8, #0x4
  4185a4:	b.hi	4185d4 <printf@plt+0x16b64>  // b.pmore
  4185a8:	adrp	x9, 423000 <_ZdlPvm@@Base+0x42c0>
  4185ac:	add	x9, x9, #0xfba
  4185b0:	adr	x10, 4185c0 <printf@plt+0x16b50>
  4185b4:	ldrb	w11, [x9, x8]
  4185b8:	add	x10, x10, x11, lsl #2
  4185bc:	br	x10
  4185c0:	mov	x8, #0x6564                	// #25956
  4185c4:	movk	x8, #0x6166, lsl #16
  4185c8:	movk	x8, #0x6c75, lsl #32
  4185cc:	movk	x8, #0x74, lsl #48
  4185d0:	str	x8, [x19]
  4185d4:	mov	x0, x19
  4185d8:	ldp	x20, x19, [sp, #16]
  4185dc:	ldp	x29, x30, [sp], #32
  4185e0:	ret
  4185e4:	ldp	s0, s1, [x20, #4]
  4185e8:	ldr	s2, [x20, #12]
  4185ec:	mov	x8, #0xffe000000000        	// #281337537757184
  4185f0:	movk	x8, #0x40ef, lsl #48
  4185f4:	fmov	d3, x8
  4185f8:	ucvtf	d0, d0
  4185fc:	ucvtf	d1, d1
  418600:	ucvtf	d2, d2
  418604:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  418608:	fdiv	d0, d0, d3
  41860c:	fdiv	d1, d1, d3
  418610:	fdiv	d2, d2, d3
  418614:	add	x1, x1, #0xff1
  418618:	b	4186a4 <printf@plt+0x16c34>
  41861c:	ldp	s0, s1, [x20, #4]
  418620:	ldp	s2, s3, [x20, #12]
  418624:	mov	x8, #0xffe000000000        	// #281337537757184
  418628:	movk	x8, #0x40ef, lsl #48
  41862c:	fmov	d4, x8
  418630:	ucvtf	d0, d0
  418634:	ucvtf	d1, d1
  418638:	ucvtf	d2, d2
  41863c:	ucvtf	d3, d3
  418640:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  418644:	fdiv	d0, d0, d4
  418648:	fdiv	d1, d1, d4
  41864c:	fdiv	d2, d2, d4
  418650:	fdiv	d3, d3, d4
  418654:	add	x1, x1, #0x7
  418658:	mov	x0, x19
  41865c:	bl	401800 <sprintf@plt>
  418660:	mov	x0, x19
  418664:	ldp	x20, x19, [sp, #16]
  418668:	ldp	x29, x30, [sp], #32
  41866c:	ret
  418670:	ldp	s0, s1, [x20, #4]
  418674:	ldr	s2, [x20, #12]
  418678:	mov	x8, #0xffe000000000        	// #281337537757184
  41867c:	movk	x8, #0x40ef, lsl #48
  418680:	fmov	d3, x8
  418684:	ucvtf	d0, d0
  418688:	ucvtf	d1, d1
  41868c:	ucvtf	d2, d2
  418690:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  418694:	fdiv	d0, d0, d3
  418698:	fdiv	d1, d1, d3
  41869c:	fdiv	d2, d2, d3
  4186a0:	add	x1, x1, #0xfdb
  4186a4:	mov	x0, x19
  4186a8:	bl	401800 <sprintf@plt>
  4186ac:	mov	x0, x19
  4186b0:	ldp	x20, x19, [sp, #16]
  4186b4:	ldp	x29, x30, [sp], #32
  4186b8:	ret
  4186bc:	ldr	s0, [x20, #4]
  4186c0:	mov	x8, #0xffe000000000        	// #281337537757184
  4186c4:	movk	x8, #0x40ef, lsl #48
  4186c8:	fmov	d1, x8
  4186cc:	ucvtf	d0, d0
  4186d0:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  4186d4:	fdiv	d0, d0, d1
  4186d8:	add	x1, x1, #0x24
  4186dc:	mov	x0, x19
  4186e0:	bl	401800 <sprintf@plt>
  4186e4:	mov	x0, x19
  4186e8:	ldp	x20, x19, [sp, #16]
  4186ec:	ldp	x29, x30, [sp], #32
  4186f0:	ret
  4186f4:	movi	v0.2d, #0x0
  4186f8:	stp	q0, q0, [x0, #224]
  4186fc:	stp	q0, q0, [x0, #192]
  418700:	stp	q0, q0, [x0, #160]
  418704:	stp	q0, q0, [x0, #128]
  418708:	stp	q0, q0, [x0, #96]
  41870c:	stp	q0, q0, [x0, #64]
  418710:	stp	q0, q0, [x0, #32]
  418714:	stp	q0, q0, [x0]
  418718:	ret
  41871c:	movi	v0.2d, #0x0
  418720:	stp	q0, q0, [x0, #224]
  418724:	stp	q0, q0, [x0, #192]
  418728:	stp	q0, q0, [x0, #160]
  41872c:	stp	q0, q0, [x0, #128]
  418730:	stp	q0, q0, [x0, #96]
  418734:	stp	q0, q0, [x0, #64]
  418738:	stp	q0, q0, [x0, #32]
  41873c:	stp	q0, q0, [x0]
  418740:	ret
  418744:	movi	v0.2d, #0x0
  418748:	stp	q0, q0, [x0, #224]
  41874c:	stp	q0, q0, [x0, #192]
  418750:	stp	q0, q0, [x0, #160]
  418754:	stp	q0, q0, [x0, #128]
  418758:	stp	q0, q0, [x0, #96]
  41875c:	stp	q0, q0, [x0, #64]
  418760:	stp	q0, q0, [x0, #32]
  418764:	stp	q0, q0, [x0]
  418768:	ldrb	w8, [x1]
  41876c:	cbz	w8, 418788 <printf@plt+0x16d18>
  418770:	add	x9, x1, #0x1
  418774:	mov	w10, #0x1                   	// #1
  418778:	and	x8, x8, #0xff
  41877c:	strb	w10, [x0, x8]
  418780:	ldrb	w8, [x9], #1
  418784:	cbnz	w8, 418778 <printf@plt+0x16d08>
  418788:	ret
  41878c:	movi	v0.2d, #0x0
  418790:	stp	q0, q0, [x0, #224]
  418794:	stp	q0, q0, [x0, #192]
  418798:	stp	q0, q0, [x0, #160]
  41879c:	stp	q0, q0, [x0, #128]
  4187a0:	stp	q0, q0, [x0, #96]
  4187a4:	stp	q0, q0, [x0, #64]
  4187a8:	stp	q0, q0, [x0, #32]
  4187ac:	stp	q0, q0, [x0]
  4187b0:	ldrb	w8, [x1]
  4187b4:	cbz	w8, 4187d0 <printf@plt+0x16d60>
  4187b8:	add	x9, x1, #0x1
  4187bc:	mov	w10, #0x1                   	// #1
  4187c0:	and	x8, x8, #0xff
  4187c4:	strb	w10, [x0, x8]
  4187c8:	ldrb	w8, [x9], #1
  4187cc:	cbnz	w8, 4187c0 <printf@plt+0x16d50>
  4187d0:	ret
  4187d4:	ret
  4187d8:	add	x8, x1, #0x100
  4187dc:	cmp	x0, x8
  4187e0:	b.cs	418818 <printf@plt+0x16da8>  // b.hs, b.nlast
  4187e4:	add	x8, x0, #0x100
  4187e8:	cmp	x1, x8
  4187ec:	b.cs	418818 <printf@plt+0x16da8>  // b.hs, b.nlast
  4187f0:	mov	x8, xzr
  4187f4:	mov	w9, #0x1                   	// #1
  4187f8:	b	418808 <printf@plt+0x16d98>
  4187fc:	add	x8, x8, #0x1
  418800:	cmp	x8, #0x100
  418804:	b.eq	4188fc <printf@plt+0x16e8c>  // b.none
  418808:	ldrb	w10, [x1, x8]
  41880c:	cbz	w10, 4187fc <printf@plt+0x16d8c>
  418810:	strb	w9, [x0, x8]
  418814:	b	4187fc <printf@plt+0x16d8c>
  418818:	mov	x8, xzr
  41881c:	add	x9, x0, #0x7
  418820:	mov	w10, #0x1                   	// #1
  418824:	b	418834 <printf@plt+0x16dc4>
  418828:	add	x8, x8, #0x8
  41882c:	cmp	x8, #0x100
  418830:	b.eq	4188fc <printf@plt+0x16e8c>  // b.none
  418834:	ldr	d0, [x1, x8]
  418838:	cmeq	v0.8b, v0.8b, #0
  41883c:	mvn	v0.8b, v0.8b
  418840:	umov	w11, v0.b[0]
  418844:	tbnz	w11, #0, 418884 <printf@plt+0x16e14>
  418848:	umov	w11, v0.b[1]
  41884c:	tbnz	w11, #0, 418894 <printf@plt+0x16e24>
  418850:	umov	w11, v0.b[2]
  418854:	tbnz	w11, #0, 4188a4 <printf@plt+0x16e34>
  418858:	umov	w11, v0.b[3]
  41885c:	tbnz	w11, #0, 4188b4 <printf@plt+0x16e44>
  418860:	umov	w11, v0.b[4]
  418864:	tbnz	w11, #0, 4188c4 <printf@plt+0x16e54>
  418868:	umov	w11, v0.b[5]
  41886c:	tbnz	w11, #0, 4188d4 <printf@plt+0x16e64>
  418870:	umov	w11, v0.b[6]
  418874:	tbnz	w11, #0, 4188e4 <printf@plt+0x16e74>
  418878:	umov	w11, v0.b[7]
  41887c:	tbz	w11, #0, 418828 <printf@plt+0x16db8>
  418880:	b	4188f4 <printf@plt+0x16e84>
  418884:	add	x11, x9, x8
  418888:	sturb	w10, [x11, #-7]
  41888c:	umov	w11, v0.b[1]
  418890:	tbz	w11, #0, 418850 <printf@plt+0x16de0>
  418894:	add	x11, x9, x8
  418898:	sturb	w10, [x11, #-6]
  41889c:	umov	w11, v0.b[2]
  4188a0:	tbz	w11, #0, 418858 <printf@plt+0x16de8>
  4188a4:	add	x11, x9, x8
  4188a8:	sturb	w10, [x11, #-5]
  4188ac:	umov	w11, v0.b[3]
  4188b0:	tbz	w11, #0, 418860 <printf@plt+0x16df0>
  4188b4:	add	x11, x9, x8
  4188b8:	sturb	w10, [x11, #-4]
  4188bc:	umov	w11, v0.b[4]
  4188c0:	tbz	w11, #0, 418868 <printf@plt+0x16df8>
  4188c4:	add	x11, x9, x8
  4188c8:	sturb	w10, [x11, #-3]
  4188cc:	umov	w11, v0.b[5]
  4188d0:	tbz	w11, #0, 418870 <printf@plt+0x16e00>
  4188d4:	add	x11, x9, x8
  4188d8:	sturb	w10, [x11, #-2]
  4188dc:	umov	w11, v0.b[6]
  4188e0:	tbz	w11, #0, 418878 <printf@plt+0x16e08>
  4188e4:	add	x11, x9, x8
  4188e8:	sturb	w10, [x11, #-1]
  4188ec:	umov	w11, v0.b[7]
  4188f0:	tbz	w11, #0, 418828 <printf@plt+0x16db8>
  4188f4:	strb	w10, [x9, x8]
  4188f8:	b	418828 <printf@plt+0x16db8>
  4188fc:	ret
  418900:	stp	x29, x30, [sp, #-96]!
  418904:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  418908:	ldr	w9, [x8, #2624]
  41890c:	stp	x28, x27, [sp, #16]
  418910:	stp	x26, x25, [sp, #32]
  418914:	stp	x24, x23, [sp, #48]
  418918:	stp	x22, x21, [sp, #64]
  41891c:	stp	x20, x19, [sp, #80]
  418920:	mov	x29, sp
  418924:	cbz	w9, 418944 <printf@plt+0x16ed4>
  418928:	ldp	x20, x19, [sp, #80]
  41892c:	ldp	x22, x21, [sp, #64]
  418930:	ldp	x24, x23, [sp, #48]
  418934:	ldp	x26, x25, [sp, #32]
  418938:	ldp	x28, x27, [sp, #16]
  41893c:	ldp	x29, x30, [sp], #96
  418940:	ret
  418944:	mov	w9, #0x1                   	// #1
  418948:	adrp	x22, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  41894c:	adrp	x23, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  418950:	adrp	x24, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  418954:	adrp	x25, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  418958:	adrp	x26, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41895c:	adrp	x27, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  418960:	adrp	x28, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  418964:	adrp	x20, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  418968:	adrp	x18, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41896c:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  418970:	str	w9, [x8, #2624]
  418974:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  418978:	mov	x19, xzr
  41897c:	add	x22, x22, #0xf40
  418980:	add	x23, x23, #0x40
  418984:	add	x24, x24, #0x140
  418988:	add	x25, x25, #0x240
  41898c:	add	x26, x26, #0x340
  418990:	add	x27, x27, #0x440
  418994:	add	x28, x28, #0x540
  418998:	add	x20, x20, #0x640
  41899c:	add	x18, x18, #0x740
  4189a0:	add	x21, x21, #0x840
  4189a4:	add	x9, x9, #0x940
  4189a8:	b	4189e8 <printf@plt+0x16f78>
  4189ac:	mov	w8, wzr
  4189b0:	strb	wzr, [x22, x19]
  4189b4:	strb	wzr, [x23, x19]
  4189b8:	strb	wzr, [x24, x19]
  4189bc:	strb	wzr, [x25, x19]
  4189c0:	strb	wzr, [x26, x19]
  4189c4:	strb	wzr, [x27, x19]
  4189c8:	strb	wzr, [x28, x19]
  4189cc:	strb	wzr, [x20, x19]
  4189d0:	strb	wzr, [x18, x19]
  4189d4:	strb	wzr, [x21, x19]
  4189d8:	strb	w8, [x9, x19]
  4189dc:	add	x19, x19, #0x1
  4189e0:	cmp	x19, #0x100
  4189e4:	b.eq	418928 <printf@plt+0x16eb8>  // b.none
  4189e8:	tst	x19, #0x7fffff80
  4189ec:	b.ne	4189ac <printf@plt+0x16f3c>  // b.any
  4189f0:	bl	4018a0 <__ctype_b_loc@plt>
  4189f4:	ldr	x8, [x0]
  4189f8:	lsl	x9, x19, #1
  4189fc:	adrp	x18, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  418a00:	add	x18, x18, #0x740
  418a04:	ldrh	w8, [x8, x9]
  418a08:	ubfx	w8, w8, #10, #1
  418a0c:	strb	w8, [x22, x19]
  418a10:	ldr	x8, [x0]
  418a14:	add	x8, x8, x9
  418a18:	ldrb	w8, [x8, #1]
  418a1c:	and	w8, w8, #0x1
  418a20:	strb	w8, [x23, x19]
  418a24:	ldr	x8, [x0]
  418a28:	ldrh	w8, [x8, x9]
  418a2c:	ubfx	w8, w8, #9, #1
  418a30:	strb	w8, [x24, x19]
  418a34:	ldr	x8, [x0]
  418a38:	ldrh	w8, [x8, x9]
  418a3c:	ubfx	w8, w8, #11, #1
  418a40:	strb	w8, [x25, x19]
  418a44:	ldr	x8, [x0]
  418a48:	ldrh	w8, [x8, x9]
  418a4c:	ubfx	w8, w8, #12, #1
  418a50:	strb	w8, [x26, x19]
  418a54:	ldr	x8, [x0]
  418a58:	ldrh	w8, [x8, x9]
  418a5c:	ubfx	w8, w8, #13, #1
  418a60:	strb	w8, [x27, x19]
  418a64:	ldr	x8, [x0]
  418a68:	ldrb	w8, [x8, x9]
  418a6c:	ubfx	w8, w8, #2, #1
  418a70:	strb	w8, [x28, x19]
  418a74:	ldr	x8, [x0]
  418a78:	ldrb	w8, [x8, x9]
  418a7c:	ubfx	w8, w8, #3, #1
  418a80:	strb	w8, [x20, x19]
  418a84:	ldr	x8, [x0]
  418a88:	ldrh	w8, [x8, x9]
  418a8c:	ubfx	w8, w8, #14, #1
  418a90:	strb	w8, [x18, x19]
  418a94:	ldr	x8, [x0]
  418a98:	ldrh	w8, [x8, x9]
  418a9c:	lsr	w8, w8, #15
  418aa0:	strb	w8, [x21, x19]
  418aa4:	ldr	x8, [x0]
  418aa8:	ldrb	w8, [x8, x9]
  418aac:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  418ab0:	add	x9, x9, #0x940
  418ab4:	ubfx	w8, w8, #1, #1
  418ab8:	strb	w8, [x9, x19]
  418abc:	add	x19, x19, #0x1
  418ac0:	cmp	x19, #0x100
  418ac4:	b.ne	4189e8 <printf@plt+0x16f78>  // b.any
  418ac8:	b	418928 <printf@plt+0x16eb8>
  418acc:	sub	sp, sp, #0x40
  418ad0:	stp	x29, x30, [sp, #16]
  418ad4:	str	x21, [sp, #32]
  418ad8:	stp	x20, x19, [sp, #48]
  418adc:	add	x29, sp, #0x10
  418ae0:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  418ae4:	add	x0, x0, #0x2f
  418ae8:	bl	401980 <getenv@plt>
  418aec:	cbz	x0, 418bbc <printf@plt+0x1714c>
  418af0:	mov	x20, x0
  418af4:	bl	401910 <__errno_location@plt>
  418af8:	mov	x19, x0
  418afc:	str	wzr, [x0]
  418b00:	add	x1, x29, #0x18
  418b04:	mov	w2, #0xa                   	// #10
  418b08:	mov	x0, x20
  418b0c:	bl	401770 <strtol@plt>
  418b10:	ldr	w8, [x19]
  418b14:	mov	x19, x0
  418b18:	cmp	w8, #0x22
  418b1c:	b.ne	418b30 <printf@plt+0x170c0>  // b.any
  418b20:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  418b24:	add	x9, x19, x9
  418b28:	cmp	x9, #0x2
  418b2c:	b.cc	418b38 <printf@plt+0x170c8>  // b.lo, b.ul, b.last
  418b30:	cbnz	x19, 418b68 <printf@plt+0x170f8>
  418b34:	cbz	w8, 418b68 <printf@plt+0x170f8>
  418b38:	mov	w0, w8
  418b3c:	bl	4017d0 <strerror@plt>
  418b40:	mov	x1, x0
  418b44:	mov	x0, sp
  418b48:	bl	418c04 <printf@plt+0x17194>
  418b4c:	adrp	x2, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  418b50:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  418b54:	add	x2, x2, #0xa48
  418b58:	add	x0, x0, #0x41
  418b5c:	mov	x1, sp
  418b60:	mov	x3, x2
  418b64:	bl	418ebc <printf@plt+0x1744c>
  418b68:	ldr	x21, [x29, #24]
  418b6c:	cmp	x21, x20
  418b70:	b.eq	418bd0 <printf@plt+0x17160>  // b.none
  418b74:	ldrb	w8, [x21]
  418b78:	cbz	w8, 418ba4 <printf@plt+0x17134>
  418b7c:	mov	x0, sp
  418b80:	mov	x1, x21
  418b84:	bl	418c04 <printf@plt+0x17194>
  418b88:	adrp	x2, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  418b8c:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  418b90:	add	x2, x2, #0xa48
  418b94:	add	x0, x0, #0x88
  418b98:	mov	x1, sp
  418b9c:	mov	x3, x2
  418ba0:	bl	418ebc <printf@plt+0x1744c>
  418ba4:	mov	x0, x19
  418ba8:	ldp	x20, x19, [sp, #48]
  418bac:	ldr	x21, [sp, #32]
  418bb0:	ldp	x29, x30, [sp, #16]
  418bb4:	add	sp, sp, #0x40
  418bb8:	ret
  418bbc:	ldp	x20, x19, [sp, #48]
  418bc0:	ldr	x21, [sp, #32]
  418bc4:	ldp	x29, x30, [sp, #16]
  418bc8:	add	sp, sp, #0x40
  418bcc:	b	4018f0 <time@plt>
  418bd0:	mov	x0, sp
  418bd4:	mov	x1, x20
  418bd8:	bl	418c04 <printf@plt+0x17194>
  418bdc:	adrp	x2, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  418be0:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  418be4:	add	x2, x2, #0xa48
  418be8:	add	x0, x0, #0x60
  418bec:	mov	x1, sp
  418bf0:	mov	x3, x2
  418bf4:	bl	418ebc <printf@plt+0x1744c>
  418bf8:	ldrb	w8, [x21]
  418bfc:	cbnz	w8, 418b7c <printf@plt+0x1710c>
  418c00:	b	418ba4 <printf@plt+0x17134>
  418c04:	adrp	x9, 424000 <_ZdlPvm@@Base+0x52c0>
  418c08:	mov	w8, #0x1                   	// #1
  418c0c:	add	x9, x9, #0xc5
  418c10:	cmp	x1, #0x0
  418c14:	str	w8, [x0]
  418c18:	csel	x8, x9, x1, eq  // eq = none
  418c1c:	str	x8, [x0, #8]
  418c20:	ret
  418c24:	str	wzr, [x0]
  418c28:	ret
  418c2c:	mov	w8, #0x3                   	// #3
  418c30:	str	w8, [x0]
  418c34:	str	w1, [x0, #8]
  418c38:	ret
  418c3c:	mov	w8, #0x4                   	// #4
  418c40:	str	w8, [x0]
  418c44:	str	w1, [x0, #8]
  418c48:	ret
  418c4c:	mov	w8, #0x2                   	// #2
  418c50:	str	w8, [x0]
  418c54:	strb	w1, [x0, #8]
  418c58:	ret
  418c5c:	mov	w8, #0x2                   	// #2
  418c60:	str	w8, [x0]
  418c64:	strb	w1, [x0, #8]
  418c68:	ret
  418c6c:	mov	w8, #0x5                   	// #5
  418c70:	str	w8, [x0]
  418c74:	str	d0, [x0, #8]
  418c78:	ret
  418c7c:	ldr	w8, [x0]
  418c80:	cmp	w8, #0x0
  418c84:	cset	w0, eq  // eq = none
  418c88:	ret
  418c8c:	stp	x29, x30, [sp, #-16]!
  418c90:	mov	x29, sp
  418c94:	ldr	w8, [x0]
  418c98:	sub	w8, w8, #0x1
  418c9c:	cmp	w8, #0x4
  418ca0:	b.hi	418cd0 <printf@plt+0x17260>  // b.pmore
  418ca4:	adrp	x9, 424000 <_ZdlPvm@@Base+0x52c0>
  418ca8:	add	x9, x9, #0xb1
  418cac:	adr	x10, 418cbc <printf@plt+0x1724c>
  418cb0:	ldrb	w11, [x9, x8]
  418cb4:	add	x10, x10, x11, lsl #2
  418cb8:	br	x10
  418cbc:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  418cc0:	ldrb	w0, [x0, #8]
  418cc4:	ldr	x1, [x8, #3656]
  418cc8:	ldp	x29, x30, [sp], #16
  418ccc:	b	401730 <putc@plt>
  418cd0:	ldp	x29, x30, [sp], #16
  418cd4:	ret
  418cd8:	ldr	x0, [x0, #8]
  418cdc:	b	418cf4 <printf@plt+0x17284>
  418ce0:	ldr	w0, [x0, #8]
  418ce4:	bl	41dc10 <printf@plt+0x1c1a0>
  418ce8:	b	418cf4 <printf@plt+0x17284>
  418cec:	ldr	w0, [x0, #8]
  418cf0:	bl	41dcac <printf@plt+0x1c23c>
  418cf4:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  418cf8:	ldr	x1, [x8, #3656]
  418cfc:	ldp	x29, x30, [sp], #16
  418d00:	b	4016b0 <fputs@plt>
  418d04:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  418d08:	ldr	x8, [x8, #3656]
  418d0c:	ldr	d0, [x0, #8]
  418d10:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  418d14:	add	x1, x1, #0xcc
  418d18:	mov	x0, x8
  418d1c:	ldp	x29, x30, [sp], #16
  418d20:	b	401700 <fprintf@plt>
  418d24:	stp	x29, x30, [sp, #-80]!
  418d28:	stp	x26, x25, [sp, #16]
  418d2c:	stp	x24, x23, [sp, #32]
  418d30:	stp	x22, x21, [sp, #48]
  418d34:	stp	x20, x19, [sp, #64]
  418d38:	mov	x29, sp
  418d3c:	mov	x19, x3
  418d40:	mov	x20, x2
  418d44:	mov	x21, x1
  418d48:	mov	x23, x0
  418d4c:	cbnz	x0, 418d60 <printf@plt+0x172f0>
  418d50:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  418d54:	add	x1, x1, #0xcf
  418d58:	mov	w0, #0x62                  	// #98
  418d5c:	bl	417b7c <printf@plt+0x1610c>
  418d60:	adrp	x22, 424000 <_ZdlPvm@@Base+0x52c0>
  418d64:	adrp	x24, 424000 <_ZdlPvm@@Base+0x52c0>
  418d68:	add	x22, x22, #0xcf
  418d6c:	add	x24, x24, #0xb6
  418d70:	adrp	x25, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  418d74:	b	418d84 <printf@plt+0x17314>
  418d78:	mov	w0, #0x78                  	// #120
  418d7c:	mov	x1, x22
  418d80:	bl	417b7c <printf@plt+0x1610c>
  418d84:	mov	x26, x23
  418d88:	ldrb	w0, [x26], #1
  418d8c:	cmp	w0, #0x25
  418d90:	b.eq	418da8 <printf@plt+0x17338>  // b.none
  418d94:	cbz	w0, 418e3c <printf@plt+0x173cc>
  418d98:	ldr	x1, [x25, #3656]
  418d9c:	bl	401730 <putc@plt>
  418da0:	mov	x23, x26
  418da4:	b	418d84 <printf@plt+0x17314>
  418da8:	ldrb	w8, [x23, #1]
  418dac:	add	x23, x23, #0x2
  418db0:	sub	w8, w8, #0x25
  418db4:	cmp	w8, #0xe
  418db8:	b.hi	418d78 <printf@plt+0x17308>  // b.pmore
  418dbc:	adr	x9, 418d78 <printf@plt+0x17308>
  418dc0:	ldrb	w10, [x24, x8]
  418dc4:	add	x9, x9, x10, lsl #2
  418dc8:	br	x9
  418dcc:	ldr	w8, [x21]
  418dd0:	cbnz	w8, 418de0 <printf@plt+0x17370>
  418dd4:	mov	w0, #0x6c                  	// #108
  418dd8:	mov	x1, x22
  418ddc:	bl	417b7c <printf@plt+0x1610c>
  418de0:	mov	x0, x21
  418de4:	bl	418c8c <printf@plt+0x1721c>
  418de8:	b	418d84 <printf@plt+0x17314>
  418dec:	ldr	w8, [x20]
  418df0:	cbnz	w8, 418e00 <printf@plt+0x17390>
  418df4:	mov	w0, #0x70                  	// #112
  418df8:	mov	x1, x22
  418dfc:	bl	417b7c <printf@plt+0x1610c>
  418e00:	mov	x0, x20
  418e04:	bl	418c8c <printf@plt+0x1721c>
  418e08:	b	418d84 <printf@plt+0x17314>
  418e0c:	ldr	w8, [x19]
  418e10:	cbnz	w8, 418e20 <printf@plt+0x173b0>
  418e14:	mov	w0, #0x74                  	// #116
  418e18:	mov	x1, x22
  418e1c:	bl	417b7c <printf@plt+0x1610c>
  418e20:	mov	x0, x19
  418e24:	bl	418c8c <printf@plt+0x1721c>
  418e28:	b	418d84 <printf@plt+0x17314>
  418e2c:	ldr	x1, [x25, #3656]
  418e30:	mov	w0, #0x25                  	// #37
  418e34:	bl	401880 <fputc@plt>
  418e38:	b	418d84 <printf@plt+0x17314>
  418e3c:	ldp	x20, x19, [sp, #64]
  418e40:	ldp	x22, x21, [sp, #48]
  418e44:	ldp	x24, x23, [sp, #32]
  418e48:	ldp	x26, x25, [sp, #16]
  418e4c:	ldp	x29, x30, [sp], #80
  418e50:	ret
  418e54:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  418e58:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  418e5c:	adrp	x10, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  418e60:	ldr	x8, [x8, #3792]
  418e64:	mov	x6, x2
  418e68:	mov	x5, x1
  418e6c:	ldr	x1, [x9, #3800]
  418e70:	ldr	w2, [x10, #3808]
  418e74:	mov	x7, x3
  418e78:	mov	w3, #0x1                   	// #1
  418e7c:	mov	x4, x0
  418e80:	mov	x0, x8
  418e84:	b	418f10 <printf@plt+0x174a0>
  418e88:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  418e8c:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  418e90:	adrp	x10, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  418e94:	ldr	x8, [x8, #3792]
  418e98:	mov	x6, x2
  418e9c:	mov	x5, x1
  418ea0:	ldr	x1, [x9, #3800]
  418ea4:	ldr	w2, [x10, #3808]
  418ea8:	mov	x7, x3
  418eac:	mov	x4, x0
  418eb0:	mov	x0, x8
  418eb4:	mov	w3, wzr
  418eb8:	b	418f10 <printf@plt+0x174a0>
  418ebc:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  418ec0:	adrp	x9, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  418ec4:	adrp	x10, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  418ec8:	ldr	x8, [x8, #3792]
  418ecc:	mov	x6, x2
  418ed0:	mov	x5, x1
  418ed4:	ldr	x1, [x9, #3800]
  418ed8:	ldr	w2, [x10, #3808]
  418edc:	mov	x7, x3
  418ee0:	mov	w3, #0x2                   	// #2
  418ee4:	mov	x4, x0
  418ee8:	mov	x0, x8
  418eec:	b	418f10 <printf@plt+0x174a0>
  418ef0:	mov	x7, x5
  418ef4:	mov	x6, x4
  418ef8:	mov	x5, x3
  418efc:	mov	x4, x2
  418f00:	mov	w2, w1
  418f04:	mov	w3, #0x1                   	// #1
  418f08:	mov	x1, xzr
  418f0c:	b	418f10 <printf@plt+0x174a0>
  418f10:	stp	x29, x30, [sp, #-96]!
  418f14:	str	x27, [sp, #16]
  418f18:	stp	x26, x25, [sp, #32]
  418f1c:	stp	x24, x23, [sp, #48]
  418f20:	stp	x22, x21, [sp, #64]
  418f24:	stp	x20, x19, [sp, #80]
  418f28:	mov	x29, sp
  418f2c:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  418f30:	mov	w24, w2
  418f34:	ldr	x2, [x8, #3928]
  418f38:	mov	x20, x7
  418f3c:	mov	x21, x6
  418f40:	mov	x22, x5
  418f44:	mov	x23, x4
  418f48:	mov	w19, w3
  418f4c:	mov	x25, x1
  418f50:	mov	x26, x0
  418f54:	adrp	x27, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  418f58:	cbnz	x2, 418f68 <printf@plt+0x174f8>
  418f5c:	mov	w8, wzr
  418f60:	cbnz	x26, 418f80 <printf@plt+0x17510>
  418f64:	b	418fc4 <printf@plt+0x17554>
  418f68:	ldr	x0, [x27, #3656]
  418f6c:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  418f70:	add	x1, x1, #0xec
  418f74:	bl	401700 <fprintf@plt>
  418f78:	mov	w8, #0x1                   	// #1
  418f7c:	cbz	x26, 418fc4 <printf@plt+0x17554>
  418f80:	tbnz	w24, #31, 418fc4 <printf@plt+0x17554>
  418f84:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  418f88:	add	x1, x1, #0xd68
  418f8c:	mov	x0, x26
  418f90:	bl	401940 <strcmp@plt>
  418f94:	mov	w8, w0
  418f98:	ldr	x0, [x27, #3656]
  418f9c:	adrp	x9, 422000 <_ZdlPvm@@Base+0x32c0>
  418fa0:	add	x9, x9, #0x541
  418fa4:	cmp	w8, #0x0
  418fa8:	csel	x2, x9, x26, eq  // eq = none
  418fac:	cbnz	x25, 418fe8 <printf@plt+0x17578>
  418fb0:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  418fb4:	add	x1, x1, #0xfc
  418fb8:	mov	w3, w24
  418fbc:	bl	401700 <fprintf@plt>
  418fc0:	b	418ffc <printf@plt+0x1758c>
  418fc4:	cbnz	w8, 418ffc <printf@plt+0x1758c>
  418fc8:	cbz	w19, 41900c <printf@plt+0x1759c>
  418fcc:	cmp	w19, #0x2
  418fd0:	b.ne	419030 <printf@plt+0x175c0>  // b.any
  418fd4:	ldr	x3, [x27, #3656]
  418fd8:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  418fdc:	add	x0, x0, #0x103
  418fe0:	mov	w1, #0xc                   	// #12
  418fe4:	b	41901c <printf@plt+0x175ac>
  418fe8:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  418fec:	add	x1, x1, #0xf0
  418ff0:	mov	x3, x25
  418ff4:	mov	w4, w24
  418ff8:	bl	401700 <fprintf@plt>
  418ffc:	ldr	x1, [x27, #3656]
  419000:	mov	w0, #0x20                  	// #32
  419004:	bl	401880 <fputc@plt>
  419008:	cbnz	w19, 418fcc <printf@plt+0x1755c>
  41900c:	ldr	x3, [x27, #3656]
  419010:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  419014:	add	x0, x0, #0x110
  419018:	mov	w1, #0x8                   	// #8
  41901c:	mov	w2, #0x1                   	// #1
  419020:	bl	4019d0 <fwrite@plt>
  419024:	ldr	x1, [x27, #3656]
  419028:	mov	w0, #0x20                  	// #32
  41902c:	bl	401880 <fputc@plt>
  419030:	mov	x0, x23
  419034:	mov	x1, x22
  419038:	mov	x2, x21
  41903c:	mov	x3, x20
  419040:	bl	418d24 <printf@plt+0x172b4>
  419044:	ldr	x1, [x27, #3656]
  419048:	mov	w0, #0xa                   	// #10
  41904c:	bl	401880 <fputc@plt>
  419050:	ldr	x0, [x27, #3656]
  419054:	bl	4018d0 <fflush@plt>
  419058:	cmp	w19, #0x2
  41905c:	b.ne	41907c <printf@plt+0x1760c>  // b.any
  419060:	ldp	x20, x19, [sp, #80]
  419064:	ldp	x22, x21, [sp, #64]
  419068:	ldp	x24, x23, [sp, #48]
  41906c:	ldp	x26, x25, [sp, #32]
  419070:	ldr	x27, [sp, #16]
  419074:	ldp	x29, x30, [sp], #96
  419078:	b	4190d8 <printf@plt+0x17668>
  41907c:	ldp	x20, x19, [sp, #80]
  419080:	ldp	x22, x21, [sp, #64]
  419084:	ldp	x24, x23, [sp, #48]
  419088:	ldp	x26, x25, [sp, #32]
  41908c:	ldr	x27, [sp, #16]
  419090:	ldp	x29, x30, [sp], #96
  419094:	ret
  419098:	mov	x7, x5
  41909c:	mov	x6, x4
  4190a0:	mov	x5, x3
  4190a4:	mov	x4, x2
  4190a8:	mov	w2, w1
  4190ac:	mov	x1, xzr
  4190b0:	mov	w3, wzr
  4190b4:	b	418f10 <printf@plt+0x174a0>
  4190b8:	mov	x7, x5
  4190bc:	mov	x6, x4
  4190c0:	mov	x5, x3
  4190c4:	mov	x4, x2
  4190c8:	mov	w2, w1
  4190cc:	mov	w3, #0x2                   	// #2
  4190d0:	mov	x1, xzr
  4190d4:	b	418f10 <printf@plt+0x174a0>
  4190d8:	stp	x29, x30, [sp, #-16]!
  4190dc:	mov	w0, #0x3                   	// #3
  4190e0:	mov	x29, sp
  4190e4:	bl	4019c0 <exit@plt>
  4190e8:	adrp	x8, 423000 <_ZdlPvm@@Base+0x42c0>
  4190ec:	ldr	d0, [x8, #1760]
  4190f0:	stp	x1, x2, [x0]
  4190f4:	str	xzr, [x0, #16]
  4190f8:	str	xzr, [x0, #32]
  4190fc:	str	d0, [x0, #24]
  419100:	ret
  419104:	stp	x29, x30, [sp, #-32]!
  419108:	str	x19, [sp, #16]
  41910c:	mov	x29, sp
  419110:	mov	x19, x0
  419114:	ldr	x0, [x0, #32]
  419118:	cbz	x0, 419120 <printf@plt+0x176b0>
  41911c:	bl	401900 <_ZdaPv@plt>
  419120:	ldr	x0, [x19, #8]
  419124:	bl	401780 <free@plt>
  419128:	ldr	x0, [x19]
  41912c:	cbz	x0, 41913c <printf@plt+0x176cc>
  419130:	ldr	x19, [sp, #16]
  419134:	ldp	x29, x30, [sp], #32
  419138:	b	401740 <fclose@plt>
  41913c:	ldr	x19, [sp, #16]
  419140:	ldp	x29, x30, [sp], #32
  419144:	ret
  419148:	sub	sp, sp, #0x70
  41914c:	stp	x29, x30, [sp, #16]
  419150:	stp	x28, x27, [sp, #32]
  419154:	stp	x26, x25, [sp, #48]
  419158:	stp	x24, x23, [sp, #64]
  41915c:	stp	x22, x21, [sp, #80]
  419160:	stp	x20, x19, [sp, #96]
  419164:	add	x29, sp, #0x10
  419168:	ldr	x20, [x0]
  41916c:	cbz	x20, 4192f0 <printf@plt+0x17880>
  419170:	ldr	x8, [x0, #32]
  419174:	mov	x19, x0
  419178:	cbz	x8, 419190 <printf@plt+0x17720>
  41917c:	mov	x0, x20
  419180:	bl	401850 <getc@plt>
  419184:	cmn	w0, #0x1
  419188:	b.ne	4191b4 <printf@plt+0x17744>  // b.any
  41918c:	b	4192f0 <printf@plt+0x17880>
  419190:	mov	w0, #0x80                  	// #128
  419194:	mov	w21, #0x80                  	// #128
  419198:	bl	4016a0 <_Znam@plt>
  41919c:	str	x0, [x19, #32]
  4191a0:	str	w21, [x19, #20]
  4191a4:	mov	x0, x20
  4191a8:	bl	401850 <getc@plt>
  4191ac:	cmn	w0, #0x1
  4191b0:	b.eq	4192f0 <printf@plt+0x17880>  // b.none
  4191b4:	adrp	x26, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4191b8:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4191bc:	adrp	x27, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4191c0:	mov	w22, w0
  4191c4:	mov	w20, wzr
  4191c8:	add	x26, x26, #0xd20
  4191cc:	add	x21, x21, #0xa48
  4191d0:	add	x27, x27, #0x440
  4191d4:	b	4191f4 <printf@plt+0x17784>
  4191d8:	ldr	x0, [x19]
  4191dc:	bl	401850 <getc@plt>
  4191e0:	mov	w22, w0
  4191e4:	mov	w20, wzr
  4191e8:	cmn	w0, #0x1
  4191ec:	mov	w0, wzr
  4191f0:	b.eq	4192f4 <printf@plt+0x17884>  // b.none
  4191f4:	tbnz	w22, #31, 41923c <printf@plt+0x177cc>
  4191f8:	ldrb	w8, [x26, w22, uxtw]
  4191fc:	cbz	w8, 41923c <printf@plt+0x177cc>
  419200:	mov	x0, sp
  419204:	mov	w1, w22
  419208:	bl	418c2c <printf@plt+0x171bc>
  41920c:	ldr	w8, [x19, #28]
  419210:	cbnz	w8, 419234 <printf@plt+0x177c4>
  419214:	ldr	x0, [x19, #8]
  419218:	ldr	w1, [x19, #16]
  41921c:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  419220:	mov	x3, sp
  419224:	add	x2, x2, #0x278
  419228:	mov	x4, x21
  41922c:	mov	x5, x21
  419230:	bl	418ef0 <printf@plt+0x17480>
  419234:	mov	w28, w20
  419238:	b	419298 <printf@plt+0x17828>
  41923c:	ldrsw	x24, [x19, #20]
  419240:	add	w28, w20, #0x1
  419244:	cmp	w28, w24
  419248:	b.lt	419284 <printf@plt+0x17814>  // b.tstop
  41924c:	ldr	x25, [x19, #32]
  419250:	lsl	x23, x24, #1
  419254:	mov	x0, x23
  419258:	bl	4016a0 <_Znam@plt>
  41925c:	mov	x1, x25
  419260:	mov	x2, x24
  419264:	str	x0, [x19, #32]
  419268:	bl	4016c0 <memcpy@plt>
  41926c:	cbz	x25, 419280 <printf@plt+0x17810>
  419270:	mov	x0, x25
  419274:	bl	401900 <_ZdaPv@plt>
  419278:	ldr	w8, [x19, #20]
  41927c:	lsl	w23, w8, #1
  419280:	str	w23, [x19, #20]
  419284:	ldr	x8, [x19, #32]
  419288:	cmp	w22, #0xa
  41928c:	strb	w22, [x8, w20, sxtw]
  419290:	mov	w20, w28
  419294:	b.eq	4192ac <printf@plt+0x1783c>  // b.none
  419298:	ldr	x0, [x19]
  41929c:	bl	401850 <getc@plt>
  4192a0:	mov	w22, w0
  4192a4:	cmn	w0, #0x1
  4192a8:	b.ne	4191f4 <printf@plt+0x17784>  // b.any
  4192ac:	cbz	w28, 4192f0 <printf@plt+0x17880>
  4192b0:	ldr	x8, [x19, #32]
  4192b4:	strb	wzr, [x8, w28, sxtw]
  4192b8:	ldr	w8, [x19, #16]
  4192bc:	ldr	x9, [x19, #32]
  4192c0:	add	w8, w8, #0x1
  4192c4:	str	w8, [x19, #16]
  4192c8:	ldrb	w8, [x9], #1
  4192cc:	ldrb	w10, [x27, x8]
  4192d0:	cbnz	w10, 4192c8 <printf@plt+0x17858>
  4192d4:	cbz	w8, 4191d8 <printf@plt+0x17768>
  4192d8:	cmp	w8, #0x23
  4192dc:	mov	w0, #0x1                   	// #1
  4192e0:	b.ne	4192f4 <printf@plt+0x17884>  // b.any
  4192e4:	ldr	w8, [x19, #24]
  4192e8:	cbnz	w8, 4191d8 <printf@plt+0x17768>
  4192ec:	b	4192f4 <printf@plt+0x17884>
  4192f0:	mov	w0, wzr
  4192f4:	ldp	x20, x19, [sp, #96]
  4192f8:	ldp	x22, x21, [sp, #80]
  4192fc:	ldp	x24, x23, [sp, #64]
  419300:	ldp	x26, x25, [sp, #48]
  419304:	ldp	x28, x27, [sp, #32]
  419308:	ldp	x29, x30, [sp, #16]
  41930c:	add	sp, sp, #0x70
  419310:	ret
  419314:	ldr	w8, [x0, #28]
  419318:	cbz	w8, 419320 <printf@plt+0x178b0>
  41931c:	ret
  419320:	ldr	x8, [x0, #8]
  419324:	mov	x5, x4
  419328:	mov	x4, x3
  41932c:	mov	x3, x2
  419330:	mov	x2, x1
  419334:	ldr	w1, [x0, #16]
  419338:	mov	x0, x8
  41933c:	b	418ef0 <printf@plt+0x17480>
  419340:	sub	sp, sp, #0x30
  419344:	stp	x29, x30, [sp, #16]
  419348:	str	x19, [sp, #32]
  41934c:	add	x29, sp, #0x10
  419350:	bl	41e9d0 <printf@plt+0x1cf60>
  419354:	cbz	x0, 419470 <printf@plt+0x17a00>
  419358:	ldrb	w8, [x0]
  41935c:	mov	x19, x0
  419360:	cmp	w8, #0x63
  419364:	b.ne	4193f8 <printf@plt+0x17988>  // b.any
  419368:	ldrb	w8, [x19, #1]
  41936c:	cmp	w8, #0x68
  419370:	b.ne	4193f8 <printf@plt+0x17988>  // b.any
  419374:	ldrb	w8, [x19, #2]
  419378:	cmp	w8, #0x61
  41937c:	b.ne	4193f8 <printf@plt+0x17988>  // b.any
  419380:	ldrb	w8, [x19, #3]
  419384:	cmp	w8, #0x72
  419388:	b.ne	4193f8 <printf@plt+0x17988>  // b.any
  41938c:	ldrb	w9, [x19, #4]
  419390:	sub	w0, w9, #0x30
  419394:	cmp	w0, #0x9
  419398:	b.hi	4193f8 <printf@plt+0x17988>  // b.pmore
  41939c:	ldrb	w8, [x19, #5]
  4193a0:	cbz	w8, 419414 <printf@plt+0x179a4>
  4193a4:	cmp	w9, #0x31
  4193a8:	b.cc	4193f8 <printf@plt+0x17988>  // b.lo, b.ul, b.last
  4193ac:	sub	w9, w8, #0x30
  4193b0:	and	w9, w9, #0xff
  4193b4:	cmp	w9, #0x9
  4193b8:	b.hi	4193f8 <printf@plt+0x17988>  // b.pmore
  4193bc:	ldrb	w9, [x19, #6]
  4193c0:	mov	w10, #0xa                   	// #10
  4193c4:	madd	w8, w0, w10, w8
  4193c8:	sub	w0, w8, #0x30
  4193cc:	cbz	w9, 419414 <printf@plt+0x179a4>
  4193d0:	sub	w8, w9, #0x30
  4193d4:	cmp	w8, #0x9
  4193d8:	b.hi	4193f8 <printf@plt+0x17988>  // b.pmore
  4193dc:	mov	w8, #0xa                   	// #10
  4193e0:	madd	w8, w0, w8, w9
  4193e4:	sub	w0, w8, #0x30
  4193e8:	cmp	w0, #0x7f
  4193ec:	b.gt	4193f8 <printf@plt+0x17988>
  4193f0:	ldrb	w8, [x19, #7]
  4193f4:	cbz	w8, 419414 <printf@plt+0x179a4>
  4193f8:	mov	x0, x19
  4193fc:	bl	420e04 <_ZdlPvm@@Base+0x20c4>
  419400:	cbz	x0, 419424 <printf@plt+0x179b4>
  419404:	add	x0, x19, #0x1
  419408:	add	x1, x29, #0x18
  41940c:	mov	w2, #0x10                  	// #16
  419410:	bl	401770 <strtol@plt>
  419414:	ldr	x19, [sp, #32]
  419418:	ldp	x29, x30, [sp, #16]
  41941c:	add	sp, sp, #0x30
  419420:	ret
  419424:	mov	w8, #0x5c                  	// #92
  419428:	sturb	wzr, [x29, #-2]
  41942c:	sturh	w8, [x29, #-4]
  419430:	ldrb	w8, [x19, #1]
  419434:	cbz	w8, 419448 <printf@plt+0x179d8>
  419438:	mov	x0, x19
  41943c:	bl	41db54 <printf@plt+0x1c0e4>
  419440:	cbnz	x0, 419460 <printf@plt+0x179f0>
  419444:	b	419470 <printf@plt+0x17a00>
  419448:	ldrb	w8, [x19]
  41944c:	sub	x19, x29, #0x4
  419450:	sturb	w8, [x29, #-3]
  419454:	mov	x0, x19
  419458:	bl	41db54 <printf@plt+0x1c0e4>
  41945c:	cbz	x0, 419470 <printf@plt+0x17a00>
  419460:	mov	w1, #0x5f                  	// #95
  419464:	mov	x19, x0
  419468:	bl	4017a0 <strchr@plt>
  41946c:	cbz	x0, 419484 <printf@plt+0x17a14>
  419470:	mov	w0, #0xffffffff            	// #-1
  419474:	ldr	x19, [sp, #32]
  419478:	ldp	x29, x30, [sp, #16]
  41947c:	add	sp, sp, #0x30
  419480:	ret
  419484:	add	x1, x29, #0x18
  419488:	mov	w2, #0x10                  	// #16
  41948c:	mov	x0, x19
  419490:	b	419410 <printf@plt+0x179a0>
  419494:	stp	x29, x30, [sp, #-32]!
  419498:	stp	x20, x19, [sp, #16]
  41949c:	mov	x29, sp
  4194a0:	adrp	x8, 424000 <_ZdlPvm@@Base+0x52c0>
  4194a4:	add	x8, x8, #0x1a8
  4194a8:	mov	x20, x0
  4194ac:	str	wzr, [x0, #8]
  4194b0:	str	xzr, [x0, #64]
  4194b4:	str	wzr, [x0, #72]
  4194b8:	stp	xzr, xzr, [x0, #16]
  4194bc:	stp	xzr, xzr, [x0, #88]
  4194c0:	str	x8, [x0]
  4194c4:	str	xzr, [x0, #80]
  4194c8:	mov	x0, x1
  4194cc:	mov	x19, x1
  4194d0:	bl	4016f0 <strlen@plt>
  4194d4:	add	x0, x0, #0x1
  4194d8:	bl	4016a0 <_Znam@plt>
  4194dc:	mov	x1, x19
  4194e0:	str	x0, [x20, #32]
  4194e4:	bl	4017e0 <strcpy@plt>
  4194e8:	stp	xzr, xzr, [x20, #40]
  4194ec:	str	wzr, [x20, #56]
  4194f0:	ldp	x20, x19, [sp, #16]
  4194f4:	ldp	x29, x30, [sp], #32
  4194f8:	ret
  4194fc:	stp	x29, x30, [sp, #-48]!
  419500:	stp	x20, x19, [sp, #32]
  419504:	ldr	w9, [x0, #88]
  419508:	mov	x19, x0
  41950c:	ldr	x0, [x0, #80]
  419510:	adrp	x8, 424000 <_ZdlPvm@@Base+0x52c0>
  419514:	add	x8, x8, #0x1a8
  419518:	cmp	w9, #0x1
  41951c:	str	x21, [sp, #16]
  419520:	mov	x29, sp
  419524:	str	x8, [x19]
  419528:	b.lt	419564 <printf@plt+0x17af4>  // b.tstop
  41952c:	mov	x20, xzr
  419530:	mov	w21, #0x20                  	// #32
  419534:	b	419548 <printf@plt+0x17ad8>
  419538:	add	x20, x20, #0x1
  41953c:	cmp	x20, w9, sxtw
  419540:	add	x21, x21, #0x28
  419544:	b.ge	419564 <printf@plt+0x17af4>  // b.tcont
  419548:	ldr	x8, [x0, x21]
  41954c:	cbz	x8, 419538 <printf@plt+0x17ac8>
  419550:	mov	x0, x8
  419554:	bl	401900 <_ZdaPv@plt>
  419558:	ldr	w9, [x19, #88]
  41955c:	ldr	x0, [x19, #80]
  419560:	b	419538 <printf@plt+0x17ac8>
  419564:	cbz	x0, 41956c <printf@plt+0x17afc>
  419568:	bl	401900 <_ZdaPv@plt>
  41956c:	ldr	x0, [x19, #64]
  419570:	cbz	x0, 419578 <printf@plt+0x17b08>
  419574:	bl	401900 <_ZdaPv@plt>
  419578:	ldr	x0, [x19, #16]
  41957c:	cbz	x0, 4195c0 <printf@plt+0x17b50>
  419580:	mov	x20, xzr
  419584:	b	419594 <printf@plt+0x17b24>
  419588:	add	x20, x20, #0x1
  41958c:	cmp	x20, #0x1f7
  419590:	b.eq	4195b8 <printf@plt+0x17b48>  // b.none
  419594:	ldr	x8, [x0, x20, lsl #3]
  419598:	cbz	x8, 419588 <printf@plt+0x17b18>
  41959c:	ldr	x21, [x8, #24]
  4195a0:	mov	x0, x8
  4195a4:	bl	41ed34 <_ZdlPv@@Base>
  4195a8:	mov	x8, x21
  4195ac:	cbnz	x21, 41959c <printf@plt+0x17b2c>
  4195b0:	ldr	x0, [x19, #16]
  4195b4:	b	419588 <printf@plt+0x17b18>
  4195b8:	cbz	x0, 4195c0 <printf@plt+0x17b50>
  4195bc:	bl	401900 <_ZdaPv@plt>
  4195c0:	ldr	x0, [x19, #32]
  4195c4:	cbz	x0, 4195cc <printf@plt+0x17b5c>
  4195c8:	bl	401900 <_ZdaPv@plt>
  4195cc:	ldr	x0, [x19, #40]
  4195d0:	cbz	x0, 4195e4 <printf@plt+0x17b74>
  4195d4:	bl	401900 <_ZdaPv@plt>
  4195d8:	b	4195e4 <printf@plt+0x17b74>
  4195dc:	mov	x0, x20
  4195e0:	bl	41ed34 <_ZdlPv@@Base>
  4195e4:	ldr	x20, [x19, #96]
  4195e8:	cbz	x20, 419604 <printf@plt+0x17b94>
  4195ec:	ldr	x8, [x20]
  4195f0:	str	x8, [x19, #96]
  4195f4:	ldr	x0, [x20, #16]
  4195f8:	cbz	x0, 4195dc <printf@plt+0x17b6c>
  4195fc:	bl	401900 <_ZdaPv@plt>
  419600:	b	4195dc <printf@plt+0x17b6c>
  419604:	ldp	x20, x19, [sp, #32]
  419608:	ldr	x21, [sp, #16]
  41960c:	ldp	x29, x30, [sp], #48
  419610:	ret
  419614:	stp	x29, x30, [sp, #-32]!
  419618:	str	x19, [sp, #16]
  41961c:	mov	x29, sp
  419620:	mov	x19, x0
  419624:	bl	4194fc <printf@plt+0x17a8c>
  419628:	mov	x0, x19
  41962c:	ldr	x19, [sp, #16]
  419630:	ldp	x29, x30, [sp], #32
  419634:	b	41ed34 <_ZdlPv@@Base>
  419638:	stp	x29, x30, [sp, #-16]!
  41963c:	mov	x29, sp
  419640:	and	w8, w1, #0xff
  419644:	sub	w8, w8, #0x50
  419648:	cmp	w8, #0x20
  41964c:	b.hi	419674 <printf@plt+0x17c04>  // b.pmore
  419650:	adrp	x9, 424000 <_ZdlPvm@@Base+0x52c0>
  419654:	add	x9, x9, #0x130
  419658:	adr	x10, 41966c <printf@plt+0x17bfc>
  41965c:	ldrb	w11, [x9, x8]
  419660:	add	x10, x10, x11, lsl #2
  419664:	fmov	d0, #1.000000000000000000e+00
  419668:	br	x10
  41966c:	fmov	d0, #6.000000000000000000e+00
  419670:	b	4196a4 <printf@plt+0x17c34>
  419674:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  419678:	add	x1, x1, #0x29a
  41967c:	mov	w0, #0x11f                 	// #287
  419680:	bl	417b7c <printf@plt+0x1610c>
  419684:	mov	w0, wzr
  419688:	ldp	x29, x30, [sp], #16
  41968c:	ret
  419690:	adrp	x8, 424000 <_ZdlPvm@@Base+0x52c0>
  419694:	ldr	d0, [x8, #288]
  419698:	b	4196a4 <printf@plt+0x17c34>
  41969c:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  4196a0:	fmov	d0, x8
  4196a4:	ldr	d1, [x0]
  4196a8:	fdiv	d0, d1, d0
  4196ac:	str	d0, [x0]
  4196b0:	mov	w0, #0x1                   	// #1
  4196b4:	ldp	x29, x30, [sp], #16
  4196b8:	ret
  4196bc:	str	d8, [sp, #-64]!
  4196c0:	stp	x29, x30, [sp, #16]
  4196c4:	stp	x22, x21, [sp, #32]
  4196c8:	stp	x20, x19, [sp, #48]
  4196cc:	mov	x29, sp
  4196d0:	ldrsw	x22, [x1]
  4196d4:	mov	w19, w3
  4196d8:	mov	w21, w2
  4196dc:	mov	x20, x0
  4196e0:	tbnz	w22, #31, 4196f4 <printf@plt+0x17c84>
  4196e4:	ldr	w8, [x20, #72]
  4196e8:	cmp	w22, w8
  4196ec:	b.lt	419710 <printf@plt+0x17ca0>  // b.tstop
  4196f0:	b	419740 <printf@plt+0x17cd0>
  4196f4:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  4196f8:	add	x1, x1, #0x29a
  4196fc:	mov	w0, #0x190                 	// #400
  419700:	bl	417b7c <printf@plt+0x1610c>
  419704:	ldr	w8, [x20, #72]
  419708:	cmp	w22, w8
  41970c:	b.ge	419740 <printf@plt+0x17cd0>  // b.tcont
  419710:	ldr	x8, [x20, #64]
  419714:	ldr	w8, [x8, x22, lsl #2]
  419718:	tbnz	w8, #31, 419740 <printf@plt+0x17cd0>
  41971c:	ldr	x9, [x20, #80]
  419720:	mov	w10, #0x28                  	// #40
  419724:	mov	x0, x20
  419728:	mov	w2, w21
  41972c:	madd	x8, x8, x10, x9
  419730:	ldr	w1, [x8, #12]
  419734:	bl	41c4f4 <printf@plt+0x1aa84>
  419738:	scvtf	d8, w0
  41973c:	b	419750 <printf@plt+0x17ce0>
  419740:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  419744:	ldr	w8, [x8, #2720]
  419748:	fmov	d8, xzr
  41974c:	cbz	w8, 4197a0 <printf@plt+0x17d30>
  419750:	ldr	d0, [x20, #48]
  419754:	adrp	x8, 424000 <_ZdlPvm@@Base+0x52c0>
  419758:	ldr	d1, [x8, #296]
  41975c:	scvtf	d2, w19
  419760:	mov	x8, #0x800000000000        	// #140737488355328
  419764:	fadd	d0, d0, d2
  419768:	movk	x8, #0x4066, lsl #48
  41976c:	fmul	d0, d0, d1
  419770:	fmov	d1, x8
  419774:	fdiv	d0, d0, d1
  419778:	bl	4019b0 <tan@plt>
  41977c:	ldp	x20, x19, [sp, #48]
  419780:	ldp	x22, x21, [sp, #32]
  419784:	ldp	x29, x30, [sp, #16]
  419788:	fmul	d0, d8, d0
  41978c:	fmov	d1, #5.000000000000000000e-01
  419790:	fadd	d0, d0, d1
  419794:	fcvtzs	w0, d0
  419798:	ldr	d8, [sp], #64
  41979c:	ret
  4197a0:	bl	401970 <abort@plt>
  4197a4:	stp	x29, x30, [sp, #-48]!
  4197a8:	str	x21, [sp, #16]
  4197ac:	stp	x20, x19, [sp, #32]
  4197b0:	mov	x29, sp
  4197b4:	ldrsw	x21, [x1]
  4197b8:	mov	w19, w2
  4197bc:	mov	x20, x0
  4197c0:	tbnz	w21, #31, 4197d4 <printf@plt+0x17d64>
  4197c4:	ldr	w8, [x20, #72]
  4197c8:	cmp	w21, w8
  4197cc:	b.lt	4197f0 <printf@plt+0x17d80>  // b.tstop
  4197d0:	b	419824 <printf@plt+0x17db4>
  4197d4:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  4197d8:	add	x1, x1, #0x29a
  4197dc:	mov	w0, #0x190                 	// #400
  4197e0:	bl	417b7c <printf@plt+0x1610c>
  4197e4:	ldr	w8, [x20, #72]
  4197e8:	cmp	w21, w8
  4197ec:	b.ge	419824 <printf@plt+0x17db4>  // b.tcont
  4197f0:	ldr	x8, [x20, #64]
  4197f4:	ldr	w8, [x8, x21, lsl #2]
  4197f8:	tbnz	w8, #31, 419824 <printf@plt+0x17db4>
  4197fc:	ldr	x9, [x20, #80]
  419800:	mov	w10, #0x28                  	// #40
  419804:	mov	x0, x20
  419808:	mov	w2, w19
  41980c:	madd	x8, x8, x10, x9
  419810:	ldr	w1, [x8, #12]
  419814:	ldp	x20, x19, [sp, #32]
  419818:	ldr	x21, [sp, #16]
  41981c:	ldp	x29, x30, [sp], #48
  419820:	b	41c4f4 <printf@plt+0x1aa84>
  419824:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  419828:	ldr	w8, [x8, #2720]
  41982c:	cbz	w8, 419844 <printf@plt+0x17dd4>
  419830:	ldp	x20, x19, [sp, #32]
  419834:	ldr	x21, [sp, #16]
  419838:	mov	w0, wzr
  41983c:	ldp	x29, x30, [sp], #48
  419840:	ret
  419844:	bl	401970 <abort@plt>
  419848:	stp	x29, x30, [sp, #-48]!
  41984c:	str	x21, [sp, #16]
  419850:	stp	x20, x19, [sp, #32]
  419854:	mov	x29, sp
  419858:	ldrsw	x21, [x1]
  41985c:	mov	x19, x1
  419860:	mov	x20, x0
  419864:	tbnz	w21, #31, 419878 <printf@plt+0x17e08>
  419868:	ldr	w8, [x20, #72]
  41986c:	cmp	w21, w8
  419870:	b.lt	419894 <printf@plt+0x17e24>  // b.tstop
  419874:	b	4198a0 <printf@plt+0x17e30>
  419878:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41987c:	add	x1, x1, #0x29a
  419880:	mov	w0, #0x132                 	// #306
  419884:	bl	417b7c <printf@plt+0x1610c>
  419888:	ldr	w8, [x20, #72]
  41988c:	cmp	w21, w8
  419890:	b.ge	4198a0 <printf@plt+0x17e30>  // b.tcont
  419894:	ldr	x8, [x20, #64]
  419898:	ldr	w8, [x8, x21, lsl #2]
  41989c:	tbz	w8, #31, 4198c0 <printf@plt+0x17e50>
  4198a0:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  4198a4:	ldr	w8, [x8, #2720]
  4198a8:	cbz	w8, 4198d4 <printf@plt+0x17e64>
  4198ac:	mov	x0, x19
  4198b0:	bl	419340 <printf@plt+0x178d0>
  4198b4:	tbz	w0, #31, 4198c0 <printf@plt+0x17e50>
  4198b8:	ldr	w8, [x19, #4]
  4198bc:	tbnz	w8, #31, 4198d4 <printf@plt+0x17e64>
  4198c0:	mov	w0, #0x1                   	// #1
  4198c4:	ldp	x20, x19, [sp, #32]
  4198c8:	ldr	x21, [sp, #16]
  4198cc:	ldp	x29, x30, [sp], #48
  4198d0:	ret
  4198d4:	mov	w0, wzr
  4198d8:	ldp	x20, x19, [sp, #32]
  4198dc:	ldr	x21, [sp, #16]
  4198e0:	ldp	x29, x30, [sp], #48
  4198e4:	ret
  4198e8:	ldr	w0, [x0, #28]
  4198ec:	ret
  4198f0:	stp	x29, x30, [sp, #-32]!
  4198f4:	stp	x20, x19, [sp, #16]
  4198f8:	mov	x29, sp
  4198fc:	mov	w19, w2
  419900:	sxtw	x8, w19
  419904:	sbfiz	x9, x19, #2, #32
  419908:	cmp	xzr, x8, lsr #62
  41990c:	mov	x20, x0
  419910:	str	x3, [x0]
  419914:	str	w1, [x0, #8]
  419918:	csinv	x0, x9, xzr, eq  // eq = none
  41991c:	bl	4016a0 <_Znam@plt>
  419920:	cmp	w19, #0x1
  419924:	str	x0, [x20, #16]
  419928:	b.lt	41993c <printf@plt+0x17ecc>  // b.tstop
  41992c:	mov	w8, w19
  419930:	lsl	x2, x8, #2
  419934:	mov	w1, #0xff                  	// #255
  419938:	bl	401790 <memset@plt>
  41993c:	ldp	x20, x19, [sp, #16]
  419940:	ldp	x29, x30, [sp], #32
  419944:	ret
  419948:	ldr	x0, [x0, #16]
  41994c:	cbz	x0, 419954 <printf@plt+0x17ee4>
  419950:	b	401900 <_ZdaPv@plt>
  419954:	ret
  419958:	stp	x29, x30, [sp, #-80]!
  41995c:	str	x25, [sp, #16]
  419960:	stp	x24, x23, [sp, #32]
  419964:	stp	x22, x21, [sp, #48]
  419968:	stp	x20, x19, [sp, #64]
  41996c:	mov	x29, sp
  419970:	ldrsw	x23, [x1]
  419974:	mov	w19, w2
  419978:	mov	x21, x1
  41997c:	mov	x20, x0
  419980:	tbz	w23, #31, 419994 <printf@plt+0x17f24>
  419984:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  419988:	add	x1, x1, #0x29a
  41998c:	mov	w0, #0x158                 	// #344
  419990:	bl	417b7c <printf@plt+0x1610c>
  419994:	ldr	w8, [x20, #56]
  419998:	mov	w22, w19
  41999c:	cbz	w8, 4199dc <printf@plt+0x17f6c>
  4199a0:	mov	w9, #0xfe0b                	// #65035
  4199a4:	movk	w9, #0x7fff, lsl #16
  4199a8:	sdiv	w9, w9, w8
  4199ac:	cmp	w9, w19
  4199b0:	b.ge	4199ec <printf@plt+0x17f7c>  // b.tcont
  4199b4:	scvtf	d1, w8
  4199b8:	mov	x8, #0x400000000000        	// #70368744177664
  4199bc:	scvtf	d0, w19
  4199c0:	movk	x8, #0x408f, lsl #48
  4199c4:	fmul	d0, d0, d1
  4199c8:	fmov	d1, x8
  4199cc:	fdiv	d0, d0, d1
  4199d0:	fmov	d1, #5.000000000000000000e-01
  4199d4:	fadd	d0, d0, d1
  4199d8:	fcvtzs	w22, d0
  4199dc:	ldr	w8, [x20, #72]
  4199e0:	cmp	w23, w8
  4199e4:	b.lt	419a18 <printf@plt+0x17fa8>  // b.tstop
  4199e8:	b	419a68 <printf@plt+0x17ff8>
  4199ec:	mul	w8, w8, w19
  4199f0:	mov	w9, #0x4dd3                	// #19923
  4199f4:	movk	w9, #0x1062, lsl #16
  4199f8:	add	w8, w8, #0x1f4
  4199fc:	smull	x8, w8, w9
  419a00:	lsr	x9, x8, #63
  419a04:	asr	x8, x8, #38
  419a08:	add	w22, w8, w9
  419a0c:	ldr	w8, [x20, #72]
  419a10:	cmp	w23, w8
  419a14:	b.ge	419a68 <printf@plt+0x17ff8>  // b.tcont
  419a18:	ldr	x9, [x20, #64]
  419a1c:	ldr	w23, [x9, x23, lsl #2]
  419a20:	tbnz	w23, #31, 419a68 <printf@plt+0x17ff8>
  419a24:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  419a28:	ldr	w8, [x8, #2676]
  419a2c:	cmp	w22, w8
  419a30:	b.eq	419b34 <printf@plt+0x180c4>  // b.none
  419a34:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  419a38:	ldr	w8, [x8, #2712]
  419a3c:	cbnz	w8, 419b34 <printf@plt+0x180c4>
  419a40:	ldr	x24, [x20, #96]
  419a44:	cbz	x24, 419b48 <printf@plt+0x180d8>
  419a48:	ldr	w8, [x24, #8]
  419a4c:	cmp	w8, w22
  419a50:	b.ne	419b84 <printf@plt+0x18114>  // b.any
  419a54:	mov	x21, x24
  419a58:	ldr	x21, [x21, #16]
  419a5c:	ldr	w1, [x21, w23, sxtw #2]
  419a60:	tbz	w1, #31, 419c30 <printf@plt+0x181c0>
  419a64:	b	419c08 <printf@plt+0x18198>
  419a68:	adrp	x23, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  419a6c:	ldr	w9, [x23, #2720]
  419a70:	cbz	w9, 419c4c <printf@plt+0x181dc>
  419a74:	ldrsw	x24, [x21]
  419a78:	tbnz	w24, #31, 419a88 <printf@plt+0x18018>
  419a7c:	cmp	w24, w8
  419a80:	b.lt	419aa4 <printf@plt+0x18034>  // b.tstop
  419a84:	b	419ac4 <printf@plt+0x18054>
  419a88:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  419a8c:	add	x1, x1, #0x29a
  419a90:	mov	w0, #0x224                 	// #548
  419a94:	bl	417b7c <printf@plt+0x1610c>
  419a98:	ldr	w8, [x20, #72]
  419a9c:	cmp	w24, w8
  419aa0:	b.ge	419ac4 <printf@plt+0x18054>  // b.tcont
  419aa4:	ldr	x8, [x20, #64]
  419aa8:	ldr	w8, [x8, x24, lsl #2]
  419aac:	tbnz	w8, #31, 419ac4 <printf@plt+0x18054>
  419ab0:	ldr	x9, [x20, #80]
  419ab4:	mov	w10, #0x28                  	// #40
  419ab8:	madd	x8, x8, x10, x9
  419abc:	ldr	w0, [x8, #4]
  419ac0:	b	419ae0 <printf@plt+0x18070>
  419ac4:	ldr	w8, [x23, #2720]
  419ac8:	cbz	w8, 419c4c <printf@plt+0x181dc>
  419acc:	mov	x0, x21
  419ad0:	bl	419340 <printf@plt+0x178d0>
  419ad4:	tbz	w0, #31, 419ae0 <printf@plt+0x18070>
  419ad8:	ldr	w0, [x21, #4]
  419adc:	tbnz	w0, #31, 419c4c <printf@plt+0x181dc>
  419ae0:	bl	401920 <wcwidth@plt>
  419ae4:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  419ae8:	ldr	w9, [x9, #2676]
  419aec:	add	w8, w0, w0, lsl #1
  419af0:	lsl	w8, w8, #3
  419af4:	cmp	w0, #0x1
  419af8:	mov	w10, #0x18                  	// #24
  419afc:	csel	w1, w8, w10, gt
  419b00:	cmp	w22, w9
  419b04:	b.eq	419c30 <printf@plt+0x181c0>  // b.none
  419b08:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  419b0c:	ldr	w8, [x8, #2712]
  419b10:	cbnz	w8, 419c30 <printf@plt+0x181c0>
  419b14:	mov	x0, x20
  419b18:	mov	w2, w19
  419b1c:	ldp	x20, x19, [sp, #64]
  419b20:	ldp	x22, x21, [sp, #48]
  419b24:	ldp	x24, x23, [sp, #32]
  419b28:	ldr	x25, [sp, #16]
  419b2c:	ldp	x29, x30, [sp], #80
  419b30:	b	41c4f4 <printf@plt+0x1aa84>
  419b34:	ldr	x8, [x20, #80]
  419b38:	mov	w9, #0x28                  	// #40
  419b3c:	madd	x8, x23, x9, x8
  419b40:	ldr	w1, [x8, #8]
  419b44:	b	419c30 <printf@plt+0x181c0>
  419b48:	mov	w0, #0x18                  	// #24
  419b4c:	bl	41ec90 <_Znwm@@Base>
  419b50:	ldrsw	x24, [x20, #92]
  419b54:	mov	x21, x0
  419b58:	str	xzr, [x0]
  419b5c:	str	w22, [x0, #8]
  419b60:	lsl	x8, x24, #2
  419b64:	cmp	xzr, x24, lsr #62
  419b68:	csinv	x0, x8, xzr, eq  // eq = none
  419b6c:	bl	4016a0 <_Znam@plt>
  419b70:	and	x8, x24, #0xffffffff
  419b74:	cmp	w8, #0x1
  419b78:	str	x0, [x21, #16]
  419b7c:	b.ge	419bec <printf@plt+0x1817c>  // b.tcont
  419b80:	b	419bf8 <printf@plt+0x18188>
  419b84:	mov	x21, x24
  419b88:	mov	x8, x21
  419b8c:	ldr	x21, [x21]
  419b90:	cbz	x21, 419bb4 <printf@plt+0x18144>
  419b94:	ldr	w9, [x21, #8]
  419b98:	cmp	w9, w22
  419b9c:	b.ne	419b88 <printf@plt+0x18118>  // b.any
  419ba0:	ldr	x9, [x21]
  419ba4:	str	x9, [x8]
  419ba8:	ldr	x8, [x20, #96]
  419bac:	str	x8, [x21]
  419bb0:	b	419bf8 <printf@plt+0x18188>
  419bb4:	mov	w0, #0x18                  	// #24
  419bb8:	bl	41ec90 <_Znwm@@Base>
  419bbc:	ldrsw	x25, [x20, #92]
  419bc0:	mov	x21, x0
  419bc4:	str	x24, [x0]
  419bc8:	str	w22, [x0, #8]
  419bcc:	lsl	x8, x25, #2
  419bd0:	cmp	xzr, x25, lsr #62
  419bd4:	csinv	x0, x8, xzr, eq  // eq = none
  419bd8:	bl	4016a0 <_Znam@plt>
  419bdc:	and	x8, x25, #0xffffffff
  419be0:	cmp	w8, #0x1
  419be4:	str	x0, [x21, #16]
  419be8:	b.lt	419bf8 <printf@plt+0x18188>  // b.tstop
  419bec:	lsl	x2, x8, #2
  419bf0:	mov	w1, #0xff                  	// #255
  419bf4:	bl	401790 <memset@plt>
  419bf8:	str	x21, [x20, #96]
  419bfc:	ldr	x21, [x21, #16]
  419c00:	ldr	w1, [x21, w23, sxtw #2]
  419c04:	tbz	w1, #31, 419c30 <printf@plt+0x181c0>
  419c08:	ldr	x8, [x20, #80]
  419c0c:	sxtw	x22, w23
  419c10:	mov	w9, #0x28                  	// #40
  419c14:	mov	x0, x20
  419c18:	madd	x8, x22, x9, x8
  419c1c:	ldr	w1, [x8, #8]
  419c20:	mov	w2, w19
  419c24:	bl	41c4f4 <printf@plt+0x1aa84>
  419c28:	mov	w1, w0
  419c2c:	str	w0, [x21, x22, lsl #2]
  419c30:	ldp	x20, x19, [sp, #64]
  419c34:	ldp	x22, x21, [sp, #48]
  419c38:	ldp	x24, x23, [sp, #32]
  419c3c:	ldr	x25, [sp, #16]
  419c40:	mov	w0, w1
  419c44:	ldp	x29, x30, [sp], #80
  419c48:	ret
  419c4c:	bl	401970 <abort@plt>
  419c50:	b	419c54 <printf@plt+0x181e4>
  419c54:	mov	x19, x0
  419c58:	mov	x0, x21
  419c5c:	bl	41ed34 <_ZdlPv@@Base>
  419c60:	mov	x0, x19
  419c64:	bl	4019e0 <_Unwind_Resume@plt>
  419c68:	stp	x29, x30, [sp, #-48]!
  419c6c:	str	x21, [sp, #16]
  419c70:	stp	x20, x19, [sp, #32]
  419c74:	mov	x29, sp
  419c78:	ldrsw	x21, [x1]
  419c7c:	mov	x19, x1
  419c80:	mov	x20, x0
  419c84:	tbnz	w21, #31, 419c98 <printf@plt+0x18228>
  419c88:	ldr	w8, [x20, #72]
  419c8c:	cmp	w21, w8
  419c90:	b.lt	419cb4 <printf@plt+0x18244>  // b.tstop
  419c94:	b	419cd4 <printf@plt+0x18264>
  419c98:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  419c9c:	add	x1, x1, #0x29a
  419ca0:	mov	w0, #0x224                 	// #548
  419ca4:	bl	417b7c <printf@plt+0x1610c>
  419ca8:	ldr	w8, [x20, #72]
  419cac:	cmp	w21, w8
  419cb0:	b.ge	419cd4 <printf@plt+0x18264>  // b.tcont
  419cb4:	ldr	x8, [x20, #64]
  419cb8:	ldr	w8, [x8, x21, lsl #2]
  419cbc:	tbnz	w8, #31, 419cd4 <printf@plt+0x18264>
  419cc0:	ldr	x9, [x20, #80]
  419cc4:	mov	w10, #0x28                  	// #40
  419cc8:	madd	x8, x8, x10, x9
  419ccc:	ldr	w0, [x8, #4]
  419cd0:	b	419cf4 <printf@plt+0x18284>
  419cd4:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  419cd8:	ldr	w8, [x8, #2720]
  419cdc:	cbz	w8, 419d04 <printf@plt+0x18294>
  419ce0:	mov	x0, x19
  419ce4:	bl	419340 <printf@plt+0x178d0>
  419ce8:	tbz	w0, #31, 419cf4 <printf@plt+0x18284>
  419cec:	ldr	w0, [x19, #4]
  419cf0:	tbnz	w0, #31, 419d04 <printf@plt+0x18294>
  419cf4:	ldp	x20, x19, [sp, #32]
  419cf8:	ldr	x21, [sp, #16]
  419cfc:	ldp	x29, x30, [sp], #48
  419d00:	ret
  419d04:	bl	401970 <abort@plt>
  419d08:	stp	x29, x30, [sp, #-48]!
  419d0c:	str	x21, [sp, #16]
  419d10:	stp	x20, x19, [sp, #32]
  419d14:	mov	x29, sp
  419d18:	ldrsw	x21, [x1]
  419d1c:	mov	w19, w2
  419d20:	mov	x20, x0
  419d24:	tbnz	w21, #31, 419d38 <printf@plt+0x182c8>
  419d28:	ldr	w8, [x20, #72]
  419d2c:	cmp	w21, w8
  419d30:	b.lt	419d54 <printf@plt+0x182e4>  // b.tstop
  419d34:	b	419d88 <printf@plt+0x18318>
  419d38:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  419d3c:	add	x1, x1, #0x29a
  419d40:	mov	w0, #0x19f                 	// #415
  419d44:	bl	417b7c <printf@plt+0x1610c>
  419d48:	ldr	w8, [x20, #72]
  419d4c:	cmp	w21, w8
  419d50:	b.ge	419d88 <printf@plt+0x18318>  // b.tcont
  419d54:	ldr	x8, [x20, #64]
  419d58:	ldr	w8, [x8, x21, lsl #2]
  419d5c:	tbnz	w8, #31, 419d88 <printf@plt+0x18318>
  419d60:	ldr	x9, [x20, #80]
  419d64:	mov	w10, #0x28                  	// #40
  419d68:	mov	x0, x20
  419d6c:	mov	w2, w19
  419d70:	madd	x8, x8, x10, x9
  419d74:	ldr	w1, [x8, #16]
  419d78:	ldp	x20, x19, [sp, #32]
  419d7c:	ldr	x21, [sp, #16]
  419d80:	ldp	x29, x30, [sp], #48
  419d84:	b	41c4f4 <printf@plt+0x1aa84>
  419d88:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  419d8c:	ldr	w8, [x8, #2720]
  419d90:	cbz	w8, 419da8 <printf@plt+0x18338>
  419d94:	ldp	x20, x19, [sp, #32]
  419d98:	ldr	x21, [sp, #16]
  419d9c:	mov	w0, wzr
  419da0:	ldp	x29, x30, [sp], #48
  419da4:	ret
  419da8:	bl	401970 <abort@plt>
  419dac:	stp	x29, x30, [sp, #-48]!
  419db0:	str	x21, [sp, #16]
  419db4:	stp	x20, x19, [sp, #32]
  419db8:	mov	x29, sp
  419dbc:	ldrsw	x21, [x1]
  419dc0:	mov	w19, w2
  419dc4:	mov	x20, x0
  419dc8:	tbnz	w21, #31, 419ddc <printf@plt+0x1836c>
  419dcc:	ldr	w8, [x20, #72]
  419dd0:	cmp	w21, w8
  419dd4:	b.lt	419df8 <printf@plt+0x18388>  // b.tstop
  419dd8:	b	419e2c <printf@plt+0x183bc>
  419ddc:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  419de0:	add	x1, x1, #0x29a
  419de4:	mov	w0, #0x1ae                 	// #430
  419de8:	bl	417b7c <printf@plt+0x1610c>
  419dec:	ldr	w8, [x20, #72]
  419df0:	cmp	w21, w8
  419df4:	b.ge	419e2c <printf@plt+0x183bc>  // b.tcont
  419df8:	ldr	x8, [x20, #64]
  419dfc:	ldr	w8, [x8, x21, lsl #2]
  419e00:	tbnz	w8, #31, 419e2c <printf@plt+0x183bc>
  419e04:	ldr	x9, [x20, #80]
  419e08:	mov	w10, #0x28                  	// #40
  419e0c:	mov	x0, x20
  419e10:	mov	w2, w19
  419e14:	madd	x8, x8, x10, x9
  419e18:	ldr	w1, [x8, #24]
  419e1c:	ldp	x20, x19, [sp, #32]
  419e20:	ldr	x21, [sp, #16]
  419e24:	ldp	x29, x30, [sp], #48
  419e28:	b	41c4f4 <printf@plt+0x1aa84>
  419e2c:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  419e30:	ldr	w8, [x8, #2720]
  419e34:	cbz	w8, 419e4c <printf@plt+0x183dc>
  419e38:	ldp	x20, x19, [sp, #32]
  419e3c:	ldr	x21, [sp, #16]
  419e40:	mov	w0, wzr
  419e44:	ldp	x29, x30, [sp], #48
  419e48:	ret
  419e4c:	bl	401970 <abort@plt>
  419e50:	stp	x29, x30, [sp, #-48]!
  419e54:	str	x21, [sp, #16]
  419e58:	stp	x20, x19, [sp, #32]
  419e5c:	mov	x29, sp
  419e60:	ldrsw	x21, [x1]
  419e64:	mov	w19, w2
  419e68:	mov	x20, x0
  419e6c:	tbnz	w21, #31, 419e80 <printf@plt+0x18410>
  419e70:	ldr	w8, [x20, #72]
  419e74:	cmp	w21, w8
  419e78:	b.lt	419e9c <printf@plt+0x1842c>  // b.tstop
  419e7c:	b	419ed0 <printf@plt+0x18460>
  419e80:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  419e84:	add	x1, x1, #0x29a
  419e88:	mov	w0, #0x1bd                 	// #445
  419e8c:	bl	417b7c <printf@plt+0x1610c>
  419e90:	ldr	w8, [x20, #72]
  419e94:	cmp	w21, w8
  419e98:	b.ge	419ed0 <printf@plt+0x18460>  // b.tcont
  419e9c:	ldr	x8, [x20, #64]
  419ea0:	ldr	w8, [x8, x21, lsl #2]
  419ea4:	tbnz	w8, #31, 419ed0 <printf@plt+0x18460>
  419ea8:	ldr	x9, [x20, #80]
  419eac:	mov	w10, #0x28                  	// #40
  419eb0:	mov	x0, x20
  419eb4:	mov	w2, w19
  419eb8:	madd	x8, x8, x10, x9
  419ebc:	ldr	w1, [x8, #20]
  419ec0:	ldp	x20, x19, [sp, #32]
  419ec4:	ldr	x21, [sp, #16]
  419ec8:	ldp	x29, x30, [sp], #48
  419ecc:	b	41c4f4 <printf@plt+0x1aa84>
  419ed0:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  419ed4:	ldr	w8, [x8, #2720]
  419ed8:	cbz	w8, 419ef0 <printf@plt+0x18480>
  419edc:	ldp	x20, x19, [sp, #32]
  419ee0:	ldr	x21, [sp, #16]
  419ee4:	mov	w0, wzr
  419ee8:	ldp	x29, x30, [sp], #48
  419eec:	ret
  419ef0:	bl	401970 <abort@plt>
  419ef4:	stp	x29, x30, [sp, #-48]!
  419ef8:	str	x21, [sp, #16]
  419efc:	stp	x20, x19, [sp, #32]
  419f00:	mov	x29, sp
  419f04:	ldrsw	x21, [x1]
  419f08:	mov	w19, w2
  419f0c:	mov	x20, x0
  419f10:	tbnz	w21, #31, 419f24 <printf@plt+0x184b4>
  419f14:	ldr	w8, [x20, #72]
  419f18:	cmp	w21, w8
  419f1c:	b.lt	419f40 <printf@plt+0x184d0>  // b.tstop
  419f20:	b	419f74 <printf@plt+0x18504>
  419f24:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  419f28:	add	x1, x1, #0x29a
  419f2c:	mov	w0, #0x1cc                 	// #460
  419f30:	bl	417b7c <printf@plt+0x1610c>
  419f34:	ldr	w8, [x20, #72]
  419f38:	cmp	w21, w8
  419f3c:	b.ge	419f74 <printf@plt+0x18504>  // b.tcont
  419f40:	ldr	x8, [x20, #64]
  419f44:	ldr	w8, [x8, x21, lsl #2]
  419f48:	tbnz	w8, #31, 419f74 <printf@plt+0x18504>
  419f4c:	ldr	x9, [x20, #80]
  419f50:	mov	w10, #0x28                  	// #40
  419f54:	mov	x0, x20
  419f58:	mov	w2, w19
  419f5c:	madd	x8, x8, x10, x9
  419f60:	ldr	w1, [x8, #28]
  419f64:	ldp	x20, x19, [sp, #32]
  419f68:	ldr	x21, [sp, #16]
  419f6c:	ldp	x29, x30, [sp], #48
  419f70:	b	41c4f4 <printf@plt+0x1aa84>
  419f74:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  419f78:	ldr	w8, [x8, #2720]
  419f7c:	cbz	w8, 419f94 <printf@plt+0x18524>
  419f80:	ldp	x20, x19, [sp, #32]
  419f84:	ldr	x21, [sp, #16]
  419f88:	mov	w0, wzr
  419f8c:	ldp	x29, x30, [sp], #48
  419f90:	ret
  419f94:	bl	401970 <abort@plt>
  419f98:	stp	x29, x30, [sp, #-32]!
  419f9c:	stp	x20, x19, [sp, #16]
  419fa0:	mov	x29, sp
  419fa4:	mov	w20, w1
  419fa8:	mov	x19, x0
  419fac:	tbz	w1, #31, 419fc0 <printf@plt+0x18550>
  419fb0:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  419fb4:	add	x1, x1, #0x29a
  419fb8:	mov	w0, #0x1da                 	// #474
  419fbc:	bl	417b7c <printf@plt+0x1610c>
  419fc0:	cmp	w20, #0x3e8
  419fc4:	csel	w8, wzr, w20, eq  // eq = none
  419fc8:	str	w8, [x19, #56]
  419fcc:	ldp	x20, x19, [sp, #16]
  419fd0:	ldp	x29, x30, [sp], #32
  419fd4:	ret
  419fd8:	ldr	w0, [x0, #56]
  419fdc:	ret
  419fe0:	ldr	w8, [x0, #24]
  419fe4:	mov	w2, w1
  419fe8:	mov	w1, w8
  419fec:	b	41c4f4 <printf@plt+0x1aa84>
  419ff0:	stp	x1, x2, [x0]
  419ff4:	str	w3, [x0, #16]
  419ff8:	str	x4, [x0, #24]
  419ffc:	ret
  41a000:	stp	x29, x30, [sp, #-64]!
  41a004:	str	x23, [sp, #16]
  41a008:	stp	x22, x21, [sp, #32]
  41a00c:	stp	x20, x19, [sp, #48]
  41a010:	mov	x29, sp
  41a014:	ldr	x22, [x0, #16]
  41a018:	mov	w19, w3
  41a01c:	mov	x20, x2
  41a020:	mov	x21, x1
  41a024:	cbnz	x22, 41a054 <printf@plt+0x185e4>
  41a028:	mov	x23, x0
  41a02c:	mov	w0, #0xfb8                 	// #4024
  41a030:	bl	4016a0 <_Znam@plt>
  41a034:	mov	x22, x0
  41a038:	mov	x8, xzr
  41a03c:	str	x0, [x23, #16]
  41a040:	str	xzr, [x22, x8]
  41a044:	ldr	x22, [x23, #16]
  41a048:	add	x8, x8, #0x8
  41a04c:	cmp	x8, #0xfb8
  41a050:	b.ne	41a040 <printf@plt+0x185d0>  // b.any
  41a054:	ldr	w8, [x21]
  41a058:	ldr	w9, [x20]
  41a05c:	mov	w10, #0x4e61                	// #20065
  41a060:	movk	w10, #0x824a, lsl #16
  41a064:	mov	w0, #0x20                  	// #32
  41a068:	add	w8, w9, w8, lsl #10
  41a06c:	smull	x9, w8, w10
  41a070:	lsr	x9, x9, #32
  41a074:	add	w9, w9, w8
  41a078:	asr	w10, w9, #8
  41a07c:	add	w9, w10, w9, lsr #31
  41a080:	mov	w10, #0x1f7                 	// #503
  41a084:	msub	w8, w9, w10, w8
  41a088:	cmp	w8, #0x0
  41a08c:	cneg	w8, w8, mi  // mi = first
  41a090:	lsl	x23, x8, #3
  41a094:	bl	41ec90 <_Znwm@@Base>
  41a098:	ldr	x8, [x22, x23]
  41a09c:	stp	x21, x20, [x0]
  41a0a0:	str	w19, [x0, #16]
  41a0a4:	str	x8, [x0, #24]
  41a0a8:	str	x0, [x22, x23]
  41a0ac:	ldp	x20, x19, [sp, #48]
  41a0b0:	ldp	x22, x21, [sp, #32]
  41a0b4:	ldr	x23, [sp, #16]
  41a0b8:	ldp	x29, x30, [sp], #64
  41a0bc:	ret
  41a0c0:	ldr	x8, [x0, #16]
  41a0c4:	cbz	x8, 41a108 <printf@plt+0x18698>
  41a0c8:	ldr	w9, [x1]
  41a0cc:	ldr	w10, [x2]
  41a0d0:	mov	w11, #0x4e61                	// #20065
  41a0d4:	movk	w11, #0x824a, lsl #16
  41a0d8:	add	w9, w10, w9, lsl #10
  41a0dc:	smull	x10, w9, w11
  41a0e0:	lsr	x10, x10, #32
  41a0e4:	add	w10, w10, w9
  41a0e8:	asr	w11, w10, #8
  41a0ec:	add	w10, w11, w10, lsr #31
  41a0f0:	mov	w11, #0x1f7                 	// #503
  41a0f4:	msub	w9, w10, w11, w9
  41a0f8:	cmp	w9, #0x0
  41a0fc:	cneg	w9, w9, mi  // mi = first
  41a100:	ldr	x8, [x8, w9, uxtw #3]
  41a104:	cbnz	x8, 41a118 <printf@plt+0x186a8>
  41a108:	mov	w0, wzr
  41a10c:	ret
  41a110:	ldr	x8, [x8, #24]
  41a114:	cbz	x8, 41a108 <printf@plt+0x18698>
  41a118:	ldr	x9, [x8]
  41a11c:	cmp	x9, x1
  41a120:	b.ne	41a110 <printf@plt+0x186a0>  // b.any
  41a124:	ldr	x9, [x8, #8]
  41a128:	cmp	x9, x2
  41a12c:	b.ne	41a110 <printf@plt+0x186a0>  // b.any
  41a130:	ldr	w1, [x8, #16]
  41a134:	mov	w2, w3
  41a138:	b	41c4f4 <printf@plt+0x1aa84>
  41a13c:	ldr	w8, [x0, #8]
  41a140:	and	w0, w8, w1
  41a144:	ret
  41a148:	stp	x29, x30, [sp, #-32]!
  41a14c:	stp	x20, x19, [sp, #16]
  41a150:	mov	x29, sp
  41a154:	ldrsw	x20, [x1]
  41a158:	mov	x19, x0
  41a15c:	tbnz	w20, #31, 41a170 <printf@plt+0x18700>
  41a160:	ldr	w8, [x19, #72]
  41a164:	cmp	w20, w8
  41a168:	b.lt	41a18c <printf@plt+0x1871c>  // b.tstop
  41a16c:	b	41a1b4 <printf@plt+0x18744>
  41a170:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41a174:	add	x1, x1, #0x29a
  41a178:	mov	w0, #0x215                 	// #533
  41a17c:	bl	417b7c <printf@plt+0x1610c>
  41a180:	ldr	w8, [x19, #72]
  41a184:	cmp	w20, w8
  41a188:	b.ge	41a1b4 <printf@plt+0x18744>  // b.tcont
  41a18c:	ldr	x8, [x19, #64]
  41a190:	ldr	w8, [x8, x20, lsl #2]
  41a194:	tbnz	w8, #31, 41a1b4 <printf@plt+0x18744>
  41a198:	ldr	x9, [x19, #80]
  41a19c:	mov	w10, #0x28                  	// #40
  41a1a0:	mul	x8, x8, x10
  41a1a4:	ldrb	w0, [x9, x8]
  41a1a8:	ldp	x20, x19, [sp, #16]
  41a1ac:	ldp	x29, x30, [sp], #32
  41a1b0:	ret
  41a1b4:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41a1b8:	ldr	w8, [x8, #2720]
  41a1bc:	cbz	w8, 41a1d0 <printf@plt+0x18760>
  41a1c0:	mov	w0, wzr
  41a1c4:	ldp	x20, x19, [sp, #16]
  41a1c8:	ldp	x29, x30, [sp], #32
  41a1cc:	ret
  41a1d0:	bl	401970 <abort@plt>
  41a1d4:	ldr	x0, [x0, #32]
  41a1d8:	ret
  41a1dc:	ldr	x0, [x0, #40]
  41a1e0:	ret
  41a1e4:	stp	x29, x30, [sp, #-32]!
  41a1e8:	stp	x20, x19, [sp, #16]
  41a1ec:	mov	x29, sp
  41a1f0:	ldrsw	x20, [x1]
  41a1f4:	mov	x19, x0
  41a1f8:	tbnz	w20, #31, 41a20c <printf@plt+0x1879c>
  41a1fc:	ldr	w8, [x19, #72]
  41a200:	cmp	w20, w8
  41a204:	b.lt	41a228 <printf@plt+0x187b8>  // b.tstop
  41a208:	b	41a250 <printf@plt+0x187e0>
  41a20c:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41a210:	add	x1, x1, #0x29a
  41a214:	mov	w0, #0x245                 	// #581
  41a218:	bl	417b7c <printf@plt+0x1610c>
  41a21c:	ldr	w8, [x19, #72]
  41a220:	cmp	w20, w8
  41a224:	b.ge	41a250 <printf@plt+0x187e0>  // b.tcont
  41a228:	ldr	x8, [x19, #64]
  41a22c:	ldr	w8, [x8, x20, lsl #2]
  41a230:	tbnz	w8, #31, 41a250 <printf@plt+0x187e0>
  41a234:	ldr	x9, [x19, #80]
  41a238:	mov	w10, #0x28                  	// #40
  41a23c:	madd	x8, x8, x10, x9
  41a240:	ldr	x0, [x8, #32]
  41a244:	ldp	x20, x19, [sp, #16]
  41a248:	ldp	x29, x30, [sp], #32
  41a24c:	ret
  41a250:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41a254:	ldr	w8, [x8, #2720]
  41a258:	cbz	w8, 41a26c <printf@plt+0x187fc>
  41a25c:	mov	x0, xzr
  41a260:	ldp	x20, x19, [sp, #16]
  41a264:	ldp	x29, x30, [sp], #32
  41a268:	ret
  41a26c:	bl	401970 <abort@plt>
  41a270:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41a274:	ldr	x0, [x8, #2728]
  41a278:	ret
  41a27c:	stp	x29, x30, [sp, #-64]!
  41a280:	stp	x24, x23, [sp, #16]
  41a284:	stp	x22, x21, [sp, #32]
  41a288:	stp	x20, x19, [sp, #48]
  41a28c:	mov	x29, sp
  41a290:	ldrsw	x23, [x0, #72]
  41a294:	mov	x21, x0
  41a298:	cbz	w23, 41a350 <printf@plt+0x188e0>
  41a29c:	lsl	w8, w23, #1
  41a2a0:	add	w9, w1, #0xa
  41a2a4:	cmp	w8, w1
  41a2a8:	csel	w24, w8, w9, gt
  41a2ac:	ldr	x19, [x21, #64]
  41a2b0:	sxtw	x22, w24
  41a2b4:	sbfiz	x8, x24, #2, #32
  41a2b8:	cmp	xzr, x22, lsr #62
  41a2bc:	csinv	x0, x8, xzr, eq  // eq = none
  41a2c0:	str	w24, [x21, #72]
  41a2c4:	bl	4016a0 <_Znam@plt>
  41a2c8:	lsl	x2, x23, #2
  41a2cc:	mov	x1, x19
  41a2d0:	mov	x20, x0
  41a2d4:	str	x0, [x21, #64]
  41a2d8:	bl	4016c0 <memcpy@plt>
  41a2dc:	cmp	w23, w24
  41a2e0:	b.ge	41a334 <printf@plt+0x188c4>  // b.tcont
  41a2e4:	sub	x8, x22, x23
  41a2e8:	cmp	x8, #0x7
  41a2ec:	b.ls	41a320 <printf@plt+0x188b0>  // b.plast
  41a2f0:	and	x9, x8, #0xfffffffffffffff8
  41a2f4:	add	x10, x20, x23, lsl #2
  41a2f8:	add	x23, x9, x23
  41a2fc:	add	x10, x10, #0x10
  41a300:	movi	v0.2d, #0xffffffffffffffff
  41a304:	mov	x11, x9
  41a308:	stp	q0, q0, [x10, #-16]
  41a30c:	subs	x11, x11, #0x8
  41a310:	add	x10, x10, #0x20
  41a314:	b.ne	41a308 <printf@plt+0x18898>  // b.any
  41a318:	cmp	x8, x9
  41a31c:	b.eq	41a334 <printf@plt+0x188c4>  // b.none
  41a320:	mov	w8, #0xffffffff            	// #-1
  41a324:	str	w8, [x20, x23, lsl #2]
  41a328:	add	x23, x23, #0x1
  41a32c:	cmp	x23, x22
  41a330:	b.lt	41a324 <printf@plt+0x188b4>  // b.tstop
  41a334:	cbz	x19, 41a3d0 <printf@plt+0x18960>
  41a338:	mov	x0, x19
  41a33c:	ldp	x20, x19, [sp, #48]
  41a340:	ldp	x22, x21, [sp, #32]
  41a344:	ldp	x24, x23, [sp, #16]
  41a348:	ldp	x29, x30, [sp], #64
  41a34c:	b	401900 <_ZdaPv@plt>
  41a350:	add	w8, w1, #0xa
  41a354:	cmp	w1, #0x80
  41a358:	mov	w9, #0x80                  	// #128
  41a35c:	csel	w20, w9, w8, lt  // lt = tstop
  41a360:	sxtw	x19, w20
  41a364:	sbfiz	x8, x20, #2, #32
  41a368:	cmp	xzr, x19, lsr #62
  41a36c:	csinv	x0, x8, xzr, eq  // eq = none
  41a370:	str	w20, [x21, #72]
  41a374:	bl	4016a0 <_Znam@plt>
  41a378:	cmp	w20, #0x1
  41a37c:	str	x0, [x21, #64]
  41a380:	b.lt	41a3d0 <printf@plt+0x18960>  // b.tstop
  41a384:	cmp	w19, #0x8
  41a388:	b.cs	41a394 <printf@plt+0x18924>  // b.hs, b.nlast
  41a38c:	mov	x8, xzr
  41a390:	b	41a3bc <printf@plt+0x1894c>
  41a394:	and	x8, x19, #0xfffffffffffffff8
  41a398:	add	x9, x0, #0x10
  41a39c:	movi	v0.2d, #0xffffffffffffffff
  41a3a0:	mov	x10, x8
  41a3a4:	stp	q0, q0, [x9, #-16]
  41a3a8:	subs	x10, x10, #0x8
  41a3ac:	add	x9, x9, #0x20
  41a3b0:	b.ne	41a3a4 <printf@plt+0x18934>  // b.any
  41a3b4:	cmp	x8, x19
  41a3b8:	b.eq	41a3d0 <printf@plt+0x18960>  // b.none
  41a3bc:	mov	w9, #0xffffffff            	// #-1
  41a3c0:	str	w9, [x0, x8, lsl #2]
  41a3c4:	add	x8, x8, #0x1
  41a3c8:	cmp	x8, x19
  41a3cc:	b.lt	41a3c0 <printf@plt+0x18950>  // b.tstop
  41a3d0:	ldp	x20, x19, [sp, #48]
  41a3d4:	ldp	x22, x21, [sp, #32]
  41a3d8:	ldp	x24, x23, [sp, #16]
  41a3dc:	ldp	x29, x30, [sp], #64
  41a3e0:	ret
  41a3e4:	stp	x29, x30, [sp, #-48]!
  41a3e8:	str	x21, [sp, #16]
  41a3ec:	stp	x20, x19, [sp, #32]
  41a3f0:	mov	x29, sp
  41a3f4:	ldr	x20, [x0, #80]
  41a3f8:	mov	x19, x0
  41a3fc:	cbz	x20, 41a44c <printf@plt+0x189dc>
  41a400:	ldrsw	x8, [x19, #92]
  41a404:	mov	w9, #0x28                  	// #40
  41a408:	lsl	x10, x8, #1
  41a40c:	add	x21, x8, x8, lsl #2
  41a410:	umulh	x8, x10, x9
  41a414:	lsl	x9, x21, #4
  41a418:	cmp	xzr, x8
  41a41c:	csinv	x0, x9, xzr, eq  // eq = none
  41a420:	str	w10, [x19, #92]
  41a424:	bl	4016a0 <_Znam@plt>
  41a428:	lsl	x2, x21, #3
  41a42c:	mov	x1, x20
  41a430:	str	x0, [x19, #80]
  41a434:	bl	4016c0 <memcpy@plt>
  41a438:	mov	x0, x20
  41a43c:	ldp	x20, x19, [sp, #32]
  41a440:	ldr	x21, [sp, #16]
  41a444:	ldp	x29, x30, [sp], #48
  41a448:	b	401900 <_ZdaPv@plt>
  41a44c:	mov	w8, #0x10                  	// #16
  41a450:	mov	w0, #0x280                 	// #640
  41a454:	str	w8, [x19, #92]
  41a458:	bl	4016a0 <_Znam@plt>
  41a45c:	str	x0, [x19, #80]
  41a460:	ldp	x20, x19, [sp, #32]
  41a464:	ldr	x21, [sp, #16]
  41a468:	ldp	x29, x30, [sp], #48
  41a46c:	ret
  41a470:	stp	x29, x30, [sp, #-48]!
  41a474:	stp	x22, x21, [sp, #16]
  41a478:	stp	x20, x19, [sp, #32]
  41a47c:	mov	x29, sp
  41a480:	ldrsw	x8, [x0, #72]
  41a484:	mov	x19, x0
  41a488:	mov	x10, #0xffffffff00000000    	// #-4294967296
  41a48c:	lsl	x12, x8, #32
  41a490:	mov	x11, x8
  41a494:	mov	x22, x11
  41a498:	subs	x11, x11, #0x1
  41a49c:	mov	x9, x12
  41a4a0:	b.lt	41a4b8 <printf@plt+0x18a48>  // b.tstop
  41a4a4:	ldr	x12, [x19, #64]
  41a4a8:	add	x12, x12, x22, lsl #2
  41a4ac:	ldur	w13, [x12, #-4]
  41a4b0:	add	x12, x9, x10
  41a4b4:	tbnz	w13, #31, 41a494 <printf@plt+0x18a24>
  41a4b8:	cmp	w8, w22
  41a4bc:	b.gt	41a4dc <printf@plt+0x18a6c>
  41a4c0:	ldp	w22, w8, [x19, #88]
  41a4c4:	cmp	w22, w8
  41a4c8:	b.lt	41a520 <printf@plt+0x18ab0>  // b.tstop
  41a4cc:	ldp	x20, x19, [sp, #32]
  41a4d0:	ldp	x22, x21, [sp, #16]
  41a4d4:	ldp	x29, x30, [sp], #48
  41a4d8:	ret
  41a4dc:	ldr	x20, [x19, #64]
  41a4e0:	asr	x8, x9, #32
  41a4e4:	cmp	xzr, x8, lsr #62
  41a4e8:	asr	x21, x9, #30
  41a4ec:	csinv	x0, x21, xzr, eq  // eq = none
  41a4f0:	bl	4016a0 <_Znam@plt>
  41a4f4:	mov	x1, x20
  41a4f8:	mov	x2, x21
  41a4fc:	str	x0, [x19, #64]
  41a500:	bl	4016c0 <memcpy@plt>
  41a504:	cbz	x20, 41a510 <printf@plt+0x18aa0>
  41a508:	mov	x0, x20
  41a50c:	bl	401900 <_ZdaPv@plt>
  41a510:	str	w22, [x19, #72]
  41a514:	ldp	w22, w8, [x19, #88]
  41a518:	cmp	w22, w8
  41a51c:	b.ge	41a4cc <printf@plt+0x18a5c>  // b.tcont
  41a520:	sxtw	x8, w22
  41a524:	mov	w9, #0x28                  	// #40
  41a528:	ldr	x20, [x19, #80]
  41a52c:	umulh	x9, x8, x9
  41a530:	add	x8, x8, x8, lsl #2
  41a534:	lsl	x21, x8, #3
  41a538:	cmp	xzr, x9
  41a53c:	csinv	x0, x21, xzr, eq  // eq = none
  41a540:	bl	4016a0 <_Znam@plt>
  41a544:	mov	x1, x20
  41a548:	mov	x2, x21
  41a54c:	str	x0, [x19, #80]
  41a550:	bl	4016c0 <memcpy@plt>
  41a554:	cbz	x20, 41a564 <printf@plt+0x18af4>
  41a558:	mov	x0, x20
  41a55c:	bl	401900 <_ZdaPv@plt>
  41a560:	ldr	w22, [x19, #88]
  41a564:	str	w22, [x19, #92]
  41a568:	ldp	x20, x19, [sp, #32]
  41a56c:	ldp	x22, x21, [sp, #16]
  41a570:	ldp	x29, x30, [sp], #48
  41a574:	ret
  41a578:	stp	x29, x30, [sp, #-80]!
  41a57c:	str	x25, [sp, #16]
  41a580:	stp	x24, x23, [sp, #32]
  41a584:	stp	x22, x21, [sp, #48]
  41a588:	stp	x20, x19, [sp, #64]
  41a58c:	mov	x29, sp
  41a590:	ldrsw	x21, [x1]
  41a594:	mov	x19, x2
  41a598:	mov	x20, x0
  41a59c:	tbnz	w21, #31, 41a628 <printf@plt+0x18bb8>
  41a5a0:	ldr	w8, [x20, #72]
  41a5a4:	cmp	w21, w8
  41a5a8:	b.ge	41a644 <printf@plt+0x18bd4>  // b.tcont
  41a5ac:	cmp	w21, w8
  41a5b0:	b.ge	41a65c <printf@plt+0x18bec>  // b.tcont
  41a5b4:	ldp	w23, w24, [x20, #88]
  41a5b8:	add	w25, w23, #0x1
  41a5bc:	cmp	w25, w24
  41a5c0:	b.ge	41a67c <printf@plt+0x18c0c>  // b.tcont
  41a5c4:	cmp	w25, w24
  41a5c8:	b.lt	41a5e0 <printf@plt+0x18b70>  // b.tstop
  41a5cc:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41a5d0:	add	x1, x1, #0x29a
  41a5d4:	mov	w0, #0x29c                 	// #668
  41a5d8:	bl	417b7c <printf@plt+0x1610c>
  41a5dc:	ldr	w23, [x20, #88]
  41a5e0:	ldr	x8, [x20, #64]
  41a5e4:	mov	w11, #0x28                  	// #40
  41a5e8:	str	w23, [x8, x21, lsl #2]
  41a5ec:	ldrsw	x8, [x20, #88]
  41a5f0:	ldr	x9, [x20, #80]
  41a5f4:	add	w10, w8, #0x1
  41a5f8:	str	w10, [x20, #88]
  41a5fc:	ldr	x10, [x19, #32]
  41a600:	ldp	q0, q1, [x19]
  41a604:	madd	x8, x8, x11, x9
  41a608:	str	x10, [x8, #32]
  41a60c:	stp	q0, q1, [x8]
  41a610:	ldp	x20, x19, [sp, #64]
  41a614:	ldp	x22, x21, [sp, #48]
  41a618:	ldp	x24, x23, [sp, #32]
  41a61c:	ldr	x25, [sp, #16]
  41a620:	ldp	x29, x30, [sp], #80
  41a624:	ret
  41a628:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41a62c:	add	x1, x1, #0x29a
  41a630:	mov	w0, #0x296                 	// #662
  41a634:	bl	417b7c <printf@plt+0x1610c>
  41a638:	ldr	w8, [x20, #72]
  41a63c:	cmp	w21, w8
  41a640:	b.lt	41a5ac <printf@plt+0x18b3c>  // b.tstop
  41a644:	mov	x0, x20
  41a648:	mov	w1, w21
  41a64c:	bl	41a27c <printf@plt+0x1880c>
  41a650:	ldr	w8, [x20, #72]
  41a654:	cmp	w21, w8
  41a658:	b.lt	41a5b4 <printf@plt+0x18b44>  // b.tstop
  41a65c:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41a660:	add	x1, x1, #0x29a
  41a664:	mov	w0, #0x299                 	// #665
  41a668:	bl	417b7c <printf@plt+0x1610c>
  41a66c:	ldp	w23, w24, [x20, #88]
  41a670:	add	w25, w23, #0x1
  41a674:	cmp	w25, w24
  41a678:	b.lt	41a5c4 <printf@plt+0x18b54>  // b.tstop
  41a67c:	ldr	x22, [x20, #80]
  41a680:	cbz	x22, 41a6d8 <printf@plt+0x18c68>
  41a684:	sxtw	x8, w24
  41a688:	mov	w9, #0x28                  	// #40
  41a68c:	lsl	x10, x8, #1
  41a690:	add	x23, x8, x8, lsl #2
  41a694:	umulh	x8, x10, x9
  41a698:	lsl	x9, x23, #4
  41a69c:	cmp	xzr, x8
  41a6a0:	csinv	x0, x9, xzr, eq  // eq = none
  41a6a4:	str	w10, [x20, #92]
  41a6a8:	bl	4016a0 <_Znam@plt>
  41a6ac:	lsl	x2, x23, #3
  41a6b0:	mov	x1, x22
  41a6b4:	str	x0, [x20, #80]
  41a6b8:	bl	4016c0 <memcpy@plt>
  41a6bc:	mov	x0, x22
  41a6c0:	bl	401900 <_ZdaPv@plt>
  41a6c4:	ldp	w23, w24, [x20, #88]
  41a6c8:	add	w25, w23, #0x1
  41a6cc:	cmp	w25, w24
  41a6d0:	b.ge	41a5cc <printf@plt+0x18b5c>  // b.tcont
  41a6d4:	b	41a5e0 <printf@plt+0x18b70>
  41a6d8:	mov	w24, #0x10                  	// #16
  41a6dc:	mov	w0, #0x280                 	// #640
  41a6e0:	str	w24, [x20, #92]
  41a6e4:	bl	4016a0 <_Znam@plt>
  41a6e8:	str	x0, [x20, #80]
  41a6ec:	cmp	w25, w24
  41a6f0:	b.ge	41a5cc <printf@plt+0x18b5c>  // b.tcont
  41a6f4:	b	41a5e0 <printf@plt+0x18b70>
  41a6f8:	stp	x29, x30, [sp, #-48]!
  41a6fc:	str	x21, [sp, #16]
  41a700:	stp	x20, x19, [sp, #32]
  41a704:	mov	x29, sp
  41a708:	ldrsw	x19, [x1]
  41a70c:	ldrsw	x21, [x2]
  41a710:	mov	x20, x0
  41a714:	orr	w8, w21, w19
  41a718:	tbnz	w8, #31, 41a728 <printf@plt+0x18cb8>
  41a71c:	ldr	w8, [x20, #72]
  41a720:	cmp	w21, w8
  41a724:	b.lt	41a73c <printf@plt+0x18ccc>  // b.tstop
  41a728:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41a72c:	add	x1, x1, #0x29a
  41a730:	mov	w0, #0x2a5                 	// #677
  41a734:	bl	417b7c <printf@plt+0x1610c>
  41a738:	ldr	w8, [x20, #72]
  41a73c:	cmp	w19, w8
  41a740:	b.lt	41a750 <printf@plt+0x18ce0>  // b.tstop
  41a744:	mov	x0, x20
  41a748:	mov	w1, w19
  41a74c:	bl	41a27c <printf@plt+0x1880c>
  41a750:	ldr	x8, [x20, #64]
  41a754:	ldr	w9, [x8, x21, lsl #2]
  41a758:	ldr	x21, [sp, #16]
  41a75c:	str	w9, [x8, x19, lsl #2]
  41a760:	ldp	x20, x19, [sp, #32]
  41a764:	ldp	x29, x30, [sp], #48
  41a768:	ret
  41a76c:	stp	x29, x30, [sp, #-48]!
  41a770:	stp	x22, x21, [sp, #16]
  41a774:	stp	x20, x19, [sp, #32]
  41a778:	mov	x29, sp
  41a77c:	mov	x22, x0
  41a780:	mov	w0, #0x68                  	// #104
  41a784:	mov	w20, w2
  41a788:	mov	x21, x1
  41a78c:	bl	41ec90 <_Znwm@@Base>
  41a790:	adrp	x8, 424000 <_ZdlPvm@@Base+0x52c0>
  41a794:	add	x8, x8, #0x1a8
  41a798:	mov	x19, x0
  41a79c:	str	wzr, [x0, #8]
  41a7a0:	str	xzr, [x0, #64]
  41a7a4:	str	wzr, [x0, #72]
  41a7a8:	stp	xzr, xzr, [x0, #16]
  41a7ac:	stp	xzr, xzr, [x0, #88]
  41a7b0:	str	x8, [x0]
  41a7b4:	str	xzr, [x0, #80]
  41a7b8:	mov	x0, x22
  41a7bc:	bl	4016f0 <strlen@plt>
  41a7c0:	add	x0, x0, #0x1
  41a7c4:	bl	4016a0 <_Znam@plt>
  41a7c8:	mov	x1, x22
  41a7cc:	str	x0, [x19, #32]
  41a7d0:	bl	4017e0 <strcpy@plt>
  41a7d4:	mov	x0, x19
  41a7d8:	mov	x1, x21
  41a7dc:	mov	w2, w20
  41a7e0:	stp	xzr, xzr, [x19, #40]
  41a7e4:	str	wzr, [x19, #56]
  41a7e8:	bl	41a82c <printf@plt+0x18dbc>
  41a7ec:	cbnz	w0, 41a804 <printf@plt+0x18d94>
  41a7f0:	ldr	x8, [x19]
  41a7f4:	mov	x0, x19
  41a7f8:	ldr	x8, [x8, #8]
  41a7fc:	blr	x8
  41a800:	mov	x19, xzr
  41a804:	mov	x0, x19
  41a808:	ldp	x20, x19, [sp, #32]
  41a80c:	ldp	x22, x21, [sp, #16]
  41a810:	ldp	x29, x30, [sp], #48
  41a814:	ret
  41a818:	mov	x20, x0
  41a81c:	mov	x0, x19
  41a820:	bl	41ed34 <_ZdlPv@@Base>
  41a824:	mov	x0, x20
  41a828:	bl	4019e0 <_Unwind_Resume@plt>
  41a82c:	sub	sp, sp, #0x130
  41a830:	stp	x29, x30, [sp, #208]
  41a834:	stp	x28, x27, [sp, #224]
  41a838:	stp	x26, x25, [sp, #240]
  41a83c:	stp	x24, x23, [sp, #256]
  41a840:	stp	x22, x21, [sp, #272]
  41a844:	stp	x20, x19, [sp, #288]
  41a848:	add	x29, sp, #0xd0
  41a84c:	ldr	x21, [x0, #32]
  41a850:	mov	x20, x1
  41a854:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41a858:	mov	x19, x0
  41a85c:	add	x1, x1, #0x2d4
  41a860:	mov	x0, x21
  41a864:	mov	w24, w2
  41a868:	bl	401940 <strcmp@plt>
  41a86c:	cbz	w0, 41abcc <printf@plt+0x1915c>
  41a870:	sub	x1, x29, #0x10
  41a874:	mov	x0, x21
  41a878:	bl	41c674 <printf@plt+0x1ac04>
  41a87c:	cbz	x0, 41abec <printf@plt+0x1917c>
  41a880:	ldur	x8, [x29, #-16]
  41a884:	adrp	x21, 424000 <_ZdlPvm@@Base+0x52c0>
  41a888:	adrp	x22, 424000 <_ZdlPvm@@Base+0x52c0>
  41a88c:	adrp	x23, 424000 <_ZdlPvm@@Base+0x52c0>
  41a890:	adrp	x28, 424000 <_ZdlPvm@@Base+0x52c0>
  41a894:	adrp	x25, 424000 <_ZdlPvm@@Base+0x52c0>
  41a898:	adrp	x27, 424000 <_ZdlPvm@@Base+0x52c0>
  41a89c:	mov	x20, #0x800000000000        	// #140737488355328
  41a8a0:	adrp	x26, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41a8a4:	mov	w9, #0x1                   	// #1
  41a8a8:	add	x21, x21, #0x318
  41a8ac:	add	x22, x22, #0x2f9
  41a8b0:	add	x23, x23, #0x31d
  41a8b4:	add	x28, x28, #0x489
  41a8b8:	add	x25, x25, #0x34e
  41a8bc:	add	x27, x27, #0x354
  41a8c0:	movk	x20, #0xc056, lsl #48
  41a8c4:	add	x26, x26, #0x440
  41a8c8:	stur	xzr, [x29, #-40]
  41a8cc:	stur	xzr, [x29, #-24]
  41a8d0:	stp	w9, w24, [x29, #-32]
  41a8d4:	str	w24, [sp, #60]
  41a8d8:	stp	x0, x8, [x29, #-56]
  41a8dc:	sub	x0, x29, #0x38
  41a8e0:	bl	419148 <printf@plt+0x176d8>
  41a8e4:	cbz	w0, 41b0c4 <printf@plt+0x19654>
  41a8e8:	ldur	x0, [x29, #-24]
  41a8ec:	mov	x1, x21
  41a8f0:	bl	4017f0 <strtok@plt>
  41a8f4:	mov	x1, x22
  41a8f8:	mov	x24, x0
  41a8fc:	bl	401940 <strcmp@plt>
  41a900:	cbz	w0, 41a8dc <printf@plt+0x18e6c>
  41a904:	mov	x0, x24
  41a908:	mov	x1, x23
  41a90c:	bl	401940 <strcmp@plt>
  41a910:	cbz	w0, 41a9ec <printf@plt+0x18f7c>
  41a914:	mov	x0, x24
  41a918:	mov	x1, x25
  41a91c:	bl	401940 <strcmp@plt>
  41a920:	cbz	w0, 41aa24 <printf@plt+0x18fb4>
  41a924:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41a928:	mov	x0, x24
  41a92c:	add	x1, x1, #0x379
  41a930:	bl	401940 <strcmp@plt>
  41a934:	cbz	w0, 41aa7c <printf@plt+0x1900c>
  41a938:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41a93c:	mov	x0, x24
  41a940:	add	x1, x1, #0x3a6
  41a944:	bl	401940 <strcmp@plt>
  41a948:	cbz	w0, 41ab50 <printf@plt+0x190e0>
  41a94c:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41a950:	mov	x0, x24
  41a954:	add	x1, x1, #0x76a
  41a958:	bl	401940 <strcmp@plt>
  41a95c:	cbz	w0, 41ab80 <printf@plt+0x19110>
  41a960:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41a964:	mov	x0, x24
  41a968:	add	x1, x1, #0x3dc
  41a96c:	bl	401940 <strcmp@plt>
  41a970:	cbz	w0, 41ac9c <printf@plt+0x1922c>
  41a974:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41a978:	mov	x0, x24
  41a97c:	add	x1, x1, #0x3e6
  41a980:	bl	401940 <strcmp@plt>
  41a984:	cbz	w0, 41ac9c <printf@plt+0x1922c>
  41a988:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  41a98c:	mov	x0, xzr
  41a990:	add	x1, x1, #0x475
  41a994:	mov	x20, x27
  41a998:	mov	x27, x23
  41a99c:	mov	x23, x25
  41a9a0:	mov	x25, x28
  41a9a4:	bl	4017f0 <strtok@plt>
  41a9a8:	cbz	x0, 41ab8c <printf@plt+0x1911c>
  41a9ac:	sub	x28, x0, #0x1
  41a9b0:	ldrb	w8, [x28, #1]!
  41a9b4:	ldrb	w8, [x26, x8]
  41a9b8:	cbnz	w8, 41a9b0 <printf@plt+0x18f40>
  41a9bc:	mov	x0, x28
  41a9c0:	bl	4016f0 <strlen@plt>
  41a9c4:	add	x9, x28, x0
  41a9c8:	mov	x8, x9
  41a9cc:	cmp	x9, x28
  41a9d0:	b.ls	41a9e4 <printf@plt+0x18f74>  // b.plast
  41a9d4:	mov	x9, x8
  41a9d8:	ldrb	w10, [x9, #-1]!
  41a9dc:	ldrb	w10, [x26, x10]
  41a9e0:	cbnz	w10, 41a9c8 <printf@plt+0x18f58>
  41a9e4:	strb	wzr, [x8]
  41a9e8:	b	41ab90 <printf@plt+0x19120>
  41a9ec:	mov	x0, xzr
  41a9f0:	mov	x1, x21
  41a9f4:	bl	4017f0 <strtok@plt>
  41a9f8:	cbz	x0, 41ac30 <printf@plt+0x191c0>
  41a9fc:	sub	x2, x29, #0x60
  41aa00:	mov	x1, x28
  41aa04:	bl	4018b0 <__isoc99_sscanf@plt>
  41aa08:	cmp	w0, #0x1
  41aa0c:	b.ne	41ac30 <printf@plt+0x191c0>  // b.any
  41aa10:	ldur	w8, [x29, #-96]
  41aa14:	cmp	w8, #0x0
  41aa18:	b.le	41ac30 <printf@plt+0x191c0>
  41aa1c:	str	w8, [x19, #24]
  41aa20:	b	41a8dc <printf@plt+0x18e6c>
  41aa24:	mov	x0, xzr
  41aa28:	mov	x1, x21
  41aa2c:	bl	4017f0 <strtok@plt>
  41aa30:	mov	x24, x0
  41aa34:	cbz	x0, 41ac60 <printf@plt+0x191f0>
  41aa38:	add	x2, sp, #0x60
  41aa3c:	mov	x0, x24
  41aa40:	mov	x1, x27
  41aa44:	bl	4018b0 <__isoc99_sscanf@plt>
  41aa48:	ldr	d0, [sp, #96]
  41aa4c:	fmov	d1, x20
  41aa50:	fcmp	d0, d1
  41aa54:	b.ls	41ac60 <printf@plt+0x191f0>  // b.plast
  41aa58:	cmp	w0, #0x1
  41aa5c:	b.ne	41ac60 <printf@plt+0x191f0>  // b.any
  41aa60:	mov	x8, #0x800000000000        	// #140737488355328
  41aa64:	movk	x8, #0x4056, lsl #48
  41aa68:	fmov	d1, x8
  41aa6c:	fcmp	d0, d1
  41aa70:	b.ge	41ac60 <printf@plt+0x191f0>  // b.tcont
  41aa74:	str	d0, [x19, #48]
  41aa78:	b	41a8dc <printf@plt+0x18e6c>
  41aa7c:	mov	x0, xzr
  41aa80:	mov	x1, x21
  41aa84:	bl	4017f0 <strtok@plt>
  41aa88:	cbz	x0, 41a8dc <printf@plt+0x18e6c>
  41aa8c:	mov	x24, x0
  41aa90:	b	41aab8 <printf@plt+0x19048>
  41aa94:	mov	w8, #0x1                   	// #1
  41aa98:	ldr	w9, [x19, #8]
  41aa9c:	mov	x0, xzr
  41aaa0:	mov	x1, x21
  41aaa4:	orr	w8, w9, w8
  41aaa8:	str	w8, [x19, #8]
  41aaac:	bl	4017f0 <strtok@plt>
  41aab0:	mov	x24, x0
  41aab4:	cbz	x0, 41a8dc <printf@plt+0x18e6c>
  41aab8:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  41aabc:	mov	x0, x24
  41aac0:	add	x1, x1, #0xa81
  41aac4:	bl	401940 <strcmp@plt>
  41aac8:	cbz	w0, 41a8dc <printf@plt+0x18e6c>
  41aacc:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  41aad0:	mov	x0, x24
  41aad4:	add	x1, x1, #0xfee
  41aad8:	bl	401940 <strcmp@plt>
  41aadc:	cbz	w0, 41aa94 <printf@plt+0x19024>
  41aae0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x22c0>
  41aae4:	mov	x0, x24
  41aae8:	add	x1, x1, #0xe4b
  41aaec:	bl	401940 <strcmp@plt>
  41aaf0:	cbz	w0, 41ab38 <printf@plt+0x190c8>
  41aaf4:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41aaf8:	mov	x0, x24
  41aafc:	add	x1, x1, #0x388
  41ab00:	bl	401940 <strcmp@plt>
  41ab04:	cbz	w0, 41ab40 <printf@plt+0x190d0>
  41ab08:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41ab0c:	mov	x0, x24
  41ab10:	add	x1, x1, #0x383
  41ab14:	bl	401940 <strcmp@plt>
  41ab18:	cbz	w0, 41ab48 <printf@plt+0x190d8>
  41ab1c:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41ab20:	mov	x0, x24
  41ab24:	add	x1, x1, #0x387
  41ab28:	bl	401940 <strcmp@plt>
  41ab2c:	cbnz	w0, 41b1d4 <printf@plt+0x19764>
  41ab30:	mov	w8, #0x10                  	// #16
  41ab34:	b	41aa98 <printf@plt+0x19028>
  41ab38:	mov	w8, #0x2                   	// #2
  41ab3c:	b	41aa98 <printf@plt+0x19028>
  41ab40:	mov	w8, #0x4                   	// #4
  41ab44:	b	41aa98 <printf@plt+0x19028>
  41ab48:	mov	w8, #0x8                   	// #8
  41ab4c:	b	41aa98 <printf@plt+0x19028>
  41ab50:	mov	x0, xzr
  41ab54:	mov	x1, x21
  41ab58:	bl	4017f0 <strtok@plt>
  41ab5c:	cbz	x0, 41b274 <printf@plt+0x19804>
  41ab60:	mov	x24, x0
  41ab64:	bl	4016f0 <strlen@plt>
  41ab68:	add	x0, x0, #0x1
  41ab6c:	bl	4016a0 <_Znam@plt>
  41ab70:	mov	x1, x24
  41ab74:	str	x0, [x19, #40]
  41ab78:	bl	4017e0 <strcpy@plt>
  41ab7c:	b	41a8dc <printf@plt+0x18e6c>
  41ab80:	mov	w8, #0x1                   	// #1
  41ab84:	str	w8, [x19, #28]
  41ab88:	b	41a8dc <printf@plt+0x18e6c>
  41ab8c:	mov	x28, xzr
  41ab90:	ldr	x8, [x19]
  41ab94:	ldur	x3, [x29, #-48]
  41ab98:	ldur	w4, [x29, #-40]
  41ab9c:	ldr	x8, [x8, #16]
  41aba0:	mov	x0, x19
  41aba4:	mov	x1, x24
  41aba8:	mov	x2, x28
  41abac:	blr	x8
  41abb0:	mov	x28, x25
  41abb4:	mov	x25, x23
  41abb8:	mov	x23, x27
  41abbc:	mov	x27, x20
  41abc0:	mov	x20, #0x800000000000        	// #140737488355328
  41abc4:	movk	x20, #0xc056, lsl #48
  41abc8:	b	41a8dc <printf@plt+0x18e6c>
  41abcc:	cbnz	x20, 41abf0 <printf@plt+0x19180>
  41abd0:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41abd4:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  41abd8:	add	x1, x1, #0xa48
  41abdc:	add	x0, x0, #0x2d9
  41abe0:	mov	x2, x1
  41abe4:	mov	x3, x1
  41abe8:	b	41ac24 <printf@plt+0x191b4>
  41abec:	cbz	x20, 41ac00 <printf@plt+0x19190>
  41abf0:	mov	w19, wzr
  41abf4:	mov	w8, #0x1                   	// #1
  41abf8:	str	w8, [x20]
  41abfc:	b	41b5c0 <printf@plt+0x19b50>
  41ac00:	ldr	x1, [x19, #32]
  41ac04:	sub	x0, x29, #0x38
  41ac08:	bl	418c04 <printf@plt+0x17194>
  41ac0c:	adrp	x2, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41ac10:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  41ac14:	add	x2, x2, #0xa48
  41ac18:	add	x0, x0, #0x2fe
  41ac1c:	sub	x1, x29, #0x38
  41ac20:	mov	x3, x2
  41ac24:	bl	418e54 <printf@plt+0x173e4>
  41ac28:	mov	w19, wzr
  41ac2c:	b	41b5c0 <printf@plt+0x19b50>
  41ac30:	ldur	w8, [x29, #-28]
  41ac34:	cbnz	w8, 41b59c <printf@plt+0x19b2c>
  41ac38:	ldur	x0, [x29, #-48]
  41ac3c:	ldur	w1, [x29, #-40]
  41ac40:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41ac44:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41ac48:	add	x3, x3, #0xa48
  41ac4c:	add	x2, x2, #0x328
  41ac50:	mov	x4, x3
  41ac54:	mov	x5, x3
  41ac58:	bl	418ef0 <printf@plt+0x17480>
  41ac5c:	b	41b59c <printf@plt+0x19b2c>
  41ac60:	sub	x0, x29, #0x60
  41ac64:	mov	x1, x24
  41ac68:	bl	418c04 <printf@plt+0x17194>
  41ac6c:	ldur	w8, [x29, #-28]
  41ac70:	cbnz	w8, 41b59c <printf@plt+0x19b2c>
  41ac74:	ldur	x0, [x29, #-48]
  41ac78:	ldur	w1, [x29, #-40]
  41ac7c:	adrp	x4, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41ac80:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41ac84:	add	x4, x4, #0xa48
  41ac88:	add	x2, x2, #0x358
  41ac8c:	sub	x3, x29, #0x60
  41ac90:	mov	x5, x4
  41ac94:	bl	418ef0 <printf@plt+0x17480>
  41ac98:	b	41b59c <printf@plt+0x19b2c>
  41ac9c:	cbz	x24, 41b0c4 <printf@plt+0x19654>
  41aca0:	sub	x8, x29, #0x60
  41aca4:	add	x9, x8, #0xc
  41aca8:	str	x9, [sp, #48]
  41acac:	add	x9, x8, #0x10
  41acb0:	str	x9, [sp, #40]
  41acb4:	add	x9, x8, #0x14
  41acb8:	adrp	x23, 424000 <_ZdlPvm@@Base+0x52c0>
  41acbc:	adrp	x22, 424000 <_ZdlPvm@@Base+0x52c0>
  41acc0:	adrp	x25, 424000 <_ZdlPvm@@Base+0x52c0>
  41acc4:	adrp	x26, 424000 <_ZdlPvm@@Base+0x52c0>
  41acc8:	adrp	x27, 424000 <_ZdlPvm@@Base+0x52c0>
  41accc:	str	x9, [sp, #32]
  41acd0:	add	x9, x8, #0x18
  41acd4:	mov	w21, wzr
  41acd8:	add	x23, x23, #0x3dc
  41acdc:	add	x22, x22, #0x318
  41ace0:	add	x25, x25, #0x450
  41ace4:	add	x26, x26, #0x29a
  41ace8:	add	x27, x27, #0x47a
  41acec:	str	x9, [sp, #24]
  41acf0:	add	x9, x8, #0x1c
  41acf4:	add	x8, x8, #0x8
  41acf8:	stur	wzr, [x29, #-32]
  41acfc:	stp	x8, x9, [sp, #8]
  41ad00:	mov	x0, x24
  41ad04:	mov	x1, x23
  41ad08:	bl	401940 <strcmp@plt>
  41ad0c:	cbz	w0, 41af70 <printf@plt+0x19500>
  41ad10:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41ad14:	mov	x0, x24
  41ad18:	add	x1, x1, #0x3e6
  41ad1c:	bl	401940 <strcmp@plt>
  41ad20:	cbnz	w0, 41b3c4 <printf@plt+0x19954>
  41ad24:	ldr	w8, [sp, #60]
  41ad28:	cbnz	w8, 41b0e4 <printf@plt+0x19674>
  41ad2c:	mov	x20, xzr
  41ad30:	b	41ad40 <printf@plt+0x192d0>
  41ad34:	ldr	x8, [x19, #64]
  41ad38:	ldr	w9, [x8, x21, lsl #2]
  41ad3c:	str	w9, [x8, x24, lsl #2]
  41ad40:	sub	x0, x29, #0x38
  41ad44:	bl	419148 <printf@plt+0x176d8>
  41ad48:	cbz	w0, 41b088 <printf@plt+0x19618>
  41ad4c:	ldur	x0, [x29, #-24]
  41ad50:	mov	x1, x22
  41ad54:	bl	4017f0 <strtok@plt>
  41ad58:	cbz	x0, 41ad40 <printf@plt+0x192d0>
  41ad5c:	mov	x24, x0
  41ad60:	mov	x0, xzr
  41ad64:	mov	x1, x22
  41ad68:	bl	4017f0 <strtok@plt>
  41ad6c:	cbz	x0, 41b08c <printf@plt+0x1961c>
  41ad70:	ldrb	w8, [x0]
  41ad74:	cmp	w8, #0x22
  41ad78:	b.ne	41addc <printf@plt+0x1936c>  // b.any
  41ad7c:	cbz	x20, 41b2e8 <printf@plt+0x19878>
  41ad80:	mov	x0, x24
  41ad84:	mov	x1, x25
  41ad88:	bl	401940 <strcmp@plt>
  41ad8c:	cbz	w0, 41b318 <printf@plt+0x198a8>
  41ad90:	mov	x0, x24
  41ad94:	bl	41e8f0 <printf@plt+0x1ce80>
  41ad98:	ldrsw	x24, [x0]
  41ad9c:	ldrsw	x21, [x20]
  41ada0:	orr	w8, w21, w24
  41ada4:	tbnz	w8, #31, 41adb4 <printf@plt+0x19344>
  41ada8:	ldr	w8, [x19, #72]
  41adac:	cmp	w21, w8
  41adb0:	b.lt	41adc4 <printf@plt+0x19354>  // b.tstop
  41adb4:	mov	w0, #0x2a5                 	// #677
  41adb8:	mov	x1, x26
  41adbc:	bl	417b7c <printf@plt+0x1610c>
  41adc0:	ldr	w8, [x19, #72]
  41adc4:	cmp	w24, w8
  41adc8:	b.lt	41ad34 <printf@plt+0x192c4>  // b.tstop
  41adcc:	mov	x0, x19
  41add0:	mov	w1, w24
  41add4:	bl	41a27c <printf@plt+0x1880c>
  41add8:	b	41ad34 <printf@plt+0x192c4>
  41addc:	ldp	x4, x3, [sp, #40]
  41ade0:	ldp	x2, x7, [sp, #8]
  41ade4:	ldp	x5, x6, [sp, #24]
  41ade8:	mov	x1, x27
  41adec:	stp	xzr, xzr, [x3]
  41adf0:	str	wzr, [x3, #16]
  41adf4:	bl	4018b0 <__isoc99_sscanf@plt>
  41adf8:	cmp	w0, #0x0
  41adfc:	b.le	41b430 <printf@plt+0x199c0>
  41ae00:	mov	x0, xzr
  41ae04:	mov	x1, x22
  41ae08:	bl	4017f0 <strtok@plt>
  41ae0c:	cbz	x0, 41b46c <printf@plt+0x199fc>
  41ae10:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41ae14:	add	x2, sp, #0x5c
  41ae18:	add	x1, x1, #0x489
  41ae1c:	bl	4018b0 <__isoc99_sscanf@plt>
  41ae20:	cmp	w0, #0x1
  41ae24:	b.ne	41b4a8 <printf@plt+0x19a38>  // b.any
  41ae28:	ldr	w1, [sp, #92]
  41ae2c:	cmp	w1, #0x100
  41ae30:	b.cs	41b4e4 <printf@plt+0x19a74>  // b.hs, b.nlast
  41ae34:	sturb	w1, [x29, #-96]
  41ae38:	mov	x0, xzr
  41ae3c:	mov	x1, x22
  41ae40:	bl	4017f0 <strtok@plt>
  41ae44:	cbz	x0, 41b51c <printf@plt+0x19aac>
  41ae48:	add	x1, sp, #0x50
  41ae4c:	mov	w2, wzr
  41ae50:	mov	x20, x0
  41ae54:	bl	401770 <strtol@plt>
  41ae58:	stur	w0, [x29, #-92]
  41ae5c:	cbnz	w0, 41ae6c <printf@plt+0x193fc>
  41ae60:	ldr	x8, [sp, #80]
  41ae64:	cmp	x8, x20
  41ae68:	b.eq	41b558 <printf@plt+0x19ae8>  // b.none
  41ae6c:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41ae70:	ldr	w8, [x8, #2720]
  41ae74:	cbz	w8, 41ae90 <printf@plt+0x19420>
  41ae78:	bl	401920 <wcwidth@plt>
  41ae7c:	cmp	w0, #0x2
  41ae80:	b.lt	41ae90 <printf@plt+0x19420>  // b.tstop
  41ae84:	ldur	w8, [x29, #-88]
  41ae88:	mul	w8, w8, w0
  41ae8c:	stur	w8, [x29, #-88]
  41ae90:	mov	x0, xzr
  41ae94:	mov	x1, x22
  41ae98:	bl	4017f0 <strtok@plt>
  41ae9c:	cbz	x0, 41aed4 <printf@plt+0x19464>
  41aea0:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  41aea4:	add	x1, x1, #0x7d3
  41aea8:	mov	x20, x0
  41aeac:	bl	401940 <strcmp@plt>
  41aeb0:	cbz	w0, 41aed0 <printf@plt+0x19460>
  41aeb4:	mov	x0, x20
  41aeb8:	bl	4016f0 <strlen@plt>
  41aebc:	add	x0, x0, #0x1
  41aec0:	bl	4016a0 <_Znam@plt>
  41aec4:	mov	x1, x20
  41aec8:	bl	4017e0 <strcpy@plt>
  41aecc:	b	41aed4 <printf@plt+0x19464>
  41aed0:	mov	x0, xzr
  41aed4:	stur	x0, [x29, #-64]
  41aed8:	mov	x0, x24
  41aedc:	mov	x1, x25
  41aee0:	bl	401940 <strcmp@plt>
  41aee4:	cbz	w0, 41af50 <printf@plt+0x194e0>
  41aee8:	mov	x0, x24
  41aeec:	bl	41e8f0 <printf@plt+0x1ce80>
  41aef0:	mov	x20, x0
  41aef4:	sub	x2, x29, #0x60
  41aef8:	mov	x0, x19
  41aefc:	mov	x1, x20
  41af00:	bl	41a578 <printf@plt+0x18b08>
  41af04:	ldur	w0, [x29, #-92]
  41af08:	bl	41e8dc <printf@plt+0x1ce6c>
  41af0c:	ldrsw	x24, [x0]
  41af10:	ldrsw	x21, [x20]
  41af14:	orr	w8, w21, w24
  41af18:	tbnz	w8, #31, 41af28 <printf@plt+0x194b8>
  41af1c:	ldr	w8, [x19, #72]
  41af20:	cmp	w21, w8
  41af24:	b.lt	41af38 <printf@plt+0x194c8>  // b.tstop
  41af28:	mov	w0, #0x2a5                 	// #677
  41af2c:	mov	x1, x26
  41af30:	bl	417b7c <printf@plt+0x1610c>
  41af34:	ldr	w8, [x19, #72]
  41af38:	cmp	w24, w8
  41af3c:	b.lt	41ad34 <printf@plt+0x192c4>  // b.tstop
  41af40:	mov	x0, x19
  41af44:	mov	w1, w24
  41af48:	bl	41a27c <printf@plt+0x1880c>
  41af4c:	b	41ad34 <printf@plt+0x192c4>
  41af50:	ldur	w0, [x29, #-92]
  41af54:	bl	41e8dc <printf@plt+0x1ce6c>
  41af58:	mov	x20, x0
  41af5c:	sub	x2, x29, #0x60
  41af60:	mov	x0, x19
  41af64:	mov	x1, x20
  41af68:	bl	41a578 <printf@plt+0x18b08>
  41af6c:	b	41ad40 <printf@plt+0x192d0>
  41af70:	ldr	w8, [sp, #60]
  41af74:	cbnz	w8, 41b0e4 <printf@plt+0x19674>
  41af78:	sub	x0, x29, #0x38
  41af7c:	bl	419148 <printf@plt+0x176d8>
  41af80:	cbz	w0, 41b0b0 <printf@plt+0x19640>
  41af84:	ldur	x0, [x29, #-24]
  41af88:	mov	x1, x22
  41af8c:	bl	4017f0 <strtok@plt>
  41af90:	cbz	x0, 41af78 <printf@plt+0x19508>
  41af94:	mov	x24, x0
  41af98:	mov	x0, xzr
  41af9c:	mov	x1, x22
  41afa0:	bl	4017f0 <strtok@plt>
  41afa4:	cbz	x0, 41b09c <printf@plt+0x1962c>
  41afa8:	mov	x27, x0
  41afac:	mov	x0, xzr
  41afb0:	mov	x1, x22
  41afb4:	bl	4017f0 <strtok@plt>
  41afb8:	cbz	x0, 41b358 <printf@plt+0x198e8>
  41afbc:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41afc0:	add	x2, sp, #0x60
  41afc4:	add	x1, x1, #0x489
  41afc8:	mov	x20, x0
  41afcc:	bl	4018b0 <__isoc99_sscanf@plt>
  41afd0:	cmp	w0, #0x1
  41afd4:	b.ne	41b388 <printf@plt+0x19918>  // b.any
  41afd8:	mov	x0, x24
  41afdc:	mov	x26, x23
  41afe0:	bl	41e8f0 <printf@plt+0x1ce80>
  41afe4:	mov	x20, x0
  41afe8:	mov	x0, x27
  41afec:	bl	41e8f0 <printf@plt+0x1ce80>
  41aff0:	ldr	x27, [x19, #16]
  41aff4:	ldr	w28, [sp, #96]
  41aff8:	mov	x24, x0
  41affc:	cbnz	x27, 41b028 <printf@plt+0x195b8>
  41b000:	mov	w0, #0xfb8                 	// #4024
  41b004:	bl	4016a0 <_Znam@plt>
  41b008:	mov	x27, x0
  41b00c:	mov	x8, xzr
  41b010:	str	x0, [x19, #16]
  41b014:	str	xzr, [x27, x8]
  41b018:	ldr	x27, [x19, #16]
  41b01c:	add	x8, x8, #0x8
  41b020:	cmp	x8, #0xfb8
  41b024:	b.ne	41b014 <printf@plt+0x195a4>  // b.any
  41b028:	ldr	w8, [x20]
  41b02c:	ldr	w9, [x24]
  41b030:	add	w8, w9, w8, lsl #10
  41b034:	mov	w9, #0x4e61                	// #20065
  41b038:	movk	w9, #0x824a, lsl #16
  41b03c:	smull	x9, w8, w9
  41b040:	lsr	x9, x9, #32
  41b044:	add	w9, w9, w8
  41b048:	asr	w10, w9, #8
  41b04c:	add	w9, w10, w9, lsr #31
  41b050:	mov	w10, #0x1f7                 	// #503
  41b054:	msub	w8, w9, w10, w8
  41b058:	cmp	w8, #0x0
  41b05c:	cneg	w23, w8, mi  // mi = first
  41b060:	mov	w0, #0x20                  	// #32
  41b064:	bl	41ec90 <_Znwm@@Base>
  41b068:	lsl	x8, x23, #3
  41b06c:	ldr	x9, [x27, x8]
  41b070:	stp	x20, x24, [x0]
  41b074:	str	w28, [x0, #16]
  41b078:	mov	x23, x26
  41b07c:	str	x9, [x0, #24]
  41b080:	str	x0, [x27, x8]
  41b084:	b	41af78 <printf@plt+0x19508>
  41b088:	mov	x24, xzr
  41b08c:	cbz	x20, 41b400 <printf@plt+0x19990>
  41b090:	mov	w21, #0x1                   	// #1
  41b094:	cbnz	x24, 41ad00 <printf@plt+0x19290>
  41b098:	b	41b0b0 <printf@plt+0x19640>
  41b09c:	adrp	x26, 424000 <_ZdlPvm@@Base+0x52c0>
  41b0a0:	adrp	x27, 424000 <_ZdlPvm@@Base+0x52c0>
  41b0a4:	add	x26, x26, #0x29a
  41b0a8:	add	x27, x27, #0x47a
  41b0ac:	cbnz	x24, 41ad00 <printf@plt+0x19290>
  41b0b0:	mov	x0, x19
  41b0b4:	bl	41a470 <printf@plt+0x18a00>
  41b0b8:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b0bc:	ldr	w8, [x8, #2720]
  41b0c0:	b	41b0d4 <printf@plt+0x19664>
  41b0c4:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b0c8:	ldr	w8, [x8, #2720]
  41b0cc:	cbz	w8, 41b0ec <printf@plt+0x1967c>
  41b0d0:	mov	w21, wzr
  41b0d4:	orr	w8, w8, w21
  41b0d8:	cbz	w8, 41b11c <printf@plt+0x196ac>
  41b0dc:	ldr	w8, [x19, #24]
  41b0e0:	cbz	w8, 41b14c <printf@plt+0x196dc>
  41b0e4:	mov	w19, #0x1                   	// #1
  41b0e8:	b	41b5a0 <printf@plt+0x19b30>
  41b0ec:	ldur	w8, [x29, #-28]
  41b0f0:	cbnz	w8, 41b59c <printf@plt+0x19b2c>
  41b0f4:	ldur	x0, [x29, #-48]
  41b0f8:	ldur	w1, [x29, #-40]
  41b0fc:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b100:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41b104:	add	x3, x3, #0xa48
  41b108:	add	x2, x2, #0x3ee
  41b10c:	mov	x4, x3
  41b110:	mov	x5, x3
  41b114:	bl	418ef0 <printf@plt+0x17480>
  41b118:	b	41b59c <printf@plt+0x19b2c>
  41b11c:	ldur	w8, [x29, #-28]
  41b120:	cbnz	w8, 41b59c <printf@plt+0x19b2c>
  41b124:	ldur	x0, [x29, #-48]
  41b128:	ldur	w1, [x29, #-40]
  41b12c:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b130:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41b134:	add	x3, x3, #0xa48
  41b138:	add	x2, x2, #0x599
  41b13c:	mov	x4, x3
  41b140:	mov	x5, x3
  41b144:	bl	418ef0 <printf@plt+0x17480>
  41b148:	b	41b59c <printf@plt+0x19b2c>
  41b14c:	adrp	x10, 43a000 <_Znam@GLIBCXX_3.4>
  41b150:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b154:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b158:	ldr	w24, [x10, #528]
  41b15c:	ldr	w23, [x19, #56]
  41b160:	ldr	w20, [x8, #2676]
  41b164:	ldr	w22, [x9, #2672]
  41b168:	mov	w8, #0xd8                  	// #216
  41b16c:	mul	w21, w24, w8
  41b170:	cbz	w23, 41b210 <printf@plt+0x197a0>
  41b174:	cmp	w23, #0x1
  41b178:	b.lt	41b188 <printf@plt+0x19718>  // b.tstop
  41b17c:	tbnz	w22, #31, 41b188 <printf@plt+0x19718>
  41b180:	cmp	w24, #0x0
  41b184:	b.gt	41b198 <printf@plt+0x19728>
  41b188:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41b18c:	add	x1, x1, #0x29a
  41b190:	mov	w0, #0xfc                  	// #252
  41b194:	bl	417b7c <printf@plt+0x1610c>
  41b198:	cbz	w22, 41b26c <printf@plt+0x197fc>
  41b19c:	mov	x8, #0x400000000000        	// #70368744177664
  41b1a0:	scvtf	d0, w20
  41b1a4:	scvtf	d1, w22
  41b1a8:	movk	x8, #0x408f, lsl #48
  41b1ac:	scvtf	d2, w21
  41b1b0:	scvtf	d3, w23
  41b1b4:	fmul	d0, d0, d1
  41b1b8:	fmov	d1, x8
  41b1bc:	fdiv	d0, d0, d2
  41b1c0:	fdiv	d1, d3, d1
  41b1c4:	fmul	d0, d1, d0
  41b1c8:	tbnz	w20, #31, 41b2d0 <printf@plt+0x19860>
  41b1cc:	fmov	d1, #5.000000000000000000e-01
  41b1d0:	b	41b2d4 <printf@plt+0x19864>
  41b1d4:	sub	x0, x29, #0x60
  41b1d8:	mov	x1, x24
  41b1dc:	bl	418c04 <printf@plt+0x17194>
  41b1e0:	ldur	w8, [x29, #-28]
  41b1e4:	cbnz	w8, 41b59c <printf@plt+0x19b2c>
  41b1e8:	ldur	x0, [x29, #-48]
  41b1ec:	ldur	w1, [x29, #-40]
  41b1f0:	adrp	x4, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b1f4:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41b1f8:	add	x4, x4, #0xa48
  41b1fc:	add	x2, x2, #0x38b
  41b200:	sub	x3, x29, #0x60
  41b204:	mov	x5, x4
  41b208:	bl	418ef0 <printf@plt+0x17480>
  41b20c:	b	41b59c <printf@plt+0x19b2c>
  41b210:	tbnz	w22, #31, 41b21c <printf@plt+0x197ac>
  41b214:	cmp	w24, #0x0
  41b218:	b.gt	41b22c <printf@plt+0x197bc>
  41b21c:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41b220:	add	x1, x1, #0x29a
  41b224:	mov	w0, #0xea                  	// #234
  41b228:	bl	417b7c <printf@plt+0x1610c>
  41b22c:	cbz	w22, 41b26c <printf@plt+0x197fc>
  41b230:	mov	w8, #0x6c                  	// #108
  41b234:	mul	w8, w24, w8
  41b238:	tbnz	w20, #31, 41b2a4 <printf@plt+0x19834>
  41b23c:	mov	w9, #0x7fffffff            	// #2147483647
  41b240:	sub	w9, w9, w8
  41b244:	sdiv	w9, w9, w22
  41b248:	cmp	w9, w20
  41b24c:	b.ge	41b34c <printf@plt+0x198dc>  // b.tcont
  41b250:	scvtf	d0, w20
  41b254:	scvtf	d1, w22
  41b258:	scvtf	d2, w21
  41b25c:	fmul	d0, d0, d1
  41b260:	fdiv	d0, d0, d2
  41b264:	fmov	d1, #5.000000000000000000e-01
  41b268:	b	41b2d4 <printf@plt+0x19864>
  41b26c:	mov	w8, wzr
  41b270:	b	41b2dc <printf@plt+0x1986c>
  41b274:	ldur	w8, [x29, #-28]
  41b278:	cbnz	w8, 41b59c <printf@plt+0x19b2c>
  41b27c:	ldur	x0, [x29, #-48]
  41b280:	ldur	w1, [x29, #-40]
  41b284:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b288:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41b28c:	add	x3, x3, #0xa48
  41b290:	add	x2, x2, #0x3b3
  41b294:	mov	x4, x3
  41b298:	mov	x5, x3
  41b29c:	bl	418ef0 <printf@plt+0x17480>
  41b2a0:	b	41b59c <printf@plt+0x19b2c>
  41b2a4:	mov	w10, #0x80000000            	// #-2147483648
  41b2a8:	sub	w10, w10, w8
  41b2ac:	neg	w9, w20
  41b2b0:	udiv	w10, w10, w22
  41b2b4:	cmp	w10, w9
  41b2b8:	b.cs	41b348 <printf@plt+0x198d8>  // b.hs, b.nlast
  41b2bc:	scvtf	d0, w20
  41b2c0:	scvtf	d1, w22
  41b2c4:	scvtf	d2, w21
  41b2c8:	fmul	d0, d0, d1
  41b2cc:	fdiv	d0, d0, d2
  41b2d0:	fmov	d1, #-5.000000000000000000e-01
  41b2d4:	fadd	d0, d0, d1
  41b2d8:	fcvtzs	w8, d0
  41b2dc:	str	w8, [x19, #24]
  41b2e0:	mov	w19, #0x1                   	// #1
  41b2e4:	b	41b5a0 <printf@plt+0x19b30>
  41b2e8:	ldur	w8, [x29, #-28]
  41b2ec:	cbnz	w8, 41b59c <printf@plt+0x19b2c>
  41b2f0:	ldur	x0, [x29, #-48]
  41b2f4:	ldur	w1, [x29, #-40]
  41b2f8:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b2fc:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41b300:	add	x3, x3, #0xa48
  41b304:	add	x2, x2, #0x42f
  41b308:	mov	x4, x3
  41b30c:	mov	x5, x3
  41b310:	bl	418ef0 <printf@plt+0x17480>
  41b314:	b	41b59c <printf@plt+0x19b2c>
  41b318:	ldur	w8, [x29, #-28]
  41b31c:	cbnz	w8, 41b59c <printf@plt+0x19b2c>
  41b320:	ldur	x0, [x29, #-48]
  41b324:	ldur	w1, [x29, #-40]
  41b328:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b32c:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41b330:	add	x3, x3, #0xa48
  41b334:	add	x2, x2, #0x454
  41b338:	mov	x4, x3
  41b33c:	mov	x5, x3
  41b340:	bl	418ef0 <printf@plt+0x17480>
  41b344:	b	41b59c <printf@plt+0x19b2c>
  41b348:	neg	w8, w8
  41b34c:	madd	w8, w22, w20, w8
  41b350:	sdiv	w8, w8, w21
  41b354:	b	41b2dc <printf@plt+0x1986c>
  41b358:	ldur	w8, [x29, #-28]
  41b35c:	cbnz	w8, 41b59c <printf@plt+0x19b2c>
  41b360:	ldur	x0, [x29, #-48]
  41b364:	ldur	w1, [x29, #-40]
  41b368:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b36c:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41b370:	add	x3, x3, #0xa48
  41b374:	add	x2, x2, #0x406
  41b378:	mov	x4, x3
  41b37c:	mov	x5, x3
  41b380:	bl	418ef0 <printf@plt+0x17480>
  41b384:	b	41b59c <printf@plt+0x19b2c>
  41b388:	sub	x0, x29, #0x60
  41b38c:	mov	x1, x20
  41b390:	bl	418c04 <printf@plt+0x17194>
  41b394:	ldur	w8, [x29, #-28]
  41b398:	cbnz	w8, 41b59c <printf@plt+0x19b2c>
  41b39c:	ldur	x0, [x29, #-48]
  41b3a0:	ldur	w1, [x29, #-40]
  41b3a4:	adrp	x4, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b3a8:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41b3ac:	add	x4, x4, #0xa48
  41b3b0:	add	x2, x2, #0x41a
  41b3b4:	sub	x3, x29, #0x60
  41b3b8:	mov	x5, x4
  41b3bc:	bl	418ef0 <printf@plt+0x17480>
  41b3c0:	b	41b59c <printf@plt+0x19b2c>
  41b3c4:	sub	x0, x29, #0x60
  41b3c8:	mov	x1, x24
  41b3cc:	bl	418c04 <printf@plt+0x17194>
  41b3d0:	ldur	w8, [x29, #-28]
  41b3d4:	cbnz	w8, 41b59c <printf@plt+0x19b2c>
  41b3d8:	ldur	x0, [x29, #-48]
  41b3dc:	ldur	w1, [x29, #-40]
  41b3e0:	adrp	x4, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b3e4:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41b3e8:	add	x4, x4, #0xa48
  41b3ec:	add	x2, x2, #0x558
  41b3f0:	sub	x3, x29, #0x60
  41b3f4:	mov	x5, x4
  41b3f8:	bl	418ef0 <printf@plt+0x17480>
  41b3fc:	b	41b59c <printf@plt+0x19b2c>
  41b400:	ldur	w8, [x29, #-28]
  41b404:	cbnz	w8, 41b59c <printf@plt+0x19b2c>
  41b408:	ldur	x0, [x29, #-48]
  41b40c:	ldur	w1, [x29, #-40]
  41b410:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b414:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41b418:	add	x3, x3, #0xa48
  41b41c:	add	x2, x2, #0x533
  41b420:	mov	x4, x3
  41b424:	mov	x5, x3
  41b428:	bl	418ef0 <printf@plt+0x17480>
  41b42c:	b	41b59c <printf@plt+0x19b2c>
  41b430:	add	x0, sp, #0x60
  41b434:	mov	x1, x24
  41b438:	bl	418c04 <printf@plt+0x17194>
  41b43c:	ldur	w8, [x29, #-28]
  41b440:	cbnz	w8, 41b59c <printf@plt+0x19b2c>
  41b444:	ldur	x0, [x29, #-48]
  41b448:	ldur	w1, [x29, #-40]
  41b44c:	adrp	x4, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b450:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41b454:	add	x4, x4, #0xa48
  41b458:	add	x2, x2, #0x48c
  41b45c:	add	x3, sp, #0x60
  41b460:	mov	x5, x4
  41b464:	bl	418ef0 <printf@plt+0x17480>
  41b468:	b	41b59c <printf@plt+0x19b2c>
  41b46c:	add	x0, sp, #0x60
  41b470:	mov	x1, x24
  41b474:	bl	418c04 <printf@plt+0x17194>
  41b478:	ldur	w8, [x29, #-28]
  41b47c:	cbnz	w8, 41b59c <printf@plt+0x19b2c>
  41b480:	ldur	x0, [x29, #-48]
  41b484:	ldur	w1, [x29, #-40]
  41b488:	adrp	x4, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b48c:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41b490:	add	x4, x4, #0xa48
  41b494:	add	x2, x2, #0x49f
  41b498:	add	x3, sp, #0x60
  41b49c:	mov	x5, x4
  41b4a0:	bl	418ef0 <printf@plt+0x17480>
  41b4a4:	b	41b59c <printf@plt+0x19b2c>
  41b4a8:	add	x0, sp, #0x60
  41b4ac:	mov	x1, x24
  41b4b0:	bl	418c04 <printf@plt+0x17194>
  41b4b4:	ldur	w8, [x29, #-28]
  41b4b8:	cbnz	w8, 41b59c <printf@plt+0x19b2c>
  41b4bc:	ldur	x0, [x29, #-48]
  41b4c0:	ldur	w1, [x29, #-40]
  41b4c4:	adrp	x4, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b4c8:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41b4cc:	add	x4, x4, #0xa48
  41b4d0:	add	x2, x2, #0x4bf
  41b4d4:	add	x3, sp, #0x60
  41b4d8:	mov	x5, x4
  41b4dc:	bl	418ef0 <printf@plt+0x17480>
  41b4e0:	b	41b59c <printf@plt+0x19b2c>
  41b4e4:	add	x0, sp, #0x60
  41b4e8:	bl	418c2c <printf@plt+0x171bc>
  41b4ec:	ldur	w8, [x29, #-28]
  41b4f0:	cbnz	w8, 41b59c <printf@plt+0x19b2c>
  41b4f4:	ldur	x0, [x29, #-48]
  41b4f8:	ldur	w1, [x29, #-40]
  41b4fc:	adrp	x4, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b500:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41b504:	add	x4, x4, #0xa48
  41b508:	add	x2, x2, #0x4db
  41b50c:	add	x3, sp, #0x60
  41b510:	mov	x5, x4
  41b514:	bl	418ef0 <printf@plt+0x17480>
  41b518:	b	41b59c <printf@plt+0x19b2c>
  41b51c:	add	x0, sp, #0x60
  41b520:	mov	x1, x24
  41b524:	bl	418c04 <printf@plt+0x17194>
  41b528:	ldur	w8, [x29, #-28]
  41b52c:	cbnz	w8, 41b59c <printf@plt+0x19b2c>
  41b530:	ldur	x0, [x29, #-48]
  41b534:	ldur	w1, [x29, #-40]
  41b538:	adrp	x4, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b53c:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41b540:	add	x4, x4, #0xa48
  41b544:	add	x2, x2, #0x4fc
  41b548:	add	x3, sp, #0x60
  41b54c:	mov	x5, x4
  41b550:	bl	418ef0 <printf@plt+0x17480>
  41b554:	b	41b59c <printf@plt+0x19b2c>
  41b558:	add	x0, sp, #0x60
  41b55c:	mov	x1, x20
  41b560:	bl	418c04 <printf@plt+0x17194>
  41b564:	add	x0, sp, #0x40
  41b568:	mov	x1, x24
  41b56c:	bl	418c04 <printf@plt+0x17194>
  41b570:	ldur	w8, [x29, #-28]
  41b574:	cbnz	w8, 41b59c <printf@plt+0x19b2c>
  41b578:	ldur	x0, [x29, #-48]
  41b57c:	ldur	w1, [x29, #-40]
  41b580:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41b584:	adrp	x5, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b588:	add	x2, x2, #0x512
  41b58c:	add	x5, x5, #0xa48
  41b590:	add	x3, sp, #0x60
  41b594:	add	x4, sp, #0x40
  41b598:	bl	418ef0 <printf@plt+0x17480>
  41b59c:	mov	w19, wzr
  41b5a0:	ldur	x0, [x29, #-24]
  41b5a4:	cbz	x0, 41b5ac <printf@plt+0x19b3c>
  41b5a8:	bl	401900 <_ZdaPv@plt>
  41b5ac:	ldur	x0, [x29, #-48]
  41b5b0:	bl	401780 <free@plt>
  41b5b4:	ldur	x0, [x29, #-56]
  41b5b8:	cbz	x0, 41b5c0 <printf@plt+0x19b50>
  41b5bc:	bl	401740 <fclose@plt>
  41b5c0:	mov	w0, w19
  41b5c4:	ldp	x20, x19, [sp, #288]
  41b5c8:	ldp	x22, x21, [sp, #272]
  41b5cc:	ldp	x24, x23, [sp, #256]
  41b5d0:	ldp	x26, x25, [sp, #240]
  41b5d4:	ldp	x28, x27, [sp, #224]
  41b5d8:	ldp	x29, x30, [sp, #208]
  41b5dc:	add	sp, sp, #0x130
  41b5e0:	ret
  41b5e4:	b	41b64c <printf@plt+0x19bdc>
  41b5e8:	b	41b64c <printf@plt+0x19bdc>
  41b5ec:	b	41b64c <printf@plt+0x19bdc>
  41b5f0:	b	41b64c <printf@plt+0x19bdc>
  41b5f4:	b	41b64c <printf@plt+0x19bdc>
  41b5f8:	b	41b64c <printf@plt+0x19bdc>
  41b5fc:	b	41b64c <printf@plt+0x19bdc>
  41b600:	b	41b64c <printf@plt+0x19bdc>
  41b604:	b	41b64c <printf@plt+0x19bdc>
  41b608:	b	41b64c <printf@plt+0x19bdc>
  41b60c:	b	41b64c <printf@plt+0x19bdc>
  41b610:	b	41b64c <printf@plt+0x19bdc>
  41b614:	b	41b64c <printf@plt+0x19bdc>
  41b618:	b	41b64c <printf@plt+0x19bdc>
  41b61c:	b	41b64c <printf@plt+0x19bdc>
  41b620:	b	41b64c <printf@plt+0x19bdc>
  41b624:	b	41b64c <printf@plt+0x19bdc>
  41b628:	b	41b64c <printf@plt+0x19bdc>
  41b62c:	b	41b64c <printf@plt+0x19bdc>
  41b630:	b	41b64c <printf@plt+0x19bdc>
  41b634:	b	41b64c <printf@plt+0x19bdc>
  41b638:	b	41b64c <printf@plt+0x19bdc>
  41b63c:	b	41b64c <printf@plt+0x19bdc>
  41b640:	b	41b64c <printf@plt+0x19bdc>
  41b644:	b	41b64c <printf@plt+0x19bdc>
  41b648:	b	41b64c <printf@plt+0x19bdc>
  41b64c:	mov	x19, x0
  41b650:	ldur	x0, [x29, #-24]
  41b654:	cbnz	x0, 41b670 <printf@plt+0x19c00>
  41b658:	ldur	x0, [x29, #-48]
  41b65c:	bl	401780 <free@plt>
  41b660:	ldur	x0, [x29, #-56]
  41b664:	cbnz	x0, 41b684 <printf@plt+0x19c14>
  41b668:	mov	x0, x19
  41b66c:	bl	4019e0 <_Unwind_Resume@plt>
  41b670:	bl	401900 <_ZdaPv@plt>
  41b674:	ldur	x0, [x29, #-48]
  41b678:	bl	401780 <free@plt>
  41b67c:	ldur	x0, [x29, #-56]
  41b680:	cbz	x0, 41b668 <printf@plt+0x19bf8>
  41b684:	bl	401740 <fclose@plt>
  41b688:	mov	x0, x19
  41b68c:	bl	4019e0 <_Unwind_Resume@plt>
  41b690:	sub	sp, sp, #0x190
  41b694:	stp	x29, x30, [sp, #304]
  41b698:	stp	x28, x27, [sp, #320]
  41b69c:	stp	x26, x25, [sp, #336]
  41b6a0:	stp	x24, x23, [sp, #352]
  41b6a4:	stp	x22, x21, [sp, #368]
  41b6a8:	stp	x20, x19, [sp, #384]
  41b6ac:	add	x29, sp, #0x130
  41b6b0:	ldrb	w8, [x0]
  41b6b4:	adrp	x27, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b6b8:	add	x27, x27, #0x240
  41b6bc:	mov	x21, x2
  41b6c0:	ldrb	w8, [x27, x8]
  41b6c4:	mov	x22, x0
  41b6c8:	mov	x20, x1
  41b6cc:	str	x3, [sp, #8]
  41b6d0:	cbz	w8, 41b754 <printf@plt+0x19ce4>
  41b6d4:	mov	x24, x22
  41b6d8:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41b6dc:	add	x1, x1, #0x2b5
  41b6e0:	sub	x2, x29, #0x10
  41b6e4:	sub	x3, x29, #0x1c
  41b6e8:	sub	x4, x29, #0x18
  41b6ec:	sub	x5, x29, #0x20
  41b6f0:	mov	x0, x24
  41b6f4:	bl	4018b0 <__isoc99_sscanf@plt>
  41b6f8:	cmp	w0, #0x4
  41b6fc:	mov	w0, wzr
  41b700:	b.ne	41b8cc <printf@plt+0x19e5c>  // b.any
  41b704:	ldur	d2, [x29, #-16]
  41b708:	fcmp	d2, #0.0
  41b70c:	b.le	41b8cc <printf@plt+0x19e5c>
  41b710:	ldur	d0, [x29, #-24]
  41b714:	fcmp	d0, #0.0
  41b718:	b.le	41b8cc <printf@plt+0x19e5c>
  41b71c:	ldurb	w8, [x29, #-28]
  41b720:	sub	w8, w8, #0x50
  41b724:	cmp	w8, #0x20
  41b728:	b.hi	41b870 <printf@plt+0x19e00>  // b.pmore
  41b72c:	adrp	x9, 424000 <_ZdlPvm@@Base+0x52c0>
  41b730:	add	x9, x9, #0x151
  41b734:	fmov	d1, #1.000000000000000000e+00
  41b738:	adr	x10, 41b74c <printf@plt+0x19cdc>
  41b73c:	ldrb	w11, [x9, x8]
  41b740:	add	x10, x10, x11, lsl #2
  41b744:	mov	v3.16b, v1.16b
  41b748:	br	x10
  41b74c:	fmov	d3, #6.000000000000000000e+00
  41b750:	b	41b838 <printf@plt+0x19dc8>
  41b754:	add	x8, sp, #0x10
  41b758:	adrp	x26, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  41b75c:	mov	w23, #0x1                   	// #1
  41b760:	add	x26, x26, #0xb78
  41b764:	sub	x28, x8, #0x1
  41b768:	mov	x24, x22
  41b76c:	mov	x19, xzr
  41b770:	ldr	x25, [x26, x19]
  41b774:	mov	x1, x24
  41b778:	mov	x0, x25
  41b77c:	bl	401990 <strcasecmp@plt>
  41b780:	cbz	w0, 41b7f4 <printf@plt+0x19d84>
  41b784:	add	x19, x19, #0x18
  41b788:	cmp	x19, #0x3d8
  41b78c:	b.ne	41b770 <printf@plt+0x19d00>  // b.any
  41b790:	cbz	w23, 41b880 <printf@plt+0x19e10>
  41b794:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  41b798:	mov	x0, x22
  41b79c:	add	x1, x1, #0x1b5
  41b7a0:	bl	401930 <fopen@plt>
  41b7a4:	cbz	x0, 41b8cc <printf@plt+0x19e5c>
  41b7a8:	mov	x24, x0
  41b7ac:	add	x0, sp, #0x10
  41b7b0:	mov	w1, #0xfe                  	// #254
  41b7b4:	mov	x2, x24
  41b7b8:	bl	401890 <fgets_unlocked@plt>
  41b7bc:	mov	x0, x24
  41b7c0:	bl	401740 <fclose@plt>
  41b7c4:	add	x0, sp, #0x10
  41b7c8:	bl	4016f0 <strlen@plt>
  41b7cc:	ldrb	w8, [x28, x0]
  41b7d0:	cmp	w8, #0xa
  41b7d4:	b.ne	41b7dc <printf@plt+0x19d6c>  // b.any
  41b7d8:	strb	wzr, [x28, x0]
  41b7dc:	ldrb	w8, [sp, #16]
  41b7e0:	mov	w23, wzr
  41b7e4:	add	x24, sp, #0x10
  41b7e8:	ldrb	w8, [x27, x8]
  41b7ec:	cbz	w8, 41b76c <printf@plt+0x19cfc>
  41b7f0:	b	41b6d8 <printf@plt+0x19c68>
  41b7f4:	cbz	x21, 41b804 <printf@plt+0x19d94>
  41b7f8:	add	x8, x26, x19
  41b7fc:	ldr	x8, [x8, #8]
  41b800:	str	x8, [x21]
  41b804:	ldr	x9, [sp, #8]
  41b808:	cbz	x9, 41b818 <printf@plt+0x19da8>
  41b80c:	add	x8, x26, x19
  41b810:	ldr	x8, [x8, #16]
  41b814:	str	x8, [x9]
  41b818:	cbz	x20, 41b8c8 <printf@plt+0x19e58>
  41b81c:	str	x25, [x20]
  41b820:	b	41b8c8 <printf@plt+0x19e58>
  41b824:	adrp	x8, 424000 <_ZdlPvm@@Base+0x52c0>
  41b828:	ldr	d3, [x8, #288]
  41b82c:	b	41b838 <printf@plt+0x19dc8>
  41b830:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  41b834:	fmov	d3, x8
  41b838:	ldurb	w8, [x29, #-32]
  41b83c:	fdiv	d2, d2, d3
  41b840:	stur	d2, [x29, #-16]
  41b844:	sub	w8, w8, #0x50
  41b848:	cmp	w8, #0x20
  41b84c:	b.hi	41b870 <printf@plt+0x19e00>  // b.pmore
  41b850:	adrp	x9, 424000 <_ZdlPvm@@Base+0x52c0>
  41b854:	add	x9, x9, #0x172
  41b858:	adr	x10, 41b868 <printf@plt+0x19df8>
  41b85c:	ldrb	w11, [x9, x8]
  41b860:	add	x10, x10, x11, lsl #2
  41b864:	br	x10
  41b868:	fmov	d1, #6.000000000000000000e+00
  41b86c:	b	41b89c <printf@plt+0x19e2c>
  41b870:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41b874:	add	x1, x1, #0x29a
  41b878:	mov	w0, #0x11f                 	// #287
  41b87c:	bl	417b7c <printf@plt+0x1610c>
  41b880:	mov	w0, wzr
  41b884:	b	41b8cc <printf@plt+0x19e5c>
  41b888:	adrp	x8, 424000 <_ZdlPvm@@Base+0x52c0>
  41b88c:	ldr	d1, [x8, #288]
  41b890:	b	41b89c <printf@plt+0x19e2c>
  41b894:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  41b898:	fmov	d1, x8
  41b89c:	fdiv	d0, d0, d1
  41b8a0:	stur	d0, [x29, #-24]
  41b8a4:	cbz	x21, 41b8ac <printf@plt+0x19e3c>
  41b8a8:	str	d2, [x21]
  41b8ac:	ldr	x8, [sp, #8]
  41b8b0:	cbz	x8, 41b8b8 <printf@plt+0x19e48>
  41b8b4:	str	d0, [x8]
  41b8b8:	cbz	x20, 41b8c8 <printf@plt+0x19e58>
  41b8bc:	adrp	x8, 424000 <_ZdlPvm@@Base+0x52c0>
  41b8c0:	add	x8, x8, #0x2cd
  41b8c4:	str	x8, [x20]
  41b8c8:	mov	w0, #0x1                   	// #1
  41b8cc:	ldp	x20, x19, [sp, #384]
  41b8d0:	ldp	x22, x21, [sp, #368]
  41b8d4:	ldp	x24, x23, [sp, #352]
  41b8d8:	ldp	x26, x25, [sp, #336]
  41b8dc:	ldp	x28, x27, [sp, #320]
  41b8e0:	ldp	x29, x30, [sp, #304]
  41b8e4:	add	sp, sp, #0x190
  41b8e8:	ret
  41b8ec:	sub	sp, sp, #0xc0
  41b8f0:	str	d8, [sp, #80]
  41b8f4:	stp	x29, x30, [sp, #96]
  41b8f8:	stp	x28, x27, [sp, #112]
  41b8fc:	stp	x26, x25, [sp, #128]
  41b900:	stp	x24, x23, [sp, #144]
  41b904:	stp	x22, x21, [sp, #160]
  41b908:	stp	x20, x19, [sp, #176]
  41b90c:	add	x29, sp, #0x50
  41b910:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  41b914:	add	x0, x0, #0x2d4
  41b918:	sub	x1, x29, #0x8
  41b91c:	str	wzr, [x29, #12]
  41b920:	bl	41c674 <printf@plt+0x1ac04>
  41b924:	cbz	x0, 41bfb0 <printf@plt+0x1a540>
  41b928:	adrp	x9, 423000 <_ZdlPvm@@Base+0x42c0>
  41b92c:	ldur	x8, [x29, #-8]
  41b930:	ldr	d0, [x9, #1760]
  41b934:	adrp	x19, 424000 <_ZdlPvm@@Base+0x52c0>
  41b938:	adrp	x23, 424000 <_ZdlPvm@@Base+0x52c0>
  41b93c:	adrp	x24, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b940:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b944:	add	x19, x19, #0x318
  41b948:	add	x23, x23, #0x1c0
  41b94c:	add	x24, x24, #0xa80
  41b950:	fmov	d8, #5.000000000000000000e-01
  41b954:	adrp	x22, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41b958:	stp	x8, xzr, [sp, #40]
  41b95c:	str	xzr, [sp, #64]
  41b960:	str	d0, [sp, #56]
  41b964:	str	x0, [sp, #32]
  41b968:	str	wzr, [x10, #2672]
  41b96c:	add	x0, sp, #0x20
  41b970:	bl	419148 <printf@plt+0x176d8>
  41b974:	cbz	w0, 41c004 <printf@plt+0x1a594>
  41b978:	ldr	x0, [sp, #64]
  41b97c:	mov	x1, x19
  41b980:	bl	4017f0 <strtok@plt>
  41b984:	mov	x27, x0
  41b988:	mov	x25, xzr
  41b98c:	mov	w21, wzr
  41b990:	mov	x20, x23
  41b994:	ldr	x0, [x20], #16
  41b998:	mov	x1, x27
  41b99c:	bl	401940 <strcmp@plt>
  41b9a0:	cmp	w0, #0x0
  41b9a4:	csinc	w21, w21, wzr, ne  // ne = any
  41b9a8:	cmp	x25, #0x8
  41b9ac:	b.hi	41b9b8 <printf@plt+0x19f48>  // b.pmore
  41b9b0:	add	x25, x25, #0x1
  41b9b4:	cbz	w21, 41b994 <printf@plt+0x19f24>
  41b9b8:	cbz	w21, 41b9ec <printf@plt+0x19f7c>
  41b9bc:	mov	x0, xzr
  41b9c0:	mov	x1, x19
  41b9c4:	bl	4017f0 <strtok@plt>
  41b9c8:	cbz	x0, 41c09c <printf@plt+0x1a62c>
  41b9cc:	ldur	x2, [x20, #-8]
  41b9d0:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41b9d4:	add	x1, x1, #0x489
  41b9d8:	mov	x28, x0
  41b9dc:	bl	4018b0 <__isoc99_sscanf@plt>
  41b9e0:	cmp	w0, #0x1
  41b9e4:	b.eq	41b96c <printf@plt+0x19efc>  // b.none
  41b9e8:	b	41c0d8 <printf@plt+0x1a668>
  41b9ec:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  41b9f0:	add	x0, x0, #0x5f9
  41b9f4:	mov	x1, x27
  41b9f8:	bl	401940 <strcmp@plt>
  41b9fc:	cbz	w0, 41bb50 <printf@plt+0x1a0e0>
  41ba00:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  41ba04:	add	x0, x0, #0x689
  41ba08:	mov	x1, x27
  41ba0c:	bl	401940 <strcmp@plt>
  41ba10:	adrp	x25, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41ba14:	cbz	w0, 41bb84 <printf@plt+0x1a114>
  41ba18:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  41ba1c:	add	x0, x0, #0x68f
  41ba20:	mov	x1, x27
  41ba24:	bl	401940 <strcmp@plt>
  41ba28:	cbz	w0, 41bc5c <printf@plt+0x1a1ec>
  41ba2c:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  41ba30:	add	x0, x0, #0x6cf
  41ba34:	mov	x1, x27
  41ba38:	bl	401940 <strcmp@plt>
  41ba3c:	cbz	w0, 41bc94 <printf@plt+0x1a224>
  41ba40:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  41ba44:	add	x0, x0, #0x6e3
  41ba48:	mov	x1, x27
  41ba4c:	bl	401940 <strcmp@plt>
  41ba50:	cbz	w0, 41bce4 <printf@plt+0x1a274>
  41ba54:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  41ba58:	add	x0, x0, #0x743
  41ba5c:	mov	x1, x27
  41ba60:	bl	401940 <strcmp@plt>
  41ba64:	cbz	w0, 41bcf4 <printf@plt+0x1a284>
  41ba68:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  41ba6c:	add	x0, x0, #0x749
  41ba70:	mov	x1, x27
  41ba74:	bl	401940 <strcmp@plt>
  41ba78:	cbz	w0, 41be28 <printf@plt+0x1a3b8>
  41ba7c:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  41ba80:	add	x0, x0, #0x750
  41ba84:	mov	x1, x27
  41ba88:	bl	401940 <strcmp@plt>
  41ba8c:	cbz	w0, 41bf3c <printf@plt+0x1a4cc>
  41ba90:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  41ba94:	add	x0, x0, #0x759
  41ba98:	mov	x1, x27
  41ba9c:	bl	401940 <strcmp@plt>
  41baa0:	cbz	w0, 41bf4c <printf@plt+0x1a4dc>
  41baa4:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  41baa8:	add	x0, x0, #0x772
  41baac:	mov	x1, x27
  41bab0:	bl	401940 <strcmp@plt>
  41bab4:	cbz	w0, 41bf5c <printf@plt+0x1a4ec>
  41bab8:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  41babc:	add	x0, x0, #0x77a
  41bac0:	mov	x1, x27
  41bac4:	bl	401940 <strcmp@plt>
  41bac8:	cbz	w0, 41bf6c <printf@plt+0x1a4fc>
  41bacc:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  41bad0:	add	x0, x0, #0x3e6
  41bad4:	mov	x1, x27
  41bad8:	bl	401940 <strcmp@plt>
  41badc:	cbz	w0, 41c004 <printf@plt+0x1a594>
  41bae0:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41bae4:	ldr	x8, [x8, #2768]
  41bae8:	cbz	x8, 41b96c <printf@plt+0x19efc>
  41baec:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  41baf0:	mov	x0, xzr
  41baf4:	add	x1, x1, #0x475
  41baf8:	bl	4017f0 <strtok@plt>
  41bafc:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41bb00:	ldr	x20, [x8, #2768]
  41bb04:	cbz	x0, 41bf94 <printf@plt+0x1a524>
  41bb08:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41bb0c:	sub	x28, x0, #0x1
  41bb10:	add	x21, x21, #0x440
  41bb14:	ldrb	w8, [x28, #1]!
  41bb18:	ldrb	w8, [x21, x8]
  41bb1c:	cbnz	w8, 41bb14 <printf@plt+0x1a0a4>
  41bb20:	mov	x0, x28
  41bb24:	bl	4016f0 <strlen@plt>
  41bb28:	add	x9, x28, x0
  41bb2c:	mov	x8, x9
  41bb30:	cmp	x9, x28
  41bb34:	b.ls	41bb48 <printf@plt+0x1a0d8>  // b.plast
  41bb38:	mov	x9, x8
  41bb3c:	ldrb	w10, [x9, #-1]!
  41bb40:	ldrb	w10, [x21, x10]
  41bb44:	cbnz	w10, 41bb2c <printf@plt+0x1a0bc>
  41bb48:	strb	wzr, [x8]
  41bb4c:	b	41bf98 <printf@plt+0x1a528>
  41bb50:	mov	x0, xzr
  41bb54:	mov	x1, x19
  41bb58:	bl	4017f0 <strtok@plt>
  41bb5c:	cbz	x0, 41c210 <printf@plt+0x1a7a0>
  41bb60:	mov	x27, x0
  41bb64:	bl	4016f0 <strlen@plt>
  41bb68:	add	x0, x0, #0x1
  41bb6c:	bl	4016a0 <_Znam@plt>
  41bb70:	mov	x1, x27
  41bb74:	bl	4017e0 <strcpy@plt>
  41bb78:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41bb7c:	str	x0, [x8, #2752]
  41bb80:	b	41b96c <printf@plt+0x19efc>
  41bb84:	mov	x0, xzr
  41bb88:	mov	x1, x19
  41bb8c:	bl	4017f0 <strtok@plt>
  41bb90:	mov	x27, x0
  41bb94:	cbz	x0, 41c1a4 <printf@plt+0x1a734>
  41bb98:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41bb9c:	add	x2, x29, #0xc
  41bba0:	mov	x0, x27
  41bba4:	add	x1, x1, #0x489
  41bba8:	bl	4018b0 <__isoc99_sscanf@plt>
  41bbac:	cmp	w0, #0x1
  41bbb0:	b.ne	41c1a4 <printf@plt+0x1a734>  // b.any
  41bbb4:	ldr	w8, [x29, #12]
  41bbb8:	cmp	w8, #0x0
  41bbbc:	b.le	41c1a4 <printf@plt+0x1a734>
  41bbc0:	add	w8, w8, #0x1
  41bbc4:	sbfiz	x0, x8, #3, #32
  41bbc8:	bl	4016a0 <_Znam@plt>
  41bbcc:	str	x0, [x25, #2736]
  41bbd0:	mov	x0, xzr
  41bbd4:	mov	x1, x19
  41bbd8:	bl	4017f0 <strtok@plt>
  41bbdc:	mov	x27, x0
  41bbe0:	mov	x21, xzr
  41bbe4:	cbnz	x27, 41bc08 <printf@plt+0x1a198>
  41bbe8:	add	x0, sp, #0x20
  41bbec:	bl	419148 <printf@plt+0x176d8>
  41bbf0:	cbz	w0, 41bfd4 <printf@plt+0x1a564>
  41bbf4:	ldr	x0, [sp, #64]
  41bbf8:	mov	x1, x19
  41bbfc:	bl	4017f0 <strtok@plt>
  41bc00:	cbz	x0, 41bbe8 <printf@plt+0x1a178>
  41bc04:	mov	x27, x0
  41bc08:	mov	x0, x27
  41bc0c:	bl	4016f0 <strlen@plt>
  41bc10:	add	x0, x0, #0x1
  41bc14:	bl	4016a0 <_Znam@plt>
  41bc18:	mov	x1, x27
  41bc1c:	bl	4017e0 <strcpy@plt>
  41bc20:	ldr	x8, [x25, #2736]
  41bc24:	mov	x1, x19
  41bc28:	str	x0, [x8, x21, lsl #3]
  41bc2c:	ldrsw	x20, [x29, #12]
  41bc30:	mov	x0, xzr
  41bc34:	add	x21, x21, #0x1
  41bc38:	bl	4017f0 <strtok@plt>
  41bc3c:	cmp	x21, x20
  41bc40:	mov	x27, x0
  41bc44:	b.lt	41bbe4 <printf@plt+0x1a174>  // b.tstop
  41bc48:	cbnz	x27, 41c36c <printf@plt+0x1a8fc>
  41bc4c:	ldr	x8, [x25, #2736]
  41bc50:	ldrsw	x9, [x29, #12]
  41bc54:	str	xzr, [x8, x9, lsl #3]
  41bc58:	b	41b96c <printf@plt+0x19efc>
  41bc5c:	mov	x0, xzr
  41bc60:	mov	x1, x19
  41bc64:	bl	4017f0 <strtok@plt>
  41bc68:	cbz	x0, 41c2dc <printf@plt+0x1a86c>
  41bc6c:	add	x2, sp, #0x8
  41bc70:	add	x3, sp, #0x10
  41bc74:	mov	x1, x24
  41bc78:	bl	41b690 <printf@plt+0x19c20>
  41bc7c:	cbnz	w0, 41bca4 <printf@plt+0x1a234>
  41bc80:	mov	x0, xzr
  41bc84:	mov	x1, x19
  41bc88:	bl	4017f0 <strtok@plt>
  41bc8c:	cbnz	x0, 41bc6c <printf@plt+0x1a1fc>
  41bc90:	b	41c06c <printf@plt+0x1a5fc>
  41bc94:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41bc98:	mov	w9, #0x1                   	// #1
  41bc9c:	str	w9, [x8, #2712]
  41bca0:	b	41b96c <printf@plt+0x19efc>
  41bca4:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41bca8:	ldr	s0, [x8, #2672]
  41bcac:	ldp	d2, d1, [sp, #8]
  41bcb0:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41bcb4:	sxtl	v0.2d, v0.2s
  41bcb8:	scvtf	d0, d0
  41bcbc:	fmul	d1, d1, d0
  41bcc0:	fmul	d0, d2, d0
  41bcc4:	fadd	d1, d1, d8
  41bcc8:	fadd	d0, d0, d8
  41bccc:	fcvtzs	w8, d1
  41bcd0:	fcvtzs	w9, d0
  41bcd4:	str	w8, [x10, #2680]
  41bcd8:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41bcdc:	str	w9, [x8, #2684]
  41bce0:	b	41b96c <printf@plt+0x19efc>
  41bce4:	mov	w8, #0x1                   	// #1
  41bce8:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41bcec:	str	w8, [x9, #2708]
  41bcf0:	b	41b96c <printf@plt+0x19efc>
  41bcf4:	mov	w0, #0x40                  	// #64
  41bcf8:	bl	4016a0 <_Znam@plt>
  41bcfc:	mov	x28, xzr
  41bd00:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41bd04:	mov	w21, #0x10                  	// #16
  41bd08:	str	x0, [x8, #2744]
  41bd0c:	mov	x0, xzr
  41bd10:	mov	x1, x19
  41bd14:	bl	4017f0 <strtok@plt>
  41bd18:	mov	x27, x0
  41bd1c:	cbnz	x0, 41bd40 <printf@plt+0x1a2d0>
  41bd20:	add	x0, sp, #0x20
  41bd24:	bl	419148 <printf@plt+0x176d8>
  41bd28:	cbz	w0, 41c144 <printf@plt+0x1a6d4>
  41bd2c:	ldr	x0, [sp, #64]
  41bd30:	mov	x1, x19
  41bd34:	bl	4017f0 <strtok@plt>
  41bd38:	cbz	x0, 41bd20 <printf@plt+0x1a2b0>
  41bd3c:	mov	x27, x0
  41bd40:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41bd44:	add	x2, sp, #0x8
  41bd48:	add	x3, x29, #0x8
  41bd4c:	mov	x0, x27
  41bd50:	add	x1, x1, #0x71a
  41bd54:	bl	4018b0 <__isoc99_sscanf@plt>
  41bd58:	cmp	w0, #0x1
  41bd5c:	b.eq	41bd74 <printf@plt+0x1a304>  // b.none
  41bd60:	cmp	w0, #0x2
  41bd64:	b.ne	41c270 <printf@plt+0x1a800>  // b.any
  41bd68:	ldr	w25, [sp, #8]
  41bd6c:	ldr	w8, [x29, #8]
  41bd70:	b	41bd80 <printf@plt+0x1a310>
  41bd74:	ldr	w8, [sp, #8]
  41bd78:	mov	w25, w8
  41bd7c:	str	w8, [x29, #8]
  41bd80:	tbnz	w25, #31, 41c270 <printf@plt+0x1a800>
  41bd84:	cmp	w25, w8
  41bd88:	b.gt	41c270 <printf@plt+0x1a800>
  41bd8c:	add	x26, x28, #0x2
  41bd90:	cmp	w21, w26
  41bd94:	b.ge	41bdf4 <printf@plt+0x1a384>  // b.tcont
  41bd98:	str	x28, [sp]
  41bd9c:	mov	x28, x23
  41bda0:	mov	x23, x24
  41bda4:	adrp	x24, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41bda8:	ldr	x27, [x24, #2744]
  41bdac:	lsl	w20, w21, #1
  41bdb0:	sxtw	x8, w20
  41bdb4:	sbfiz	x9, x20, #2, #32
  41bdb8:	cmp	xzr, x8, lsr #62
  41bdbc:	csinv	x0, x9, xzr, eq  // eq = none
  41bdc0:	bl	4016a0 <_Znam@plt>
  41bdc4:	sbfiz	x2, x21, #2, #32
  41bdc8:	mov	x1, x27
  41bdcc:	str	x0, [x24, #2744]
  41bdd0:	bl	4016c0 <memcpy@plt>
  41bdd4:	cbz	x27, 41bde4 <printf@plt+0x1a374>
  41bdd8:	mov	x0, x27
  41bddc:	bl	401900 <_ZdaPv@plt>
  41bde0:	ldr	w25, [sp, #8]
  41bde4:	mov	x24, x23
  41bde8:	mov	x23, x28
  41bdec:	ldr	x28, [sp]
  41bdf0:	b	41bdf8 <printf@plt+0x1a388>
  41bdf4:	mov	w20, w21
  41bdf8:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41bdfc:	ldr	x8, [x8, #2744]
  41be00:	str	w25, [x8, x28, lsl #2]
  41be04:	ldr	w9, [sp, #8]
  41be08:	cbz	w9, 41bf8c <printf@plt+0x1a51c>
  41be0c:	ldr	w9, [x29, #8]
  41be10:	lsl	x10, x28, #2
  41be14:	orr	x10, x10, #0x4
  41be18:	mov	x28, x26
  41be1c:	str	w9, [x8, x10]
  41be20:	mov	w21, w20
  41be24:	b	41bd0c <printf@plt+0x1a29c>
  41be28:	mov	w0, #0x28                  	// #40
  41be2c:	bl	4016a0 <_Znam@plt>
  41be30:	movi	v0.2d, #0x0
  41be34:	str	x0, [x22, #2760]
  41be38:	str	xzr, [x0, #32]
  41be3c:	stp	q0, q0, [x0]
  41be40:	mov	x0, xzr
  41be44:	mov	x1, x19
  41be48:	bl	4017f0 <strtok@plt>
  41be4c:	cbz	x0, 41b96c <printf@plt+0x19efc>
  41be50:	mov	x27, x0
  41be54:	mov	x21, xzr
  41be58:	mov	w26, #0x5                   	// #5
  41be5c:	add	x25, x21, #0x1
  41be60:	cmp	w26, w25
  41be64:	b.gt	41bf00 <printf@plt+0x1a490>
  41be68:	ldr	x28, [x22, #2760]
  41be6c:	lsl	w26, w26, #1
  41be70:	sxtw	x8, w26
  41be74:	sbfiz	x9, x26, #3, #32
  41be78:	cmp	xzr, x8, lsr #61
  41be7c:	csinv	x0, x9, xzr, eq  // eq = none
  41be80:	bl	4016a0 <_Znam@plt>
  41be84:	str	x0, [x22, #2760]
  41be88:	cbz	x21, 41becc <printf@plt+0x1a45c>
  41be8c:	ldr	x8, [x28]
  41be90:	cmp	x21, #0x1
  41be94:	str	x8, [x0]
  41be98:	b.eq	41bebc <printf@plt+0x1a44c>  // b.none
  41be9c:	mov	w8, #0x1                   	// #1
  41bea0:	lsl	x10, x8, #3
  41bea4:	ldr	x9, [x22, #2760]
  41bea8:	ldr	x11, [x28, x10]
  41beac:	add	x8, x8, #0x1
  41beb0:	cmp	x21, x8
  41beb4:	str	x11, [x9, x10]
  41beb8:	b.ne	41bea0 <printf@plt+0x1a430>  // b.any
  41bebc:	mov	w8, w21
  41bec0:	cmp	w8, w26
  41bec4:	b.lt	41bed8 <printf@plt+0x1a468>  // b.tstop
  41bec8:	b	41bef4 <printf@plt+0x1a484>
  41becc:	mov	w8, wzr
  41bed0:	cmp	w8, w26
  41bed4:	b.ge	41bef4 <printf@plt+0x1a484>  // b.tcont
  41bed8:	mov	w8, w8
  41bedc:	mov	w9, w26
  41bee0:	ldr	x10, [x22, #2760]
  41bee4:	str	xzr, [x10, x8, lsl #3]
  41bee8:	add	x8, x8, #0x1
  41beec:	cmp	x9, x8
  41bef0:	b.ne	41bee0 <printf@plt+0x1a470>  // b.any
  41bef4:	cbz	x28, 41bf00 <printf@plt+0x1a490>
  41bef8:	mov	x0, x28
  41befc:	bl	401900 <_ZdaPv@plt>
  41bf00:	mov	x0, x27
  41bf04:	bl	4016f0 <strlen@plt>
  41bf08:	add	x0, x0, #0x1
  41bf0c:	bl	4016a0 <_Znam@plt>
  41bf10:	mov	x1, x27
  41bf14:	bl	4017e0 <strcpy@plt>
  41bf18:	ldr	x8, [x22, #2760]
  41bf1c:	mov	x1, x19
  41bf20:	str	x0, [x8, x21, lsl #3]
  41bf24:	mov	x0, xzr
  41bf28:	bl	4017f0 <strtok@plt>
  41bf2c:	mov	x27, x0
  41bf30:	mov	x21, x25
  41bf34:	cbnz	x0, 41be5c <printf@plt+0x1a3ec>
  41bf38:	b	41b96c <printf@plt+0x19efc>
  41bf3c:	mov	w8, #0x1                   	// #1
  41bf40:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41bf44:	str	w8, [x9, #2704]
  41bf48:	b	41b96c <printf@plt+0x19efc>
  41bf4c:	mov	w8, #0x1                   	// #1
  41bf50:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41bf54:	str	w8, [x9, #2716]
  41bf58:	b	41b96c <printf@plt+0x19efc>
  41bf5c:	mov	w8, #0x1                   	// #1
  41bf60:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41bf64:	str	w8, [x9, #2720]
  41bf68:	b	41b96c <printf@plt+0x19efc>
  41bf6c:	mov	x0, xzr
  41bf70:	mov	x1, x19
  41bf74:	bl	4017f0 <strtok@plt>
  41bf78:	cbz	x0, 41c3e4 <printf@plt+0x1a974>
  41bf7c:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  41bf80:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41bf84:	str	x0, [x8, #2728]
  41bf88:	b	41b96c <printf@plt+0x19efc>
  41bf8c:	cbnz	w28, 41b96c <printf@plt+0x19efc>
  41bf90:	b	41c414 <printf@plt+0x1a9a4>
  41bf94:	mov	x28, xzr
  41bf98:	ldr	x2, [sp, #40]
  41bf9c:	ldr	w3, [sp, #48]
  41bfa0:	mov	x0, x27
  41bfa4:	mov	x1, x28
  41bfa8:	blr	x20
  41bfac:	b	41b96c <printf@plt+0x19efc>
  41bfb0:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41bfb4:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  41bfb8:	add	x1, x1, #0xa48
  41bfbc:	add	x0, x0, #0x5b3
  41bfc0:	mov	x2, x1
  41bfc4:	mov	x3, x1
  41bfc8:	bl	418e54 <printf@plt+0x173e4>
  41bfcc:	mov	w19, wzr
  41bfd0:	b	41c3bc <printf@plt+0x1a94c>
  41bfd4:	ldr	w8, [sp, #60]
  41bfd8:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41bfdc:	ldr	x0, [sp, #40]
  41bfe0:	ldr	w1, [sp, #48]
  41bfe4:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41bfe8:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41bfec:	add	x3, x3, #0xa48
  41bff0:	add	x2, x2, #0x63d
  41bff4:	mov	x4, x3
  41bff8:	mov	x5, x3
  41bffc:	bl	418ef0 <printf@plt+0x17480>
  41c000:	b	41c398 <printf@plt+0x1a928>
  41c004:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c008:	ldr	w8, [x8, #2672]
  41c00c:	cbz	w8, 41c114 <printf@plt+0x1a6a4>
  41c010:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c014:	ldr	w8, [x8, #2676]
  41c018:	cbz	w8, 41c174 <printf@plt+0x1a704>
  41c01c:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c020:	ldr	x8, [x8, #2736]
  41c024:	cbz	x8, 41c1e0 <printf@plt+0x1a770>
  41c028:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c02c:	ldr	x8, [x8, #2744]
  41c030:	cbz	x8, 41c240 <printf@plt+0x1a7d0>
  41c034:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  41c038:	ldr	w8, [x8, #528]
  41c03c:	cmp	w8, #0x0
  41c040:	b.le	41c2ac <printf@plt+0x1a83c>
  41c044:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  41c048:	ldr	w8, [x8, #520]
  41c04c:	cmp	w8, #0x0
  41c050:	b.le	41c30c <printf@plt+0x1a89c>
  41c054:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  41c058:	ldr	w8, [x8, #524]
  41c05c:	cmp	w8, #0x0
  41c060:	b.le	41c33c <printf@plt+0x1a8cc>
  41c064:	mov	w19, #0x1                   	// #1
  41c068:	b	41c39c <printf@plt+0x1a92c>
  41c06c:	ldr	w8, [sp, #60]
  41c070:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41c074:	ldr	x0, [sp, #40]
  41c078:	ldr	w1, [sp, #48]
  41c07c:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c080:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41c084:	add	x3, x3, #0xa48
  41c088:	add	x2, x2, #0x6c0
  41c08c:	mov	x4, x3
  41c090:	mov	x5, x3
  41c094:	bl	418ef0 <printf@plt+0x17480>
  41c098:	b	41c398 <printf@plt+0x1a928>
  41c09c:	add	x0, sp, #0x10
  41c0a0:	mov	x1, x27
  41c0a4:	bl	418c04 <printf@plt+0x17194>
  41c0a8:	ldr	w8, [sp, #60]
  41c0ac:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41c0b0:	ldr	x0, [sp, #40]
  41c0b4:	ldr	w1, [sp, #48]
  41c0b8:	adrp	x4, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c0bc:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41c0c0:	add	x4, x4, #0xa48
  41c0c4:	add	x2, x2, #0x5ca
  41c0c8:	add	x3, sp, #0x10
  41c0cc:	mov	x5, x4
  41c0d0:	bl	418ef0 <printf@plt+0x17480>
  41c0d4:	b	41c398 <printf@plt+0x1a928>
  41c0d8:	add	x0, sp, #0x10
  41c0dc:	mov	x1, x28
  41c0e0:	bl	418c04 <printf@plt+0x17194>
  41c0e4:	ldr	w8, [sp, #60]
  41c0e8:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41c0ec:	ldr	x0, [sp, #40]
  41c0f0:	ldr	w1, [sp, #48]
  41c0f4:	adrp	x4, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c0f8:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41c0fc:	add	x4, x4, #0xa48
  41c100:	add	x2, x2, #0x5e9
  41c104:	add	x3, sp, #0x10
  41c108:	mov	x5, x4
  41c10c:	bl	418ef0 <printf@plt+0x17480>
  41c110:	b	41c398 <printf@plt+0x1a928>
  41c114:	ldr	w8, [sp, #60]
  41c118:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41c11c:	ldr	x0, [sp, #40]
  41c120:	ldr	w1, [sp, #48]
  41c124:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c128:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41c12c:	add	x3, x3, #0xa48
  41c130:	add	x2, x2, #0x7b7
  41c134:	mov	x4, x3
  41c138:	mov	x5, x3
  41c13c:	bl	418ef0 <printf@plt+0x17480>
  41c140:	b	41c398 <printf@plt+0x1a928>
  41c144:	ldr	w8, [sp, #60]
  41c148:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41c14c:	ldr	x0, [sp, #40]
  41c150:	ldr	w1, [sp, #48]
  41c154:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c158:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41c15c:	add	x3, x3, #0xa48
  41c160:	add	x2, x2, #0x6f2
  41c164:	mov	x4, x3
  41c168:	mov	x5, x3
  41c16c:	bl	418ef0 <printf@plt+0x17480>
  41c170:	b	41c398 <printf@plt+0x1a928>
  41c174:	ldr	w8, [sp, #60]
  41c178:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41c17c:	ldr	x0, [sp, #40]
  41c180:	ldr	w1, [sp, #48]
  41c184:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c188:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41c18c:	add	x3, x3, #0xa48
  41c190:	add	x2, x2, #0x7cd
  41c194:	mov	x4, x3
  41c198:	mov	x5, x3
  41c19c:	bl	418ef0 <printf@plt+0x17480>
  41c1a0:	b	41c398 <printf@plt+0x1a928>
  41c1a4:	add	x0, sp, #0x10
  41c1a8:	mov	x1, x27
  41c1ac:	bl	418c04 <printf@plt+0x17194>
  41c1b0:	ldr	w8, [sp, #60]
  41c1b4:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41c1b8:	ldr	x0, [sp, #40]
  41c1bc:	ldr	w1, [sp, #48]
  41c1c0:	adrp	x4, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c1c4:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41c1c8:	add	x4, x4, #0xa48
  41c1cc:	add	x2, x2, #0x624
  41c1d0:	add	x3, sp, #0x10
  41c1d4:	mov	x5, x4
  41c1d8:	bl	418ef0 <printf@plt+0x17480>
  41c1dc:	b	41c398 <printf@plt+0x1a928>
  41c1e0:	ldr	w8, [sp, #60]
  41c1e4:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41c1e8:	ldr	x0, [sp, #40]
  41c1ec:	ldr	w1, [sp, #48]
  41c1f0:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c1f4:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41c1f8:	add	x3, x3, #0xa48
  41c1fc:	add	x2, x2, #0x7e9
  41c200:	mov	x4, x3
  41c204:	mov	x5, x3
  41c208:	bl	418ef0 <printf@plt+0x17480>
  41c20c:	b	41c398 <printf@plt+0x1a928>
  41c210:	ldr	w8, [sp, #60]
  41c214:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41c218:	ldr	x0, [sp, #40]
  41c21c:	ldr	w1, [sp, #48]
  41c220:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c224:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41c228:	add	x3, x3, #0xa48
  41c22c:	add	x2, x2, #0x600
  41c230:	mov	x4, x3
  41c234:	mov	x5, x3
  41c238:	bl	418ef0 <printf@plt+0x17480>
  41c23c:	b	41c398 <printf@plt+0x1a928>
  41c240:	ldr	w8, [sp, #60]
  41c244:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41c248:	ldr	x0, [sp, #40]
  41c24c:	ldr	w1, [sp, #48]
  41c250:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c254:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41c258:	add	x3, x3, #0xa48
  41c25c:	add	x2, x2, #0x801
  41c260:	mov	x4, x3
  41c264:	mov	x5, x3
  41c268:	bl	418ef0 <printf@plt+0x17480>
  41c26c:	b	41c398 <printf@plt+0x1a928>
  41c270:	add	x0, sp, #0x10
  41c274:	mov	x1, x27
  41c278:	bl	418c04 <printf@plt+0x17194>
  41c27c:	ldr	w8, [sp, #60]
  41c280:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41c284:	ldr	x0, [sp, #40]
  41c288:	ldr	w1, [sp, #48]
  41c28c:	adrp	x4, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c290:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41c294:	add	x4, x4, #0xa48
  41c298:	add	x2, x2, #0x720
  41c29c:	add	x3, sp, #0x10
  41c2a0:	mov	x5, x4
  41c2a4:	bl	418ef0 <printf@plt+0x17480>
  41c2a8:	b	41c398 <printf@plt+0x1a928>
  41c2ac:	ldr	w8, [sp, #60]
  41c2b0:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41c2b4:	ldr	x0, [sp, #40]
  41c2b8:	ldr	w1, [sp, #48]
  41c2bc:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c2c0:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41c2c4:	add	x3, x3, #0xa48
  41c2c8:	add	x2, x2, #0x819
  41c2cc:	mov	x4, x3
  41c2d0:	mov	x5, x3
  41c2d4:	bl	418ef0 <printf@plt+0x17480>
  41c2d8:	b	41c398 <printf@plt+0x1a928>
  41c2dc:	ldr	w8, [sp, #60]
  41c2e0:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41c2e4:	ldr	x0, [sp, #40]
  41c2e8:	ldr	w1, [sp, #48]
  41c2ec:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c2f0:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41c2f4:	add	x3, x3, #0xa48
  41c2f8:	add	x2, x2, #0x699
  41c2fc:	mov	x4, x3
  41c300:	mov	x5, x3
  41c304:	bl	418ef0 <printf@plt+0x17480>
  41c308:	b	41c398 <printf@plt+0x1a928>
  41c30c:	ldr	w8, [sp, #60]
  41c310:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41c314:	ldr	x0, [sp, #40]
  41c318:	ldr	w1, [sp, #48]
  41c31c:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c320:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41c324:	add	x3, x3, #0xa48
  41c328:	add	x2, x2, #0x82f
  41c32c:	mov	x4, x3
  41c330:	mov	x5, x3
  41c334:	bl	418ef0 <printf@plt+0x17480>
  41c338:	b	41c398 <printf@plt+0x1a928>
  41c33c:	ldr	w8, [sp, #60]
  41c340:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41c344:	ldr	x0, [sp, #40]
  41c348:	ldr	w1, [sp, #48]
  41c34c:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c350:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41c354:	add	x3, x3, #0xa48
  41c358:	add	x2, x2, #0x83f
  41c35c:	mov	x4, x3
  41c360:	mov	x5, x3
  41c364:	bl	418ef0 <printf@plt+0x17480>
  41c368:	b	41c398 <printf@plt+0x1a928>
  41c36c:	ldr	w8, [sp, #60]
  41c370:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41c374:	ldr	x0, [sp, #40]
  41c378:	ldr	w1, [sp, #48]
  41c37c:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c380:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41c384:	add	x3, x3, #0xa48
  41c388:	add	x2, x2, #0x665
  41c38c:	mov	x4, x3
  41c390:	mov	x5, x3
  41c394:	bl	418ef0 <printf@plt+0x17480>
  41c398:	mov	w19, wzr
  41c39c:	ldr	x0, [sp, #64]
  41c3a0:	cbz	x0, 41c3a8 <printf@plt+0x1a938>
  41c3a4:	bl	401900 <_ZdaPv@plt>
  41c3a8:	ldr	x0, [sp, #40]
  41c3ac:	bl	401780 <free@plt>
  41c3b0:	ldr	x0, [sp, #32]
  41c3b4:	cbz	x0, 41c3bc <printf@plt+0x1a94c>
  41c3b8:	bl	401740 <fclose@plt>
  41c3bc:	mov	w0, w19
  41c3c0:	ldp	x20, x19, [sp, #176]
  41c3c4:	ldp	x22, x21, [sp, #160]
  41c3c8:	ldp	x24, x23, [sp, #144]
  41c3cc:	ldp	x26, x25, [sp, #128]
  41c3d0:	ldp	x28, x27, [sp, #112]
  41c3d4:	ldp	x29, x30, [sp, #96]
  41c3d8:	ldr	d8, [sp, #80]
  41c3dc:	add	sp, sp, #0xc0
  41c3e0:	ret
  41c3e4:	ldr	w8, [sp, #60]
  41c3e8:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41c3ec:	ldr	x0, [sp, #40]
  41c3f0:	ldr	w1, [sp, #48]
  41c3f4:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c3f8:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41c3fc:	add	x3, x3, #0xa48
  41c400:	add	x2, x2, #0x78a
  41c404:	mov	x4, x3
  41c408:	mov	x5, x3
  41c40c:	bl	418ef0 <printf@plt+0x17480>
  41c410:	b	41c398 <printf@plt+0x1a928>
  41c414:	ldr	w8, [sp, #60]
  41c418:	cbnz	w8, 41c398 <printf@plt+0x1a928>
  41c41c:	ldr	x0, [sp, #40]
  41c420:	ldr	w1, [sp, #48]
  41c424:	adrp	x3, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c428:	adrp	x2, 424000 <_ZdlPvm@@Base+0x52c0>
  41c42c:	add	x3, x3, #0xa48
  41c430:	add	x2, x2, #0x734
  41c434:	mov	x4, x3
  41c438:	mov	x5, x3
  41c43c:	bl	418ef0 <printf@plt+0x17480>
  41c440:	b	41c398 <printf@plt+0x1a928>
  41c444:	b	41c498 <printf@plt+0x1aa28>
  41c448:	b	41c498 <printf@plt+0x1aa28>
  41c44c:	b	41c498 <printf@plt+0x1aa28>
  41c450:	b	41c498 <printf@plt+0x1aa28>
  41c454:	b	41c498 <printf@plt+0x1aa28>
  41c458:	b	41c498 <printf@plt+0x1aa28>
  41c45c:	b	41c498 <printf@plt+0x1aa28>
  41c460:	b	41c498 <printf@plt+0x1aa28>
  41c464:	b	41c498 <printf@plt+0x1aa28>
  41c468:	b	41c498 <printf@plt+0x1aa28>
  41c46c:	b	41c498 <printf@plt+0x1aa28>
  41c470:	b	41c498 <printf@plt+0x1aa28>
  41c474:	b	41c498 <printf@plt+0x1aa28>
  41c478:	b	41c498 <printf@plt+0x1aa28>
  41c47c:	b	41c498 <printf@plt+0x1aa28>
  41c480:	b	41c498 <printf@plt+0x1aa28>
  41c484:	b	41c498 <printf@plt+0x1aa28>
  41c488:	b	41c498 <printf@plt+0x1aa28>
  41c48c:	b	41c498 <printf@plt+0x1aa28>
  41c490:	b	41c498 <printf@plt+0x1aa28>
  41c494:	b	41c498 <printf@plt+0x1aa28>
  41c498:	mov	x19, x0
  41c49c:	ldr	x0, [sp, #64]
  41c4a0:	cbnz	x0, 41c4bc <printf@plt+0x1aa4c>
  41c4a4:	ldr	x0, [sp, #40]
  41c4a8:	bl	401780 <free@plt>
  41c4ac:	ldr	x0, [sp, #32]
  41c4b0:	cbnz	x0, 41c4d0 <printf@plt+0x1aa60>
  41c4b4:	mov	x0, x19
  41c4b8:	bl	4019e0 <_Unwind_Resume@plt>
  41c4bc:	bl	401900 <_ZdaPv@plt>
  41c4c0:	ldr	x0, [sp, #40]
  41c4c4:	bl	401780 <free@plt>
  41c4c8:	ldr	x0, [sp, #32]
  41c4cc:	cbz	x0, 41c4b4 <printf@plt+0x1aa44>
  41c4d0:	bl	401740 <fclose@plt>
  41c4d4:	mov	x0, x19
  41c4d8:	bl	4019e0 <_Unwind_Resume@plt>
  41c4dc:	ret
  41c4e0:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c4e4:	ldr	x8, [x9, #2768]
  41c4e8:	str	x0, [x9, #2768]
  41c4ec:	mov	x0, x8
  41c4f0:	ret
  41c4f4:	stp	x29, x30, [sp, #-48]!
  41c4f8:	stp	x22, x21, [sp, #16]
  41c4fc:	stp	x20, x19, [sp, #32]
  41c500:	mov	x29, sp
  41c504:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c508:	ldr	w22, [x0, #56]
  41c50c:	ldr	w21, [x8, #2676]
  41c510:	mov	w20, w2
  41c514:	mov	w19, w1
  41c518:	cbz	w22, 41c538 <printf@plt+0x1aac8>
  41c51c:	cmp	w22, #0x1
  41c520:	b.lt	41c55c <printf@plt+0x1aaec>  // b.tstop
  41c524:	tbnz	w20, #31, 41c55c <printf@plt+0x1aaec>
  41c528:	cmp	w21, #0x0
  41c52c:	b.le	41c55c <printf@plt+0x1aaec>
  41c530:	cbnz	w20, 41c570 <printf@plt+0x1ab00>
  41c534:	b	41c5fc <printf@plt+0x1ab8c>
  41c538:	cmp	w21, w20
  41c53c:	b.eq	41c63c <printf@plt+0x1abcc>  // b.none
  41c540:	tbnz	w20, #31, 41c5a8 <printf@plt+0x1ab38>
  41c544:	cmp	w21, #0x0
  41c548:	b.le	41c5a8 <printf@plt+0x1ab38>
  41c54c:	cmp	w21, #0x0
  41c550:	cinc	w8, w21, lt  // lt = tstop
  41c554:	cbnz	w20, 41c5c4 <printf@plt+0x1ab54>
  41c558:	b	41c5fc <printf@plt+0x1ab8c>
  41c55c:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41c560:	add	x1, x1, #0x29a
  41c564:	mov	w0, #0xfc                  	// #252
  41c568:	bl	417b7c <printf@plt+0x1610c>
  41c56c:	cbz	w20, 41c5fc <printf@plt+0x1ab8c>
  41c570:	mov	x8, #0x400000000000        	// #70368744177664
  41c574:	scvtf	d0, w19
  41c578:	scvtf	d1, w20
  41c57c:	movk	x8, #0x408f, lsl #48
  41c580:	scvtf	d2, w21
  41c584:	scvtf	d3, w22
  41c588:	fmul	d0, d0, d1
  41c58c:	fmov	d1, x8
  41c590:	fdiv	d0, d0, d2
  41c594:	fdiv	d1, d3, d1
  41c598:	fmul	d0, d1, d0
  41c59c:	tbnz	w19, #31, 41c630 <printf@plt+0x1abc0>
  41c5a0:	fmov	d1, #5.000000000000000000e-01
  41c5a4:	b	41c634 <printf@plt+0x1abc4>
  41c5a8:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41c5ac:	add	x1, x1, #0x29a
  41c5b0:	mov	w0, #0xea                  	// #234
  41c5b4:	bl	417b7c <printf@plt+0x1610c>
  41c5b8:	cmp	w21, #0x0
  41c5bc:	cinc	w8, w21, lt  // lt = tstop
  41c5c0:	cbz	w20, 41c5fc <printf@plt+0x1ab8c>
  41c5c4:	asr	w8, w8, #1
  41c5c8:	tbnz	w19, #31, 41c604 <printf@plt+0x1ab94>
  41c5cc:	mov	w9, #0x7fffffff            	// #2147483647
  41c5d0:	sub	w9, w9, w8
  41c5d4:	sdiv	w9, w9, w20
  41c5d8:	cmp	w9, w19
  41c5dc:	b.ge	41c654 <printf@plt+0x1abe4>  // b.tcont
  41c5e0:	scvtf	d0, w19
  41c5e4:	scvtf	d1, w20
  41c5e8:	scvtf	d2, w21
  41c5ec:	fmul	d0, d0, d1
  41c5f0:	fdiv	d0, d0, d2
  41c5f4:	fmov	d1, #5.000000000000000000e-01
  41c5f8:	b	41c634 <printf@plt+0x1abc4>
  41c5fc:	mov	w19, wzr
  41c600:	b	41c63c <printf@plt+0x1abcc>
  41c604:	mov	w10, #0x80000000            	// #-2147483648
  41c608:	sub	w10, w10, w8
  41c60c:	neg	w9, w19
  41c610:	udiv	w10, w10, w20
  41c614:	cmp	w10, w9
  41c618:	b.cs	41c650 <printf@plt+0x1abe0>  // b.hs, b.nlast
  41c61c:	scvtf	d0, w19
  41c620:	scvtf	d1, w20
  41c624:	scvtf	d2, w21
  41c628:	fmul	d0, d0, d1
  41c62c:	fdiv	d0, d0, d2
  41c630:	fmov	d1, #-5.000000000000000000e-01
  41c634:	fadd	d0, d0, d1
  41c638:	fcvtzs	w19, d0
  41c63c:	mov	w0, w19
  41c640:	ldp	x20, x19, [sp, #32]
  41c644:	ldp	x22, x21, [sp, #16]
  41c648:	ldp	x29, x30, [sp], #48
  41c64c:	ret
  41c650:	neg	w8, w8
  41c654:	madd	w8, w20, w19, w8
  41c658:	sdiv	w19, w8, w21
  41c65c:	b	41c63c <printf@plt+0x1abcc>
  41c660:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c664:	add	x8, x8, #0xa60
  41c668:	mov	x1, x0
  41c66c:	mov	x0, x8
  41c670:	b	41f40c <_ZdlPvm@@Base+0x6cc>
  41c674:	stp	x29, x30, [sp, #-48]!
  41c678:	stp	x22, x21, [sp, #16]
  41c67c:	stp	x20, x19, [sp, #32]
  41c680:	mov	x29, sp
  41c684:	mov	x19, x1
  41c688:	mov	x20, x0
  41c68c:	bl	4016f0 <strlen@plt>
  41c690:	adrp	x8, 43d000 <stderr@@GLIBC_2.17+0x11b8>
  41c694:	ldr	x21, [x8, #3816]
  41c698:	mov	x22, x0
  41c69c:	mov	x0, x21
  41c6a0:	bl	4016f0 <strlen@plt>
  41c6a4:	add	x8, x22, x0
  41c6a8:	add	x0, x8, #0x5
  41c6ac:	bl	4016a0 <_Znam@plt>
  41c6b0:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41c6b4:	add	x1, x1, #0x8f4
  41c6b8:	mov	x2, x21
  41c6bc:	mov	x3, x20
  41c6c0:	mov	x22, x0
  41c6c4:	bl	401800 <sprintf@plt>
  41c6c8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41c6cc:	add	x0, x0, #0xa60
  41c6d0:	mov	x1, x22
  41c6d4:	mov	x2, x19
  41c6d8:	bl	41f514 <_ZdlPvm@@Base+0x7d4>
  41c6dc:	mov	x19, x0
  41c6e0:	mov	x0, x22
  41c6e4:	bl	401900 <_ZdaPv@plt>
  41c6e8:	mov	x0, x19
  41c6ec:	ldp	x20, x19, [sp, #32]
  41c6f0:	ldp	x22, x21, [sp, #16]
  41c6f4:	ldp	x29, x30, [sp], #48
  41c6f8:	ret
  41c6fc:	sub	sp, sp, #0xc0
  41c700:	stp	x29, x30, [sp, #96]
  41c704:	stp	x28, x27, [sp, #112]
  41c708:	stp	x26, x25, [sp, #128]
  41c70c:	stp	x24, x23, [sp, #144]
  41c710:	stp	x22, x21, [sp, #160]
  41c714:	stp	x20, x19, [sp, #176]
  41c718:	ldrb	w8, [x2]
  41c71c:	ldr	w9, [x7, #4]
  41c720:	add	x29, sp, #0x60
  41c724:	cmp	w8, #0x3a
  41c728:	csel	w26, wzr, w9, eq  // eq = none
  41c72c:	cmp	w0, #0x1
  41c730:	b.lt	41ce28 <printf@plt+0x1b3b8>  // b.tstop
  41c734:	ldr	w23, [x7]
  41c738:	mov	x19, x7
  41c73c:	mov	x27, x3
  41c740:	mov	x24, x2
  41c744:	mov	w21, w0
  41c748:	mov	x20, x1
  41c74c:	mov	x22, x4
  41c750:	str	xzr, [x7, #16]
  41c754:	stur	x3, [x29, #-8]
  41c758:	stur	x4, [x29, #-24]
  41c75c:	stur	w26, [x29, #-12]
  41c760:	cbz	w23, 41c800 <printf@plt+0x1ad90>
  41c764:	ldr	w8, [x19, #24]
  41c768:	cbz	w8, 41c808 <printf@plt+0x1ad98>
  41c76c:	mov	x25, x19
  41c770:	ldr	x22, [x25, #32]!
  41c774:	cbz	x22, 41c904 <printf@plt+0x1ae94>
  41c778:	ldrb	w8, [x22]
  41c77c:	cbz	w8, 41c904 <printf@plt+0x1ae94>
  41c780:	cbz	x27, 41cfd0 <printf@plt+0x1b560>
  41c784:	ldr	x9, [x20, w23, sxtw #3]
  41c788:	ldrb	w10, [x9, #1]
  41c78c:	cmp	w10, #0x2d
  41c790:	b.eq	41c7a0 <printf@plt+0x1ad30>  // b.none
  41c794:	cbz	w5, 41cfd0 <printf@plt+0x1b560>
  41c798:	ldrb	w8, [x9, #2]
  41c79c:	cbz	w8, 41cfa8 <printf@plt+0x1b538>
  41c7a0:	sxtw	x8, w23
  41c7a4:	mov	x26, x22
  41c7a8:	str	x8, [sp, #16]
  41c7ac:	ldrb	w8, [x26]
  41c7b0:	cbz	w8, 41c7c4 <printf@plt+0x1ad54>
  41c7b4:	cmp	w8, #0x3d
  41c7b8:	b.eq	41c7c4 <printf@plt+0x1ad54>  // b.none
  41c7bc:	ldrb	w8, [x26, #1]!
  41c7c0:	cbnz	w8, 41c7b4 <printf@plt+0x1ad44>
  41c7c4:	ldr	x28, [x27]
  41c7c8:	str	x9, [sp, #32]
  41c7cc:	cbz	x28, 41cf54 <printf@plt+0x1b4e4>
  41c7d0:	str	x24, [sp, #24]
  41c7d4:	sub	x27, x26, x22
  41c7d8:	mov	w24, wzr
  41c7dc:	stp	w10, w5, [sp, #8]
  41c7e0:	str	x25, [sp, #40]
  41c7e4:	cbz	w5, 41ce50 <printf@plt+0x1b3e0>
  41c7e8:	ldur	x25, [x29, #-8]
  41c7ec:	mov	w8, #0xffffffff            	// #-1
  41c7f0:	stur	wzr, [x29, #-36]
  41c7f4:	stur	xzr, [x29, #-32]
  41c7f8:	str	w8, [sp, #48]
  41c7fc:	b	41c874 <printf@plt+0x1ae04>
  41c800:	mov	w23, #0x1                   	// #1
  41c804:	str	w23, [x19]
  41c808:	stp	w23, w23, [x19, #48]
  41c80c:	str	xzr, [x19, #32]
  41c810:	cbz	w6, 41c8ac <printf@plt+0x1ae3c>
  41c814:	mov	w8, #0x1                   	// #1
  41c818:	str	w8, [x19, #44]
  41c81c:	ldrb	w9, [x24]
  41c820:	cmp	w9, #0x2b
  41c824:	b.eq	41c8d8 <printf@plt+0x1ae68>  // b.none
  41c828:	cmp	w9, #0x2d
  41c82c:	b.ne	41c8e4 <printf@plt+0x1ae74>  // b.any
  41c830:	mov	w8, #0x2                   	// #2
  41c834:	str	w8, [x19, #40]
  41c838:	add	x24, x24, #0x1
  41c83c:	b	41c8f8 <printf@plt+0x1ae88>
  41c840:	ldur	x8, [x29, #-32]
  41c844:	cmp	x8, #0x0
  41c848:	csel	x8, x25, x8, eq  // eq = none
  41c84c:	stur	x8, [x29, #-32]
  41c850:	ldur	w8, [x29, #-36]
  41c854:	csinc	w8, w8, wzr, eq  // eq = none
  41c858:	stur	w8, [x29, #-36]
  41c85c:	ldr	w8, [sp, #48]
  41c860:	csel	w8, w24, w8, eq  // eq = none
  41c864:	str	w8, [sp, #48]
  41c868:	ldr	x28, [x25, #32]!
  41c86c:	add	w24, w24, #0x1
  41c870:	cbz	x28, 41cee8 <printf@plt+0x1b478>
  41c874:	mov	x0, x28
  41c878:	mov	x1, x22
  41c87c:	mov	x2, x27
  41c880:	bl	401860 <strncmp@plt>
  41c884:	cbnz	w0, 41c868 <printf@plt+0x1adf8>
  41c888:	mov	x0, x28
  41c88c:	bl	4016f0 <strlen@plt>
  41c890:	cmp	w27, w0
  41c894:	b.ne	41c840 <printf@plt+0x1add0>  // b.any
  41c898:	mov	x27, x25
  41c89c:	mov	w28, w24
  41c8a0:	ldr	x24, [sp, #24]
  41c8a4:	ldr	x25, [sp, #40]
  41c8a8:	b	41cf28 <printf@plt+0x1b4b8>
  41c8ac:	adrp	x0, 424000 <_ZdlPvm@@Base+0x52c0>
  41c8b0:	add	x0, x0, #0xa85
  41c8b4:	mov	w25, w5
  41c8b8:	bl	401980 <getenv@plt>
  41c8bc:	cmp	x0, #0x0
  41c8c0:	mov	w5, w25
  41c8c4:	cset	w8, ne  // ne = any
  41c8c8:	str	w8, [x19, #44]
  41c8cc:	ldrb	w9, [x24]
  41c8d0:	cmp	w9, #0x2b
  41c8d4:	b.ne	41c828 <printf@plt+0x1adb8>  // b.any
  41c8d8:	str	wzr, [x19, #40]
  41c8dc:	add	x24, x24, #0x1
  41c8e0:	b	41c8f8 <printf@plt+0x1ae88>
  41c8e4:	cbz	w8, 41c8f0 <printf@plt+0x1ae80>
  41c8e8:	str	wzr, [x19, #40]
  41c8ec:	b	41c8f8 <printf@plt+0x1ae88>
  41c8f0:	mov	w8, #0x1                   	// #1
  41c8f4:	str	w8, [x19, #40]
  41c8f8:	mov	w8, #0x1                   	// #1
  41c8fc:	add	x25, x19, #0x20
  41c900:	str	w8, [x19, #24]
  41c904:	ldr	w27, [x19, #52]
  41c908:	cmp	w27, w23
  41c90c:	b.le	41caec <printf@plt+0x1b07c>
  41c910:	mov	w27, w23
  41c914:	str	w23, [x19, #52]
  41c918:	ldr	w26, [x19, #48]
  41c91c:	cmp	w26, w23
  41c920:	b.gt	41caf8 <printf@plt+0x1b088>
  41c924:	ldr	w22, [x19, #40]
  41c928:	cmp	w22, #0x1
  41c92c:	b.ne	41cb0c <printf@plt+0x1b09c>  // b.any
  41c930:	cmp	w26, w27
  41c934:	b.eq	41cb18 <printf@plt+0x1b0a8>  // b.none
  41c938:	cmp	w27, w23
  41c93c:	b.eq	41cb18 <printf@plt+0x1b0a8>  // b.none
  41c940:	cmp	w23, w27
  41c944:	b.le	41cb34 <printf@plt+0x1b0c4>
  41c948:	cmp	w26, w27
  41c94c:	b.ge	41cb34 <printf@plt+0x1b0c4>  // b.tcont
  41c950:	add	x9, x20, w27, sxtw #3
  41c954:	sxtw	x8, w27
  41c958:	add	x10, x20, #0x10
  41c95c:	add	x11, x9, #0x10
  41c960:	mov	w12, w26
  41c964:	mov	w13, w23
  41c968:	sub	w14, w13, w27
  41c96c:	sub	w15, w27, w12
  41c970:	cmp	w14, w15
  41c974:	b.le	41c9f4 <printf@plt+0x1af84>
  41c978:	cmp	w15, #0x1
  41c97c:	sub	w13, w13, w15
  41c980:	b.lt	41ca60 <printf@plt+0x1aff0>  // b.tstop
  41c984:	sxtw	x14, w12
  41c988:	sxtw	x16, w13
  41c98c:	cmp	w15, #0x4
  41c990:	mov	w15, w15
  41c994:	b.cc	41c9c0 <printf@plt+0x1af50>  // b.lo, b.ul, b.last
  41c998:	add	x18, x16, x15
  41c99c:	add	x17, x20, x14, lsl #3
  41c9a0:	add	x18, x20, x18, lsl #3
  41c9a4:	cmp	x17, x18
  41c9a8:	b.cs	41ca74 <printf@plt+0x1b004>  // b.hs, b.nlast
  41c9ac:	add	x17, x14, x15
  41c9b0:	add	x17, x20, x17, lsl #3
  41c9b4:	add	x18, x20, x16, lsl #3
  41c9b8:	cmp	x18, x17
  41c9bc:	b.cs	41ca74 <printf@plt+0x1b004>  // b.hs, b.nlast
  41c9c0:	mov	x17, xzr
  41c9c4:	add	x16, x17, x16
  41c9c8:	add	x18, x17, x14
  41c9cc:	add	x14, x20, x16, lsl #3
  41c9d0:	add	x16, x20, x18, lsl #3
  41c9d4:	sub	x15, x15, x17
  41c9d8:	ldr	x17, [x14]
  41c9dc:	ldr	x18, [x16]
  41c9e0:	subs	x15, x15, #0x1
  41c9e4:	str	x17, [x16], #8
  41c9e8:	str	x18, [x14], #8
  41c9ec:	b.ne	41c9d8 <printf@plt+0x1af68>  // b.any
  41c9f0:	b	41ca60 <printf@plt+0x1aff0>
  41c9f4:	cmp	w14, #0x1
  41c9f8:	b.lt	41ca5c <printf@plt+0x1afec>  // b.tstop
  41c9fc:	sxtw	x15, w12
  41ca00:	cmp	w14, #0x3
  41ca04:	mov	w16, w14
  41ca08:	b.ls	41ca2c <printf@plt+0x1afbc>  // b.plast
  41ca0c:	add	x17, x20, x15, lsl #3
  41ca10:	add	x18, x9, x16, lsl #3
  41ca14:	cmp	x17, x18
  41ca18:	b.cs	41cab0 <printf@plt+0x1b040>  // b.hs, b.nlast
  41ca1c:	add	x17, x15, x16
  41ca20:	add	x17, x20, x17, lsl #3
  41ca24:	cmp	x9, x17
  41ca28:	b.cs	41cab0 <printf@plt+0x1b040>  // b.hs, b.nlast
  41ca2c:	mov	x17, xzr
  41ca30:	add	x18, x8, x17
  41ca34:	add	x0, x17, x15
  41ca38:	add	x15, x20, x18, lsl #3
  41ca3c:	add	x18, x20, x0, lsl #3
  41ca40:	sub	x16, x16, x17
  41ca44:	ldr	x17, [x15]
  41ca48:	ldr	x0, [x18]
  41ca4c:	subs	x16, x16, #0x1
  41ca50:	str	x17, [x18], #8
  41ca54:	str	x0, [x15], #8
  41ca58:	b.ne	41ca44 <printf@plt+0x1afd4>  // b.any
  41ca5c:	add	w12, w14, w12
  41ca60:	cmp	w13, w27
  41ca64:	b.le	41cb34 <printf@plt+0x1b0c4>
  41ca68:	cmp	w27, w12
  41ca6c:	b.gt	41c968 <printf@plt+0x1aef8>
  41ca70:	b	41cb34 <printf@plt+0x1b0c4>
  41ca74:	and	x17, x15, #0xfffffffc
  41ca78:	add	x18, x10, x14, lsl #3
  41ca7c:	add	x0, x10, x16, lsl #3
  41ca80:	mov	x1, x17
  41ca84:	ldp	q0, q3, [x18, #-16]
  41ca88:	ldp	q1, q2, [x0, #-16]
  41ca8c:	subs	x1, x1, #0x4
  41ca90:	stp	q1, q2, [x18, #-16]
  41ca94:	stp	q0, q3, [x0, #-16]
  41ca98:	add	x18, x18, #0x20
  41ca9c:	add	x0, x0, #0x20
  41caa0:	b.ne	41ca84 <printf@plt+0x1b014>  // b.any
  41caa4:	cmp	x17, x15
  41caa8:	b.eq	41ca60 <printf@plt+0x1aff0>  // b.none
  41caac:	b	41c9c4 <printf@plt+0x1af54>
  41cab0:	and	x17, x16, #0xfffffffc
  41cab4:	add	x18, x10, x15, lsl #3
  41cab8:	mov	x0, x17
  41cabc:	mov	x1, x11
  41cac0:	ldp	q0, q3, [x18, #-16]
  41cac4:	ldp	q1, q2, [x1, #-16]
  41cac8:	subs	x0, x0, #0x4
  41cacc:	stp	q1, q2, [x18, #-16]
  41cad0:	stp	q0, q3, [x1, #-16]
  41cad4:	add	x18, x18, #0x20
  41cad8:	add	x1, x1, #0x20
  41cadc:	b.ne	41cac0 <printf@plt+0x1b050>  // b.any
  41cae0:	cmp	x17, x16
  41cae4:	b.ne	41ca30 <printf@plt+0x1afc0>  // b.any
  41cae8:	b	41ca5c <printf@plt+0x1afec>
  41caec:	ldr	w26, [x19, #48]
  41caf0:	cmp	w26, w23
  41caf4:	b.le	41c924 <printf@plt+0x1aeb4>
  41caf8:	mov	w26, w23
  41cafc:	str	w23, [x19, #48]
  41cb00:	ldr	w22, [x19, #40]
  41cb04:	cmp	w22, #0x1
  41cb08:	b.eq	41c930 <printf@plt+0x1aec0>  // b.none
  41cb0c:	cmp	w23, w21
  41cb10:	b.ne	41cba4 <printf@plt+0x1b134>  // b.any
  41cb14:	b	41ce1c <printf@plt+0x1b3ac>
  41cb18:	cmp	w27, w23
  41cb1c:	b.eq	41cb28 <printf@plt+0x1b0b8>  // b.none
  41cb20:	mov	w26, w23
  41cb24:	str	w23, [x19, #48]
  41cb28:	cmp	w23, w21
  41cb2c:	b.ge	41cb7c <printf@plt+0x1b10c>  // b.tcont
  41cb30:	b	41cb48 <printf@plt+0x1b0d8>
  41cb34:	add	w8, w26, w23
  41cb38:	sub	w26, w8, w27
  41cb3c:	stp	w26, w23, [x19, #48]
  41cb40:	cmp	w23, w21
  41cb44:	b.ge	41cb7c <printf@plt+0x1b10c>  // b.tcont
  41cb48:	add	x8, x20, w23, sxtw #3
  41cb4c:	b	41cb64 <printf@plt+0x1b0f4>
  41cb50:	add	w23, w23, #0x1
  41cb54:	cmp	w21, w23
  41cb58:	add	x8, x8, #0x8
  41cb5c:	str	w23, [x19]
  41cb60:	b.eq	41cb90 <printf@plt+0x1b120>  // b.none
  41cb64:	ldr	x9, [x8]
  41cb68:	ldrb	w10, [x9]
  41cb6c:	cmp	w10, #0x2d
  41cb70:	b.ne	41cb50 <printf@plt+0x1b0e0>  // b.any
  41cb74:	ldrb	w9, [x9, #1]
  41cb78:	cbz	w9, 41cb50 <printf@plt+0x1b0e0>
  41cb7c:	mov	w27, w23
  41cb80:	str	w23, [x19, #52]
  41cb84:	cmp	w23, w21
  41cb88:	b.ne	41cba4 <printf@plt+0x1b134>  // b.any
  41cb8c:	b	41ce1c <printf@plt+0x1b3ac>
  41cb90:	mov	w23, w21
  41cb94:	mov	w27, w23
  41cb98:	str	w23, [x19, #52]
  41cb9c:	cmp	w23, w21
  41cba0:	b.eq	41ce1c <printf@plt+0x1b3ac>  // b.none
  41cba4:	ldr	x0, [x20, w23, sxtw #3]
  41cba8:	adrp	x1, 423000 <_ZdlPvm@@Base+0x42c0>
  41cbac:	add	x1, x1, #0x7d3
  41cbb0:	mov	w28, w5
  41cbb4:	bl	401940 <strcmp@plt>
  41cbb8:	cbz	w0, 41cc14 <printf@plt+0x1b1a4>
  41cbbc:	cmp	w23, w21
  41cbc0:	b.eq	41ce1c <printf@plt+0x1b3ac>  // b.none
  41cbc4:	sxtw	x8, w23
  41cbc8:	ldr	x8, [x20, x8, lsl #3]
  41cbcc:	ldrb	w9, [x8]
  41cbd0:	cmp	w9, #0x2d
  41cbd4:	b.ne	41cdd8 <printf@plt+0x1b368>  // b.any
  41cbd8:	mov	x9, x8
  41cbdc:	ldrb	w10, [x9, #1]!
  41cbe0:	cbz	w10, 41cdd8 <printf@plt+0x1b368>
  41cbe4:	ldur	x27, [x29, #-8]
  41cbe8:	ldur	w26, [x29, #-12]
  41cbec:	mov	w5, w28
  41cbf0:	cmp	x27, #0x0
  41cbf4:	cset	w8, ne  // ne = any
  41cbf8:	cmp	w10, #0x2d
  41cbfc:	cset	w10, eq  // eq = none
  41cc00:	and	w8, w8, w10
  41cc04:	add	x22, x9, x8
  41cc08:	str	x22, [x25]
  41cc0c:	cbnz	x27, 41c784 <printf@plt+0x1ad14>
  41cc10:	b	41cfd0 <printf@plt+0x1b560>
  41cc14:	add	w8, w23, #0x1
  41cc18:	cmp	w26, w27
  41cc1c:	str	w8, [x19]
  41cc20:	b.eq	41cdf0 <printf@plt+0x1b380>  // b.none
  41cc24:	cmp	w27, w8
  41cc28:	b.eq	41cdf0 <printf@plt+0x1b380>  // b.none
  41cc2c:	cmp	w23, w27
  41cc30:	b.lt	41ce04 <printf@plt+0x1b394>  // b.tstop
  41cc34:	cmp	w26, w27
  41cc38:	b.ge	41ce04 <printf@plt+0x1b394>  // b.tcont
  41cc3c:	add	x10, x20, w27, sxtw #3
  41cc40:	sxtw	x9, w27
  41cc44:	add	x11, x20, #0x10
  41cc48:	add	x12, x10, #0x10
  41cc4c:	mov	w13, w26
  41cc50:	mov	w14, w8
  41cc54:	sub	w15, w14, w27
  41cc58:	sub	w16, w27, w13
  41cc5c:	cmp	w15, w16
  41cc60:	b.le	41cce0 <printf@plt+0x1b270>
  41cc64:	cmp	w16, #0x1
  41cc68:	sub	w14, w14, w16
  41cc6c:	b.lt	41cd4c <printf@plt+0x1b2dc>  // b.tstop
  41cc70:	sxtw	x15, w13
  41cc74:	sxtw	x17, w14
  41cc78:	cmp	w16, #0x4
  41cc7c:	mov	w16, w16
  41cc80:	b.cc	41ccac <printf@plt+0x1b23c>  // b.lo, b.ul, b.last
  41cc84:	add	x0, x17, x16
  41cc88:	add	x18, x20, x15, lsl #3
  41cc8c:	add	x0, x20, x0, lsl #3
  41cc90:	cmp	x18, x0
  41cc94:	b.cs	41cd60 <printf@plt+0x1b2f0>  // b.hs, b.nlast
  41cc98:	add	x18, x15, x16
  41cc9c:	add	x18, x20, x18, lsl #3
  41cca0:	add	x0, x20, x17, lsl #3
  41cca4:	cmp	x0, x18
  41cca8:	b.cs	41cd60 <printf@plt+0x1b2f0>  // b.hs, b.nlast
  41ccac:	mov	x18, xzr
  41ccb0:	add	x17, x18, x17
  41ccb4:	add	x0, x18, x15
  41ccb8:	add	x15, x20, x17, lsl #3
  41ccbc:	add	x17, x20, x0, lsl #3
  41ccc0:	sub	x16, x16, x18
  41ccc4:	ldr	x18, [x15]
  41ccc8:	ldr	x0, [x17]
  41cccc:	subs	x16, x16, #0x1
  41ccd0:	str	x18, [x17], #8
  41ccd4:	str	x0, [x15], #8
  41ccd8:	b.ne	41ccc4 <printf@plt+0x1b254>  // b.any
  41ccdc:	b	41cd4c <printf@plt+0x1b2dc>
  41cce0:	cmp	w15, #0x1
  41cce4:	b.lt	41cd48 <printf@plt+0x1b2d8>  // b.tstop
  41cce8:	sxtw	x16, w13
  41ccec:	cmp	w15, #0x3
  41ccf0:	mov	w17, w15
  41ccf4:	b.ls	41cd18 <printf@plt+0x1b2a8>  // b.plast
  41ccf8:	add	x18, x20, x16, lsl #3
  41ccfc:	add	x0, x10, x17, lsl #3
  41cd00:	cmp	x18, x0
  41cd04:	b.cs	41cd9c <printf@plt+0x1b32c>  // b.hs, b.nlast
  41cd08:	add	x18, x16, x17
  41cd0c:	add	x18, x20, x18, lsl #3
  41cd10:	cmp	x10, x18
  41cd14:	b.cs	41cd9c <printf@plt+0x1b32c>  // b.hs, b.nlast
  41cd18:	mov	x18, xzr
  41cd1c:	add	x0, x9, x18
  41cd20:	add	x1, x18, x16
  41cd24:	add	x16, x20, x0, lsl #3
  41cd28:	add	x0, x20, x1, lsl #3
  41cd2c:	sub	x17, x17, x18
  41cd30:	ldr	x18, [x16]
  41cd34:	ldr	x1, [x0]
  41cd38:	subs	x17, x17, #0x1
  41cd3c:	str	x18, [x0], #8
  41cd40:	str	x1, [x16], #8
  41cd44:	b.ne	41cd30 <printf@plt+0x1b2c0>  // b.any
  41cd48:	add	w13, w15, w13
  41cd4c:	cmp	w14, w27
  41cd50:	b.le	41ce04 <printf@plt+0x1b394>
  41cd54:	cmp	w27, w13
  41cd58:	b.gt	41cc54 <printf@plt+0x1b1e4>
  41cd5c:	b	41ce04 <printf@plt+0x1b394>
  41cd60:	and	x18, x16, #0xfffffffc
  41cd64:	add	x0, x11, x15, lsl #3
  41cd68:	add	x1, x11, x17, lsl #3
  41cd6c:	mov	x2, x18
  41cd70:	ldp	q0, q3, [x0, #-16]
  41cd74:	ldp	q1, q2, [x1, #-16]
  41cd78:	subs	x2, x2, #0x4
  41cd7c:	stp	q1, q2, [x0, #-16]
  41cd80:	stp	q0, q3, [x1, #-16]
  41cd84:	add	x0, x0, #0x20
  41cd88:	add	x1, x1, #0x20
  41cd8c:	b.ne	41cd70 <printf@plt+0x1b300>  // b.any
  41cd90:	cmp	x18, x16
  41cd94:	b.eq	41cd4c <printf@plt+0x1b2dc>  // b.none
  41cd98:	b	41ccb0 <printf@plt+0x1b240>
  41cd9c:	and	x18, x17, #0xfffffffc
  41cda0:	add	x0, x11, x16, lsl #3
  41cda4:	mov	x1, x18
  41cda8:	mov	x2, x12
  41cdac:	ldp	q0, q3, [x0, #-16]
  41cdb0:	ldp	q1, q2, [x2, #-16]
  41cdb4:	subs	x1, x1, #0x4
  41cdb8:	stp	q1, q2, [x0, #-16]
  41cdbc:	stp	q0, q3, [x2, #-16]
  41cdc0:	add	x0, x0, #0x20
  41cdc4:	add	x2, x2, #0x20
  41cdc8:	b.ne	41cdac <printf@plt+0x1b33c>  // b.any
  41cdcc:	cmp	x18, x17
  41cdd0:	b.ne	41cd1c <printf@plt+0x1b2ac>  // b.any
  41cdd4:	b	41cd48 <printf@plt+0x1b2d8>
  41cdd8:	cbz	w22, 41ce28 <printf@plt+0x1b3b8>
  41cddc:	add	w9, w23, #0x1
  41cde0:	str	x8, [x19, #16]
  41cde4:	str	w9, [x19]
  41cde8:	mov	w27, #0x1                   	// #1
  41cdec:	b	41ce2c <printf@plt+0x1b3bc>
  41cdf0:	cmp	w26, w27
  41cdf4:	b.ne	41ce10 <printf@plt+0x1b3a0>  // b.any
  41cdf8:	mov	w26, w8
  41cdfc:	str	w8, [x19, #48]
  41ce00:	b	41ce10 <printf@plt+0x1b3a0>
  41ce04:	add	w9, w26, w8
  41ce08:	sub	w26, w9, w27
  41ce0c:	stp	w26, w8, [x19, #48]
  41ce10:	str	w21, [x19, #52]
  41ce14:	str	w21, [x19]
  41ce18:	mov	w27, w21
  41ce1c:	cmp	w26, w27
  41ce20:	b.eq	41ce28 <printf@plt+0x1b3b8>  // b.none
  41ce24:	str	w26, [x19]
  41ce28:	mov	w27, #0xffffffff            	// #-1
  41ce2c:	mov	w0, w27
  41ce30:	ldp	x20, x19, [sp, #176]
  41ce34:	ldp	x22, x21, [sp, #160]
  41ce38:	ldp	x24, x23, [sp, #144]
  41ce3c:	ldp	x26, x25, [sp, #128]
  41ce40:	ldp	x28, x27, [sp, #112]
  41ce44:	ldp	x29, x30, [sp, #96]
  41ce48:	add	sp, sp, #0xc0
  41ce4c:	ret
  41ce50:	ldur	x25, [x29, #-8]
  41ce54:	mov	w8, #0xffffffff            	// #-1
  41ce58:	stur	wzr, [x29, #-36]
  41ce5c:	stur	xzr, [x29, #-32]
  41ce60:	str	w8, [sp, #48]
  41ce64:	b	41ce7c <printf@plt+0x1b40c>
  41ce68:	mov	w8, #0x1                   	// #1
  41ce6c:	stur	w8, [x29, #-36]
  41ce70:	ldr	x28, [x25, #32]!
  41ce74:	add	w24, w24, #0x1
  41ce78:	cbz	x28, 41cee8 <printf@plt+0x1b478>
  41ce7c:	mov	x0, x28
  41ce80:	mov	x1, x22
  41ce84:	mov	x2, x27
  41ce88:	bl	401860 <strncmp@plt>
  41ce8c:	cbnz	w0, 41ce70 <printf@plt+0x1b400>
  41ce90:	mov	x0, x28
  41ce94:	bl	4016f0 <strlen@plt>
  41ce98:	cmp	w27, w0
  41ce9c:	b.eq	41c898 <printf@plt+0x1ae28>  // b.none
  41cea0:	ldur	x10, [x29, #-32]
  41cea4:	cbz	x10, 41cedc <printf@plt+0x1b46c>
  41cea8:	ldr	w8, [x10, #8]
  41ceac:	ldr	w9, [x25, #8]
  41ceb0:	cmp	w8, w9
  41ceb4:	b.ne	41ce68 <printf@plt+0x1b3f8>  // b.any
  41ceb8:	ldr	x8, [x10, #16]
  41cebc:	ldr	x9, [x25, #16]
  41cec0:	cmp	x8, x9
  41cec4:	b.ne	41ce68 <printf@plt+0x1b3f8>  // b.any
  41cec8:	ldr	w8, [x10, #24]
  41cecc:	ldr	w9, [x25, #24]
  41ced0:	cmp	w8, w9
  41ced4:	b.ne	41ce68 <printf@plt+0x1b3f8>  // b.any
  41ced8:	b	41ce70 <printf@plt+0x1b400>
  41cedc:	stur	x25, [x29, #-32]
  41cee0:	str	w24, [sp, #48]
  41cee4:	b	41ce70 <printf@plt+0x1b400>
  41cee8:	ldr	x24, [sp, #24]
  41ceec:	ldr	x25, [sp, #40]
  41cef0:	ldur	w8, [x29, #-36]
  41cef4:	cbz	w8, 41cf18 <printf@plt+0x1b4a8>
  41cef8:	ldur	w8, [x29, #-12]
  41cefc:	cbnz	w8, 41d394 <printf@plt+0x1b924>
  41cf00:	mov	x0, x22
  41cf04:	bl	4016f0 <strlen@plt>
  41cf08:	add	x8, x22, x0
  41cf0c:	add	w9, w23, #0x1
  41cf10:	str	wzr, [x19, #8]
  41cf14:	b	41d210 <printf@plt+0x1b7a0>
  41cf18:	ldp	w10, w5, [sp, #8]
  41cf1c:	ldur	x27, [x29, #-32]
  41cf20:	ldr	w28, [sp, #48]
  41cf24:	cbz	x27, 41cf54 <printf@plt+0x1b4e4>
  41cf28:	ldr	x8, [sp, #16]
  41cf2c:	add	x8, x8, #0x1
  41cf30:	str	w8, [x19]
  41cf34:	ldrb	w10, [x26]
  41cf38:	ldr	w9, [x27, #8]
  41cf3c:	cbz	w10, 41d080 <printf@plt+0x1b610>
  41cf40:	ldr	x10, [sp, #32]
  41cf44:	cbz	w9, 41d0e4 <printf@plt+0x1b674>
  41cf48:	add	x8, x26, #0x1
  41cf4c:	str	x8, [x19, #16]
  41cf50:	b	41d0a0 <printf@plt+0x1b630>
  41cf54:	ldur	w26, [x29, #-12]
  41cf58:	ldr	x27, [sp, #32]
  41cf5c:	cbz	w5, 41cf80 <printf@plt+0x1b510>
  41cf60:	cmp	w10, #0x2d
  41cf64:	b.eq	41cf80 <printf@plt+0x1b510>  // b.none
  41cf68:	ldrb	w1, [x22]
  41cf6c:	mov	x0, x24
  41cf70:	mov	w28, w10
  41cf74:	bl	4017a0 <strchr@plt>
  41cf78:	mov	w10, w28
  41cf7c:	cbnz	x0, 41cfd0 <printf@plt+0x1b560>
  41cf80:	cbnz	w26, 41d34c <printf@plt+0x1b8dc>
  41cf84:	ldr	w8, [x19]
  41cf88:	adrp	x9, 422000 <_ZdlPvm@@Base+0x32c0>
  41cf8c:	add	x9, x9, #0x476
  41cf90:	str	wzr, [x19, #8]
  41cf94:	add	w8, w8, #0x1
  41cf98:	str	x9, [x19, #32]
  41cf9c:	str	w8, [x19]
  41cfa0:	mov	w27, #0x3f                  	// #63
  41cfa4:	b	41ce2c <printf@plt+0x1b3bc>
  41cfa8:	mov	x0, x24
  41cfac:	mov	w1, w10
  41cfb0:	mov	w28, w10
  41cfb4:	stp	x9, x25, [sp, #32]
  41cfb8:	mov	w25, w5
  41cfbc:	bl	4017a0 <strchr@plt>
  41cfc0:	mov	w5, w25
  41cfc4:	ldp	x9, x25, [sp, #32]
  41cfc8:	mov	w10, w28
  41cfcc:	cbz	x0, 41c7a0 <printf@plt+0x1ad30>
  41cfd0:	add	x28, x22, #0x1
  41cfd4:	str	x28, [x25]
  41cfd8:	ldrb	w27, [x22]
  41cfdc:	mov	x0, x24
  41cfe0:	mov	w1, w27
  41cfe4:	bl	4017a0 <strchr@plt>
  41cfe8:	ldrb	w8, [x22, #1]
  41cfec:	cbnz	w8, 41cff8 <printf@plt+0x1b588>
  41cff0:	add	w23, w23, #0x1
  41cff4:	str	w23, [x19]
  41cff8:	cmp	w27, #0x3a
  41cffc:	b.eq	41d038 <printf@plt+0x1b5c8>  // b.none
  41d000:	cbz	x0, 41d038 <printf@plt+0x1b5c8>
  41d004:	ldrb	w9, [x0]
  41d008:	ldrb	w8, [x0, #1]
  41d00c:	cmp	w9, #0x57
  41d010:	b.ne	41d048 <printf@plt+0x1b5d8>  // b.any
  41d014:	cmp	w8, #0x3b
  41d018:	b.ne	41d048 <printf@plt+0x1b5d8>  // b.any
  41d01c:	ldrb	w8, [x28]
  41d020:	cbz	w8, 41d06c <printf@plt+0x1b5fc>
  41d024:	add	w8, w23, #0x1
  41d028:	str	x28, [x19, #16]
  41d02c:	str	w8, [sp, #32]
  41d030:	str	w8, [x19]
  41d034:	b	41d124 <printf@plt+0x1b6b4>
  41d038:	cbnz	w26, 41d274 <printf@plt+0x1b804>
  41d03c:	str	w27, [x19, #8]
  41d040:	mov	w27, #0x3f                  	// #63
  41d044:	b	41ce2c <printf@plt+0x1b3bc>
  41d048:	cmp	w8, #0x3a
  41d04c:	b.ne	41ce2c <printf@plt+0x1b3bc>  // b.any
  41d050:	ldrb	w9, [x0, #2]
  41d054:	ldrb	w8, [x28]
  41d058:	cmp	w9, #0x3a
  41d05c:	b.ne	41d0cc <printf@plt+0x1b65c>  // b.any
  41d060:	cbnz	w8, 41d0d0 <printf@plt+0x1b660>
  41d064:	str	xzr, [x19, #16]
  41d068:	b	41d0dc <printf@plt+0x1b66c>
  41d06c:	cmp	w23, w21
  41d070:	b.ne	41d110 <printf@plt+0x1b6a0>  // b.any
  41d074:	cbnz	w26, 41d468 <printf@plt+0x1b9f8>
  41d078:	str	w27, [x19, #8]
  41d07c:	b	41d3fc <printf@plt+0x1b98c>
  41d080:	cmp	w9, #0x1
  41d084:	b.ne	41d0a0 <printf@plt+0x1b630>  // b.any
  41d088:	cmp	w8, w21
  41d08c:	b.ge	41d328 <printf@plt+0x1b8b8>  // b.tcont
  41d090:	add	w9, w23, #0x2
  41d094:	str	w9, [x19]
  41d098:	ldr	x8, [x20, x8, lsl #3]
  41d09c:	b	41cf4c <printf@plt+0x1b4dc>
  41d0a0:	mov	x0, x22
  41d0a4:	bl	4016f0 <strlen@plt>
  41d0a8:	add	x8, x22, x0
  41d0ac:	str	x8, [x25]
  41d0b0:	ldur	x8, [x29, #-24]
  41d0b4:	cbz	x8, 41d0bc <printf@plt+0x1b64c>
  41d0b8:	str	w28, [x8]
  41d0bc:	ldr	x8, [x27, #16]
  41d0c0:	ldr	w27, [x27, #24]
  41d0c4:	cbnz	x8, 41d31c <printf@plt+0x1b8ac>
  41d0c8:	b	41ce2c <printf@plt+0x1b3bc>
  41d0cc:	cbz	w8, 41d2a8 <printf@plt+0x1b838>
  41d0d0:	add	w8, w23, #0x1
  41d0d4:	str	x28, [x19, #16]
  41d0d8:	str	w8, [x19]
  41d0dc:	str	xzr, [x25]
  41d0e0:	b	41ce2c <printf@plt+0x1b3bc>
  41d0e4:	ldur	w8, [x29, #-12]
  41d0e8:	cbnz	w8, 41d43c <printf@plt+0x1b9cc>
  41d0ec:	ldr	x20, [x19, #32]
  41d0f0:	mov	x0, x20
  41d0f4:	bl	4016f0 <strlen@plt>
  41d0f8:	add	x8, x20, x0
  41d0fc:	str	x8, [x19, #32]
  41d100:	ldr	w8, [x27, #24]
  41d104:	mov	w27, #0x3f                  	// #63
  41d108:	str	w8, [x19, #8]
  41d10c:	b	41ce2c <printf@plt+0x1b3bc>
  41d110:	add	w8, w23, #0x1
  41d114:	str	w8, [x19]
  41d118:	ldr	x28, [x20, w23, sxtw #3]
  41d11c:	str	w8, [sp, #32]
  41d120:	str	x28, [x19, #16]
  41d124:	ldur	x8, [x29, #-8]
  41d128:	str	x25, [sp, #40]
  41d12c:	str	x28, [x25]
  41d130:	mov	x25, x28
  41d134:	ldrb	w22, [x25]
  41d138:	cbz	w22, 41d14c <printf@plt+0x1b6dc>
  41d13c:	cmp	w22, #0x3d
  41d140:	b.eq	41d14c <printf@plt+0x1b6dc>  // b.none
  41d144:	ldrb	w22, [x25, #1]!
  41d148:	cbnz	w22, 41d13c <printf@plt+0x1b6cc>
  41d14c:	ldr	x27, [x8]
  41d150:	cbz	x27, 41d264 <printf@plt+0x1b7f4>
  41d154:	mov	x8, x28
  41d158:	sub	x26, x25, x8
  41d15c:	str	x24, [sp, #24]
  41d160:	mov	w24, wzr
  41d164:	mov	w28, wzr
  41d168:	mov	x23, x8
  41d16c:	and	x8, x26, #0xffffffff
  41d170:	stur	wzr, [x29, #-36]
  41d174:	stur	xzr, [x29, #-32]
  41d178:	str	x8, [sp, #48]
  41d17c:	b	41d194 <printf@plt+0x1b724>
  41d180:	ldur	x8, [x29, #-8]
  41d184:	ldr	x27, [x8, #32]!
  41d188:	add	w24, w24, #0x1
  41d18c:	stur	x8, [x29, #-8]
  41d190:	cbz	x27, 41d1f0 <printf@plt+0x1b780>
  41d194:	mov	x0, x27
  41d198:	mov	x1, x23
  41d19c:	mov	x2, x26
  41d1a0:	bl	401860 <strncmp@plt>
  41d1a4:	cbnz	w0, 41d180 <printf@plt+0x1b710>
  41d1a8:	mov	x0, x27
  41d1ac:	bl	4016f0 <strlen@plt>
  41d1b0:	ldr	x8, [sp, #48]
  41d1b4:	cmp	x8, x0
  41d1b8:	b.eq	41d220 <printf@plt+0x1b7b0>  // b.none
  41d1bc:	ldur	x9, [x29, #-32]
  41d1c0:	ldur	x8, [x29, #-8]
  41d1c4:	cmp	x9, #0x0
  41d1c8:	csel	x9, x8, x9, eq  // eq = none
  41d1cc:	stur	x9, [x29, #-32]
  41d1d0:	ldur	w9, [x29, #-36]
  41d1d4:	csinc	w28, w28, wzr, eq  // eq = none
  41d1d8:	csel	w9, w24, w9, eq  // eq = none
  41d1dc:	stur	w9, [x29, #-36]
  41d1e0:	ldr	x27, [x8, #32]!
  41d1e4:	add	w24, w24, #0x1
  41d1e8:	stur	x8, [x29, #-8]
  41d1ec:	cbnz	x27, 41d194 <printf@plt+0x1b724>
  41d1f0:	cbz	w28, 41d234 <printf@plt+0x1b7c4>
  41d1f4:	ldur	w8, [x29, #-12]
  41d1f8:	cbnz	w8, 41d410 <printf@plt+0x1b9a0>
  41d1fc:	ldr	w20, [sp, #32]
  41d200:	mov	x0, x23
  41d204:	bl	4016f0 <strlen@plt>
  41d208:	add	x8, x23, x0
  41d20c:	add	w9, w20, #0x1
  41d210:	str	x8, [x19, #32]
  41d214:	str	w9, [x19]
  41d218:	mov	w27, #0x3f                  	// #63
  41d21c:	b	41ce2c <printf@plt+0x1b3bc>
  41d220:	ldur	x26, [x29, #-8]
  41d224:	mov	w27, w24
  41d228:	ldr	x24, [sp, #24]
  41d22c:	ldur	w9, [x29, #-12]
  41d230:	b	41d248 <printf@plt+0x1b7d8>
  41d234:	ldr	x24, [sp, #24]
  41d238:	ldur	w9, [x29, #-12]
  41d23c:	ldur	x26, [x29, #-32]
  41d240:	ldur	w27, [x29, #-36]
  41d244:	cbz	x26, 41d264 <printf@plt+0x1b7f4>
  41d248:	ldr	w8, [x26, #8]
  41d24c:	cbz	w22, 41d2cc <printf@plt+0x1b85c>
  41d250:	cbz	w8, 41d374 <printf@plt+0x1b904>
  41d254:	ldr	x22, [sp, #40]
  41d258:	add	x8, x25, #0x1
  41d25c:	str	x8, [x19, #16]
  41d260:	b	41d2f4 <printf@plt+0x1b884>
  41d264:	ldr	x8, [sp, #40]
  41d268:	mov	w27, #0x57                  	// #87
  41d26c:	str	xzr, [x8]
  41d270:	b	41ce2c <printf@plt+0x1b3bc>
  41d274:	ldr	w8, [x19, #44]
  41d278:	adrp	x9, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41d27c:	ldr	x0, [x9, #3656]
  41d280:	ldr	x2, [x20]
  41d284:	adrp	x9, 424000 <_ZdlPvm@@Base+0x52c0>
  41d288:	adrp	x10, 424000 <_ZdlPvm@@Base+0x52c0>
  41d28c:	add	x9, x9, #0x9db
  41d290:	add	x10, x10, #0x9f5
  41d294:	cmp	w8, #0x0
  41d298:	csel	x1, x10, x9, eq  // eq = none
  41d29c:	mov	w3, w27
  41d2a0:	bl	401700 <fprintf@plt>
  41d2a4:	b	41d03c <printf@plt+0x1b5cc>
  41d2a8:	cmp	w23, w21
  41d2ac:	b.ne	41d3bc <printf@plt+0x1b94c>  // b.any
  41d2b0:	cbnz	w26, 41d4ec <printf@plt+0x1ba7c>
  41d2b4:	str	w27, [x19, #8]
  41d2b8:	ldrb	w8, [x24]
  41d2bc:	mov	w9, #0x3f                  	// #63
  41d2c0:	cmp	w8, #0x3a
  41d2c4:	csel	w27, w8, w9, eq  // eq = none
  41d2c8:	b	41d0dc <printf@plt+0x1b66c>
  41d2cc:	ldr	x22, [sp, #40]
  41d2d0:	cmp	w8, #0x1
  41d2d4:	b.ne	41d2f4 <printf@plt+0x1b884>  // b.any
  41d2d8:	ldr	w10, [sp, #32]
  41d2dc:	cmp	w10, w21
  41d2e0:	b.ge	41d3e8 <printf@plt+0x1b978>  // b.tcont
  41d2e4:	add	w8, w10, #0x1
  41d2e8:	str	w8, [x19]
  41d2ec:	ldr	x8, [x20, w10, sxtw #3]
  41d2f0:	b	41d25c <printf@plt+0x1b7ec>
  41d2f4:	mov	x0, x23
  41d2f8:	bl	4016f0 <strlen@plt>
  41d2fc:	add	x8, x23, x0
  41d300:	str	x8, [x22]
  41d304:	ldur	x8, [x29, #-24]
  41d308:	cbz	x8, 41d310 <printf@plt+0x1b8a0>
  41d30c:	str	w27, [x8]
  41d310:	ldr	x8, [x26, #16]
  41d314:	ldr	w27, [x26, #24]
  41d318:	cbz	x8, 41ce2c <printf@plt+0x1b3bc>
  41d31c:	str	w27, [x8]
  41d320:	mov	w27, wzr
  41d324:	b	41ce2c <printf@plt+0x1b3bc>
  41d328:	ldur	w8, [x29, #-12]
  41d32c:	cbnz	w8, 41d4a0 <printf@plt+0x1ba30>
  41d330:	mov	x0, x22
  41d334:	bl	4016f0 <strlen@plt>
  41d338:	add	x8, x22, x0
  41d33c:	str	x8, [x19, #32]
  41d340:	ldr	w8, [x27, #24]
  41d344:	str	w8, [x19, #8]
  41d348:	b	41d3fc <printf@plt+0x1b98c>
  41d34c:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41d350:	ldr	x0, [x8, #3656]
  41d354:	ldr	x2, [x20]
  41d358:	cmp	w10, #0x2d
  41d35c:	b.ne	41d3d0 <printf@plt+0x1b960>  // b.any
  41d360:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41d364:	add	x1, x1, #0x99b
  41d368:	mov	x3, x22
  41d36c:	bl	401700 <fprintf@plt>
  41d370:	b	41cf84 <printf@plt+0x1b514>
  41d374:	cbnz	w9, 41d4c4 <printf@plt+0x1ba54>
  41d378:	mov	x0, x23
  41d37c:	bl	4016f0 <strlen@plt>
  41d380:	ldr	x9, [sp, #40]
  41d384:	add	x8, x23, x0
  41d388:	mov	w27, #0x3f                  	// #63
  41d38c:	str	x8, [x9]
  41d390:	b	41ce2c <printf@plt+0x1b3bc>
  41d394:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41d398:	ldr	x0, [x8, #3656]
  41d39c:	ldr	x2, [x20]
  41d3a0:	ldr	x3, [sp, #32]
  41d3a4:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41d3a8:	add	x1, x1, #0x8fd
  41d3ac:	bl	401700 <fprintf@plt>
  41d3b0:	ldr	x22, [x19, #32]
  41d3b4:	ldr	w23, [x19]
  41d3b8:	b	41cf00 <printf@plt+0x1b490>
  41d3bc:	add	w8, w23, #0x1
  41d3c0:	str	w8, [x19]
  41d3c4:	ldr	x8, [x20, w23, sxtw #3]
  41d3c8:	str	x8, [x19, #16]
  41d3cc:	b	41d0dc <printf@plt+0x1b66c>
  41d3d0:	ldrb	w3, [x27]
  41d3d4:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41d3d8:	add	x1, x1, #0x9bb
  41d3dc:	mov	x4, x22
  41d3e0:	bl	401700 <fprintf@plt>
  41d3e4:	b	41cf84 <printf@plt+0x1b514>
  41d3e8:	cbnz	w9, 41d50c <printf@plt+0x1ba9c>
  41d3ec:	mov	x0, x23
  41d3f0:	bl	4016f0 <strlen@plt>
  41d3f4:	add	x8, x23, x0
  41d3f8:	str	x8, [x22]
  41d3fc:	ldrb	w8, [x24]
  41d400:	mov	w9, #0x3f                  	// #63
  41d404:	cmp	w8, #0x3a
  41d408:	csel	w27, w8, w9, eq  // eq = none
  41d40c:	b	41ce2c <printf@plt+0x1b3bc>
  41d410:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41d414:	ldr	x0, [x8, #3656]
  41d418:	ldr	w8, [sp, #32]
  41d41c:	ldr	x2, [x20]
  41d420:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41d424:	add	x1, x1, #0xa36
  41d428:	ldr	x3, [x20, w8, sxtw #3]
  41d42c:	bl	401700 <fprintf@plt>
  41d430:	ldr	x23, [x19, #32]
  41d434:	ldr	w20, [x19]
  41d438:	b	41d200 <printf@plt+0x1b790>
  41d43c:	ldrb	w8, [x10, #1]
  41d440:	adrp	x9, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41d444:	ldr	x0, [x9, #3656]
  41d448:	ldr	x2, [x20]
  41d44c:	cmp	w8, #0x2d
  41d450:	b.ne	41d488 <printf@plt+0x1ba18>  // b.any
  41d454:	ldr	x3, [x27]
  41d458:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41d45c:	add	x1, x1, #0x91b
  41d460:	bl	401700 <fprintf@plt>
  41d464:	b	41d0ec <printf@plt+0x1b67c>
  41d468:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41d46c:	ldr	x0, [x8, #3656]
  41d470:	ldr	x2, [x20]
  41d474:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41d478:	add	x1, x1, #0xa0f
  41d47c:	mov	w3, w27
  41d480:	bl	401700 <fprintf@plt>
  41d484:	b	41d078 <printf@plt+0x1b608>
  41d488:	ldrb	w3, [x10]
  41d48c:	ldr	x4, [x27]
  41d490:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41d494:	add	x1, x1, #0x948
  41d498:	bl	401700 <fprintf@plt>
  41d49c:	b	41d0ec <printf@plt+0x1b67c>
  41d4a0:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41d4a4:	ldr	x0, [x8, #3656]
  41d4a8:	ldr	x2, [x20]
  41d4ac:	ldr	x3, [sp, #32]
  41d4b0:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41d4b4:	add	x1, x1, #0x975
  41d4b8:	bl	401700 <fprintf@plt>
  41d4bc:	ldr	x22, [x25]
  41d4c0:	b	41d330 <printf@plt+0x1b8c0>
  41d4c4:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41d4c8:	ldr	x2, [x20]
  41d4cc:	ldr	x0, [x8, #3656]
  41d4d0:	ldr	x3, [x26]
  41d4d4:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41d4d8:	add	x1, x1, #0xa57
  41d4dc:	bl	401700 <fprintf@plt>
  41d4e0:	ldr	x8, [sp, #40]
  41d4e4:	ldr	x23, [x8]
  41d4e8:	b	41d378 <printf@plt+0x1b908>
  41d4ec:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41d4f0:	ldr	x0, [x8, #3656]
  41d4f4:	ldr	x2, [x20]
  41d4f8:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41d4fc:	add	x1, x1, #0xa0f
  41d500:	mov	w3, w27
  41d504:	bl	401700 <fprintf@plt>
  41d508:	b	41d2b4 <printf@plt+0x1b844>
  41d50c:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41d510:	add	x9, x20, w10, sxtw #3
  41d514:	ldr	x2, [x20]
  41d518:	ldr	x0, [x8, #3656]
  41d51c:	ldur	x3, [x9, #-8]
  41d520:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41d524:	add	x1, x1, #0x975
  41d528:	bl	401700 <fprintf@plt>
  41d52c:	ldr	x23, [x22]
  41d530:	b	41d3ec <printf@plt+0x1b97c>
  41d534:	stp	x29, x30, [sp, #-32]!
  41d538:	stp	x20, x19, [sp, #16]
  41d53c:	adrp	x20, 43a000 <_Znam@GLIBCXX_3.4>
  41d540:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  41d544:	ldr	w9, [x20, #532]
  41d548:	ldr	w8, [x8, #536]
  41d54c:	adrp	x19, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41d550:	add	x19, x19, #0xad8
  41d554:	mov	x7, x19
  41d558:	mov	x29, sp
  41d55c:	stp	w9, w8, [x19]
  41d560:	bl	41c6fc <printf@plt+0x1ac8c>
  41d564:	ldr	w8, [x19]
  41d568:	ldr	x9, [x19, #16]
  41d56c:	ldr	w11, [x19, #8]
  41d570:	adrp	x10, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  41d574:	str	w8, [x20, #532]
  41d578:	ldp	x20, x19, [sp, #16]
  41d57c:	adrp	x12, 43a000 <_Znam@GLIBCXX_3.4>
  41d580:	str	x9, [x10, #4048]
  41d584:	str	w11, [x12, #540]
  41d588:	ldp	x29, x30, [sp], #32
  41d58c:	ret
  41d590:	stp	x29, x30, [sp, #-32]!
  41d594:	stp	x20, x19, [sp, #16]
  41d598:	adrp	x20, 43a000 <_Znam@GLIBCXX_3.4>
  41d59c:	adrp	x8, 43a000 <_Znam@GLIBCXX_3.4>
  41d5a0:	ldr	w9, [x20, #532]
  41d5a4:	ldr	w8, [x8, #536]
  41d5a8:	adrp	x19, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41d5ac:	add	x19, x19, #0xad8
  41d5b0:	mov	w6, #0x1                   	// #1
  41d5b4:	mov	x3, xzr
  41d5b8:	mov	x4, xzr
  41d5bc:	mov	w5, wzr
  41d5c0:	mov	x7, x19
  41d5c4:	mov	x29, sp
  41d5c8:	stp	w9, w8, [x19]
  41d5cc:	bl	41c6fc <printf@plt+0x1ac8c>
  41d5d0:	ldr	w8, [x19]
  41d5d4:	ldr	x9, [x19, #16]
  41d5d8:	ldr	w11, [x19, #8]
  41d5dc:	adrp	x10, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  41d5e0:	str	w8, [x20, #532]
  41d5e4:	ldp	x20, x19, [sp, #16]
  41d5e8:	adrp	x12, 43a000 <_Znam@GLIBCXX_3.4>
  41d5ec:	str	x9, [x10, #4048]
  41d5f0:	str	w11, [x12, #540]
  41d5f4:	ldp	x29, x30, [sp], #32
  41d5f8:	ret
  41d5fc:	mov	w5, wzr
  41d600:	mov	w6, wzr
  41d604:	b	41d534 <printf@plt+0x1bac4>
  41d608:	mov	x7, x5
  41d60c:	mov	w5, wzr
  41d610:	mov	w6, wzr
  41d614:	b	41c6fc <printf@plt+0x1ac8c>
  41d618:	mov	w5, #0x1                   	// #1
  41d61c:	mov	w6, wzr
  41d620:	b	41d534 <printf@plt+0x1bac4>
  41d624:	mov	x7, x5
  41d628:	mov	w5, #0x1                   	// #1
  41d62c:	mov	w6, wzr
  41d630:	b	41c6fc <printf@plt+0x1ac8c>
  41d634:	stp	xzr, xzr, [x0]
  41d638:	ret
  41d63c:	stp	x29, x30, [sp, #-32]!
  41d640:	str	x19, [sp, #16]
  41d644:	mov	x29, sp
  41d648:	mov	w8, #0x11                  	// #17
  41d64c:	mov	x19, x0
  41d650:	str	w8, [x0, #8]
  41d654:	mov	w0, #0x110                 	// #272
  41d658:	bl	4016a0 <_Znam@plt>
  41d65c:	movi	v0.2d, #0x0
  41d660:	stp	q0, q0, [x0]
  41d664:	stp	q0, q0, [x0, #32]
  41d668:	stp	q0, q0, [x0, #64]
  41d66c:	stp	q0, q0, [x0, #96]
  41d670:	stp	q0, q0, [x0, #128]
  41d674:	stp	q0, q0, [x0, #160]
  41d678:	stp	q0, q0, [x0, #192]
  41d67c:	stp	q0, q0, [x0, #224]
  41d680:	str	q0, [x0, #256]
  41d684:	str	x0, [x19]
  41d688:	str	wzr, [x19, #12]
  41d68c:	ldr	x19, [sp, #16]
  41d690:	ldp	x29, x30, [sp], #32
  41d694:	ret
  41d698:	stp	x29, x30, [sp, #-48]!
  41d69c:	stp	x20, x19, [sp, #32]
  41d6a0:	mov	x19, x0
  41d6a4:	ldr	w8, [x0, #8]
  41d6a8:	ldr	x0, [x0]
  41d6ac:	str	x21, [sp, #16]
  41d6b0:	mov	x29, sp
  41d6b4:	cbz	w8, 41d6e0 <printf@plt+0x1bc70>
  41d6b8:	mov	x20, xzr
  41d6bc:	mov	x21, xzr
  41d6c0:	ldr	x0, [x0, x20]
  41d6c4:	bl	401780 <free@plt>
  41d6c8:	ldr	w8, [x19, #8]
  41d6cc:	ldr	x0, [x19]
  41d6d0:	add	x21, x21, #0x1
  41d6d4:	add	x20, x20, #0x10
  41d6d8:	cmp	x21, x8
  41d6dc:	b.cc	41d6c0 <printf@plt+0x1bc50>  // b.lo, b.ul, b.last
  41d6e0:	cbz	x0, 41d6f4 <printf@plt+0x1bc84>
  41d6e4:	ldp	x20, x19, [sp, #32]
  41d6e8:	ldr	x21, [sp, #16]
  41d6ec:	ldp	x29, x30, [sp], #48
  41d6f0:	b	401900 <_ZdaPv@plt>
  41d6f4:	ldp	x20, x19, [sp, #32]
  41d6f8:	ldr	x21, [sp, #16]
  41d6fc:	ldp	x29, x30, [sp], #48
  41d700:	ret
  41d704:	stp	x29, x30, [sp, #-96]!
  41d708:	stp	x28, x27, [sp, #16]
  41d70c:	stp	x26, x25, [sp, #32]
  41d710:	stp	x24, x23, [sp, #48]
  41d714:	stp	x22, x21, [sp, #64]
  41d718:	stp	x20, x19, [sp, #80]
  41d71c:	mov	x29, sp
  41d720:	mov	x19, x2
  41d724:	mov	x21, x1
  41d728:	mov	x20, x0
  41d72c:	cbnz	x1, 41d740 <printf@plt+0x1bcd0>
  41d730:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41d734:	add	x1, x1, #0xa95
  41d738:	mov	w0, #0x1f                  	// #31
  41d73c:	bl	417b7c <printf@plt+0x1610c>
  41d740:	mov	x0, x21
  41d744:	bl	41f158 <_ZdlPvm@@Base+0x418>
  41d748:	ldr	w24, [x20, #8]
  41d74c:	ldr	x22, [x20]
  41d750:	mov	x23, x0
  41d754:	udiv	x8, x0, x24
  41d758:	msub	x27, x8, x24, x0
  41d75c:	lsl	x8, x27, #4
  41d760:	ldr	x25, [x22, x8]
  41d764:	cbz	x25, 41d7b0 <printf@plt+0x1bd40>
  41d768:	mov	x0, x25
  41d76c:	mov	x1, x21
  41d770:	bl	401940 <strcmp@plt>
  41d774:	cbz	w0, 41d7a4 <printf@plt+0x1bd34>
  41d778:	cmp	w27, #0x0
  41d77c:	csel	w8, w24, w27, eq  // eq = none
  41d780:	sub	w27, w8, #0x1
  41d784:	lsl	x8, x27, #4
  41d788:	ldr	x25, [x22, x8]
  41d78c:	cbz	x25, 41d7b0 <printf@plt+0x1bd40>
  41d790:	mov	x0, x25
  41d794:	mov	x1, x21
  41d798:	bl	401940 <strcmp@plt>
  41d79c:	cbnz	w0, 41d778 <printf@plt+0x1bd08>
  41d7a0:	mov	w27, w27
  41d7a4:	add	x8, x22, x27, lsl #4
  41d7a8:	str	x19, [x8, #8]
  41d7ac:	b	41d904 <printf@plt+0x1be94>
  41d7b0:	cbz	x19, 41d884 <printf@plt+0x1be14>
  41d7b4:	ldr	w8, [x20, #12]
  41d7b8:	cmp	w24, w8, lsl #2
  41d7bc:	b.hi	41d8d0 <printf@plt+0x1be60>  // b.pmore
  41d7c0:	mov	w0, w24
  41d7c4:	bl	41f1d4 <_ZdlPvm@@Base+0x494>
  41d7c8:	mov	w28, w0
  41d7cc:	lsl	x27, x28, #4
  41d7d0:	mov	w25, w0
  41d7d4:	str	w0, [x20, #8]
  41d7d8:	mov	x0, x27
  41d7dc:	bl	4016a0 <_Znam@plt>
  41d7e0:	mov	x26, x0
  41d7e4:	cbz	w25, 41d7f8 <printf@plt+0x1bd88>
  41d7e8:	mov	x0, x26
  41d7ec:	mov	w1, wzr
  41d7f0:	mov	x2, x27
  41d7f4:	bl	401790 <memset@plt>
  41d7f8:	str	x26, [x20]
  41d7fc:	cbz	w24, 41d898 <printf@plt+0x1be28>
  41d800:	mov	x25, xzr
  41d804:	b	41d818 <printf@plt+0x1bda8>
  41d808:	bl	401780 <free@plt>
  41d80c:	add	x25, x25, #0x1
  41d810:	cmp	x25, x24
  41d814:	b.eq	41d88c <printf@plt+0x1be1c>  // b.none
  41d818:	add	x26, x22, x25, lsl #4
  41d81c:	ldr	x0, [x26]
  41d820:	cbz	x0, 41d80c <printf@plt+0x1bd9c>
  41d824:	mov	x27, x26
  41d828:	ldr	x8, [x27, #8]!
  41d82c:	cbz	x8, 41d808 <printf@plt+0x1bd98>
  41d830:	bl	41f158 <_ZdlPvm@@Base+0x418>
  41d834:	ldr	w10, [x20, #8]
  41d838:	ldr	x8, [x20]
  41d83c:	udiv	x9, x0, x10
  41d840:	msub	x9, x9, x10, x0
  41d844:	add	x11, x8, x9, lsl #4
  41d848:	ldr	x12, [x11]
  41d84c:	cbz	x12, 41d86c <printf@plt+0x1bdfc>
  41d850:	cmp	w9, #0x0
  41d854:	csel	w9, w10, w9, eq  // eq = none
  41d858:	sub	w9, w9, #0x1
  41d85c:	add	x11, x8, w9, uxtw #4
  41d860:	ldr	x12, [x11]
  41d864:	cbnz	x12, 41d850 <printf@plt+0x1bde0>
  41d868:	mov	w9, w9
  41d86c:	ldr	x10, [x26]
  41d870:	add	x8, x8, x9, lsl #4
  41d874:	str	x10, [x11]
  41d878:	ldr	x10, [x27]
  41d87c:	str	x10, [x8, #8]
  41d880:	b	41d80c <printf@plt+0x1bd9c>
  41d884:	mov	x25, xzr
  41d888:	b	41d904 <printf@plt+0x1be94>
  41d88c:	ldr	w28, [x20, #8]
  41d890:	ldr	x26, [x20]
  41d894:	mov	w25, w28
  41d898:	udiv	x8, x23, x28
  41d89c:	msub	x27, x8, x28, x23
  41d8a0:	lsl	x8, x27, #4
  41d8a4:	ldr	x8, [x26, x8]
  41d8a8:	cbz	x8, 41d8c4 <printf@plt+0x1be54>
  41d8ac:	cmp	w27, #0x0
  41d8b0:	csel	w8, w25, w27, eq  // eq = none
  41d8b4:	sub	w27, w8, #0x1
  41d8b8:	lsl	x8, x27, #4
  41d8bc:	ldr	x8, [x26, x8]
  41d8c0:	cbnz	x8, 41d8ac <printf@plt+0x1be3c>
  41d8c4:	cbz	x22, 41d8d0 <printf@plt+0x1be60>
  41d8c8:	mov	x0, x22
  41d8cc:	bl	401900 <_ZdaPv@plt>
  41d8d0:	mov	x0, x21
  41d8d4:	bl	4016f0 <strlen@plt>
  41d8d8:	add	x0, x0, #0x1
  41d8dc:	bl	401960 <malloc@plt>
  41d8e0:	mov	x1, x21
  41d8e4:	mov	x25, x0
  41d8e8:	bl	4017e0 <strcpy@plt>
  41d8ec:	ldr	x8, [x20]
  41d8f0:	add	x8, x8, w27, uxtw #4
  41d8f4:	stp	x0, x19, [x8]
  41d8f8:	ldr	w8, [x20, #12]
  41d8fc:	add	w8, w8, #0x1
  41d900:	str	w8, [x20, #12]
  41d904:	mov	x0, x25
  41d908:	ldp	x20, x19, [sp, #80]
  41d90c:	ldp	x22, x21, [sp, #64]
  41d910:	ldp	x24, x23, [sp, #48]
  41d914:	ldp	x26, x25, [sp, #32]
  41d918:	ldp	x28, x27, [sp, #16]
  41d91c:	ldp	x29, x30, [sp], #96
  41d920:	ret
  41d924:	stp	x29, x30, [sp, #-48]!
  41d928:	stp	x22, x21, [sp, #16]
  41d92c:	stp	x20, x19, [sp, #32]
  41d930:	mov	x29, sp
  41d934:	mov	x19, x1
  41d938:	mov	x20, x0
  41d93c:	cbnz	x1, 41d950 <printf@plt+0x1bee0>
  41d940:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41d944:	add	x1, x1, #0xa95
  41d948:	mov	w0, #0x1f                  	// #31
  41d94c:	bl	417b7c <printf@plt+0x1610c>
  41d950:	mov	x0, x19
  41d954:	bl	41f158 <_ZdlPvm@@Base+0x418>
  41d958:	ldr	w22, [x20, #8]
  41d95c:	ldr	x20, [x20]
  41d960:	udiv	x8, x0, x22
  41d964:	msub	x21, x8, x22, x0
  41d968:	lsl	x8, x21, #4
  41d96c:	ldr	x0, [x20, x8]
  41d970:	cbz	x0, 41d9b0 <printf@plt+0x1bf40>
  41d974:	mov	x1, x19
  41d978:	bl	401940 <strcmp@plt>
  41d97c:	cbz	w0, 41d9a8 <printf@plt+0x1bf38>
  41d980:	cmp	w21, #0x0
  41d984:	csel	w8, w22, w21, eq  // eq = none
  41d988:	sub	w21, w8, #0x1
  41d98c:	lsl	x8, x21, #4
  41d990:	ldr	x0, [x20, x8]
  41d994:	cbz	x0, 41d9b0 <printf@plt+0x1bf40>
  41d998:	mov	x1, x19
  41d99c:	bl	401940 <strcmp@plt>
  41d9a0:	cbnz	w0, 41d980 <printf@plt+0x1bf10>
  41d9a4:	mov	w21, w21
  41d9a8:	add	x8, x20, x21, lsl #4
  41d9ac:	ldr	x0, [x8, #8]
  41d9b0:	ldp	x20, x19, [sp, #32]
  41d9b4:	ldp	x22, x21, [sp, #16]
  41d9b8:	ldp	x29, x30, [sp], #48
  41d9bc:	ret
  41d9c0:	stp	x29, x30, [sp, #-80]!
  41d9c4:	str	x25, [sp, #16]
  41d9c8:	stp	x24, x23, [sp, #32]
  41d9cc:	stp	x22, x21, [sp, #48]
  41d9d0:	stp	x20, x19, [sp, #64]
  41d9d4:	mov	x29, sp
  41d9d8:	ldr	x21, [x1]
  41d9dc:	mov	x19, x1
  41d9e0:	mov	x20, x0
  41d9e4:	cbnz	x21, 41d9f8 <printf@plt+0x1bf88>
  41d9e8:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41d9ec:	add	x1, x1, #0xa95
  41d9f0:	mov	w0, #0x1f                  	// #31
  41d9f4:	bl	417b7c <printf@plt+0x1610c>
  41d9f8:	mov	x0, x21
  41d9fc:	bl	41f158 <_ZdlPvm@@Base+0x418>
  41da00:	ldr	w24, [x20, #8]
  41da04:	ldr	x25, [x20]
  41da08:	udiv	x8, x0, x24
  41da0c:	msub	x23, x8, x24, x0
  41da10:	lsl	x8, x23, #4
  41da14:	ldr	x22, [x25, x8]
  41da18:	cbz	x22, 41da6c <printf@plt+0x1bffc>
  41da1c:	mov	x0, x22
  41da20:	mov	x1, x21
  41da24:	bl	401940 <strcmp@plt>
  41da28:	cbz	w0, 41da58 <printf@plt+0x1bfe8>
  41da2c:	cmp	w23, #0x0
  41da30:	csel	w8, w24, w23, eq  // eq = none
  41da34:	sub	w23, w8, #0x1
  41da38:	lsl	x8, x23, #4
  41da3c:	ldr	x22, [x25, x8]
  41da40:	cbz	x22, 41da6c <printf@plt+0x1bffc>
  41da44:	mov	x0, x22
  41da48:	mov	x1, x21
  41da4c:	bl	401940 <strcmp@plt>
  41da50:	cbnz	w0, 41da2c <printf@plt+0x1bfbc>
  41da54:	mov	w23, w23
  41da58:	str	x22, [x19]
  41da5c:	ldr	x8, [x20]
  41da60:	add	x8, x8, x23, lsl #4
  41da64:	ldr	x0, [x8, #8]
  41da68:	b	41da70 <printf@plt+0x1c000>
  41da6c:	mov	x0, xzr
  41da70:	ldp	x20, x19, [sp, #64]
  41da74:	ldp	x22, x21, [sp, #48]
  41da78:	ldp	x24, x23, [sp, #32]
  41da7c:	ldr	x25, [sp, #16]
  41da80:	ldp	x29, x30, [sp], #80
  41da84:	ret
  41da88:	str	x1, [x0]
  41da8c:	str	wzr, [x0, #8]
  41da90:	ret
  41da94:	ldr	x10, [x0]
  41da98:	ldr	w8, [x0, #8]
  41da9c:	ldr	w9, [x10, #8]
  41daa0:	cmp	w8, w9
  41daa4:	b.cs	41dacc <printf@plt+0x1c05c>  // b.hs, b.nlast
  41daa8:	ldr	x10, [x10]
  41daac:	add	x11, x10, x8, lsl #4
  41dab0:	ldr	x12, [x11]
  41dab4:	cbnz	x12, 41dad4 <printf@plt+0x1c064>
  41dab8:	add	x8, x8, #0x1
  41dabc:	cmp	w9, w8
  41dac0:	add	x11, x11, #0x10
  41dac4:	str	w8, [x0, #8]
  41dac8:	b.ne	41dab0 <printf@plt+0x1c040>  // b.any
  41dacc:	mov	w0, wzr
  41dad0:	ret
  41dad4:	str	x12, [x1]
  41dad8:	add	x9, x10, w8, uxtw #4
  41dadc:	ldr	x9, [x9, #8]
  41dae0:	add	w8, w8, #0x1
  41dae4:	str	x9, [x2]
  41dae8:	str	w8, [x0, #8]
  41daec:	mov	w0, #0x1                   	// #1
  41daf0:	ret
  41daf4:	stp	x29, x30, [sp, #-48]!
  41daf8:	str	x21, [sp, #16]
  41dafc:	stp	x20, x19, [sp, #32]
  41db00:	mov	x29, sp
  41db04:	adrp	x21, 43a000 <_Znam@GLIBCXX_3.4>
  41db08:	adrp	x19, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41db0c:	mov	x20, #0xffffffffffffe500    	// #-6912
  41db10:	add	x21, x21, #0x220
  41db14:	add	x19, x19, #0xb10
  41db18:	mov	w0, #0x8                   	// #8
  41db1c:	bl	4016a0 <_Znam@plt>
  41db20:	add	x8, x21, x20
  41db24:	ldr	x9, [x8, #6920]
  41db28:	ldr	x1, [x8, #6912]
  41db2c:	mov	x2, x0
  41db30:	str	x9, [x0]
  41db34:	mov	x0, x19
  41db38:	bl	41d704 <printf@plt+0x1bc94>
  41db3c:	adds	x20, x20, #0x10
  41db40:	b.ne	41db18 <printf@plt+0x1c0a8>  // b.any
  41db44:	ldp	x20, x19, [sp, #32]
  41db48:	ldr	x21, [sp, #16]
  41db4c:	ldp	x29, x30, [sp], #48
  41db50:	ret
  41db54:	stp	x29, x30, [sp, #-48]!
  41db58:	stp	x22, x21, [sp, #16]
  41db5c:	stp	x20, x19, [sp, #32]
  41db60:	mov	x29, sp
  41db64:	mov	x19, x0
  41db68:	cbnz	x0, 41db7c <printf@plt+0x1c10c>
  41db6c:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41db70:	add	x1, x1, #0xa95
  41db74:	mov	w0, #0x1f                  	// #31
  41db78:	bl	417b7c <printf@plt+0x1610c>
  41db7c:	mov	x0, x19
  41db80:	bl	41f158 <_ZdlPvm@@Base+0x418>
  41db84:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41db88:	add	x8, x8, #0xb10
  41db8c:	ldr	w22, [x8, #8]
  41db90:	ldr	x20, [x8]
  41db94:	udiv	x8, x0, x22
  41db98:	msub	x21, x8, x22, x0
  41db9c:	lsl	x8, x21, #4
  41dba0:	ldr	x0, [x20, x8]
  41dba4:	cbz	x0, 41dbec <printf@plt+0x1c17c>
  41dba8:	mov	x1, x19
  41dbac:	bl	401940 <strcmp@plt>
  41dbb0:	cbz	w0, 41dbdc <printf@plt+0x1c16c>
  41dbb4:	cmp	w21, #0x0
  41dbb8:	csel	w8, w22, w21, eq  // eq = none
  41dbbc:	sub	w21, w8, #0x1
  41dbc0:	lsl	x8, x21, #4
  41dbc4:	ldr	x0, [x20, x8]
  41dbc8:	cbz	x0, 41dbec <printf@plt+0x1c17c>
  41dbcc:	mov	x1, x19
  41dbd0:	bl	401940 <strcmp@plt>
  41dbd4:	cbnz	w0, 41dbb4 <printf@plt+0x1c144>
  41dbd8:	mov	w21, w21
  41dbdc:	add	x8, x20, x21, lsl #4
  41dbe0:	ldr	x8, [x8, #8]
  41dbe4:	cbz	x8, 41dbfc <printf@plt+0x1c18c>
  41dbe8:	ldr	x0, [x8]
  41dbec:	ldp	x20, x19, [sp, #32]
  41dbf0:	ldp	x22, x21, [sp, #16]
  41dbf4:	ldp	x29, x30, [sp], #48
  41dbf8:	ret
  41dbfc:	mov	x0, xzr
  41dc00:	ldp	x20, x19, [sp, #32]
  41dc04:	ldp	x22, x21, [sp, #16]
  41dc08:	ldp	x29, x30, [sp], #48
  41dc0c:	ret
  41dc10:	mov	w8, w0
  41dc14:	tbnz	w0, #31, 41dc5c <printf@plt+0x1c1ec>
  41dc18:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41dc1c:	mov	w9, #0x6667                	// #26215
  41dc20:	add	x0, x0, #0xb34
  41dc24:	movk	w9, #0x6666, lsl #16
  41dc28:	mov	w10, #0xa                   	// #10
  41dc2c:	smull	x11, w8, w9
  41dc30:	lsr	x13, x11, #63
  41dc34:	asr	x11, x11, #34
  41dc38:	add	w11, w11, w13
  41dc3c:	add	w12, w8, #0x9
  41dc40:	msub	w8, w11, w10, w8
  41dc44:	add	w8, w8, #0x30
  41dc48:	cmp	w12, #0x12
  41dc4c:	strb	w8, [x0, #-1]!
  41dc50:	mov	w8, w11
  41dc54:	b.hi	41dc2c <printf@plt+0x1c1bc>  // b.pmore
  41dc58:	ret
  41dc5c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41dc60:	mov	w9, #0x6667                	// #26215
  41dc64:	add	x0, x0, #0xb33
  41dc68:	movk	w9, #0x6666, lsl #16
  41dc6c:	mov	w10, #0xa                   	// #10
  41dc70:	smull	x11, w8, w9
  41dc74:	lsr	x13, x11, #63
  41dc78:	asr	x11, x11, #34
  41dc7c:	neg	w12, w8
  41dc80:	add	w11, w11, w13
  41dc84:	madd	w12, w11, w10, w12
  41dc88:	add	w8, w8, #0x9
  41dc8c:	add	w12, w12, #0x30
  41dc90:	cmp	w8, #0x12
  41dc94:	strb	w12, [x0], #-1
  41dc98:	mov	w8, w11
  41dc9c:	b.hi	41dc70 <printf@plt+0x1c200>  // b.pmore
  41dca0:	mov	w8, #0x2d                  	// #45
  41dca4:	strb	w8, [x0]
  41dca8:	ret
  41dcac:	mov	w8, w0
  41dcb0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41dcb4:	mov	w9, #0xcccd                	// #52429
  41dcb8:	add	x0, x0, #0xb49
  41dcbc:	movk	w9, #0xcccc, lsl #16
  41dcc0:	mov	w10, #0xa                   	// #10
  41dcc4:	umull	x11, w8, w9
  41dcc8:	lsr	x11, x11, #35
  41dccc:	msub	w12, w11, w10, w8
  41dcd0:	orr	w12, w12, #0x30
  41dcd4:	cmp	w8, #0x9
  41dcd8:	strb	w12, [x0, #-1]!
  41dcdc:	mov	w8, w11
  41dce0:	b.hi	41dcc4 <printf@plt+0x1c254>  // b.pmore
  41dce4:	ret
  41dce8:	stp	xzr, xzr, [x0]
  41dcec:	ret
  41dcf0:	stp	x29, x30, [sp, #-32]!
  41dcf4:	str	x19, [sp, #16]
  41dcf8:	mov	x29, sp
  41dcfc:	mov	w8, #0x11                  	// #17
  41dd00:	mov	x19, x0
  41dd04:	str	w8, [x0, #8]
  41dd08:	mov	w0, #0x110                 	// #272
  41dd0c:	bl	4016a0 <_Znam@plt>
  41dd10:	movi	v0.2d, #0x0
  41dd14:	stp	q0, q0, [x0]
  41dd18:	stp	q0, q0, [x0, #32]
  41dd1c:	stp	q0, q0, [x0, #64]
  41dd20:	stp	q0, q0, [x0, #96]
  41dd24:	stp	q0, q0, [x0, #128]
  41dd28:	stp	q0, q0, [x0, #160]
  41dd2c:	stp	q0, q0, [x0, #192]
  41dd30:	stp	q0, q0, [x0, #224]
  41dd34:	str	q0, [x0, #256]
  41dd38:	str	x0, [x19]
  41dd3c:	str	wzr, [x19, #12]
  41dd40:	ldr	x19, [sp, #16]
  41dd44:	ldp	x29, x30, [sp], #32
  41dd48:	ret
  41dd4c:	stp	x29, x30, [sp, #-48]!
  41dd50:	stp	x20, x19, [sp, #32]
  41dd54:	mov	x19, x0
  41dd58:	ldr	w8, [x0, #8]
  41dd5c:	ldr	x0, [x0]
  41dd60:	str	x21, [sp, #16]
  41dd64:	mov	x29, sp
  41dd68:	cbz	w8, 41dd94 <printf@plt+0x1c324>
  41dd6c:	mov	x20, xzr
  41dd70:	mov	x21, xzr
  41dd74:	ldr	x0, [x0, x20]
  41dd78:	bl	401780 <free@plt>
  41dd7c:	ldr	w8, [x19, #8]
  41dd80:	ldr	x0, [x19]
  41dd84:	add	x21, x21, #0x1
  41dd88:	add	x20, x20, #0x10
  41dd8c:	cmp	x21, x8
  41dd90:	b.cc	41dd74 <printf@plt+0x1c304>  // b.lo, b.ul, b.last
  41dd94:	cbz	x0, 41dda8 <printf@plt+0x1c338>
  41dd98:	ldp	x20, x19, [sp, #32]
  41dd9c:	ldr	x21, [sp, #16]
  41dda0:	ldp	x29, x30, [sp], #48
  41dda4:	b	401900 <_ZdaPv@plt>
  41dda8:	ldp	x20, x19, [sp, #32]
  41ddac:	ldr	x21, [sp, #16]
  41ddb0:	ldp	x29, x30, [sp], #48
  41ddb4:	ret
  41ddb8:	stp	x29, x30, [sp, #-96]!
  41ddbc:	stp	x28, x27, [sp, #16]
  41ddc0:	stp	x26, x25, [sp, #32]
  41ddc4:	stp	x24, x23, [sp, #48]
  41ddc8:	stp	x22, x21, [sp, #64]
  41ddcc:	stp	x20, x19, [sp, #80]
  41ddd0:	mov	x29, sp
  41ddd4:	mov	x19, x2
  41ddd8:	mov	x21, x1
  41dddc:	mov	x20, x0
  41dde0:	cbnz	x1, 41ddf4 <printf@plt+0x1c384>
  41dde4:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  41dde8:	add	x1, x1, #0x6d4
  41ddec:	mov	w0, #0x28                  	// #40
  41ddf0:	bl	417b7c <printf@plt+0x1610c>
  41ddf4:	mov	x0, x21
  41ddf8:	bl	41f158 <_ZdlPvm@@Base+0x418>
  41ddfc:	ldr	w24, [x20, #8]
  41de00:	ldr	x22, [x20]
  41de04:	mov	x23, x0
  41de08:	udiv	x8, x0, x24
  41de0c:	msub	x27, x8, x24, x0
  41de10:	lsl	x8, x27, #4
  41de14:	ldr	x25, [x22, x8]
  41de18:	cbz	x25, 41de64 <printf@plt+0x1c3f4>
  41de1c:	mov	x0, x25
  41de20:	mov	x1, x21
  41de24:	bl	401940 <strcmp@plt>
  41de28:	cbz	w0, 41de58 <printf@plt+0x1c3e8>
  41de2c:	cmp	w27, #0x0
  41de30:	csel	w8, w24, w27, eq  // eq = none
  41de34:	sub	w27, w8, #0x1
  41de38:	lsl	x8, x27, #4
  41de3c:	ldr	x25, [x22, x8]
  41de40:	cbz	x25, 41de64 <printf@plt+0x1c3f4>
  41de44:	mov	x0, x25
  41de48:	mov	x1, x21
  41de4c:	bl	401940 <strcmp@plt>
  41de50:	cbnz	w0, 41de2c <printf@plt+0x1c3bc>
  41de54:	mov	w27, w27
  41de58:	add	x8, x22, x27, lsl #4
  41de5c:	str	x19, [x8, #8]
  41de60:	b	41dfb8 <printf@plt+0x1c548>
  41de64:	cbz	x19, 41df38 <printf@plt+0x1c4c8>
  41de68:	ldr	w8, [x20, #12]
  41de6c:	cmp	w24, w8, lsl #2
  41de70:	b.hi	41df84 <printf@plt+0x1c514>  // b.pmore
  41de74:	mov	w0, w24
  41de78:	bl	41f1d4 <_ZdlPvm@@Base+0x494>
  41de7c:	mov	w28, w0
  41de80:	lsl	x27, x28, #4
  41de84:	mov	w25, w0
  41de88:	str	w0, [x20, #8]
  41de8c:	mov	x0, x27
  41de90:	bl	4016a0 <_Znam@plt>
  41de94:	mov	x26, x0
  41de98:	cbz	w25, 41deac <printf@plt+0x1c43c>
  41de9c:	mov	x0, x26
  41dea0:	mov	w1, wzr
  41dea4:	mov	x2, x27
  41dea8:	bl	401790 <memset@plt>
  41deac:	str	x26, [x20]
  41deb0:	cbz	w24, 41df4c <printf@plt+0x1c4dc>
  41deb4:	mov	x25, xzr
  41deb8:	b	41decc <printf@plt+0x1c45c>
  41debc:	bl	401780 <free@plt>
  41dec0:	add	x25, x25, #0x1
  41dec4:	cmp	x25, x24
  41dec8:	b.eq	41df40 <printf@plt+0x1c4d0>  // b.none
  41decc:	add	x26, x22, x25, lsl #4
  41ded0:	ldr	x0, [x26]
  41ded4:	cbz	x0, 41dec0 <printf@plt+0x1c450>
  41ded8:	mov	x27, x26
  41dedc:	ldr	x8, [x27, #8]!
  41dee0:	cbz	x8, 41debc <printf@plt+0x1c44c>
  41dee4:	bl	41f158 <_ZdlPvm@@Base+0x418>
  41dee8:	ldr	w10, [x20, #8]
  41deec:	ldr	x8, [x20]
  41def0:	udiv	x9, x0, x10
  41def4:	msub	x9, x9, x10, x0
  41def8:	add	x11, x8, x9, lsl #4
  41defc:	ldr	x12, [x11]
  41df00:	cbz	x12, 41df20 <printf@plt+0x1c4b0>
  41df04:	cmp	w9, #0x0
  41df08:	csel	w9, w10, w9, eq  // eq = none
  41df0c:	sub	w9, w9, #0x1
  41df10:	add	x11, x8, w9, uxtw #4
  41df14:	ldr	x12, [x11]
  41df18:	cbnz	x12, 41df04 <printf@plt+0x1c494>
  41df1c:	mov	w9, w9
  41df20:	ldr	x10, [x26]
  41df24:	add	x8, x8, x9, lsl #4
  41df28:	str	x10, [x11]
  41df2c:	ldr	x10, [x27]
  41df30:	str	x10, [x8, #8]
  41df34:	b	41dec0 <printf@plt+0x1c450>
  41df38:	mov	x25, xzr
  41df3c:	b	41dfb8 <printf@plt+0x1c548>
  41df40:	ldr	w28, [x20, #8]
  41df44:	ldr	x26, [x20]
  41df48:	mov	w25, w28
  41df4c:	udiv	x8, x23, x28
  41df50:	msub	x27, x8, x28, x23
  41df54:	lsl	x8, x27, #4
  41df58:	ldr	x8, [x26, x8]
  41df5c:	cbz	x8, 41df78 <printf@plt+0x1c508>
  41df60:	cmp	w27, #0x0
  41df64:	csel	w8, w25, w27, eq  // eq = none
  41df68:	sub	w27, w8, #0x1
  41df6c:	lsl	x8, x27, #4
  41df70:	ldr	x8, [x26, x8]
  41df74:	cbnz	x8, 41df60 <printf@plt+0x1c4f0>
  41df78:	cbz	x22, 41df84 <printf@plt+0x1c514>
  41df7c:	mov	x0, x22
  41df80:	bl	401900 <_ZdaPv@plt>
  41df84:	mov	x0, x21
  41df88:	bl	4016f0 <strlen@plt>
  41df8c:	add	x0, x0, #0x1
  41df90:	bl	401960 <malloc@plt>
  41df94:	mov	x1, x21
  41df98:	mov	x25, x0
  41df9c:	bl	4017e0 <strcpy@plt>
  41dfa0:	ldr	x8, [x20]
  41dfa4:	add	x8, x8, w27, uxtw #4
  41dfa8:	stp	x0, x19, [x8]
  41dfac:	ldr	w8, [x20, #12]
  41dfb0:	add	w8, w8, #0x1
  41dfb4:	str	w8, [x20, #12]
  41dfb8:	mov	x0, x25
  41dfbc:	ldp	x20, x19, [sp, #80]
  41dfc0:	ldp	x22, x21, [sp, #64]
  41dfc4:	ldp	x24, x23, [sp, #48]
  41dfc8:	ldp	x26, x25, [sp, #32]
  41dfcc:	ldp	x28, x27, [sp, #16]
  41dfd0:	ldp	x29, x30, [sp], #96
  41dfd4:	ret
  41dfd8:	stp	x29, x30, [sp, #-48]!
  41dfdc:	stp	x22, x21, [sp, #16]
  41dfe0:	stp	x20, x19, [sp, #32]
  41dfe4:	mov	x29, sp
  41dfe8:	mov	x19, x1
  41dfec:	mov	x20, x0
  41dff0:	cbnz	x1, 41e004 <printf@plt+0x1c594>
  41dff4:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  41dff8:	add	x1, x1, #0x6d4
  41dffc:	mov	w0, #0x28                  	// #40
  41e000:	bl	417b7c <printf@plt+0x1610c>
  41e004:	mov	x0, x19
  41e008:	bl	41f158 <_ZdlPvm@@Base+0x418>
  41e00c:	ldr	w22, [x20, #8]
  41e010:	ldr	x20, [x20]
  41e014:	udiv	x8, x0, x22
  41e018:	msub	x21, x8, x22, x0
  41e01c:	lsl	x8, x21, #4
  41e020:	ldr	x0, [x20, x8]
  41e024:	cbz	x0, 41e064 <printf@plt+0x1c5f4>
  41e028:	mov	x1, x19
  41e02c:	bl	401940 <strcmp@plt>
  41e030:	cbz	w0, 41e05c <printf@plt+0x1c5ec>
  41e034:	cmp	w21, #0x0
  41e038:	csel	w8, w22, w21, eq  // eq = none
  41e03c:	sub	w21, w8, #0x1
  41e040:	lsl	x8, x21, #4
  41e044:	ldr	x0, [x20, x8]
  41e048:	cbz	x0, 41e064 <printf@plt+0x1c5f4>
  41e04c:	mov	x1, x19
  41e050:	bl	401940 <strcmp@plt>
  41e054:	cbnz	w0, 41e034 <printf@plt+0x1c5c4>
  41e058:	mov	w21, w21
  41e05c:	add	x8, x20, x21, lsl #4
  41e060:	ldr	x0, [x8, #8]
  41e064:	ldp	x20, x19, [sp, #32]
  41e068:	ldp	x22, x21, [sp, #16]
  41e06c:	ldp	x29, x30, [sp], #48
  41e070:	ret
  41e074:	stp	x29, x30, [sp, #-80]!
  41e078:	str	x25, [sp, #16]
  41e07c:	stp	x24, x23, [sp, #32]
  41e080:	stp	x22, x21, [sp, #48]
  41e084:	stp	x20, x19, [sp, #64]
  41e088:	mov	x29, sp
  41e08c:	ldr	x21, [x1]
  41e090:	mov	x19, x1
  41e094:	mov	x20, x0
  41e098:	cbnz	x21, 41e0ac <printf@plt+0x1c63c>
  41e09c:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  41e0a0:	add	x1, x1, #0x6d4
  41e0a4:	mov	w0, #0x28                  	// #40
  41e0a8:	bl	417b7c <printf@plt+0x1610c>
  41e0ac:	mov	x0, x21
  41e0b0:	bl	41f158 <_ZdlPvm@@Base+0x418>
  41e0b4:	ldr	w24, [x20, #8]
  41e0b8:	ldr	x25, [x20]
  41e0bc:	udiv	x8, x0, x24
  41e0c0:	msub	x23, x8, x24, x0
  41e0c4:	lsl	x8, x23, #4
  41e0c8:	ldr	x22, [x25, x8]
  41e0cc:	cbz	x22, 41e120 <printf@plt+0x1c6b0>
  41e0d0:	mov	x0, x22
  41e0d4:	mov	x1, x21
  41e0d8:	bl	401940 <strcmp@plt>
  41e0dc:	cbz	w0, 41e10c <printf@plt+0x1c69c>
  41e0e0:	cmp	w23, #0x0
  41e0e4:	csel	w8, w24, w23, eq  // eq = none
  41e0e8:	sub	w23, w8, #0x1
  41e0ec:	lsl	x8, x23, #4
  41e0f0:	ldr	x22, [x25, x8]
  41e0f4:	cbz	x22, 41e120 <printf@plt+0x1c6b0>
  41e0f8:	mov	x0, x22
  41e0fc:	mov	x1, x21
  41e100:	bl	401940 <strcmp@plt>
  41e104:	cbnz	w0, 41e0e0 <printf@plt+0x1c670>
  41e108:	mov	w23, w23
  41e10c:	str	x22, [x19]
  41e110:	ldr	x8, [x20]
  41e114:	add	x8, x8, x23, lsl #4
  41e118:	ldr	x0, [x8, #8]
  41e11c:	b	41e124 <printf@plt+0x1c6b4>
  41e120:	mov	x0, xzr
  41e124:	ldp	x20, x19, [sp, #64]
  41e128:	ldp	x22, x21, [sp, #48]
  41e12c:	ldp	x24, x23, [sp, #32]
  41e130:	ldr	x25, [sp, #16]
  41e134:	ldp	x29, x30, [sp], #80
  41e138:	ret
  41e13c:	str	x1, [x0]
  41e140:	str	wzr, [x0, #8]
  41e144:	ret
  41e148:	ldr	x10, [x0]
  41e14c:	ldr	w8, [x0, #8]
  41e150:	ldr	w9, [x10, #8]
  41e154:	cmp	w8, w9
  41e158:	b.cs	41e180 <printf@plt+0x1c710>  // b.hs, b.nlast
  41e15c:	ldr	x10, [x10]
  41e160:	add	x11, x10, x8, lsl #4
  41e164:	ldr	x12, [x11]
  41e168:	cbnz	x12, 41e188 <printf@plt+0x1c718>
  41e16c:	add	x8, x8, #0x1
  41e170:	cmp	w9, w8
  41e174:	add	x11, x11, #0x10
  41e178:	str	w8, [x0, #8]
  41e17c:	b.ne	41e164 <printf@plt+0x1c6f4>  // b.any
  41e180:	mov	w0, wzr
  41e184:	ret
  41e188:	str	x12, [x1]
  41e18c:	add	x9, x10, w8, uxtw #4
  41e190:	ldr	x9, [x9, #8]
  41e194:	add	w8, w8, #0x1
  41e198:	str	x9, [x2]
  41e19c:	str	w8, [x0, #8]
  41e1a0:	mov	w0, #0x1                   	// #1
  41e1a4:	ret
  41e1a8:	mov	w8, #0xffffffff            	// #-1
  41e1ac:	str	w8, [x0]
  41e1b0:	str	xzr, [x0, #8]
  41e1b4:	ret
  41e1b8:	stp	x29, x30, [sp, #-32]!
  41e1bc:	str	x19, [sp, #16]
  41e1c0:	mov	x29, sp
  41e1c4:	mov	w8, #0x11                  	// #17
  41e1c8:	mov	x19, x0
  41e1cc:	str	w8, [x0, #8]
  41e1d0:	mov	w0, #0x110                 	// #272
  41e1d4:	bl	4016a0 <_Znam@plt>
  41e1d8:	mov	w8, #0xffffffff            	// #-1
  41e1dc:	str	xzr, [x0, #8]
  41e1e0:	str	xzr, [x0, #24]
  41e1e4:	str	xzr, [x0, #40]
  41e1e8:	str	xzr, [x0, #56]
  41e1ec:	str	xzr, [x0, #72]
  41e1f0:	str	xzr, [x0, #88]
  41e1f4:	str	xzr, [x0, #104]
  41e1f8:	str	xzr, [x0, #120]
  41e1fc:	str	xzr, [x0, #136]
  41e200:	str	xzr, [x0, #152]
  41e204:	str	xzr, [x0, #168]
  41e208:	str	xzr, [x0, #184]
  41e20c:	str	xzr, [x0, #200]
  41e210:	str	xzr, [x0, #216]
  41e214:	str	xzr, [x0, #232]
  41e218:	str	xzr, [x0, #248]
  41e21c:	str	xzr, [x0, #264]
  41e220:	str	w8, [x0]
  41e224:	str	w8, [x0, #16]
  41e228:	str	w8, [x0, #32]
  41e22c:	str	w8, [x0, #48]
  41e230:	str	w8, [x0, #64]
  41e234:	str	w8, [x0, #80]
  41e238:	str	w8, [x0, #96]
  41e23c:	str	w8, [x0, #112]
  41e240:	str	w8, [x0, #128]
  41e244:	str	w8, [x0, #144]
  41e248:	str	w8, [x0, #160]
  41e24c:	str	w8, [x0, #176]
  41e250:	str	w8, [x0, #192]
  41e254:	str	w8, [x0, #208]
  41e258:	str	w8, [x0, #224]
  41e25c:	str	w8, [x0, #240]
  41e260:	str	w8, [x0, #256]
  41e264:	str	x0, [x19]
  41e268:	str	wzr, [x19, #12]
  41e26c:	ldr	x19, [sp, #16]
  41e270:	ldp	x29, x30, [sp], #32
  41e274:	ret
  41e278:	stp	x29, x30, [sp, #-48]!
  41e27c:	stp	x20, x19, [sp, #32]
  41e280:	mov	x19, x0
  41e284:	ldr	w9, [x0, #8]
  41e288:	ldr	x0, [x0]
  41e28c:	str	x21, [sp, #16]
  41e290:	mov	x29, sp
  41e294:	cbz	w9, 41e2d0 <printf@plt+0x1c860>
  41e298:	mov	x20, xzr
  41e29c:	mov	w21, #0x8                   	// #8
  41e2a0:	b	41e2b4 <printf@plt+0x1c844>
  41e2a4:	add	x20, x20, #0x1
  41e2a8:	cmp	x20, w9, uxtw
  41e2ac:	add	x21, x21, #0x10
  41e2b0:	b.cs	41e2d0 <printf@plt+0x1c860>  // b.hs, b.nlast
  41e2b4:	ldr	x8, [x0, x21]
  41e2b8:	cbz	x8, 41e2a4 <printf@plt+0x1c834>
  41e2bc:	mov	x0, x8
  41e2c0:	bl	401900 <_ZdaPv@plt>
  41e2c4:	ldr	w9, [x19, #8]
  41e2c8:	ldr	x0, [x19]
  41e2cc:	b	41e2a4 <printf@plt+0x1c834>
  41e2d0:	cbz	x0, 41e2e4 <printf@plt+0x1c874>
  41e2d4:	ldp	x20, x19, [sp, #32]
  41e2d8:	ldr	x21, [sp, #16]
  41e2dc:	ldp	x29, x30, [sp], #48
  41e2e0:	b	401900 <_ZdaPv@plt>
  41e2e4:	ldp	x20, x19, [sp, #32]
  41e2e8:	ldr	x21, [sp, #16]
  41e2ec:	ldp	x29, x30, [sp], #48
  41e2f0:	ret
  41e2f4:	stp	x29, x30, [sp, #-80]!
  41e2f8:	stp	x26, x25, [sp, #16]
  41e2fc:	stp	x24, x23, [sp, #32]
  41e300:	stp	x22, x21, [sp, #48]
  41e304:	stp	x20, x19, [sp, #64]
  41e308:	mov	x29, sp
  41e30c:	mov	x19, x2
  41e310:	mov	w21, w1
  41e314:	mov	x20, x0
  41e318:	tbz	w1, #31, 41e32c <printf@plt+0x1c8bc>
  41e31c:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  41e320:	add	x1, x1, #0x6d4
  41e324:	mov	w0, #0x2c                  	// #44
  41e328:	bl	417b7c <printf@plt+0x1610c>
  41e32c:	ldr	w23, [x20, #8]
  41e330:	ldr	x22, [x20]
  41e334:	udiv	w8, w21, w23
  41e338:	msub	w24, w8, w23, w21
  41e33c:	lsl	x8, x24, #4
  41e340:	ldr	w8, [x22, x8]
  41e344:	tbnz	w8, #31, 41e394 <printf@plt+0x1c924>
  41e348:	cmp	w8, w21
  41e34c:	b.eq	41e374 <printf@plt+0x1c904>  // b.none
  41e350:	cmp	w24, #0x0
  41e354:	csel	w8, w23, w24, eq  // eq = none
  41e358:	sub	w24, w8, #0x1
  41e35c:	lsl	x8, x24, #4
  41e360:	ldr	w8, [x22, x8]
  41e364:	tbnz	w8, #31, 41e394 <printf@plt+0x1c924>
  41e368:	cmp	w8, w21
  41e36c:	b.ne	41e350 <printf@plt+0x1c8e0>  // b.any
  41e370:	mov	w24, w24
  41e374:	add	x8, x22, x24, lsl #4
  41e378:	ldr	x0, [x8, #8]
  41e37c:	cbz	x0, 41e388 <printf@plt+0x1c918>
  41e380:	bl	401900 <_ZdaPv@plt>
  41e384:	ldr	x22, [x20]
  41e388:	add	x8, x22, x24, lsl #4
  41e38c:	str	x19, [x8, #8]
  41e390:	b	41e508 <printf@plt+0x1ca98>
  41e394:	cbz	x19, 41e508 <printf@plt+0x1ca98>
  41e398:	ldr	w8, [x20, #12]
  41e39c:	add	w8, w8, w8, lsl #1
  41e3a0:	cmp	w8, w23, lsl #1
  41e3a4:	b.cc	41e4f0 <printf@plt+0x1ca80>  // b.lo, b.ul, b.last
  41e3a8:	mov	w0, w23
  41e3ac:	bl	41f1d4 <_ZdlPvm@@Base+0x494>
  41e3b0:	mov	w26, w0
  41e3b4:	lsl	x24, x26, #4
  41e3b8:	mov	w25, w0
  41e3bc:	str	w0, [x20, #8]
  41e3c0:	mov	x0, x24
  41e3c4:	bl	4016a0 <_Znam@plt>
  41e3c8:	cbz	w25, 41e438 <printf@plt+0x1c9c8>
  41e3cc:	subs	x8, x24, #0x10
  41e3d0:	b.eq	41e418 <printf@plt+0x1c9a8>  // b.none
  41e3d4:	lsr	x8, x8, #4
  41e3d8:	add	x9, x8, #0x1
  41e3dc:	and	x10, x9, #0x1ffffffffffffffe
  41e3e0:	add	x11, x0, #0x10
  41e3e4:	add	x8, x0, x10, lsl #4
  41e3e8:	mov	w12, #0xffffffff            	// #-1
  41e3ec:	mov	x13, x10
  41e3f0:	stur	w12, [x11, #-16]
  41e3f4:	str	w12, [x11]
  41e3f8:	stur	xzr, [x11, #-8]
  41e3fc:	str	xzr, [x11, #8]
  41e400:	subs	x13, x13, #0x2
  41e404:	add	x11, x11, #0x20
  41e408:	b.ne	41e3f0 <printf@plt+0x1c980>  // b.any
  41e40c:	cmp	x9, x10
  41e410:	b.ne	41e41c <printf@plt+0x1c9ac>  // b.any
  41e414:	b	41e438 <printf@plt+0x1c9c8>
  41e418:	mov	x8, x0
  41e41c:	add	x9, x0, x24
  41e420:	mov	w10, #0xffffffff            	// #-1
  41e424:	str	w10, [x8]
  41e428:	str	xzr, [x8, #8]
  41e42c:	add	x8, x8, #0x10
  41e430:	cmp	x8, x9
  41e434:	b.ne	41e424 <printf@plt+0x1c9b4>  // b.any
  41e438:	str	x0, [x20]
  41e43c:	cbz	w23, 41e4ac <printf@plt+0x1ca3c>
  41e440:	mov	x8, xzr
  41e444:	b	41e460 <printf@plt+0x1c9f0>
  41e448:	str	w9, [x12]
  41e44c:	add	x9, x0, x11, lsl #4
  41e450:	str	x10, [x9, #8]
  41e454:	add	x8, x8, #0x1
  41e458:	cmp	x8, x23
  41e45c:	b.eq	41e4ac <printf@plt+0x1ca3c>  // b.none
  41e460:	lsl	x9, x8, #4
  41e464:	ldr	w9, [x22, x9]
  41e468:	tbnz	w9, #31, 41e454 <printf@plt+0x1c9e4>
  41e46c:	add	x10, x22, x8, lsl #4
  41e470:	ldr	x10, [x10, #8]
  41e474:	cbz	x10, 41e454 <printf@plt+0x1c9e4>
  41e478:	udiv	w11, w9, w26
  41e47c:	msub	w11, w11, w26, w9
  41e480:	add	x12, x0, w11, uxtw #4
  41e484:	ldr	w13, [x12]
  41e488:	tbnz	w13, #31, 41e448 <printf@plt+0x1c9d8>
  41e48c:	cmp	w11, #0x0
  41e490:	csel	w11, w26, w11, eq  // eq = none
  41e494:	sub	w11, w11, #0x1
  41e498:	add	x12, x0, w11, uxtw #4
  41e49c:	ldr	w13, [x12]
  41e4a0:	tbz	w13, #31, 41e48c <printf@plt+0x1ca1c>
  41e4a4:	mov	w11, w11
  41e4a8:	b	41e448 <printf@plt+0x1c9d8>
  41e4ac:	udiv	w8, w21, w26
  41e4b0:	msub	w24, w8, w26, w21
  41e4b4:	lsl	x8, x24, #4
  41e4b8:	ldr	w8, [x0, x8]
  41e4bc:	tbnz	w8, #31, 41e4d8 <printf@plt+0x1ca68>
  41e4c0:	cmp	w24, #0x0
  41e4c4:	csel	w8, w26, w24, eq  // eq = none
  41e4c8:	sub	w24, w8, #0x1
  41e4cc:	lsl	x8, x24, #4
  41e4d0:	ldr	w8, [x0, x8]
  41e4d4:	tbz	w8, #31, 41e4c0 <printf@plt+0x1ca50>
  41e4d8:	cbz	x22, 41e4ec <printf@plt+0x1ca7c>
  41e4dc:	mov	x0, x22
  41e4e0:	bl	401900 <_ZdaPv@plt>
  41e4e4:	ldr	x22, [x20]
  41e4e8:	b	41e4f0 <printf@plt+0x1ca80>
  41e4ec:	mov	x22, x0
  41e4f0:	add	x8, x22, w24, uxtw #4
  41e4f4:	str	w21, [x8]
  41e4f8:	str	x19, [x8, #8]
  41e4fc:	ldr	w8, [x20, #12]
  41e500:	add	w8, w8, #0x1
  41e504:	str	w8, [x20, #12]
  41e508:	ldp	x20, x19, [sp, #64]
  41e50c:	ldp	x22, x21, [sp, #48]
  41e510:	ldp	x24, x23, [sp, #32]
  41e514:	ldp	x26, x25, [sp, #16]
  41e518:	ldp	x29, x30, [sp], #80
  41e51c:	ret
  41e520:	stp	x29, x30, [sp, #-32]!
  41e524:	stp	x20, x19, [sp, #16]
  41e528:	mov	x29, sp
  41e52c:	mov	w19, w1
  41e530:	mov	x20, x0
  41e534:	tbz	w1, #31, 41e548 <printf@plt+0x1cad8>
  41e538:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  41e53c:	add	x1, x1, #0x6d4
  41e540:	mov	w0, #0x2c                  	// #44
  41e544:	bl	417b7c <printf@plt+0x1610c>
  41e548:	ldr	w10, [x20, #8]
  41e54c:	ldr	x8, [x20]
  41e550:	udiv	w9, w19, w10
  41e554:	msub	w9, w9, w10, w19
  41e558:	lsl	x11, x9, #4
  41e55c:	ldr	w11, [x8, x11]
  41e560:	tbnz	w11, #31, 41e5a4 <printf@plt+0x1cb34>
  41e564:	cmp	w11, w19
  41e568:	b.eq	41e590 <printf@plt+0x1cb20>  // b.none
  41e56c:	cmp	w9, #0x0
  41e570:	csel	w9, w10, w9, eq  // eq = none
  41e574:	sub	w9, w9, #0x1
  41e578:	lsl	x11, x9, #4
  41e57c:	ldr	w11, [x8, x11]
  41e580:	tbnz	w11, #31, 41e5a4 <printf@plt+0x1cb34>
  41e584:	cmp	w11, w19
  41e588:	b.ne	41e56c <printf@plt+0x1cafc>  // b.any
  41e58c:	mov	w9, w9
  41e590:	add	x8, x8, x9, lsl #4
  41e594:	ldr	x0, [x8, #8]
  41e598:	ldp	x20, x19, [sp, #16]
  41e59c:	ldp	x29, x30, [sp], #32
  41e5a0:	ret
  41e5a4:	mov	x0, xzr
  41e5a8:	ldp	x20, x19, [sp, #16]
  41e5ac:	ldp	x29, x30, [sp], #32
  41e5b0:	ret
  41e5b4:	str	x1, [x0]
  41e5b8:	str	wzr, [x0, #8]
  41e5bc:	ret
  41e5c0:	ldr	x8, [x0]
  41e5c4:	ldr	w10, [x0, #8]
  41e5c8:	ldr	w9, [x8, #8]
  41e5cc:	cmp	w10, w9
  41e5d0:	b.cs	41e5f8 <printf@plt+0x1cb88>  // b.hs, b.nlast
  41e5d4:	ldr	x8, [x8]
  41e5d8:	add	x11, x8, x10, lsl #4
  41e5dc:	ldr	w12, [x11]
  41e5e0:	tbz	w12, #31, 41e600 <printf@plt+0x1cb90>
  41e5e4:	add	w10, w10, #0x1
  41e5e8:	cmp	w9, w10
  41e5ec:	add	x11, x11, #0x10
  41e5f0:	str	w10, [x0, #8]
  41e5f4:	b.ne	41e5dc <printf@plt+0x1cb6c>  // b.any
  41e5f8:	mov	w0, wzr
  41e5fc:	ret
  41e600:	str	w12, [x1]
  41e604:	ldr	w9, [x0, #8]
  41e608:	add	x8, x8, x9, lsl #4
  41e60c:	ldr	x8, [x8, #8]
  41e610:	add	w9, w9, #0x1
  41e614:	str	x8, [x2]
  41e618:	str	w9, [x0, #8]
  41e61c:	mov	w0, #0x1                   	// #1
  41e620:	ret
  41e624:	stp	x29, x30, [sp, #-64]!
  41e628:	str	x23, [sp, #16]
  41e62c:	stp	x22, x21, [sp, #32]
  41e630:	stp	x20, x19, [sp, #48]
  41e634:	mov	x29, sp
  41e638:	mov	w21, #0x11                  	// #17
  41e63c:	mov	x19, x0
  41e640:	str	wzr, [x0]
  41e644:	str	w21, [x0, #16]
  41e648:	mov	w0, #0x110                 	// #272
  41e64c:	bl	4016a0 <_Znam@plt>
  41e650:	mov	x20, x0
  41e654:	movi	v0.2d, #0x0
  41e658:	stp	q0, q0, [x0]
  41e65c:	stp	q0, q0, [x0, #32]
  41e660:	stp	q0, q0, [x0, #64]
  41e664:	stp	q0, q0, [x0, #96]
  41e668:	stp	q0, q0, [x0, #128]
  41e66c:	stp	q0, q0, [x0, #160]
  41e670:	stp	q0, q0, [x0, #192]
  41e674:	stp	q0, q0, [x0, #224]
  41e678:	str	q0, [x0, #256]
  41e67c:	str	x0, [x19, #8]
  41e680:	str	wzr, [x19, #20]
  41e684:	str	w21, [x19, #2080]
  41e688:	mov	w0, #0x110                 	// #272
  41e68c:	bl	4016a0 <_Znam@plt>
  41e690:	add	x20, x19, #0x818
  41e694:	mov	w8, #0xffffffff            	// #-1
  41e698:	str	xzr, [x0, #8]
  41e69c:	str	xzr, [x0, #24]
  41e6a0:	str	xzr, [x0, #40]
  41e6a4:	str	xzr, [x0, #56]
  41e6a8:	str	xzr, [x0, #72]
  41e6ac:	str	xzr, [x0, #88]
  41e6b0:	str	xzr, [x0, #104]
  41e6b4:	str	xzr, [x0, #120]
  41e6b8:	str	xzr, [x0, #136]
  41e6bc:	str	xzr, [x0, #152]
  41e6c0:	str	xzr, [x0, #168]
  41e6c4:	str	xzr, [x0, #184]
  41e6c8:	str	xzr, [x0, #200]
  41e6cc:	str	xzr, [x0, #216]
  41e6d0:	str	xzr, [x0, #232]
  41e6d4:	str	xzr, [x0, #248]
  41e6d8:	str	xzr, [x0, #264]
  41e6dc:	str	w8, [x0]
  41e6e0:	str	w8, [x0, #16]
  41e6e4:	str	w8, [x0, #32]
  41e6e8:	str	w8, [x0, #48]
  41e6ec:	str	w8, [x0, #64]
  41e6f0:	str	w8, [x0, #80]
  41e6f4:	str	w8, [x0, #96]
  41e6f8:	str	w8, [x0, #112]
  41e6fc:	str	w8, [x0, #128]
  41e700:	str	w8, [x0, #144]
  41e704:	str	w8, [x0, #160]
  41e708:	str	w8, [x0, #176]
  41e70c:	str	w8, [x0, #192]
  41e710:	str	w8, [x0, #208]
  41e714:	str	w8, [x0, #224]
  41e718:	str	w8, [x0, #240]
  41e71c:	str	w8, [x0, #256]
  41e720:	str	x0, [x20], #12
  41e724:	add	x0, x19, #0x18
  41e728:	mov	w2, #0x800                 	// #2048
  41e72c:	mov	w1, wzr
  41e730:	bl	401790 <memset@plt>
  41e734:	mov	w2, #0x804                 	// #2052
  41e738:	mov	x0, x20
  41e73c:	mov	w1, wzr
  41e740:	bl	401790 <memset@plt>
  41e744:	ldp	x20, x19, [sp, #48]
  41e748:	ldp	x22, x21, [sp, #32]
  41e74c:	ldr	x23, [sp, #16]
  41e750:	ldp	x29, x30, [sp], #64
  41e754:	ret
  41e758:	mov	x21, x0
  41e75c:	mov	x22, xzr
  41e760:	mov	x23, xzr
  41e764:	ldr	x0, [x20, x22]
  41e768:	bl	401780 <free@plt>
  41e76c:	ldr	w8, [x19, #16]
  41e770:	ldr	x20, [x19, #8]
  41e774:	add	x23, x23, #0x1
  41e778:	add	x22, x22, #0x10
  41e77c:	cmp	x23, x8
  41e780:	b.cc	41e764 <printf@plt+0x1ccf4>  // b.lo, b.ul, b.last
  41e784:	cbz	x20, 41e790 <printf@plt+0x1cd20>
  41e788:	mov	x0, x20
  41e78c:	bl	401900 <_ZdaPv@plt>
  41e790:	mov	x0, x21
  41e794:	bl	4019e0 <_Unwind_Resume@plt>
  41e798:	stp	x29, x30, [sp, #-48]!
  41e79c:	stp	x20, x19, [sp, #32]
  41e7a0:	mov	x19, x0
  41e7a4:	ldr	w9, [x0, #2080]
  41e7a8:	ldr	x0, [x0, #2072]
  41e7ac:	str	x21, [sp, #16]
  41e7b0:	mov	x29, sp
  41e7b4:	cbz	w9, 41e7f0 <printf@plt+0x1cd80>
  41e7b8:	mov	x20, xzr
  41e7bc:	mov	w21, #0x8                   	// #8
  41e7c0:	b	41e7d4 <printf@plt+0x1cd64>
  41e7c4:	add	x20, x20, #0x1
  41e7c8:	cmp	x20, w9, uxtw
  41e7cc:	add	x21, x21, #0x10
  41e7d0:	b.cs	41e7f0 <printf@plt+0x1cd80>  // b.hs, b.nlast
  41e7d4:	ldr	x8, [x0, x21]
  41e7d8:	cbz	x8, 41e7c4 <printf@plt+0x1cd54>
  41e7dc:	mov	x0, x8
  41e7e0:	bl	401900 <_ZdaPv@plt>
  41e7e4:	ldr	w9, [x19, #2080]
  41e7e8:	ldr	x0, [x19, #2072]
  41e7ec:	b	41e7c4 <printf@plt+0x1cd54>
  41e7f0:	cbz	x0, 41e7f8 <printf@plt+0x1cd88>
  41e7f4:	bl	401900 <_ZdaPv@plt>
  41e7f8:	ldr	w8, [x19, #16]
  41e7fc:	ldr	x0, [x19, #8]
  41e800:	cbz	w8, 41e82c <printf@plt+0x1cdbc>
  41e804:	mov	x20, xzr
  41e808:	mov	x21, xzr
  41e80c:	ldr	x0, [x0, x20]
  41e810:	bl	401780 <free@plt>
  41e814:	ldr	w8, [x19, #16]
  41e818:	ldr	x0, [x19, #8]
  41e81c:	add	x21, x21, #0x1
  41e820:	add	x20, x20, #0x10
  41e824:	cmp	x21, x8
  41e828:	b.cc	41e80c <printf@plt+0x1cd9c>  // b.lo, b.ul, b.last
  41e82c:	cbz	x0, 41e840 <printf@plt+0x1cdd0>
  41e830:	ldp	x20, x19, [sp, #32]
  41e834:	ldr	x21, [sp, #16]
  41e838:	ldp	x29, x30, [sp], #48
  41e83c:	b	401900 <_ZdaPv@plt>
  41e840:	ldp	x20, x19, [sp, #32]
  41e844:	ldr	x21, [sp, #16]
  41e848:	ldp	x29, x30, [sp], #48
  41e84c:	ret
  41e850:	stp	x29, x30, [sp, #-48]!
  41e854:	str	x21, [sp, #16]
  41e858:	stp	x20, x19, [sp, #32]
  41e85c:	mov	x29, sp
  41e860:	add	x21, x0, w1, uxtb #3
  41e864:	ldr	x20, [x21, #24]!
  41e868:	cbnz	x20, 41e8c8 <printf@plt+0x1ce58>
  41e86c:	mov	w8, #0x6863                	// #26723
  41e870:	mov	x19, x0
  41e874:	movk	w8, #0x7261, lsl #16
  41e878:	add	x9, x29, #0x18
  41e87c:	and	w0, w1, #0xff
  41e880:	str	w8, [x29, #24]
  41e884:	add	x20, x9, #0x4
  41e888:	bl	41dc10 <printf@plt+0x1c1a0>
  41e88c:	mov	x1, x0
  41e890:	mov	x0, x20
  41e894:	bl	4017e0 <strcpy@plt>
  41e898:	mov	w0, #0x10                  	// #16
  41e89c:	bl	41ec90 <_Znwm@@Base>
  41e8a0:	ldr	w8, [x19]
  41e8a4:	mov	w9, #0xffffffff            	// #-1
  41e8a8:	mov	x20, x0
  41e8ac:	add	w10, w8, #0x1
  41e8b0:	str	w10, [x19]
  41e8b4:	stp	w8, w9, [x0]
  41e8b8:	add	x0, x29, #0x18
  41e8bc:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  41e8c0:	str	x0, [x20, #8]
  41e8c4:	str	x20, [x21]
  41e8c8:	mov	x0, x20
  41e8cc:	ldp	x20, x19, [sp, #32]
  41e8d0:	ldr	x21, [sp, #16]
  41e8d4:	ldp	x29, x30, [sp], #48
  41e8d8:	ret
  41e8dc:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41e8e0:	add	x8, x8, #0xb50
  41e8e4:	mov	w1, w0
  41e8e8:	mov	x0, x8
  41e8ec:	b	41e9d8 <printf@plt+0x1cf68>
  41e8f0:	sub	sp, sp, #0x30
  41e8f4:	stp	x29, x30, [sp, #16]
  41e8f8:	stp	x20, x19, [sp, #32]
  41e8fc:	add	x29, sp, #0x10
  41e900:	mov	x19, x0
  41e904:	cbz	x0, 41e918 <printf@plt+0x1cea8>
  41e908:	ldrb	w8, [x19]
  41e90c:	orr	w8, w8, #0x20
  41e910:	cmp	w8, #0x20
  41e914:	b.ne	41e928 <printf@plt+0x1ceb8>  // b.any
  41e918:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  41e91c:	add	x1, x1, #0x6d4
  41e920:	mov	w0, #0x96                  	// #150
  41e924:	bl	417b7c <printf@plt+0x1610c>
  41e928:	ldrb	w8, [x19, #1]
  41e92c:	cbz	w8, 41e94c <printf@plt+0x1cedc>
  41e930:	mov	x1, x19
  41e934:	ldp	x20, x19, [sp, #32]
  41e938:	ldp	x29, x30, [sp, #16]
  41e93c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41e940:	add	x0, x0, #0xb50
  41e944:	add	sp, sp, #0x30
  41e948:	b	41eae0 <printf@plt+0x1d070>
  41e94c:	ldrb	w0, [x19]
  41e950:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41e954:	add	x8, x8, #0xb50
  41e958:	add	x20, x8, x0, lsl #3
  41e95c:	ldr	x19, [x20, #24]!
  41e960:	cbnz	x19, 41e9bc <printf@plt+0x1cf4c>
  41e964:	mov	w8, #0x6863                	// #26723
  41e968:	movk	w8, #0x7261, lsl #16
  41e96c:	add	x9, sp, #0x8
  41e970:	str	w8, [sp, #8]
  41e974:	add	x19, x9, #0x4
  41e978:	bl	41dc10 <printf@plt+0x1c1a0>
  41e97c:	mov	x1, x0
  41e980:	mov	x0, x19
  41e984:	bl	4017e0 <strcpy@plt>
  41e988:	mov	w0, #0x10                  	// #16
  41e98c:	bl	41ec90 <_Znwm@@Base>
  41e990:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41e994:	ldr	w9, [x8, #2896]
  41e998:	mov	w10, #0xffffffff            	// #-1
  41e99c:	mov	x19, x0
  41e9a0:	add	w11, w9, #0x1
  41e9a4:	stp	w9, w10, [x0]
  41e9a8:	add	x0, sp, #0x8
  41e9ac:	str	w11, [x8, #2896]
  41e9b0:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  41e9b4:	str	x0, [x19, #8]
  41e9b8:	str	x19, [x20]
  41e9bc:	mov	x0, x19
  41e9c0:	ldp	x20, x19, [sp, #32]
  41e9c4:	ldp	x29, x30, [sp, #16]
  41e9c8:	add	sp, sp, #0x30
  41e9cc:	ret
  41e9d0:	ldr	x0, [x0, #8]
  41e9d4:	ret
  41e9d8:	stp	x29, x30, [sp, #-48]!
  41e9dc:	stp	x22, x21, [sp, #16]
  41e9e0:	stp	x20, x19, [sp, #32]
  41e9e4:	mov	x29, sp
  41e9e8:	mov	w19, w1
  41e9ec:	cmp	w1, #0xff
  41e9f0:	mov	x20, x0
  41e9f4:	b.hi	41ea30 <printf@plt+0x1cfc0>  // b.pmore
  41e9f8:	add	x8, x20, w19, uxtw #3
  41e9fc:	ldr	x21, [x8, #2088]
  41ea00:	cbnz	x21, 41eacc <printf@plt+0x1d05c>
  41ea04:	mov	w0, #0x10                  	// #16
  41ea08:	add	x22, x8, #0x828
  41ea0c:	bl	41ec90 <_Znwm@@Base>
  41ea10:	ldr	w8, [x20]
  41ea14:	mov	x21, x0
  41ea18:	add	w9, w8, #0x1
  41ea1c:	str	w9, [x20]
  41ea20:	stp	w8, w19, [x0]
  41ea24:	str	xzr, [x0, #8]
  41ea28:	str	x0, [x22]
  41ea2c:	b	41eacc <printf@plt+0x1d05c>
  41ea30:	tbz	w19, #31, 41ea44 <printf@plt+0x1cfd4>
  41ea34:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  41ea38:	add	x1, x1, #0x6d4
  41ea3c:	mov	w0, #0x2c                  	// #44
  41ea40:	bl	417b7c <printf@plt+0x1610c>
  41ea44:	ldr	w10, [x20, #2080]
  41ea48:	ldr	x8, [x20, #2072]
  41ea4c:	udiv	w9, w19, w10
  41ea50:	msub	w9, w9, w10, w19
  41ea54:	lsl	x11, x9, #4
  41ea58:	ldr	w11, [x8, x11]
  41ea5c:	tbnz	w11, #31, 41ea98 <printf@plt+0x1d028>
  41ea60:	cmp	w11, w19
  41ea64:	b.eq	41ea8c <printf@plt+0x1d01c>  // b.none
  41ea68:	cmp	w9, #0x0
  41ea6c:	csel	w9, w10, w9, eq  // eq = none
  41ea70:	sub	w9, w9, #0x1
  41ea74:	lsl	x11, x9, #4
  41ea78:	ldr	w11, [x8, x11]
  41ea7c:	tbnz	w11, #31, 41ea98 <printf@plt+0x1d028>
  41ea80:	cmp	w11, w19
  41ea84:	b.ne	41ea68 <printf@plt+0x1cff8>  // b.any
  41ea88:	mov	w9, w9
  41ea8c:	add	x8, x8, x9, lsl #4
  41ea90:	ldr	x21, [x8, #8]
  41ea94:	cbnz	x21, 41eacc <printf@plt+0x1d05c>
  41ea98:	mov	w0, #0x10                  	// #16
  41ea9c:	add	x22, x20, #0x818
  41eaa0:	bl	4016a0 <_Znam@plt>
  41eaa4:	ldr	w8, [x20]
  41eaa8:	mov	x21, x0
  41eaac:	mov	w1, w19
  41eab0:	mov	x2, x21
  41eab4:	add	w9, w8, #0x1
  41eab8:	str	w9, [x20]
  41eabc:	stp	w8, w19, [x0]
  41eac0:	str	xzr, [x0, #8]
  41eac4:	mov	x0, x22
  41eac8:	bl	41e2f4 <printf@plt+0x1c884>
  41eacc:	mov	x0, x21
  41ead0:	ldp	x20, x19, [sp, #32]
  41ead4:	ldp	x22, x21, [sp, #16]
  41ead8:	ldp	x29, x30, [sp], #48
  41eadc:	ret
  41eae0:	sub	sp, sp, #0x60
  41eae4:	stp	x29, x30, [sp, #16]
  41eae8:	str	x25, [sp, #32]
  41eaec:	stp	x24, x23, [sp, #48]
  41eaf0:	stp	x22, x21, [sp, #64]
  41eaf4:	stp	x20, x19, [sp, #80]
  41eaf8:	add	x29, sp, #0x10
  41eafc:	ldrb	w8, [x1]
  41eb00:	mov	x20, x1
  41eb04:	mov	x19, x0
  41eb08:	cmp	w8, #0x63
  41eb0c:	b.ne	41ebc8 <printf@plt+0x1d158>  // b.any
  41eb10:	ldrb	w8, [x20, #1]
  41eb14:	cmp	w8, #0x68
  41eb18:	b.ne	41ebc8 <printf@plt+0x1d158>  // b.any
  41eb1c:	ldrb	w8, [x20, #2]
  41eb20:	cmp	w8, #0x61
  41eb24:	b.ne	41ebc8 <printf@plt+0x1d158>  // b.any
  41eb28:	ldrb	w8, [x20, #3]
  41eb2c:	cmp	w8, #0x72
  41eb30:	b.ne	41ebc8 <printf@plt+0x1d158>  // b.any
  41eb34:	add	x21, x20, #0x4
  41eb38:	add	x1, sp, #0x8
  41eb3c:	mov	w2, #0xa                   	// #10
  41eb40:	mov	x0, x21
  41eb44:	bl	401770 <strtol@plt>
  41eb48:	ldr	x8, [sp, #8]
  41eb4c:	cmp	x8, x21
  41eb50:	b.eq	41ebc8 <printf@plt+0x1d158>  // b.none
  41eb54:	cmp	x0, #0xff
  41eb58:	b.hi	41ebc8 <printf@plt+0x1d158>  // b.pmore
  41eb5c:	ldrb	w8, [x8]
  41eb60:	cbnz	w8, 41ebc8 <printf@plt+0x1d158>
  41eb64:	add	x21, x19, x0, lsl #3
  41eb68:	ldr	x22, [x21, #24]!
  41eb6c:	cbnz	x22, 41ec70 <printf@plt+0x1d200>
  41eb70:	mov	w8, #0x6863                	// #26723
  41eb74:	movk	w8, #0x7261, lsl #16
  41eb78:	add	x9, x29, #0x18
  41eb7c:	str	w8, [x29, #24]
  41eb80:	add	x20, x9, #0x4
  41eb84:	bl	41dc10 <printf@plt+0x1c1a0>
  41eb88:	mov	x1, x0
  41eb8c:	mov	x0, x20
  41eb90:	bl	4017e0 <strcpy@plt>
  41eb94:	mov	w0, #0x10                  	// #16
  41eb98:	bl	41ec90 <_Znwm@@Base>
  41eb9c:	ldr	w8, [x19]
  41eba0:	mov	w9, #0xffffffff            	// #-1
  41eba4:	mov	x22, x0
  41eba8:	add	w10, w8, #0x1
  41ebac:	str	w10, [x19]
  41ebb0:	stp	w8, w9, [x0]
  41ebb4:	add	x0, x29, #0x18
  41ebb8:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  41ebbc:	str	x0, [x22, #8]
  41ebc0:	str	x22, [x21]
  41ebc4:	b	41ec70 <printf@plt+0x1d200>
  41ebc8:	mov	x0, x20
  41ebcc:	bl	41f158 <_ZdlPvm@@Base+0x418>
  41ebd0:	mov	x21, x19
  41ebd4:	ldr	x22, [x21, #8]!
  41ebd8:	ldr	w25, [x21, #8]
  41ebdc:	udiv	x8, x0, x25
  41ebe0:	msub	x24, x8, x25, x0
  41ebe4:	lsl	x8, x24, #4
  41ebe8:	ldr	x23, [x22, x8]
  41ebec:	cbz	x23, 41ec3c <printf@plt+0x1d1cc>
  41ebf0:	mov	x0, x23
  41ebf4:	mov	x1, x20
  41ebf8:	bl	401940 <strcmp@plt>
  41ebfc:	cbz	w0, 41ec2c <printf@plt+0x1d1bc>
  41ec00:	cmp	w24, #0x0
  41ec04:	csel	w8, w25, w24, eq  // eq = none
  41ec08:	sub	w24, w8, #0x1
  41ec0c:	lsl	x8, x24, #4
  41ec10:	ldr	x23, [x22, x8]
  41ec14:	cbz	x23, 41ec3c <printf@plt+0x1d1cc>
  41ec18:	mov	x0, x23
  41ec1c:	mov	x1, x20
  41ec20:	bl	401940 <strcmp@plt>
  41ec24:	cbnz	w0, 41ec00 <printf@plt+0x1d190>
  41ec28:	mov	w24, w24
  41ec2c:	add	x8, x22, x24, lsl #4
  41ec30:	ldr	x22, [x8, #8]
  41ec34:	mov	x20, x23
  41ec38:	cbnz	x22, 41ec70 <printf@plt+0x1d200>
  41ec3c:	mov	w0, #0x10                  	// #16
  41ec40:	bl	4016a0 <_Znam@plt>
  41ec44:	ldr	w8, [x19]
  41ec48:	mov	x22, x0
  41ec4c:	mov	w9, #0xffffffff            	// #-1
  41ec50:	mov	x1, x20
  41ec54:	add	w10, w8, #0x1
  41ec58:	str	w10, [x19]
  41ec5c:	stp	w8, w9, [x0]
  41ec60:	mov	x0, x21
  41ec64:	mov	x2, x22
  41ec68:	bl	41ddb8 <printf@plt+0x1c348>
  41ec6c:	str	x0, [x22, #8]
  41ec70:	mov	x0, x22
  41ec74:	ldp	x20, x19, [sp, #80]
  41ec78:	ldp	x22, x21, [sp, #64]
  41ec7c:	ldp	x24, x23, [sp, #48]
  41ec80:	ldr	x25, [sp, #32]
  41ec84:	ldp	x29, x30, [sp, #16]
  41ec88:	add	sp, sp, #0x60
  41ec8c:	ret

000000000041ec90 <_Znwm@@Base>:
  41ec90:	stp	x29, x30, [sp, #-32]!
  41ec94:	str	x19, [sp, #16]
  41ec98:	mov	x29, sp
  41ec9c:	and	x8, x0, #0xffffffff
  41eca0:	cmp	x0, #0x0
  41eca4:	csinc	x0, x8, xzr, ne  // ne = any
  41eca8:	bl	401960 <malloc@plt>
  41ecac:	cbz	x0, 41ecbc <_Znwm@@Base+0x2c>
  41ecb0:	ldr	x19, [sp, #16]
  41ecb4:	ldp	x29, x30, [sp], #32
  41ecb8:	ret
  41ecbc:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  41ecc0:	ldr	x19, [x8, #3928]
  41ecc4:	cbz	x19, 41ecf4 <_Znwm@@Base+0x64>
  41ecc8:	mov	x0, x19
  41eccc:	bl	4016f0 <strlen@plt>
  41ecd0:	mov	x2, x0
  41ecd4:	mov	w0, #0x2                   	// #2
  41ecd8:	mov	x1, x19
  41ecdc:	bl	401950 <write@plt>
  41ece0:	adrp	x1, 422000 <_ZdlPvm@@Base+0x32c0>
  41ece4:	add	x1, x1, #0x620
  41ece8:	mov	w0, #0x2                   	// #2
  41ecec:	mov	w2, #0x2                   	// #2
  41ecf0:	bl	401950 <write@plt>
  41ecf4:	adrp	x0, 425000 <_ZdlPvm@@Base+0x62c0>
  41ecf8:	add	x0, x0, #0x6f6
  41ecfc:	bl	41ed08 <_Znwm@@Base+0x78>
  41ed00:	mov	w0, #0xffffffff            	// #-1
  41ed04:	bl	4017b0 <_exit@plt>
  41ed08:	stp	x29, x30, [sp, #-32]!
  41ed0c:	str	x19, [sp, #16]
  41ed10:	mov	x29, sp
  41ed14:	mov	x19, x0
  41ed18:	bl	4016f0 <strlen@plt>
  41ed1c:	mov	x1, x19
  41ed20:	ldr	x19, [sp, #16]
  41ed24:	mov	x2, x0
  41ed28:	mov	w0, #0x2                   	// #2
  41ed2c:	ldp	x29, x30, [sp], #32
  41ed30:	b	401950 <write@plt>

000000000041ed34 <_ZdlPv@@Base>:
  41ed34:	cbz	x0, 41ed3c <_ZdlPv@@Base+0x8>
  41ed38:	b	401780 <free@plt>
  41ed3c:	ret

000000000041ed40 <_ZdlPvm@@Base>:
  41ed40:	cbz	x0, 41ed48 <_ZdlPvm@@Base+0x8>
  41ed44:	b	401780 <free@plt>
  41ed48:	ret
  41ed4c:	stp	x29, x30, [sp, #-32]!
  41ed50:	str	x19, [sp, #16]
  41ed54:	mov	x29, sp
  41ed58:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  41ed5c:	ldr	w9, [x8, #3920]
  41ed60:	cbz	w9, 41ed70 <_ZdlPvm@@Base+0x30>
  41ed64:	ldr	x19, [sp, #16]
  41ed68:	ldp	x29, x30, [sp], #32
  41ed6c:	ret
  41ed70:	mov	w9, #0x1                   	// #1
  41ed74:	mov	w0, #0x61                  	// #97
  41ed78:	mov	w2, #0x4a5                 	// #1189
  41ed7c:	mov	w3, #0x349                 	// #841
  41ed80:	mov	w1, wzr
  41ed84:	str	w9, [x8, #3920]
  41ed88:	bl	41ef70 <_ZdlPvm@@Base+0x230>
  41ed8c:	mov	w0, #0x62                  	// #98
  41ed90:	mov	w1, #0x8                   	// #8
  41ed94:	mov	w2, #0x586                 	// #1414
  41ed98:	mov	w3, #0x3e8                 	// #1000
  41ed9c:	bl	41ef70 <_ZdlPvm@@Base+0x230>
  41eda0:	mov	w0, #0x63                  	// #99
  41eda4:	mov	w1, #0x10                  	// #16
  41eda8:	mov	w2, #0x511                 	// #1297
  41edac:	mov	w3, #0x395                 	// #917
  41edb0:	bl	41ef70 <_ZdlPvm@@Base+0x230>
  41edb4:	mov	w0, #0x64                  	// #100
  41edb8:	mov	w1, #0x18                  	// #24
  41edbc:	mov	w2, #0x442                 	// #1090
  41edc0:	mov	w3, #0x303                 	// #771
  41edc4:	bl	41ef70 <_ZdlPvm@@Base+0x230>
  41edc8:	mov	w0, #0x7                   	// #7
  41edcc:	bl	4016a0 <_Znam@plt>
  41edd0:	adrp	x10, 425000 <_ZdlPvm@@Base+0x62c0>
  41edd4:	ldr	q0, [x10, #1808]
  41edd8:	mov	w8, #0x656c                	// #25964
  41eddc:	mov	w9, #0x6574                	// #25972
  41ede0:	adrp	x19, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  41ede4:	movk	w8, #0x7474, lsl #16
  41ede8:	movk	w9, #0x72, lsl #16
  41edec:	add	x19, x19, #0xe78
  41edf0:	str	w8, [x0]
  41edf4:	stur	w9, [x0, #3]
  41edf8:	str	x0, [x19]
  41edfc:	mov	w0, #0x6                   	// #6
  41ee00:	stur	q0, [x19, #8]
  41ee04:	bl	4016a0 <_Znam@plt>
  41ee08:	adrp	x9, 425000 <_ZdlPvm@@Base+0x62c0>
  41ee0c:	mov	w8, #0x656c                	// #25964
  41ee10:	ldr	q0, [x9, #1824]
  41ee14:	movk	w8, #0x6167, lsl #16
  41ee18:	str	w8, [x0]
  41ee1c:	mov	w8, #0x6c                  	// #108
  41ee20:	strh	w8, [x0, #4]
  41ee24:	str	x0, [x19, #24]
  41ee28:	mov	w0, #0x8                   	// #8
  41ee2c:	str	q0, [x19, #32]
  41ee30:	bl	4016a0 <_Znam@plt>
  41ee34:	adrp	x8, 425000 <_ZdlPvm@@Base+0x62c0>
  41ee38:	ldr	q0, [x8, #1840]
  41ee3c:	mov	x8, #0x6174                	// #24948
  41ee40:	movk	x8, #0x6c62, lsl #16
  41ee44:	movk	x8, #0x696f, lsl #32
  41ee48:	movk	x8, #0x64, lsl #48
  41ee4c:	str	x8, [x0]
  41ee50:	str	x0, [x19, #48]
  41ee54:	mov	w0, #0x7                   	// #7
  41ee58:	stur	q0, [x19, #56]
  41ee5c:	bl	4016a0 <_Znam@plt>
  41ee60:	mov	w8, #0x656c                	// #25964
  41ee64:	adrp	x9, 425000 <_ZdlPvm@@Base+0x62c0>
  41ee68:	movk	w8, #0x6764, lsl #16
  41ee6c:	ldr	q0, [x9, #1856]
  41ee70:	str	w8, [x0]
  41ee74:	mov	w8, #0x6567                	// #25959
  41ee78:	movk	w8, #0x72, lsl #16
  41ee7c:	stur	w8, [x0, #3]
  41ee80:	str	x0, [x19, #72]
  41ee84:	mov	w0, #0xa                   	// #10
  41ee88:	str	q0, [x19, #80]
  41ee8c:	bl	4016a0 <_Znam@plt>
  41ee90:	adrp	x9, 425000 <_ZdlPvm@@Base+0x62c0>
  41ee94:	add	x9, x9, #0x7b4
  41ee98:	adrp	x10, 425000 <_ZdlPvm@@Base+0x62c0>
  41ee9c:	ldr	x9, [x9]
  41eea0:	ldr	q0, [x10, #1872]
  41eea4:	mov	w8, #0x74                  	// #116
  41eea8:	str	x0, [x19, #96]
  41eeac:	strh	w8, [x0, #8]
  41eeb0:	str	x9, [x0]
  41eeb4:	mov	w0, #0xa                   	// #10
  41eeb8:	stur	q0, [x19, #104]
  41eebc:	bl	4016a0 <_Znam@plt>
  41eec0:	adrp	x9, 425000 <_ZdlPvm@@Base+0x62c0>
  41eec4:	add	x9, x9, #0x7be
  41eec8:	adrp	x10, 425000 <_ZdlPvm@@Base+0x62c0>
  41eecc:	ldr	x9, [x9]
  41eed0:	ldr	q0, [x10, #1888]
  41eed4:	mov	w8, #0x65                  	// #101
  41eed8:	str	x0, [x19, #120]
  41eedc:	strh	w8, [x0, #8]
  41eee0:	str	x9, [x0]
  41eee4:	mov	w0, #0x6                   	// #6
  41eee8:	str	q0, [x19, #128]
  41eeec:	bl	4016a0 <_Znam@plt>
  41eef0:	adrp	x9, 425000 <_ZdlPvm@@Base+0x62c0>
  41eef4:	mov	w8, #0x6f63                	// #28515
  41eef8:	ldr	q0, [x9, #1904]
  41eefc:	movk	w8, #0x316d, lsl #16
  41ef00:	str	w8, [x0]
  41ef04:	mov	w8, #0x30                  	// #48
  41ef08:	strh	w8, [x0, #4]
  41ef0c:	str	x0, [x19, #144]
  41ef10:	mov	w0, #0x8                   	// #8
  41ef14:	stur	q0, [x19, #152]
  41ef18:	bl	4016a0 <_Znam@plt>
  41ef1c:	adrp	x8, 425000 <_ZdlPvm@@Base+0x62c0>
  41ef20:	ldr	q0, [x8, #1920]
  41ef24:	mov	x8, #0x6f6d                	// #28525
  41ef28:	movk	x8, #0x616e, lsl #16
  41ef2c:	movk	x8, #0x6372, lsl #32
  41ef30:	movk	x8, #0x68, lsl #48
  41ef34:	str	x8, [x0]
  41ef38:	str	x0, [x19, #168]
  41ef3c:	mov	w0, #0x3                   	// #3
  41ef40:	str	q0, [x19, #176]
  41ef44:	bl	4016a0 <_Znam@plt>
  41ef48:	adrp	x9, 425000 <_ZdlPvm@@Base+0x62c0>
  41ef4c:	ldr	q0, [x9, #1936]
  41ef50:	mov	w8, #0x6c64                	// #27748
  41ef54:	strh	w8, [x0]
  41ef58:	strb	wzr, [x0, #2]
  41ef5c:	str	x0, [x19, #192]
  41ef60:	stur	q0, [x19, #200]
  41ef64:	ldr	x19, [sp, #16]
  41ef68:	ldp	x29, x30, [sp], #32
  41ef6c:	ret
  41ef70:	str	d10, [sp, #-96]!
  41ef74:	stp	d9, d8, [sp, #8]
  41ef78:	stp	x29, x30, [sp, #24]
  41ef7c:	str	x25, [sp, #40]
  41ef80:	stp	x24, x23, [sp, #48]
  41ef84:	stp	x22, x21, [sp, #64]
  41ef88:	stp	x20, x19, [sp, #80]
  41ef8c:	mov	x29, sp
  41ef90:	mov	w19, w0
  41ef94:	mov	w0, #0x3                   	// #3
  41ef98:	mov	w20, w3
  41ef9c:	mov	w21, w2
  41efa0:	mov	w22, w1
  41efa4:	bl	4016a0 <_Znam@plt>
  41efa8:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  41efac:	add	x8, x8, #0xb78
  41efb0:	mov	w9, #0x18                  	// #24
  41efb4:	smaddl	x22, w22, w9, x8
  41efb8:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  41efbc:	movk	x9, #0x4039, lsl #48
  41efc0:	mov	w8, #0x30                  	// #48
  41efc4:	scvtf	d0, w21
  41efc8:	scvtf	d1, w20
  41efcc:	fmov	d8, x9
  41efd0:	strb	w19, [x0]
  41efd4:	sturh	w8, [x0, #1]
  41efd8:	fdiv	d0, d0, d8
  41efdc:	fdiv	d9, d1, d8
  41efe0:	str	x0, [x22]
  41efe4:	mov	w0, #0x3                   	// #3
  41efe8:	stp	d0, d9, [x22, #8]
  41efec:	bl	4016a0 <_Znam@plt>
  41eff0:	cmp	w21, #0x0
  41eff4:	mov	w8, #0x31                  	// #49
  41eff8:	cinc	w9, w21, lt  // lt = tstop
  41effc:	sturh	w8, [x0, #1]
  41f000:	asr	w8, w9, #1
  41f004:	scvtf	d0, w8
  41f008:	strb	w19, [x0]
  41f00c:	str	x0, [x22, #24]
  41f010:	fdiv	d10, d0, d8
  41f014:	add	w8, w21, #0x3
  41f018:	add	w9, w21, #0x7
  41f01c:	add	w10, w21, #0xf
  41f020:	mov	w0, #0x3                   	// #3
  41f024:	stp	d9, d10, [x22, #32]
  41f028:	csel	w23, w8, w21, lt  // lt = tstop
  41f02c:	csel	w24, w9, w21, lt  // lt = tstop
  41f030:	csel	w21, w10, w21, lt  // lt = tstop
  41f034:	bl	4016a0 <_Znam@plt>
  41f038:	cmp	w20, #0x0
  41f03c:	mov	w8, #0x32                  	// #50
  41f040:	cinc	w9, w20, lt  // lt = tstop
  41f044:	sturh	w8, [x0, #1]
  41f048:	asr	w8, w9, #1
  41f04c:	scvtf	d0, w8
  41f050:	strb	w19, [x0]
  41f054:	str	x0, [x22, #48]
  41f058:	fdiv	d9, d0, d8
  41f05c:	add	w8, w20, #0x3
  41f060:	add	w9, w20, #0x7
  41f064:	mov	w0, #0x3                   	// #3
  41f068:	stp	d10, d9, [x22, #56]
  41f06c:	asr	w23, w23, #2
  41f070:	csel	w25, w8, w20, lt  // lt = tstop
  41f074:	csel	w20, w9, w20, lt  // lt = tstop
  41f078:	bl	4016a0 <_Znam@plt>
  41f07c:	mov	w8, #0x33                  	// #51
  41f080:	scvtf	d0, w23
  41f084:	strb	w19, [x0]
  41f088:	str	x0, [x22, #72]
  41f08c:	sturh	w8, [x0, #1]
  41f090:	fdiv	d10, d0, d8
  41f094:	mov	w0, #0x3                   	// #3
  41f098:	stp	d9, d10, [x22, #80]
  41f09c:	asr	w23, w25, #2
  41f0a0:	bl	4016a0 <_Znam@plt>
  41f0a4:	mov	w8, #0x34                  	// #52
  41f0a8:	scvtf	d0, w23
  41f0ac:	strb	w19, [x0]
  41f0b0:	str	x0, [x22, #96]
  41f0b4:	sturh	w8, [x0, #1]
  41f0b8:	fdiv	d9, d0, d8
  41f0bc:	mov	w0, #0x3                   	// #3
  41f0c0:	stp	d10, d9, [x22, #104]
  41f0c4:	asr	w23, w24, #3
  41f0c8:	bl	4016a0 <_Znam@plt>
  41f0cc:	mov	w8, #0x35                  	// #53
  41f0d0:	scvtf	d0, w23
  41f0d4:	strb	w19, [x0]
  41f0d8:	str	x0, [x22, #120]
  41f0dc:	sturh	w8, [x0, #1]
  41f0e0:	fdiv	d10, d0, d8
  41f0e4:	mov	w0, #0x3                   	// #3
  41f0e8:	stp	d9, d10, [x22, #128]
  41f0ec:	asr	w20, w20, #3
  41f0f0:	bl	4016a0 <_Znam@plt>
  41f0f4:	mov	w8, #0x36                  	// #54
  41f0f8:	scvtf	d0, w20
  41f0fc:	strb	w19, [x0]
  41f100:	str	x0, [x22, #144]
  41f104:	sturh	w8, [x0, #1]
  41f108:	fdiv	d9, d0, d8
  41f10c:	mov	w0, #0x3                   	// #3
  41f110:	stp	d10, d9, [x22, #152]
  41f114:	asr	w20, w21, #4
  41f118:	bl	4016a0 <_Znam@plt>
  41f11c:	scvtf	d0, w20
  41f120:	fdiv	d0, d0, d8
  41f124:	strb	w19, [x0]
  41f128:	str	x0, [x22, #168]
  41f12c:	stp	d9, d0, [x22, #176]
  41f130:	ldp	x20, x19, [sp, #80]
  41f134:	ldp	x22, x21, [sp, #64]
  41f138:	ldp	x24, x23, [sp, #48]
  41f13c:	ldr	x25, [sp, #40]
  41f140:	ldp	x29, x30, [sp, #24]
  41f144:	ldp	d9, d8, [sp, #8]
  41f148:	mov	w8, #0x37                  	// #55
  41f14c:	sturh	w8, [x0, #1]
  41f150:	ldr	d10, [sp], #96
  41f154:	ret
  41f158:	stp	x29, x30, [sp, #-32]!
  41f15c:	str	x19, [sp, #16]
  41f160:	mov	x29, sp
  41f164:	mov	x19, x0
  41f168:	cbz	x0, 41f1ac <_ZdlPvm@@Base+0x46c>
  41f16c:	ldrb	w9, [x19]
  41f170:	cbz	w9, 41f1c4 <_ZdlPvm@@Base+0x484>
  41f174:	mov	x0, xzr
  41f178:	add	x8, x19, #0x1
  41f17c:	lsl	x10, x0, #4
  41f180:	add	x10, x10, w9, uxtb
  41f184:	ldrb	w9, [x8], #1
  41f188:	and	x11, x10, #0xf0000000
  41f18c:	and	x12, x10, #0xffffffff0fffffff
  41f190:	eor	x11, x12, x11, lsr #24
  41f194:	tst	x10, #0xf0000000
  41f198:	csel	x0, x10, x11, eq  // eq = none
  41f19c:	cbnz	w9, 41f17c <_ZdlPvm@@Base+0x43c>
  41f1a0:	ldr	x19, [sp, #16]
  41f1a4:	ldp	x29, x30, [sp], #32
  41f1a8:	ret
  41f1ac:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  41f1b0:	add	x1, x1, #0x7d1
  41f1b4:	mov	w0, #0x1b                  	// #27
  41f1b8:	bl	417b7c <printf@plt+0x1610c>
  41f1bc:	ldrb	w9, [x19]
  41f1c0:	cbnz	w9, 41f174 <_ZdlPvm@@Base+0x434>
  41f1c4:	mov	x0, xzr
  41f1c8:	ldr	x19, [sp, #16]
  41f1cc:	ldp	x29, x30, [sp], #32
  41f1d0:	ret
  41f1d4:	stp	x29, x30, [sp, #-48]!
  41f1d8:	stp	x22, x21, [sp, #16]
  41f1dc:	stp	x20, x19, [sp, #32]
  41f1e0:	mov	x29, sp
  41f1e4:	cmp	w0, #0x65
  41f1e8:	b.cs	41f200 <_ZdlPvm@@Base+0x4c0>  // b.hs, b.nlast
  41f1ec:	mov	w0, #0x65                  	// #101
  41f1f0:	ldp	x20, x19, [sp, #32]
  41f1f4:	ldp	x22, x21, [sp, #16]
  41f1f8:	ldp	x29, x30, [sp], #48
  41f1fc:	ret
  41f200:	adrp	x22, 425000 <_ZdlPvm@@Base+0x62c0>
  41f204:	adrp	x20, 425000 <_ZdlPvm@@Base+0x62c0>
  41f208:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  41f20c:	mov	w19, w0
  41f210:	mov	w0, #0x65                  	// #101
  41f214:	add	x22, x22, #0x808
  41f218:	add	x20, x20, #0x7ee
  41f21c:	add	x21, x21, #0xa48
  41f220:	b	41f230 <_ZdlPvm@@Base+0x4f0>
  41f224:	ldr	w0, [x22], #4
  41f228:	cmp	w0, w19
  41f22c:	b.hi	41f1f0 <_ZdlPvm@@Base+0x4b0>  // b.pmore
  41f230:	cbnz	w0, 41f224 <_ZdlPvm@@Base+0x4e4>
  41f234:	mov	x0, x20
  41f238:	mov	x1, x21
  41f23c:	mov	x2, x21
  41f240:	mov	x3, x21
  41f244:	bl	418ebc <printf@plt+0x1744c>
  41f248:	b	41f224 <_ZdlPvm@@Base+0x4e4>
  41f24c:	stp	x29, x30, [sp, #-80]!
  41f250:	stp	x26, x25, [sp, #16]
  41f254:	stp	x24, x23, [sp, #32]
  41f258:	stp	x22, x21, [sp, #48]
  41f25c:	stp	x20, x19, [sp, #64]
  41f260:	mov	x29, sp
  41f264:	mov	w22, w4
  41f268:	mov	x20, x2
  41f26c:	mov	x23, x1
  41f270:	mov	x19, x0
  41f274:	cbz	w3, 41f290 <_ZdlPvm@@Base+0x550>
  41f278:	adrp	x0, 425000 <_ZdlPvm@@Base+0x62c0>
  41f27c:	add	x0, x0, #0x85c
  41f280:	bl	401980 <getenv@plt>
  41f284:	mov	x21, x0
  41f288:	cbnz	x23, 41f298 <_ZdlPvm@@Base+0x558>
  41f28c:	b	41f2c8 <_ZdlPvm@@Base+0x588>
  41f290:	mov	x21, xzr
  41f294:	cbz	x23, 41f2c8 <_ZdlPvm@@Base+0x588>
  41f298:	mov	x0, x23
  41f29c:	bl	401980 <getenv@plt>
  41f2a0:	mov	x23, x0
  41f2a4:	cbz	x0, 41f2c8 <_ZdlPvm@@Base+0x588>
  41f2a8:	ldrb	w8, [x23]
  41f2ac:	cbz	w8, 41f2f0 <_ZdlPvm@@Base+0x5b0>
  41f2b0:	mov	x0, x23
  41f2b4:	bl	4016f0 <strlen@plt>
  41f2b8:	add	x25, x0, #0x1
  41f2bc:	mov	w24, #0x1                   	// #1
  41f2c0:	cbnz	x21, 41f2d4 <_ZdlPvm@@Base+0x594>
  41f2c4:	b	41f2fc <_ZdlPvm@@Base+0x5bc>
  41f2c8:	mov	w24, wzr
  41f2cc:	mov	x25, xzr
  41f2d0:	cbz	x21, 41f2fc <_ZdlPvm@@Base+0x5bc>
  41f2d4:	ldrb	w8, [x21]
  41f2d8:	cbz	w8, 41f2fc <_ZdlPvm@@Base+0x5bc>
  41f2dc:	mov	x0, x21
  41f2e0:	bl	4016f0 <strlen@plt>
  41f2e4:	add	x26, x0, #0x1
  41f2e8:	cbnz	x20, 41f304 <_ZdlPvm@@Base+0x5c4>
  41f2ec:	b	41f318 <_ZdlPvm@@Base+0x5d8>
  41f2f0:	mov	x25, xzr
  41f2f4:	mov	w24, #0x1                   	// #1
  41f2f8:	cbnz	x21, 41f2d4 <_ZdlPvm@@Base+0x594>
  41f2fc:	mov	x26, xzr
  41f300:	cbz	x20, 41f318 <_ZdlPvm@@Base+0x5d8>
  41f304:	ldrb	w8, [x20]
  41f308:	cbz	w8, 41f318 <_ZdlPvm@@Base+0x5d8>
  41f30c:	mov	x0, x20
  41f310:	bl	4016f0 <strlen@plt>
  41f314:	b	41f31c <_ZdlPvm@@Base+0x5dc>
  41f318:	mov	x0, xzr
  41f31c:	cmp	w22, #0x0
  41f320:	mov	w8, #0x3                   	// #3
  41f324:	csinc	x8, x8, xzr, ne  // ne = any
  41f328:	add	x8, x8, x25
  41f32c:	add	x8, x8, x26
  41f330:	add	x0, x8, x0
  41f334:	bl	4016a0 <_Znam@plt>
  41f338:	str	x0, [x19]
  41f33c:	strb	wzr, [x0]
  41f340:	cbz	w24, 41f368 <_ZdlPvm@@Base+0x628>
  41f344:	ldrb	w8, [x23]
  41f348:	cbz	w8, 41f368 <_ZdlPvm@@Base+0x628>
  41f34c:	mov	x1, x23
  41f350:	bl	401a50 <strcat@plt>
  41f354:	ldr	x23, [x19]
  41f358:	mov	x0, x23
  41f35c:	bl	4016f0 <strlen@plt>
  41f360:	mov	w8, #0x3a                  	// #58
  41f364:	strh	w8, [x23, x0]
  41f368:	cbz	w22, 41f394 <_ZdlPvm@@Base+0x654>
  41f36c:	ldr	x22, [x19]
  41f370:	mov	x0, x22
  41f374:	bl	4016f0 <strlen@plt>
  41f378:	mov	w8, #0x2e                  	// #46
  41f37c:	strh	w8, [x22, x0]
  41f380:	ldr	x22, [x19]
  41f384:	mov	x0, x22
  41f388:	bl	4016f0 <strlen@plt>
  41f38c:	mov	w8, #0x3a                  	// #58
  41f390:	strh	w8, [x22, x0]
  41f394:	cbz	x21, 41f3c0 <_ZdlPvm@@Base+0x680>
  41f398:	ldrb	w8, [x21]
  41f39c:	cbz	w8, 41f3c0 <_ZdlPvm@@Base+0x680>
  41f3a0:	ldr	x0, [x19]
  41f3a4:	mov	x1, x21
  41f3a8:	bl	401a50 <strcat@plt>
  41f3ac:	ldr	x21, [x19]
  41f3b0:	mov	x0, x21
  41f3b4:	bl	4016f0 <strlen@plt>
  41f3b8:	mov	w8, #0x3a                  	// #58
  41f3bc:	strh	w8, [x21, x0]
  41f3c0:	cbz	x20, 41f3d8 <_ZdlPvm@@Base+0x698>
  41f3c4:	ldrb	w8, [x20]
  41f3c8:	cbz	w8, 41f3d8 <_ZdlPvm@@Base+0x698>
  41f3cc:	ldr	x0, [x19]
  41f3d0:	mov	x1, x20
  41f3d4:	bl	401a50 <strcat@plt>
  41f3d8:	ldr	x0, [x19]
  41f3dc:	bl	4016f0 <strlen@plt>
  41f3e0:	str	w0, [x19, #8]
  41f3e4:	ldp	x20, x19, [sp, #64]
  41f3e8:	ldp	x22, x21, [sp, #48]
  41f3ec:	ldp	x24, x23, [sp, #32]
  41f3f0:	ldp	x26, x25, [sp, #16]
  41f3f4:	ldp	x29, x30, [sp], #80
  41f3f8:	ret
  41f3fc:	ldr	x0, [x0]
  41f400:	cbz	x0, 41f408 <_ZdlPvm@@Base+0x6c8>
  41f404:	b	401900 <_ZdaPv@plt>
  41f408:	ret
  41f40c:	stp	x29, x30, [sp, #-80]!
  41f410:	str	x25, [sp, #16]
  41f414:	stp	x24, x23, [sp, #32]
  41f418:	stp	x22, x21, [sp, #48]
  41f41c:	stp	x20, x19, [sp, #64]
  41f420:	mov	x29, sp
  41f424:	ldr	x19, [x0]
  41f428:	mov	x24, x0
  41f42c:	mov	x20, x1
  41f430:	mov	x0, x19
  41f434:	bl	4016f0 <strlen@plt>
  41f438:	mov	x21, x0
  41f43c:	mov	x0, x20
  41f440:	bl	4016f0 <strlen@plt>
  41f444:	mov	x23, x0
  41f448:	add	w8, w21, w23
  41f44c:	add	w0, w8, #0x2
  41f450:	bl	4016a0 <_Znam@plt>
  41f454:	ldr	w22, [x24, #8]
  41f458:	str	x0, [x24]
  41f45c:	mov	x1, x19
  41f460:	mov	x25, x0
  41f464:	sub	w24, w21, w22
  41f468:	mov	x2, x24
  41f46c:	bl	4016c0 <memcpy@plt>
  41f470:	add	x24, x25, x24
  41f474:	cbz	w22, 41f4d4 <_ZdlPvm@@Base+0x794>
  41f478:	and	x23, x23, #0xffffffff
  41f47c:	mov	x0, x24
  41f480:	mov	x1, x20
  41f484:	mov	x2, x23
  41f488:	bl	4016c0 <memcpy@plt>
  41f48c:	add	x20, x24, x23
  41f490:	mov	w8, #0x3a                  	// #58
  41f494:	add	x9, x19, w21, uxtw
  41f498:	strb	w8, [x20], #1
  41f49c:	sub	x1, x9, x22
  41f4a0:	mov	x0, x20
  41f4a4:	mov	x2, x22
  41f4a8:	bl	4016c0 <memcpy@plt>
  41f4ac:	add	x8, x20, x22
  41f4b0:	strb	wzr, [x8]
  41f4b4:	cbz	x19, 41f4fc <_ZdlPvm@@Base+0x7bc>
  41f4b8:	mov	x0, x19
  41f4bc:	ldp	x20, x19, [sp, #64]
  41f4c0:	ldp	x22, x21, [sp, #48]
  41f4c4:	ldp	x24, x23, [sp, #32]
  41f4c8:	ldr	x25, [sp, #16]
  41f4cc:	ldp	x29, x30, [sp], #80
  41f4d0:	b	401900 <_ZdaPv@plt>
  41f4d4:	mov	w8, #0x3a                  	// #58
  41f4d8:	strb	w8, [x24], #1
  41f4dc:	and	x21, x23, #0xffffffff
  41f4e0:	mov	x0, x24
  41f4e4:	mov	x1, x20
  41f4e8:	mov	x2, x21
  41f4ec:	bl	4016c0 <memcpy@plt>
  41f4f0:	add	x8, x24, x21
  41f4f4:	strb	wzr, [x8]
  41f4f8:	cbnz	x19, 41f4b8 <_ZdlPvm@@Base+0x778>
  41f4fc:	ldp	x20, x19, [sp, #64]
  41f500:	ldp	x22, x21, [sp, #48]
  41f504:	ldp	x24, x23, [sp, #32]
  41f508:	ldr	x25, [sp, #16]
  41f50c:	ldp	x29, x30, [sp], #80
  41f510:	ret
  41f514:	sub	sp, sp, #0x70
  41f518:	stp	x29, x30, [sp, #16]
  41f51c:	stp	x28, x27, [sp, #32]
  41f520:	stp	x26, x25, [sp, #48]
  41f524:	stp	x24, x23, [sp, #64]
  41f528:	stp	x22, x21, [sp, #80]
  41f52c:	stp	x20, x19, [sp, #96]
  41f530:	add	x29, sp, #0x10
  41f534:	mov	x19, x2
  41f538:	mov	x20, x1
  41f53c:	mov	x21, x0
  41f540:	cbz	x1, 41f554 <_ZdlPvm@@Base+0x814>
  41f544:	ldrb	w8, [x20]
  41f548:	cmp	w8, #0x2f
  41f54c:	b.ne	41f570 <_ZdlPvm@@Base+0x830>  // b.any
  41f550:	b	41f670 <_ZdlPvm@@Base+0x930>
  41f554:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  41f558:	add	x1, x1, #0x861
  41f55c:	mov	w0, #0x61                  	// #97
  41f560:	bl	417b7c <printf@plt+0x1610c>
  41f564:	ldrb	w8, [x20]
  41f568:	cmp	w8, #0x2f
  41f56c:	b.eq	41f670 <_ZdlPvm@@Base+0x930>  // b.none
  41f570:	ldr	x23, [x21]
  41f574:	ldrb	w8, [x23]
  41f578:	cbz	w8, 41f670 <_ZdlPvm@@Base+0x930>
  41f57c:	mov	x0, x20
  41f580:	str	x19, [sp, #8]
  41f584:	bl	4016f0 <strlen@plt>
  41f588:	and	x8, x0, #0xffffffff
  41f58c:	mov	x27, #0x1                   	// #1
  41f590:	adrp	x21, 425000 <_ZdlPvm@@Base+0x62c0>
  41f594:	movk	x27, #0x8000, lsl #32
  41f598:	mov	w28, #0x2f                  	// #47
  41f59c:	add	x19, x8, #0x1
  41f5a0:	add	x21, x21, #0x1b5
  41f5a4:	mov	w1, #0x3a                  	// #58
  41f5a8:	mov	x0, x23
  41f5ac:	bl	4017a0 <strchr@plt>
  41f5b0:	mov	x22, x0
  41f5b4:	cbz	x0, 41f5e4 <_ZdlPvm@@Base+0x8a4>
  41f5b8:	subs	x24, x22, x23
  41f5bc:	b.ls	41f5f8 <_ZdlPvm@@Base+0x8b8>  // b.plast
  41f5c0:	ldurb	w8, [x22, #-1]
  41f5c4:	mov	w9, #0x1                   	// #1
  41f5c8:	cmp	x8, #0x3f
  41f5cc:	lsl	x8, x9, x8
  41f5d0:	cset	w9, hi  // hi = pmore
  41f5d4:	tst	x8, x27
  41f5d8:	cset	w8, eq  // eq = none
  41f5dc:	orr	w26, w9, w8
  41f5e0:	b	41f5fc <_ZdlPvm@@Base+0x8bc>
  41f5e4:	mov	x0, x23
  41f5e8:	bl	4016f0 <strlen@plt>
  41f5ec:	add	x22, x23, x0
  41f5f0:	subs	x24, x22, x23
  41f5f4:	b.hi	41f5c0 <_ZdlPvm@@Base+0x880>  // b.pmore
  41f5f8:	mov	w26, wzr
  41f5fc:	add	x8, x19, x24
  41f600:	add	x0, x8, x26
  41f604:	bl	4016a0 <_Znam@plt>
  41f608:	mov	x1, x23
  41f60c:	mov	x2, x24
  41f610:	mov	x25, x0
  41f614:	bl	4016c0 <memcpy@plt>
  41f618:	cbz	w26, 41f620 <_ZdlPvm@@Base+0x8e0>
  41f61c:	strb	w28, [x25, x24]
  41f620:	add	x8, x25, x24
  41f624:	add	x0, x8, x26
  41f628:	mov	x1, x20
  41f62c:	bl	4017e0 <strcpy@plt>
  41f630:	mov	x0, x25
  41f634:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  41f638:	mov	x24, x0
  41f63c:	mov	x0, x25
  41f640:	bl	401900 <_ZdaPv@plt>
  41f644:	mov	x0, x24
  41f648:	mov	x1, x21
  41f64c:	bl	401930 <fopen@plt>
  41f650:	cbnz	x0, 41f69c <_ZdlPvm@@Base+0x95c>
  41f654:	mov	x0, x24
  41f658:	bl	401780 <free@plt>
  41f65c:	ldrb	w8, [x22], #1
  41f660:	mov	x23, x22
  41f664:	cbnz	w8, 41f5a4 <_ZdlPvm@@Base+0x864>
  41f668:	mov	x23, xzr
  41f66c:	b	41f6b8 <_ZdlPvm@@Base+0x978>
  41f670:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  41f674:	add	x1, x1, #0x1b5
  41f678:	mov	x0, x20
  41f67c:	bl	401930 <fopen@plt>
  41f680:	mov	x23, x0
  41f684:	cbz	x0, 41f6b8 <_ZdlPvm@@Base+0x978>
  41f688:	cbz	x19, 41f6b8 <_ZdlPvm@@Base+0x978>
  41f68c:	mov	x0, x20
  41f690:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  41f694:	str	x0, [x19]
  41f698:	b	41f6b8 <_ZdlPvm@@Base+0x978>
  41f69c:	ldr	x8, [sp, #8]
  41f6a0:	mov	x23, x0
  41f6a4:	cbz	x8, 41f6b0 <_ZdlPvm@@Base+0x970>
  41f6a8:	str	x24, [x8]
  41f6ac:	b	41f6b8 <_ZdlPvm@@Base+0x978>
  41f6b0:	mov	x0, x24
  41f6b4:	bl	401780 <free@plt>
  41f6b8:	mov	x0, x23
  41f6bc:	ldp	x20, x19, [sp, #96]
  41f6c0:	ldp	x22, x21, [sp, #80]
  41f6c4:	ldp	x24, x23, [sp, #64]
  41f6c8:	ldp	x26, x25, [sp, #48]
  41f6cc:	ldp	x28, x27, [sp, #32]
  41f6d0:	ldp	x29, x30, [sp, #16]
  41f6d4:	add	sp, sp, #0x70
  41f6d8:	ret
  41f6dc:	stp	x29, x30, [sp, #-96]!
  41f6e0:	stp	x28, x27, [sp, #16]
  41f6e4:	stp	x26, x25, [sp, #32]
  41f6e8:	stp	x24, x23, [sp, #48]
  41f6ec:	stp	x22, x21, [sp, #64]
  41f6f0:	stp	x20, x19, [sp, #80]
  41f6f4:	mov	x29, sp
  41f6f8:	adrp	x8, 425000 <_ZdlPvm@@Base+0x62c0>
  41f6fc:	add	x8, x8, #0x1b5
  41f700:	cmp	x3, #0x0
  41f704:	csel	x21, x8, x3, eq  // eq = none
  41f708:	mov	x20, x1
  41f70c:	mov	x22, x0
  41f710:	mov	w1, #0x72                  	// #114
  41f714:	mov	x0, x21
  41f718:	mov	x19, x2
  41f71c:	bl	4017a0 <strchr@plt>
  41f720:	mov	x23, x0
  41f724:	cbz	x20, 41f85c <_ZdlPvm@@Base+0xb1c>
  41f728:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  41f72c:	add	x1, x1, #0xd68
  41f730:	mov	x0, x20
  41f734:	bl	401940 <strcmp@plt>
  41f738:	cbz	w0, 41f85c <_ZdlPvm@@Base+0xb1c>
  41f73c:	cbz	x23, 41f8bc <_ZdlPvm@@Base+0xb7c>
  41f740:	ldrb	w8, [x20]
  41f744:	cmp	w8, #0x2f
  41f748:	b.eq	41f8bc <_ZdlPvm@@Base+0xb7c>  // b.none
  41f74c:	ldr	x23, [x22]
  41f750:	ldrb	w8, [x23]
  41f754:	cbz	w8, 41f8bc <_ZdlPvm@@Base+0xb7c>
  41f758:	mov	x0, x20
  41f75c:	bl	4016f0 <strlen@plt>
  41f760:	and	x8, x0, #0xffffffff
  41f764:	add	x28, x8, #0x1
  41f768:	mov	w26, #0x2f                  	// #47
  41f76c:	mov	w1, #0x3a                  	// #58
  41f770:	mov	x0, x23
  41f774:	bl	4017a0 <strchr@plt>
  41f778:	mov	x22, x0
  41f77c:	cbz	x0, 41f7b4 <_ZdlPvm@@Base+0xa74>
  41f780:	subs	x24, x22, x23
  41f784:	b.ls	41f7c8 <_ZdlPvm@@Base+0xa88>  // b.plast
  41f788:	ldurb	w8, [x22, #-1]
  41f78c:	mov	w9, #0x1                   	// #1
  41f790:	mov	x10, #0x1                   	// #1
  41f794:	movk	x10, #0x8000, lsl #32
  41f798:	cmp	x8, #0x3f
  41f79c:	lsl	x8, x9, x8
  41f7a0:	cset	w9, hi  // hi = pmore
  41f7a4:	tst	x8, x10
  41f7a8:	cset	w8, eq  // eq = none
  41f7ac:	orr	w27, w9, w8
  41f7b0:	b	41f7cc <_ZdlPvm@@Base+0xa8c>
  41f7b4:	mov	x0, x23
  41f7b8:	bl	4016f0 <strlen@plt>
  41f7bc:	add	x22, x23, x0
  41f7c0:	subs	x24, x22, x23
  41f7c4:	b.hi	41f788 <_ZdlPvm@@Base+0xa48>  // b.pmore
  41f7c8:	mov	w27, wzr
  41f7cc:	add	x8, x28, x24
  41f7d0:	add	x0, x8, x27
  41f7d4:	bl	4016a0 <_Znam@plt>
  41f7d8:	mov	x1, x23
  41f7dc:	mov	x2, x24
  41f7e0:	mov	x25, x0
  41f7e4:	bl	4016c0 <memcpy@plt>
  41f7e8:	cbz	w27, 41f7f0 <_ZdlPvm@@Base+0xab0>
  41f7ec:	strb	w26, [x25, x24]
  41f7f0:	add	x8, x25, x24
  41f7f4:	add	x0, x8, x27
  41f7f8:	mov	x1, x20
  41f7fc:	bl	4017e0 <strcpy@plt>
  41f800:	mov	x0, x25
  41f804:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  41f808:	mov	x24, x0
  41f80c:	mov	x0, x25
  41f810:	bl	401900 <_ZdaPv@plt>
  41f814:	mov	x0, x24
  41f818:	mov	x1, x21
  41f81c:	bl	401930 <fopen@plt>
  41f820:	cbnz	x0, 41f8e4 <_ZdlPvm@@Base+0xba4>
  41f824:	bl	401910 <__errno_location@plt>
  41f828:	ldr	w27, [x0]
  41f82c:	mov	x25, x0
  41f830:	mov	x0, x24
  41f834:	bl	401780 <free@plt>
  41f838:	cmp	w27, #0x2
  41f83c:	b.ne	41f8f4 <_ZdlPvm@@Base+0xbb4>  // b.any
  41f840:	ldrb	w8, [x22], #1
  41f844:	mov	x23, x22
  41f848:	cbnz	w8, 41f76c <_ZdlPvm@@Base+0xa2c>
  41f84c:	mov	x23, xzr
  41f850:	mov	w8, #0x2                   	// #2
  41f854:	str	w8, [x25]
  41f858:	b	41f89c <_ZdlPvm@@Base+0xb5c>
  41f85c:	cbz	x19, 41f880 <_ZdlPvm@@Base+0xb40>
  41f860:	adrp	x8, 425000 <_ZdlPvm@@Base+0x62c0>
  41f864:	adrp	x9, 421000 <_ZdlPvm@@Base+0x22c0>
  41f868:	add	x8, x8, #0x882
  41f86c:	add	x9, x9, #0xf71
  41f870:	cmp	x23, #0x0
  41f874:	csel	x0, x9, x8, ne  // ne = any
  41f878:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  41f87c:	str	x0, [x19]
  41f880:	adrp	x8, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41f884:	adrp	x9, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41f888:	add	x8, x8, #0xe38
  41f88c:	add	x9, x9, #0xe40
  41f890:	cmp	x23, #0x0
  41f894:	csel	x8, x8, x9, ne  // ne = any
  41f898:	ldr	x23, [x8]
  41f89c:	mov	x0, x23
  41f8a0:	ldp	x20, x19, [sp, #80]
  41f8a4:	ldp	x22, x21, [sp, #64]
  41f8a8:	ldp	x24, x23, [sp, #48]
  41f8ac:	ldp	x26, x25, [sp, #32]
  41f8b0:	ldp	x28, x27, [sp, #16]
  41f8b4:	ldp	x29, x30, [sp], #96
  41f8b8:	ret
  41f8bc:	mov	x0, x20
  41f8c0:	mov	x1, x21
  41f8c4:	bl	401930 <fopen@plt>
  41f8c8:	mov	x23, x0
  41f8cc:	cbz	x0, 41f89c <_ZdlPvm@@Base+0xb5c>
  41f8d0:	cbz	x19, 41f89c <_ZdlPvm@@Base+0xb5c>
  41f8d4:	mov	x0, x20
  41f8d8:	bl	4205ec <_ZdlPvm@@Base+0x18ac>
  41f8dc:	str	x0, [x19]
  41f8e0:	b	41f89c <_ZdlPvm@@Base+0xb5c>
  41f8e4:	mov	x23, x0
  41f8e8:	cbz	x19, 41f900 <_ZdlPvm@@Base+0xbc0>
  41f8ec:	str	x24, [x19]
  41f8f0:	b	41f89c <_ZdlPvm@@Base+0xb5c>
  41f8f4:	mov	x23, xzr
  41f8f8:	str	w27, [x25]
  41f8fc:	b	41f89c <_ZdlPvm@@Base+0xb5c>
  41f900:	mov	x0, x24
  41f904:	bl	401780 <free@plt>
  41f908:	b	41f89c <_ZdlPvm@@Base+0xb5c>
  41f90c:	stp	xzr, xzr, [x0]
  41f910:	ret
  41f914:	stp	x29, x30, [sp, #-48]!
  41f918:	str	x21, [sp, #16]
  41f91c:	stp	x20, x19, [sp, #32]
  41f920:	mov	x29, sp
  41f924:	mov	w21, w2
  41f928:	mov	x20, x1
  41f92c:	mov	x19, x0
  41f930:	str	w2, [x0, #8]
  41f934:	tbnz	w2, #31, 41f954 <_ZdlPvm@@Base+0xc14>
  41f938:	cbnz	w21, 41f964 <_ZdlPvm@@Base+0xc24>
  41f93c:	str	wzr, [x19, #12]
  41f940:	str	xzr, [x19]
  41f944:	ldp	x20, x19, [sp, #32]
  41f948:	ldr	x21, [sp, #16]
  41f94c:	ldp	x29, x30, [sp], #48
  41f950:	ret
  41f954:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  41f958:	add	x1, x1, #0x898
  41f95c:	mov	w0, #0x57                  	// #87
  41f960:	bl	417b7c <printf@plt+0x1610c>
  41f964:	lsl	w8, w21, #1
  41f968:	sxtw	x0, w8
  41f96c:	str	w8, [x19, #12]
  41f970:	bl	4016a0 <_Znam@plt>
  41f974:	str	x0, [x19]
  41f978:	sxtw	x2, w21
  41f97c:	mov	x1, x20
  41f980:	ldp	x20, x19, [sp, #32]
  41f984:	ldr	x21, [sp, #16]
  41f988:	ldp	x29, x30, [sp], #48
  41f98c:	b	4016c0 <memcpy@plt>
  41f990:	stp	x29, x30, [sp, #-48]!
  41f994:	str	x21, [sp, #16]
  41f998:	stp	x20, x19, [sp, #32]
  41f99c:	mov	x29, sp
  41f9a0:	mov	x19, x0
  41f9a4:	cbz	x1, 41f9ec <_ZdlPvm@@Base+0xcac>
  41f9a8:	mov	x0, x1
  41f9ac:	mov	x20, x1
  41f9b0:	bl	4016f0 <strlen@plt>
  41f9b4:	mov	x21, x0
  41f9b8:	str	w21, [x19, #8]
  41f9bc:	cbz	w21, 41f9f4 <_ZdlPvm@@Base+0xcb4>
  41f9c0:	lsl	w8, w21, #1
  41f9c4:	sxtw	x0, w8
  41f9c8:	str	w8, [x19, #12]
  41f9cc:	bl	4016a0 <_Znam@plt>
  41f9d0:	str	x0, [x19]
  41f9d4:	sxtw	x2, w21
  41f9d8:	mov	x1, x20
  41f9dc:	ldp	x20, x19, [sp, #32]
  41f9e0:	ldr	x21, [sp, #16]
  41f9e4:	ldp	x29, x30, [sp], #48
  41f9e8:	b	4016c0 <memcpy@plt>
  41f9ec:	str	xzr, [x19, #8]
  41f9f0:	b	41f9f8 <_ZdlPvm@@Base+0xcb8>
  41f9f4:	str	wzr, [x19, #12]
  41f9f8:	str	xzr, [x19]
  41f9fc:	ldp	x20, x19, [sp, #32]
  41fa00:	ldr	x21, [sp, #16]
  41fa04:	ldp	x29, x30, [sp], #48
  41fa08:	ret
  41fa0c:	stp	x29, x30, [sp, #-32]!
  41fa10:	stp	x20, x19, [sp, #16]
  41fa14:	mov	x29, sp
  41fa18:	adrp	x8, 425000 <_ZdlPvm@@Base+0x62c0>
  41fa1c:	ldr	d0, [x8, #2192]
  41fa20:	mov	x20, x0
  41fa24:	mov	w19, w1
  41fa28:	str	d0, [x0, #8]
  41fa2c:	mov	w0, #0x2                   	// #2
  41fa30:	bl	4016a0 <_Znam@plt>
  41fa34:	str	x0, [x20]
  41fa38:	strb	w19, [x0]
  41fa3c:	ldp	x20, x19, [sp, #16]
  41fa40:	ldp	x29, x30, [sp], #32
  41fa44:	ret
  41fa48:	stp	x29, x30, [sp, #-48]!
  41fa4c:	str	x21, [sp, #16]
  41fa50:	stp	x20, x19, [sp, #32]
  41fa54:	mov	x29, sp
  41fa58:	ldrsw	x19, [x1, #8]
  41fa5c:	mov	x20, x0
  41fa60:	str	w19, [x0, #8]
  41fa64:	cbz	w19, 41fa94 <_ZdlPvm@@Base+0xd54>
  41fa68:	lsl	x0, x19, #1
  41fa6c:	mov	x21, x1
  41fa70:	str	w0, [x20, #12]
  41fa74:	bl	4016a0 <_Znam@plt>
  41fa78:	str	x0, [x20]
  41fa7c:	ldr	x1, [x21]
  41fa80:	mov	x2, x19
  41fa84:	ldp	x20, x19, [sp, #32]
  41fa88:	ldr	x21, [sp, #16]
  41fa8c:	ldp	x29, x30, [sp], #48
  41fa90:	b	4016c0 <memcpy@plt>
  41fa94:	str	wzr, [x20, #12]
  41fa98:	str	xzr, [x20]
  41fa9c:	ldp	x20, x19, [sp, #32]
  41faa0:	ldr	x21, [sp, #16]
  41faa4:	ldp	x29, x30, [sp], #48
  41faa8:	ret
  41faac:	ldr	x0, [x0]
  41fab0:	cbz	x0, 41fab8 <_ZdlPvm@@Base+0xd78>
  41fab4:	b	401900 <_ZdaPv@plt>
  41fab8:	ret
  41fabc:	stp	x29, x30, [sp, #-48]!
  41fac0:	str	x21, [sp, #16]
  41fac4:	stp	x20, x19, [sp, #32]
  41fac8:	mov	x29, sp
  41facc:	ldr	w8, [x0, #12]
  41fad0:	ldrsw	x21, [x1, #8]
  41fad4:	mov	x19, x0
  41fad8:	ldr	x0, [x0]
  41fadc:	mov	x20, x1
  41fae0:	cmp	w8, w21
  41fae4:	b.ge	41fb00 <_ZdlPvm@@Base+0xdc0>  // b.tcont
  41fae8:	cbz	x0, 41faf0 <_ZdlPvm@@Base+0xdb0>
  41faec:	bl	401900 <_ZdaPv@plt>
  41faf0:	cbz	w21, 41fb2c <_ZdlPvm@@Base+0xdec>
  41faf4:	lsl	x0, x21, #1
  41faf8:	str	w0, [x19, #12]
  41fafc:	bl	4016a0 <_Znam@plt>
  41fb00:	str	x0, [x19]
  41fb04:	ldrsw	x2, [x20, #8]
  41fb08:	str	w2, [x19, #8]
  41fb0c:	cbz	w2, 41fb18 <_ZdlPvm@@Base+0xdd8>
  41fb10:	ldr	x1, [x20]
  41fb14:	bl	4016c0 <memcpy@plt>
  41fb18:	mov	x0, x19
  41fb1c:	ldp	x20, x19, [sp, #32]
  41fb20:	ldr	x21, [sp, #16]
  41fb24:	ldp	x29, x30, [sp], #48
  41fb28:	ret
  41fb2c:	mov	x0, xzr
  41fb30:	str	wzr, [x19, #12]
  41fb34:	str	x0, [x19]
  41fb38:	ldrsw	x2, [x20, #8]
  41fb3c:	str	w2, [x19, #8]
  41fb40:	cbnz	w2, 41fb10 <_ZdlPvm@@Base+0xdd0>
  41fb44:	b	41fb18 <_ZdlPvm@@Base+0xdd8>
  41fb48:	stp	x29, x30, [sp, #-48]!
  41fb4c:	str	x21, [sp, #16]
  41fb50:	stp	x20, x19, [sp, #32]
  41fb54:	mov	x29, sp
  41fb58:	mov	x19, x0
  41fb5c:	cbz	x1, 41fbc4 <_ZdlPvm@@Base+0xe84>
  41fb60:	mov	x0, x1
  41fb64:	mov	x20, x1
  41fb68:	bl	4016f0 <strlen@plt>
  41fb6c:	ldr	w9, [x19, #12]
  41fb70:	ldr	x8, [x19]
  41fb74:	mov	x21, x0
  41fb78:	cmp	w9, w21
  41fb7c:	b.ge	41fba4 <_ZdlPvm@@Base+0xe64>  // b.tcont
  41fb80:	cbz	x8, 41fb8c <_ZdlPvm@@Base+0xe4c>
  41fb84:	mov	x0, x8
  41fb88:	bl	401900 <_ZdaPv@plt>
  41fb8c:	cbz	w21, 41fbd0 <_ZdlPvm@@Base+0xe90>
  41fb90:	lsl	w8, w21, #1
  41fb94:	sxtw	x0, w8
  41fb98:	str	w8, [x19, #12]
  41fb9c:	bl	4016a0 <_Znam@plt>
  41fba0:	mov	x8, x0
  41fba4:	str	x8, [x19]
  41fba8:	str	w21, [x19, #8]
  41fbac:	cbz	w21, 41fbd4 <_ZdlPvm@@Base+0xe94>
  41fbb0:	sxtw	x2, w21
  41fbb4:	mov	x0, x8
  41fbb8:	mov	x1, x20
  41fbbc:	bl	4016c0 <memcpy@plt>
  41fbc0:	b	41fbd4 <_ZdlPvm@@Base+0xe94>
  41fbc4:	ldr	x0, [x19]
  41fbc8:	cbz	x0, 41fbd0 <_ZdlPvm@@Base+0xe90>
  41fbcc:	bl	401900 <_ZdaPv@plt>
  41fbd0:	stp	xzr, xzr, [x19]
  41fbd4:	mov	x0, x19
  41fbd8:	ldp	x20, x19, [sp, #32]
  41fbdc:	ldr	x21, [sp, #16]
  41fbe0:	ldp	x29, x30, [sp], #48
  41fbe4:	ret
  41fbe8:	stp	x29, x30, [sp, #-32]!
  41fbec:	stp	x20, x19, [sp, #16]
  41fbf0:	mov	x29, sp
  41fbf4:	ldr	w8, [x0, #12]
  41fbf8:	mov	x19, x0
  41fbfc:	ldr	x0, [x0]
  41fc00:	mov	w20, w1
  41fc04:	cmp	w8, #0x0
  41fc08:	b.gt	41fc24 <_ZdlPvm@@Base+0xee4>
  41fc0c:	cbz	x0, 41fc14 <_ZdlPvm@@Base+0xed4>
  41fc10:	bl	401900 <_ZdaPv@plt>
  41fc14:	mov	w8, #0x2                   	// #2
  41fc18:	mov	w0, #0x2                   	// #2
  41fc1c:	str	w8, [x19, #12]
  41fc20:	bl	4016a0 <_Znam@plt>
  41fc24:	mov	w8, #0x1                   	// #1
  41fc28:	str	x0, [x19]
  41fc2c:	str	w8, [x19, #8]
  41fc30:	strb	w20, [x0]
  41fc34:	mov	x0, x19
  41fc38:	ldp	x20, x19, [sp, #16]
  41fc3c:	ldp	x29, x30, [sp], #32
  41fc40:	ret
  41fc44:	stp	x29, x30, [sp, #-32]!
  41fc48:	stp	x20, x19, [sp, #16]
  41fc4c:	mov	x20, x0
  41fc50:	ldr	x0, [x0]
  41fc54:	mov	x19, x1
  41fc58:	mov	x29, sp
  41fc5c:	cbz	x0, 41fc64 <_ZdlPvm@@Base+0xf24>
  41fc60:	bl	401900 <_ZdaPv@plt>
  41fc64:	ldr	x8, [x19]
  41fc68:	str	x8, [x20]
  41fc6c:	ldr	x8, [x19, #8]
  41fc70:	str	x8, [x20, #8]
  41fc74:	stp	xzr, xzr, [x19]
  41fc78:	ldp	x20, x19, [sp, #16]
  41fc7c:	ldp	x29, x30, [sp], #32
  41fc80:	ret
  41fc84:	stp	x29, x30, [sp, #-48]!
  41fc88:	stp	x22, x21, [sp, #16]
  41fc8c:	stp	x20, x19, [sp, #32]
  41fc90:	mov	x29, sp
  41fc94:	ldp	w22, w8, [x0, #8]
  41fc98:	ldr	x20, [x0]
  41fc9c:	mov	x19, x0
  41fca0:	sxtw	x22, w22
  41fca4:	cmp	w8, w22
  41fca8:	b.le	41fcb4 <_ZdlPvm@@Base+0xf74>
  41fcac:	mov	x21, x20
  41fcb0:	b	41fd08 <_ZdlPvm@@Base+0xfc8>
  41fcb4:	add	w8, w22, #0x1
  41fcb8:	cbz	w8, 41fcf4 <_ZdlPvm@@Base+0xfb4>
  41fcbc:	lsl	w8, w8, #1
  41fcc0:	sxtw	x0, w8
  41fcc4:	str	w8, [x19, #12]
  41fcc8:	bl	4016a0 <_Znam@plt>
  41fccc:	mov	x21, x0
  41fcd0:	cbz	w22, 41fce4 <_ZdlPvm@@Base+0xfa4>
  41fcd4:	mov	x0, x21
  41fcd8:	mov	x1, x20
  41fcdc:	mov	x2, x22
  41fce0:	bl	4016c0 <memcpy@plt>
  41fce4:	cbz	x20, 41fd08 <_ZdlPvm@@Base+0xfc8>
  41fce8:	mov	x0, x20
  41fcec:	bl	401900 <_ZdaPv@plt>
  41fcf0:	b	41fd08 <_ZdlPvm@@Base+0xfc8>
  41fcf4:	cbz	x20, 41fd00 <_ZdlPvm@@Base+0xfc0>
  41fcf8:	mov	x0, x20
  41fcfc:	bl	401900 <_ZdaPv@plt>
  41fd00:	mov	x21, xzr
  41fd04:	str	wzr, [x19, #12]
  41fd08:	str	x21, [x19]
  41fd0c:	ldp	x20, x19, [sp, #32]
  41fd10:	ldp	x22, x21, [sp, #16]
  41fd14:	ldp	x29, x30, [sp], #48
  41fd18:	ret
  41fd1c:	stp	x29, x30, [sp, #-80]!
  41fd20:	str	x25, [sp, #16]
  41fd24:	stp	x24, x23, [sp, #32]
  41fd28:	stp	x22, x21, [sp, #48]
  41fd2c:	stp	x20, x19, [sp, #64]
  41fd30:	mov	x29, sp
  41fd34:	mov	x19, x0
  41fd38:	cbz	x1, 41fdd8 <_ZdlPvm@@Base+0x1098>
  41fd3c:	mov	x0, x1
  41fd40:	mov	x20, x1
  41fd44:	bl	4016f0 <strlen@plt>
  41fd48:	ldp	w25, w8, [x19, #8]
  41fd4c:	ldr	x22, [x19]
  41fd50:	mov	x21, x0
  41fd54:	add	w24, w25, w21
  41fd58:	cmp	w24, w8
  41fd5c:	b.le	41fdc4 <_ZdlPvm@@Base+0x1084>
  41fd60:	cbz	w24, 41fda4 <_ZdlPvm@@Base+0x1064>
  41fd64:	lsl	w8, w24, #1
  41fd68:	sxtw	x0, w8
  41fd6c:	str	w8, [x19, #12]
  41fd70:	bl	4016a0 <_Znam@plt>
  41fd74:	mov	x23, x0
  41fd78:	cbz	w25, 41fd94 <_ZdlPvm@@Base+0x1054>
  41fd7c:	cmp	w21, #0x1
  41fd80:	b.lt	41fd94 <_ZdlPvm@@Base+0x1054>  // b.tstop
  41fd84:	sxtw	x2, w25
  41fd88:	mov	x0, x23
  41fd8c:	mov	x1, x22
  41fd90:	bl	4016c0 <memcpy@plt>
  41fd94:	cbz	x22, 41fdb8 <_ZdlPvm@@Base+0x1078>
  41fd98:	mov	x0, x22
  41fd9c:	bl	401900 <_ZdaPv@plt>
  41fda0:	b	41fdb8 <_ZdlPvm@@Base+0x1078>
  41fda4:	cbz	x22, 41fdb0 <_ZdlPvm@@Base+0x1070>
  41fda8:	mov	x0, x22
  41fdac:	bl	401900 <_ZdaPv@plt>
  41fdb0:	mov	x23, xzr
  41fdb4:	str	wzr, [x19, #12]
  41fdb8:	ldr	w25, [x19, #8]
  41fdbc:	mov	x22, x23
  41fdc0:	str	x23, [x19]
  41fdc4:	add	x0, x22, w25, sxtw
  41fdc8:	sxtw	x2, w21
  41fdcc:	mov	x1, x20
  41fdd0:	bl	4016c0 <memcpy@plt>
  41fdd4:	str	w24, [x19, #8]
  41fdd8:	mov	x0, x19
  41fddc:	ldp	x20, x19, [sp, #64]
  41fde0:	ldp	x22, x21, [sp, #48]
  41fde4:	ldp	x24, x23, [sp, #32]
  41fde8:	ldr	x25, [sp, #16]
  41fdec:	ldp	x29, x30, [sp], #80
  41fdf0:	ret
  41fdf4:	stp	x29, x30, [sp, #-80]!
  41fdf8:	str	x25, [sp, #16]
  41fdfc:	stp	x24, x23, [sp, #32]
  41fe00:	stp	x22, x21, [sp, #48]
  41fe04:	stp	x20, x19, [sp, #64]
  41fe08:	mov	x29, sp
  41fe0c:	ldr	w25, [x1, #8]
  41fe10:	mov	x19, x0
  41fe14:	cbz	w25, 41feac <_ZdlPvm@@Base+0x116c>
  41fe18:	ldp	w24, w8, [x19, #8]
  41fe1c:	ldr	x21, [x19]
  41fe20:	mov	x20, x1
  41fe24:	add	w23, w24, w25
  41fe28:	cmp	w23, w8
  41fe2c:	b.le	41fe98 <_ZdlPvm@@Base+0x1158>
  41fe30:	cbz	w23, 41fe74 <_ZdlPvm@@Base+0x1134>
  41fe34:	lsl	w8, w23, #1
  41fe38:	sxtw	x0, w8
  41fe3c:	str	w8, [x19, #12]
  41fe40:	bl	4016a0 <_Znam@plt>
  41fe44:	cmp	w25, #0x1
  41fe48:	mov	x22, x0
  41fe4c:	b.lt	41fe64 <_ZdlPvm@@Base+0x1124>  // b.tstop
  41fe50:	cbz	w24, 41fe64 <_ZdlPvm@@Base+0x1124>
  41fe54:	sxtw	x2, w24
  41fe58:	mov	x0, x22
  41fe5c:	mov	x1, x21
  41fe60:	bl	4016c0 <memcpy@plt>
  41fe64:	cbz	x21, 41fe88 <_ZdlPvm@@Base+0x1148>
  41fe68:	mov	x0, x21
  41fe6c:	bl	401900 <_ZdaPv@plt>
  41fe70:	b	41fe88 <_ZdlPvm@@Base+0x1148>
  41fe74:	cbz	x21, 41fe80 <_ZdlPvm@@Base+0x1140>
  41fe78:	mov	x0, x21
  41fe7c:	bl	401900 <_ZdaPv@plt>
  41fe80:	mov	x22, xzr
  41fe84:	str	wzr, [x19, #12]
  41fe88:	str	x22, [x19]
  41fe8c:	ldr	w24, [x19, #8]
  41fe90:	ldr	w25, [x20, #8]
  41fe94:	mov	x21, x22
  41fe98:	ldr	x1, [x20]
  41fe9c:	add	x0, x21, w24, sxtw
  41fea0:	sxtw	x2, w25
  41fea4:	bl	4016c0 <memcpy@plt>
  41fea8:	str	w23, [x19, #8]
  41feac:	mov	x0, x19
  41feb0:	ldp	x20, x19, [sp, #64]
  41feb4:	ldp	x22, x21, [sp, #48]
  41feb8:	ldp	x24, x23, [sp, #32]
  41febc:	ldr	x25, [sp, #16]
  41fec0:	ldp	x29, x30, [sp], #80
  41fec4:	ret
  41fec8:	cmp	w2, #0x1
  41fecc:	b.lt	41ff8c <_ZdlPvm@@Base+0x124c>  // b.tstop
  41fed0:	stp	x29, x30, [sp, #-80]!
  41fed4:	str	x25, [sp, #16]
  41fed8:	stp	x24, x23, [sp, #32]
  41fedc:	stp	x22, x21, [sp, #48]
  41fee0:	stp	x20, x19, [sp, #64]
  41fee4:	mov	x29, sp
  41fee8:	ldp	w25, w8, [x0, #8]
  41feec:	ldr	x22, [x0]
  41fef0:	mov	w21, w2
  41fef4:	mov	x20, x1
  41fef8:	add	w24, w25, w2
  41fefc:	mov	x19, x0
  41ff00:	cmp	w24, w8
  41ff04:	b.le	41ff64 <_ZdlPvm@@Base+0x1224>
  41ff08:	cbz	w24, 41ff44 <_ZdlPvm@@Base+0x1204>
  41ff0c:	lsl	w8, w24, #1
  41ff10:	sxtw	x0, w8
  41ff14:	str	w8, [x19, #12]
  41ff18:	bl	4016a0 <_Znam@plt>
  41ff1c:	mov	x23, x0
  41ff20:	cbz	w25, 41ff34 <_ZdlPvm@@Base+0x11f4>
  41ff24:	sxtw	x2, w25
  41ff28:	mov	x0, x23
  41ff2c:	mov	x1, x22
  41ff30:	bl	4016c0 <memcpy@plt>
  41ff34:	cbz	x22, 41ff58 <_ZdlPvm@@Base+0x1218>
  41ff38:	mov	x0, x22
  41ff3c:	bl	401900 <_ZdaPv@plt>
  41ff40:	b	41ff58 <_ZdlPvm@@Base+0x1218>
  41ff44:	cbz	x22, 41ff50 <_ZdlPvm@@Base+0x1210>
  41ff48:	mov	x0, x22
  41ff4c:	bl	401900 <_ZdaPv@plt>
  41ff50:	mov	x23, xzr
  41ff54:	str	wzr, [x19, #12]
  41ff58:	ldr	w25, [x19, #8]
  41ff5c:	mov	x22, x23
  41ff60:	str	x23, [x19]
  41ff64:	add	x0, x22, w25, sxtw
  41ff68:	mov	w2, w21
  41ff6c:	mov	x1, x20
  41ff70:	bl	4016c0 <memcpy@plt>
  41ff74:	str	w24, [x19, #8]
  41ff78:	ldp	x20, x19, [sp, #64]
  41ff7c:	ldp	x22, x21, [sp, #48]
  41ff80:	ldp	x24, x23, [sp, #32]
  41ff84:	ldr	x25, [sp, #16]
  41ff88:	ldp	x29, x30, [sp], #80
  41ff8c:	ret
  41ff90:	stp	x29, x30, [sp, #-64]!
  41ff94:	stp	x24, x23, [sp, #16]
  41ff98:	stp	x22, x21, [sp, #32]
  41ff9c:	stp	x20, x19, [sp, #48]
  41ffa0:	mov	x29, sp
  41ffa4:	mov	w20, w4
  41ffa8:	mov	x19, x3
  41ffac:	mov	w22, w2
  41ffb0:	mov	x21, x1
  41ffb4:	orr	w8, w4, w2
  41ffb8:	mov	x23, x0
  41ffbc:	tbnz	w8, #31, 42000c <_ZdlPvm@@Base+0x12cc>
  41ffc0:	adds	w8, w20, w22
  41ffc4:	str	w8, [x23, #8]
  41ffc8:	b.eq	420028 <_ZdlPvm@@Base+0x12e8>  // b.none
  41ffcc:	lsl	w8, w8, #1
  41ffd0:	sxtw	x0, w8
  41ffd4:	str	w8, [x23, #12]
  41ffd8:	bl	4016a0 <_Znam@plt>
  41ffdc:	mov	x24, x0
  41ffe0:	str	x0, [x23]
  41ffe4:	cbz	w22, 420044 <_ZdlPvm@@Base+0x1304>
  41ffe8:	sxtw	x22, w22
  41ffec:	mov	x0, x24
  41fff0:	mov	x1, x21
  41fff4:	mov	x2, x22
  41fff8:	bl	4016c0 <memcpy@plt>
  41fffc:	cbz	w20, 420030 <_ZdlPvm@@Base+0x12f0>
  420000:	add	x0, x24, x22
  420004:	sxtw	x2, w20
  420008:	b	42004c <_ZdlPvm@@Base+0x130c>
  42000c:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  420010:	add	x1, x1, #0x898
  420014:	mov	w0, #0xd7                  	// #215
  420018:	bl	417b7c <printf@plt+0x1610c>
  42001c:	adds	w8, w20, w22
  420020:	str	w8, [x23, #8]
  420024:	b.ne	41ffcc <_ZdlPvm@@Base+0x128c>  // b.any
  420028:	str	wzr, [x23, #12]
  42002c:	str	xzr, [x23]
  420030:	ldp	x20, x19, [sp, #48]
  420034:	ldp	x22, x21, [sp, #32]
  420038:	ldp	x24, x23, [sp, #16]
  42003c:	ldp	x29, x30, [sp], #64
  420040:	ret
  420044:	sxtw	x2, w20
  420048:	mov	x0, x24
  42004c:	mov	x1, x19
  420050:	ldp	x20, x19, [sp, #48]
  420054:	ldp	x22, x21, [sp, #32]
  420058:	ldp	x24, x23, [sp, #16]
  42005c:	ldp	x29, x30, [sp], #64
  420060:	b	4016c0 <memcpy@plt>
  420064:	stp	x29, x30, [sp, #-16]!
  420068:	ldrsw	x2, [x0, #8]
  42006c:	ldrsw	x8, [x1, #8]
  420070:	mov	x29, sp
  420074:	cmp	w2, w8
  420078:	b.le	42009c <_ZdlPvm@@Base+0x135c>
  42007c:	cbz	w8, 4200bc <_ZdlPvm@@Base+0x137c>
  420080:	ldr	x0, [x0]
  420084:	ldr	x1, [x1]
  420088:	mov	x2, x8
  42008c:	bl	401760 <memcmp@plt>
  420090:	lsr	w0, w0, #31
  420094:	ldp	x29, x30, [sp], #16
  420098:	ret
  42009c:	cbz	w2, 4200c8 <_ZdlPvm@@Base+0x1388>
  4200a0:	ldr	x0, [x0]
  4200a4:	ldr	x1, [x1]
  4200a8:	bl	401760 <memcmp@plt>
  4200ac:	cmp	w0, #0x1
  4200b0:	cset	w0, lt  // lt = tstop
  4200b4:	ldp	x29, x30, [sp], #16
  4200b8:	ret
  4200bc:	mov	w0, wzr
  4200c0:	ldp	x29, x30, [sp], #16
  4200c4:	ret
  4200c8:	mov	w0, #0x1                   	// #1
  4200cc:	ldp	x29, x30, [sp], #16
  4200d0:	ret
  4200d4:	stp	x29, x30, [sp, #-16]!
  4200d8:	ldrsw	x2, [x0, #8]
  4200dc:	ldrsw	x8, [x1, #8]
  4200e0:	mov	x29, sp
  4200e4:	cmp	w2, w8
  4200e8:	b.ge	42010c <_ZdlPvm@@Base+0x13cc>  // b.tcont
  4200ec:	cbz	w2, 42012c <_ZdlPvm@@Base+0x13ec>
  4200f0:	ldr	x0, [x0]
  4200f4:	ldr	x1, [x1]
  4200f8:	bl	401760 <memcmp@plt>
  4200fc:	cmp	w0, #0x1
  420100:	cset	w0, lt  // lt = tstop
  420104:	ldp	x29, x30, [sp], #16
  420108:	ret
  42010c:	cbz	w8, 420138 <_ZdlPvm@@Base+0x13f8>
  420110:	ldr	x0, [x0]
  420114:	ldr	x1, [x1]
  420118:	mov	x2, x8
  42011c:	bl	401760 <memcmp@plt>
  420120:	lsr	w0, w0, #31
  420124:	ldp	x29, x30, [sp], #16
  420128:	ret
  42012c:	mov	w0, #0x1                   	// #1
  420130:	ldp	x29, x30, [sp], #16
  420134:	ret
  420138:	mov	w0, wzr
  42013c:	ldp	x29, x30, [sp], #16
  420140:	ret
  420144:	stp	x29, x30, [sp, #-16]!
  420148:	ldrsw	x2, [x0, #8]
  42014c:	ldrsw	x8, [x1, #8]
  420150:	mov	x29, sp
  420154:	cmp	w2, w8
  420158:	b.ge	42017c <_ZdlPvm@@Base+0x143c>  // b.tcont
  42015c:	cbz	w2, 4201a0 <_ZdlPvm@@Base+0x1460>
  420160:	ldr	x0, [x0]
  420164:	ldr	x1, [x1]
  420168:	bl	401760 <memcmp@plt>
  42016c:	cmp	w0, #0x0
  420170:	cset	w0, gt
  420174:	ldp	x29, x30, [sp], #16
  420178:	ret
  42017c:	cbz	w8, 4201ac <_ZdlPvm@@Base+0x146c>
  420180:	ldr	x0, [x0]
  420184:	ldr	x1, [x1]
  420188:	mov	x2, x8
  42018c:	bl	401760 <memcmp@plt>
  420190:	mvn	w8, w0
  420194:	lsr	w0, w8, #31
  420198:	ldp	x29, x30, [sp], #16
  42019c:	ret
  4201a0:	mov	w0, wzr
  4201a4:	ldp	x29, x30, [sp], #16
  4201a8:	ret
  4201ac:	mov	w0, #0x1                   	// #1
  4201b0:	ldp	x29, x30, [sp], #16
  4201b4:	ret
  4201b8:	stp	x29, x30, [sp, #-16]!
  4201bc:	ldrsw	x2, [x0, #8]
  4201c0:	ldrsw	x8, [x1, #8]
  4201c4:	mov	x29, sp
  4201c8:	cmp	w2, w8
  4201cc:	b.le	4201f4 <_ZdlPvm@@Base+0x14b4>
  4201d0:	cbz	w8, 420214 <_ZdlPvm@@Base+0x14d4>
  4201d4:	ldr	x0, [x0]
  4201d8:	ldr	x1, [x1]
  4201dc:	mov	x2, x8
  4201e0:	bl	401760 <memcmp@plt>
  4201e4:	mvn	w8, w0
  4201e8:	lsr	w0, w8, #31
  4201ec:	ldp	x29, x30, [sp], #16
  4201f0:	ret
  4201f4:	cbz	w2, 420220 <_ZdlPvm@@Base+0x14e0>
  4201f8:	ldr	x0, [x0]
  4201fc:	ldr	x1, [x1]
  420200:	bl	401760 <memcmp@plt>
  420204:	cmp	w0, #0x0
  420208:	cset	w0, gt
  42020c:	ldp	x29, x30, [sp], #16
  420210:	ret
  420214:	mov	w0, #0x1                   	// #1
  420218:	ldp	x29, x30, [sp], #16
  42021c:	ret
  420220:	mov	w0, wzr
  420224:	ldp	x29, x30, [sp], #16
  420228:	ret
  42022c:	stp	x29, x30, [sp, #-64]!
  420230:	str	x23, [sp, #16]
  420234:	stp	x22, x21, [sp, #32]
  420238:	stp	x20, x19, [sp, #48]
  42023c:	mov	x29, sp
  420240:	mov	w19, w1
  420244:	mov	x20, x0
  420248:	tbnz	w1, #31, 42025c <_ZdlPvm@@Base+0x151c>
  42024c:	ldr	w8, [x20, #12]
  420250:	cmp	w8, w19
  420254:	b.lt	420278 <_ZdlPvm@@Base+0x1538>  // b.tstop
  420258:	b	4202dc <_ZdlPvm@@Base+0x159c>
  42025c:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  420260:	add	x1, x1, #0x898
  420264:	mov	w0, #0x107                 	// #263
  420268:	bl	417b7c <printf@plt+0x1610c>
  42026c:	ldr	w8, [x20, #12]
  420270:	cmp	w8, w19
  420274:	b.ge	4202dc <_ZdlPvm@@Base+0x159c>  // b.tcont
  420278:	ldr	x21, [x20]
  42027c:	cbz	w19, 4202c4 <_ZdlPvm@@Base+0x1584>
  420280:	ldrsw	x23, [x20, #8]
  420284:	lsl	w8, w19, #1
  420288:	sxtw	x0, w8
  42028c:	str	w8, [x20, #12]
  420290:	bl	4016a0 <_Znam@plt>
  420294:	mov	x22, x0
  420298:	cbz	w23, 4202b4 <_ZdlPvm@@Base+0x1574>
  42029c:	cmp	w23, w19
  4202a0:	b.ge	4202b4 <_ZdlPvm@@Base+0x1574>  // b.tcont
  4202a4:	mov	x0, x22
  4202a8:	mov	x1, x21
  4202ac:	mov	x2, x23
  4202b0:	bl	4016c0 <memcpy@plt>
  4202b4:	cbz	x21, 4202d8 <_ZdlPvm@@Base+0x1598>
  4202b8:	mov	x0, x21
  4202bc:	bl	401900 <_ZdaPv@plt>
  4202c0:	b	4202d8 <_ZdlPvm@@Base+0x1598>
  4202c4:	cbz	x21, 4202d0 <_ZdlPvm@@Base+0x1590>
  4202c8:	mov	x0, x21
  4202cc:	bl	401900 <_ZdaPv@plt>
  4202d0:	mov	x22, xzr
  4202d4:	str	wzr, [x20, #12]
  4202d8:	str	x22, [x20]
  4202dc:	str	w19, [x20, #8]
  4202e0:	ldp	x20, x19, [sp, #48]
  4202e4:	ldp	x22, x21, [sp, #32]
  4202e8:	ldr	x23, [sp, #16]
  4202ec:	ldp	x29, x30, [sp], #64
  4202f0:	ret
  4202f4:	str	wzr, [x0, #8]
  4202f8:	ret
  4202fc:	stp	x29, x30, [sp, #-32]!
  420300:	str	x19, [sp, #16]
  420304:	ldr	x19, [x0]
  420308:	mov	x29, sp
  42030c:	cbz	x19, 420334 <_ZdlPvm@@Base+0x15f4>
  420310:	ldrsw	x2, [x0, #8]
  420314:	and	w1, w1, #0xff
  420318:	mov	x0, x19
  42031c:	bl	401830 <memchr@plt>
  420320:	cbz	x0, 420334 <_ZdlPvm@@Base+0x15f4>
  420324:	sub	w0, w0, w19
  420328:	ldr	x19, [sp, #16]
  42032c:	ldp	x29, x30, [sp], #32
  420330:	ret
  420334:	mov	w0, #0xffffffff            	// #-1
  420338:	ldr	x19, [sp, #16]
  42033c:	ldp	x29, x30, [sp], #32
  420340:	ret
  420344:	stp	x29, x30, [sp, #-32]!
  420348:	stp	x20, x19, [sp, #16]
  42034c:	ldr	w19, [x0, #8]
  420350:	ldr	x20, [x0]
  420354:	mov	x29, sp
  420358:	cmp	w19, #0x1
  42035c:	b.lt	420374 <_ZdlPvm@@Base+0x1634>  // b.tstop
  420360:	cmp	w19, #0x1
  420364:	b.ne	42037c <_ZdlPvm@@Base+0x163c>  // b.any
  420368:	mov	x8, xzr
  42036c:	mov	w9, wzr
  420370:	b	4203bc <_ZdlPvm@@Base+0x167c>
  420374:	mov	w9, wzr
  420378:	b	4203d8 <_ZdlPvm@@Base+0x1698>
  42037c:	and	x8, x19, #0xfffffffe
  420380:	mov	w9, wzr
  420384:	mov	w10, wzr
  420388:	add	x11, x20, #0x1
  42038c:	mov	x12, x8
  420390:	ldurb	w13, [x11, #-1]
  420394:	ldrb	w14, [x11], #2
  420398:	cmp	w13, #0x0
  42039c:	cinc	w9, w9, eq  // eq = none
  4203a0:	cmp	w14, #0x0
  4203a4:	cinc	w10, w10, eq  // eq = none
  4203a8:	subs	x12, x12, #0x2
  4203ac:	b.ne	420390 <_ZdlPvm@@Base+0x1650>  // b.any
  4203b0:	cmp	x8, x19
  4203b4:	add	w9, w10, w9
  4203b8:	b.eq	4203d8 <_ZdlPvm@@Base+0x1698>  // b.none
  4203bc:	add	x10, x20, x8
  4203c0:	sub	x8, x19, x8
  4203c4:	ldrb	w11, [x10], #1
  4203c8:	cmp	w11, #0x0
  4203cc:	cinc	w9, w9, eq  // eq = none
  4203d0:	subs	x8, x8, #0x1
  4203d4:	b.ne	4203c4 <_ZdlPvm@@Base+0x1684>  // b.any
  4203d8:	sub	w8, w19, w9
  4203dc:	add	w8, w8, #0x1
  4203e0:	sxtw	x0, w8
  4203e4:	bl	401960 <malloc@plt>
  4203e8:	cmp	w19, #0x1
  4203ec:	mov	x8, x0
  4203f0:	b.lt	420418 <_ZdlPvm@@Base+0x16d8>  // b.tstop
  4203f4:	mov	x8, x0
  4203f8:	b	420408 <_ZdlPvm@@Base+0x16c8>
  4203fc:	subs	x19, x19, #0x1
  420400:	add	x20, x20, #0x1
  420404:	b.eq	420418 <_ZdlPvm@@Base+0x16d8>  // b.none
  420408:	ldrb	w9, [x20]
  42040c:	cbz	w9, 4203fc <_ZdlPvm@@Base+0x16bc>
  420410:	strb	w9, [x8], #1
  420414:	b	4203fc <_ZdlPvm@@Base+0x16bc>
  420418:	ldp	x20, x19, [sp, #16]
  42041c:	strb	wzr, [x8]
  420420:	ldp	x29, x30, [sp], #32
  420424:	ret
  420428:	stp	x29, x30, [sp, #-64]!
  42042c:	str	x23, [sp, #16]
  420430:	stp	x22, x21, [sp, #32]
  420434:	stp	x20, x19, [sp, #48]
  420438:	mov	x29, sp
  42043c:	ldrsw	x9, [x0, #8]
  420440:	ldr	x20, [x0]
  420444:	mov	x19, x0
  420448:	mov	x10, x9
  42044c:	subs	x8, x10, #0x1
  420450:	b.lt	4204a4 <_ZdlPvm@@Base+0x1764>  // b.tstop
  420454:	add	x10, x20, x10
  420458:	ldurb	w10, [x10, #-1]
  42045c:	cmp	w10, #0x20
  420460:	mov	x10, x8
  420464:	b.eq	42044c <_ZdlPvm@@Base+0x170c>  // b.none
  420468:	add	w10, w8, #0x1
  42046c:	cmp	w10, #0x2
  420470:	b.lt	4204a8 <_ZdlPvm@@Base+0x1768>  // b.tstop
  420474:	ldrb	w10, [x20]
  420478:	cmp	w10, #0x20
  42047c:	b.ne	4204a8 <_ZdlPvm@@Base+0x1768>  // b.any
  420480:	mov	x21, x20
  420484:	ldrb	w10, [x21, #1]!
  420488:	sub	w8, w8, #0x1
  42048c:	cmp	w10, #0x20
  420490:	b.eq	420484 <_ZdlPvm@@Base+0x1744>  // b.none
  420494:	sub	w9, w9, #0x1
  420498:	cmp	w9, w8
  42049c:	b.ne	4204b8 <_ZdlPvm@@Base+0x1778>  // b.any
  4204a0:	b	420508 <_ZdlPvm@@Base+0x17c8>
  4204a4:	sub	w8, w10, #0x1
  4204a8:	mov	x21, x20
  4204ac:	sub	w9, w9, #0x1
  4204b0:	cmp	w9, w8
  4204b4:	b.eq	420508 <_ZdlPvm@@Base+0x17c8>  // b.none
  4204b8:	tbnz	w8, #31, 4204f0 <_ZdlPvm@@Base+0x17b0>
  4204bc:	ldrsw	x0, [x19, #12]
  4204c0:	add	w23, w8, #0x1
  4204c4:	str	w23, [x19, #8]
  4204c8:	bl	4016a0 <_Znam@plt>
  4204cc:	sxtw	x2, w23
  4204d0:	mov	x1, x21
  4204d4:	mov	x22, x0
  4204d8:	bl	4016c0 <memcpy@plt>
  4204dc:	cbz	x20, 4204e8 <_ZdlPvm@@Base+0x17a8>
  4204e0:	mov	x0, x20
  4204e4:	bl	401900 <_ZdaPv@plt>
  4204e8:	str	x22, [x19]
  4204ec:	b	420508 <_ZdlPvm@@Base+0x17c8>
  4204f0:	str	wzr, [x19, #8]
  4204f4:	cbz	x20, 420508 <_ZdlPvm@@Base+0x17c8>
  4204f8:	mov	x0, x20
  4204fc:	bl	401900 <_ZdaPv@plt>
  420500:	str	xzr, [x19]
  420504:	str	wzr, [x19, #12]
  420508:	ldp	x20, x19, [sp, #48]
  42050c:	ldp	x22, x21, [sp, #32]
  420510:	ldr	x23, [sp, #16]
  420514:	ldp	x29, x30, [sp], #64
  420518:	ret
  42051c:	stp	x29, x30, [sp, #-48]!
  420520:	stp	x20, x19, [sp, #32]
  420524:	ldr	w20, [x0, #8]
  420528:	str	x21, [sp, #16]
  42052c:	mov	x29, sp
  420530:	cmp	w20, #0x1
  420534:	b.lt	420554 <_ZdlPvm@@Base+0x1814>  // b.tstop
  420538:	ldr	x21, [x0]
  42053c:	mov	x19, x1
  420540:	ldrb	w0, [x21], #1
  420544:	mov	x1, x19
  420548:	bl	401730 <putc@plt>
  42054c:	subs	x20, x20, #0x1
  420550:	b.ne	420540 <_ZdlPvm@@Base+0x1800>  // b.any
  420554:	ldp	x20, x19, [sp, #32]
  420558:	ldr	x21, [sp, #16]
  42055c:	ldp	x29, x30, [sp], #48
  420560:	ret
  420564:	stp	x29, x30, [sp, #-48]!
  420568:	str	x21, [sp, #16]
  42056c:	stp	x20, x19, [sp, #32]
  420570:	mov	x29, sp
  420574:	adrp	x20, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  420578:	add	x20, x20, #0xf60
  42057c:	adrp	x1, 424000 <_ZdlPvm@@Base+0x52c0>
  420580:	mov	w2, w0
  420584:	add	x1, x1, #0x489
  420588:	mov	x0, x20
  42058c:	mov	x19, x8
  420590:	bl	401800 <sprintf@plt>
  420594:	mov	x0, x20
  420598:	bl	4016f0 <strlen@plt>
  42059c:	mov	x21, x0
  4205a0:	str	w21, [x19, #8]
  4205a4:	cbz	w21, 4205d0 <_ZdlPvm@@Base+0x1890>
  4205a8:	lsl	w8, w21, #1
  4205ac:	sxtw	x0, w8
  4205b0:	str	w8, [x19, #12]
  4205b4:	bl	4016a0 <_Znam@plt>
  4205b8:	adrp	x1, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  4205bc:	sxtw	x2, w21
  4205c0:	add	x1, x1, #0xf60
  4205c4:	mov	x20, x0
  4205c8:	bl	4016c0 <memcpy@plt>
  4205cc:	b	4205d8 <_ZdlPvm@@Base+0x1898>
  4205d0:	mov	x20, xzr
  4205d4:	str	wzr, [x19, #12]
  4205d8:	str	x20, [x19]
  4205dc:	ldp	x20, x19, [sp, #32]
  4205e0:	ldr	x21, [sp, #16]
  4205e4:	ldp	x29, x30, [sp], #48
  4205e8:	ret
  4205ec:	cbz	x0, 42061c <_ZdlPvm@@Base+0x18dc>
  4205f0:	stp	x29, x30, [sp, #-32]!
  4205f4:	str	x19, [sp, #16]
  4205f8:	mov	x29, sp
  4205fc:	mov	x19, x0
  420600:	bl	4016f0 <strlen@plt>
  420604:	add	x0, x0, #0x1
  420608:	bl	401960 <malloc@plt>
  42060c:	mov	x1, x19
  420610:	bl	4017e0 <strcpy@plt>
  420614:	ldr	x19, [sp, #16]
  420618:	ldp	x29, x30, [sp], #32
  42061c:	ret
  420620:	sub	sp, sp, #0x80
  420624:	stp	x29, x30, [sp, #32]
  420628:	stp	x28, x27, [sp, #48]
  42062c:	stp	x26, x25, [sp, #64]
  420630:	stp	x24, x23, [sp, #80]
  420634:	stp	x22, x21, [sp, #96]
  420638:	stp	x20, x19, [sp, #112]
  42063c:	add	x29, sp, #0x20
  420640:	mov	x19, x0
  420644:	cbz	x1, 420718 <_ZdlPvm@@Base+0x19d8>
  420648:	ldrb	w27, [x1]
  42064c:	mov	x20, x1
  420650:	cbz	w27, 420720 <_ZdlPvm@@Base+0x19e0>
  420654:	adrp	x25, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  420658:	ldr	x8, [x25, #3952]
  42065c:	mov	w28, w2
  420660:	adrp	x21, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  420664:	cbnz	x8, 4206a8 <_ZdlPvm@@Base+0x1968>
  420668:	mov	w8, #0x65                  	// #101
  42066c:	mov	w0, #0x328                 	// #808
  420670:	str	w8, [x21, #3964]
  420674:	bl	4016a0 <_Znam@plt>
  420678:	mov	w8, #0x8                   	// #8
  42067c:	str	x0, [x25, #3952]
  420680:	str	xzr, [x0]
  420684:	ldr	x9, [x25, #3952]
  420688:	str	xzr, [x9, x8]
  42068c:	add	x8, x8, #0x8
  420690:	cmp	x8, #0x328
  420694:	b.ne	420684 <_ZdlPvm@@Base+0x1944>  // b.any
  420698:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  42069c:	str	wzr, [x8, #3960]
  4206a0:	ldrb	w27, [x20]
  4206a4:	cbz	w27, 4206d0 <_ZdlPvm@@Base+0x1990>
  4206a8:	ldrb	w9, [x20, #1]
  4206ac:	cbz	w9, 4206d0 <_ZdlPvm@@Base+0x1990>
  4206b0:	ldrb	w8, [x20, #2]
  4206b4:	add	w27, w9, w27, lsl #7
  4206b8:	cbz	w8, 4206d0 <_ZdlPvm@@Base+0x1990>
  4206bc:	add	x9, x20, #0x3
  4206c0:	lsl	w10, w27, #4
  4206c4:	add	w27, w10, w8, uxtb
  4206c8:	ldrb	w8, [x9], #1
  4206cc:	cbnz	w8, 4206c0 <_ZdlPvm@@Base+0x1980>
  4206d0:	ldrsw	x26, [x21, #3964]
  4206d4:	ldr	x22, [x25, #3952]
  4206d8:	udiv	w8, w27, w26
  4206dc:	msub	w8, w8, w26, w27
  4206e0:	add	x24, x22, w8, uxtw #3
  4206e4:	ldr	x23, [x24]
  4206e8:	cbz	x23, 420710 <_ZdlPvm@@Base+0x19d0>
  4206ec:	add	x21, x22, x26, lsl #3
  4206f0:	mov	x0, x20
  4206f4:	mov	x1, x23
  4206f8:	bl	401940 <strcmp@plt>
  4206fc:	cbz	w0, 420784 <_ZdlPvm@@Base+0x1a44>
  420700:	cmp	x24, x22
  420704:	csel	x24, x21, x24, eq  // eq = none
  420708:	ldr	x23, [x24, #-8]!
  42070c:	cbnz	x23, 4206f0 <_ZdlPvm@@Base+0x19b0>
  420710:	cmp	w28, #0x2
  420714:	b.ne	420730 <_ZdlPvm@@Base+0x19f0>  // b.any
  420718:	str	xzr, [x19]
  42071c:	b	420934 <_ZdlPvm@@Base+0x1bf4>
  420720:	adrp	x8, 422000 <_ZdlPvm@@Base+0x32c0>
  420724:	add	x8, x8, #0x476
  420728:	str	x8, [x19]
  42072c:	b	420934 <_ZdlPvm@@Base+0x1bf4>
  420730:	adrp	x23, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  420734:	ldr	w8, [x23, #3960]
  420738:	sub	w9, w26, #0x1
  42073c:	stur	w28, [x29, #-12]
  420740:	and	x28, x26, #0xffffffff
  420744:	cmp	w8, w9
  420748:	b.ge	42076c <_ZdlPvm@@Base+0x1a2c>  // b.tcont
  42074c:	scvtf	d0, w8
  420750:	mov	x8, #0x3333333333333333    	// #3689348814741910323
  420754:	movk	x8, #0x3fd3, lsl #48
  420758:	scvtf	d1, w28
  42075c:	fmov	d2, x8
  420760:	fmul	d1, d1, d2
  420764:	fcmp	d1, d0
  420768:	b.hi	4208a0 <_ZdlPvm@@Base+0x1b60>  // b.pmore
  42076c:	cmp	w26, #0x1f7
  420770:	str	x19, [sp, #8]
  420774:	b.cs	42078c <_ZdlPvm@@Base+0x1a4c>  // b.hs, b.nlast
  420778:	mov	w26, #0x1f7                 	// #503
  42077c:	adrp	x21, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  420780:	b	4207e8 <_ZdlPvm@@Base+0x1aa8>
  420784:	str	x23, [x19]
  420788:	b	420934 <_ZdlPvm@@Base+0x1bf4>
  42078c:	adrp	x23, 425000 <_ZdlPvm@@Base+0x62c0>
  420790:	adrp	x24, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  420794:	adrp	x19, 425000 <_ZdlPvm@@Base+0x62c0>
  420798:	mov	x21, xzr
  42079c:	add	x23, x23, #0x8b5
  4207a0:	add	x24, x24, #0xa48
  4207a4:	add	x19, x19, #0x8d0
  4207a8:	b	4207c0 <_ZdlPvm@@Base+0x1a80>
  4207ac:	add	x8, x19, x21, lsl #2
  4207b0:	ldr	w26, [x8, #8]
  4207b4:	add	x21, x21, #0x1
  4207b8:	cmp	w26, w28
  4207bc:	b.hi	4207e0 <_ZdlPvm@@Base+0x1aa0>  // b.pmore
  4207c0:	cmp	x21, #0xf
  4207c4:	b.ne	4207ac <_ZdlPvm@@Base+0x1a6c>  // b.any
  4207c8:	mov	x0, x23
  4207cc:	mov	x1, x24
  4207d0:	mov	x2, x24
  4207d4:	mov	x3, x24
  4207d8:	bl	418ebc <printf@plt+0x1744c>
  4207dc:	b	4207ac <_ZdlPvm@@Base+0x1a6c>
  4207e0:	adrp	x21, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  4207e4:	adrp	x23, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  4207e8:	sxtw	x8, w26
  4207ec:	sbfiz	x9, x26, #3, #32
  4207f0:	cmp	xzr, x8, lsr #61
  4207f4:	csinv	x0, x9, xzr, eq  // eq = none
  4207f8:	str	w26, [x21, #3964]
  4207fc:	str	wzr, [x23, #3960]
  420800:	bl	4016a0 <_Znam@plt>
  420804:	cmp	w26, #0x1
  420808:	str	x0, [x25, #3952]
  42080c:	b.lt	420838 <_ZdlPvm@@Base+0x1af8>  // b.tstop
  420810:	cmp	w26, #0x1
  420814:	str	xzr, [x0]
  420818:	b.eq	420838 <_ZdlPvm@@Base+0x1af8>  // b.none
  42081c:	mov	w8, w26
  420820:	mov	w9, #0x1                   	// #1
  420824:	ldr	x10, [x25, #3952]
  420828:	str	xzr, [x10, x9, lsl #3]
  42082c:	add	x9, x9, #0x1
  420830:	cmp	x8, x9
  420834:	b.ne	420824 <_ZdlPvm@@Base+0x1ae4>  // b.any
  420838:	add	x8, x22, x28, lsl #3
  42083c:	sub	x19, x8, #0x8
  420840:	cmp	x19, x22
  420844:	b.cc	420860 <_ZdlPvm@@Base+0x1b20>  // b.lo, b.ul, b.last
  420848:	ldr	x1, [x19], #-8
  42084c:	sub	x0, x29, #0x8
  420850:	mov	w2, #0x1                   	// #1
  420854:	bl	420620 <_ZdlPvm@@Base+0x18e0>
  420858:	cmp	x19, x22
  42085c:	b.cs	420848 <_ZdlPvm@@Base+0x1b08>  // b.hs, b.nlast
  420860:	cbz	x22, 42086c <_ZdlPvm@@Base+0x1b2c>
  420864:	mov	x0, x22
  420868:	bl	401900 <_ZdaPv@plt>
  42086c:	ldrsw	x9, [x21, #3964]
  420870:	ldr	x8, [x25, #3952]
  420874:	ldr	x19, [sp, #8]
  420878:	udiv	w10, w27, w9
  42087c:	msub	w10, w10, w9, w27
  420880:	add	x24, x8, w10, uxtw #3
  420884:	ldr	x10, [x24]
  420888:	cbz	x10, 4208a0 <_ZdlPvm@@Base+0x1b60>
  42088c:	add	x9, x8, x9, lsl #3
  420890:	cmp	x24, x8
  420894:	csel	x24, x9, x24, eq  // eq = none
  420898:	ldr	x10, [x24, #-8]!
  42089c:	cbnz	x10, 420890 <_ZdlPvm@@Base+0x1b50>
  4208a0:	ldr	w8, [x23, #3960]
  4208a4:	ldur	w9, [x29, #-12]
  4208a8:	add	w8, w8, #0x1
  4208ac:	cmp	w9, #0x1
  4208b0:	str	w8, [x23, #3960]
  4208b4:	b.ne	4208c4 <_ZdlPvm@@Base+0x1b84>  // b.any
  4208b8:	str	x20, [x24]
  4208bc:	str	x20, [x19]
  4208c0:	b	420934 <_ZdlPvm@@Base+0x1bf4>
  4208c4:	mov	x0, x20
  4208c8:	bl	4016f0 <strlen@plt>
  4208cc:	adrp	x21, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  4208d0:	mov	x8, x0
  4208d4:	ldr	x0, [x21, #3968]
  4208d8:	add	w23, w8, #0x1
  4208dc:	adrp	x22, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  4208e0:	cbz	x0, 4208f0 <_ZdlPvm@@Base+0x1bb0>
  4208e4:	ldr	w8, [x22, #3976]
  4208e8:	cmp	w8, w23
  4208ec:	b.ge	420908 <_ZdlPvm@@Base+0x1bc8>  // b.tcont
  4208f0:	cmp	w23, #0x400
  4208f4:	mov	w8, #0x400                 	// #1024
  4208f8:	csel	w0, w23, w8, gt
  4208fc:	str	w0, [x22, #3976]
  420900:	bl	4016a0 <_Znam@plt>
  420904:	str	x0, [x21, #3968]
  420908:	mov	x1, x20
  42090c:	bl	4017e0 <strcpy@plt>
  420910:	ldr	x8, [x21, #3968]
  420914:	str	x8, [x24]
  420918:	str	x8, [x19]
  42091c:	ldr	x8, [x21, #3968]
  420920:	ldr	w9, [x22, #3976]
  420924:	add	x8, x8, w23, sxtw
  420928:	sub	w9, w9, w23
  42092c:	str	x8, [x21, #3968]
  420930:	str	w9, [x22, #3976]
  420934:	ldp	x20, x19, [sp, #112]
  420938:	ldp	x22, x21, [sp, #96]
  42093c:	ldp	x24, x23, [sp, #80]
  420940:	ldp	x26, x25, [sp, #64]
  420944:	ldp	x28, x27, [sp, #48]
  420948:	ldp	x29, x30, [sp, #32]
  42094c:	add	sp, sp, #0x80
  420950:	ret
  420954:	stp	x29, x30, [sp, #-48]!
  420958:	str	x21, [sp, #16]
  42095c:	stp	x20, x19, [sp, #32]
  420960:	mov	x29, sp
  420964:	mov	x19, x1
  420968:	mov	x20, x0
  42096c:	bl	4016f0 <strlen@plt>
  420970:	mov	x21, x0
  420974:	mov	x0, x19
  420978:	bl	4016f0 <strlen@plt>
  42097c:	add	x8, x21, x0
  420980:	add	x0, x8, #0x1
  420984:	bl	4016a0 <_Znam@plt>
  420988:	mov	x1, x20
  42098c:	mov	x21, x0
  420990:	bl	4017e0 <strcpy@plt>
  420994:	mov	x1, x19
  420998:	bl	401a50 <strcat@plt>
  42099c:	add	x0, x29, #0x18
  4209a0:	mov	x1, x21
  4209a4:	mov	w2, wzr
  4209a8:	bl	420620 <_ZdlPvm@@Base+0x18e0>
  4209ac:	mov	x0, x21
  4209b0:	bl	401900 <_ZdaPv@plt>
  4209b4:	ldr	x0, [x29, #24]
  4209b8:	ldp	x20, x19, [sp, #32]
  4209bc:	ldr	x21, [sp, #16]
  4209c0:	ldp	x29, x30, [sp], #48
  4209c4:	ret
  4209c8:	stp	x29, x30, [sp, #-48]!
  4209cc:	stp	x22, x21, [sp, #16]
  4209d0:	stp	x20, x19, [sp, #32]
  4209d4:	mov	x29, sp
  4209d8:	adrp	x0, 425000 <_ZdlPvm@@Base+0x62c0>
  4209dc:	add	x0, x0, #0x914
  4209e0:	bl	401980 <getenv@plt>
  4209e4:	mov	x20, x0
  4209e8:	cbnz	x0, 420a08 <_ZdlPvm@@Base+0x1cc8>
  4209ec:	adrp	x0, 425000 <_ZdlPvm@@Base+0x62c0>
  4209f0:	add	x0, x0, #0x91a
  4209f4:	bl	401980 <getenv@plt>
  4209f8:	adrp	x8, 425000 <_ZdlPvm@@Base+0x62c0>
  4209fc:	add	x8, x8, #0x921
  420a00:	cmp	x0, #0x0
  420a04:	csel	x20, x8, x0, eq  // eq = none
  420a08:	mov	x0, x20
  420a0c:	bl	4016f0 <strlen@plt>
  420a10:	add	x8, x20, x0
  420a14:	ldurb	w8, [x8, #-1]
  420a18:	mov	w9, #0x1                   	// #1
  420a1c:	mov	x10, #0x1                   	// #1
  420a20:	movk	x10, #0x8000, lsl #32
  420a24:	cmp	x8, #0x3f
  420a28:	lsl	x8, x9, x8
  420a2c:	cset	w9, hi  // hi = pmore
  420a30:	tst	x8, x10
  420a34:	cset	w8, eq  // eq = none
  420a38:	orr	w22, w9, w8
  420a3c:	add	x21, x0, x22
  420a40:	add	x0, x21, #0x1
  420a44:	bl	4016a0 <_Znam@plt>
  420a48:	mov	x1, x20
  420a4c:	mov	x19, x0
  420a50:	bl	4017e0 <strcpy@plt>
  420a54:	cmp	w22, #0x1
  420a58:	b.ne	420a6c <_ZdlPvm@@Base+0x1d2c>  // b.any
  420a5c:	mov	x0, x19
  420a60:	bl	4016f0 <strlen@plt>
  420a64:	mov	w8, #0x2f                  	// #47
  420a68:	strh	w8, [x19, x0]
  420a6c:	mov	x0, x19
  420a70:	bl	420edc <_ZdlPvm@@Base+0x219c>
  420a74:	cmp	x0, #0xe
  420a78:	b.hi	420a94 <_ZdlPvm@@Base+0x1d54>  // b.pmore
  420a7c:	adrp	x20, 422000 <_ZdlPvm@@Base+0x32c0>
  420a80:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  420a84:	mov	w9, #0x1                   	// #1
  420a88:	add	x20, x20, #0x476
  420a8c:	str	w9, [x8, #4024]
  420a90:	b	420a9c <_ZdlPvm@@Base+0x1d5c>
  420a94:	adrp	x20, 425000 <_ZdlPvm@@Base+0x62c0>
  420a98:	add	x20, x20, #0x926
  420a9c:	mov	x0, x20
  420aa0:	bl	4016f0 <strlen@plt>
  420aa4:	add	x8, x0, x21
  420aa8:	adrp	x9, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  420aac:	add	x0, x8, #0x1
  420ab0:	str	x8, [x9, #4016]
  420ab4:	bl	4016a0 <_Znam@plt>
  420ab8:	adrp	x21, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  420abc:	mov	x1, x19
  420ac0:	str	x0, [x21, #4008]
  420ac4:	bl	4017e0 <strcpy@plt>
  420ac8:	ldr	x0, [x21, #4008]
  420acc:	mov	x1, x20
  420ad0:	bl	401a50 <strcat@plt>
  420ad4:	mov	x0, x19
  420ad8:	ldp	x20, x19, [sp, #32]
  420adc:	ldp	x22, x21, [sp, #16]
  420ae0:	ldp	x29, x30, [sp], #48
  420ae4:	b	401900 <_ZdaPv@plt>
  420ae8:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  420aec:	ldr	x0, [x8, #4008]
  420af0:	cbz	x0, 420af8 <_ZdlPvm@@Base+0x1db8>
  420af4:	b	401900 <_ZdaPv@plt>
  420af8:	ret
  420afc:	stp	x29, x30, [sp, #-48]!
  420b00:	str	x21, [sp, #16]
  420b04:	stp	x20, x19, [sp, #32]
  420b08:	mov	x29, sp
  420b0c:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  420b10:	ldr	w8, [x8, #4024]
  420b14:	cmp	w8, #0x0
  420b18:	csel	x19, x0, x1, eq  // eq = none
  420b1c:	cbz	x19, 420b30 <_ZdlPvm@@Base+0x1df0>
  420b20:	mov	x0, x19
  420b24:	bl	4016f0 <strlen@plt>
  420b28:	mov	x21, x0
  420b2c:	b	420b34 <_ZdlPvm@@Base+0x1df4>
  420b30:	mov	w21, wzr
  420b34:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  420b38:	ldr	x8, [x8, #4016]
  420b3c:	add	x8, x8, w21, sxtw
  420b40:	add	x0, x8, #0x7
  420b44:	bl	4016a0 <_Znam@plt>
  420b48:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  420b4c:	ldr	x1, [x8, #4008]
  420b50:	mov	x20, x0
  420b54:	bl	4017e0 <strcpy@plt>
  420b58:	cmp	w21, #0x1
  420b5c:	b.lt	420b6c <_ZdlPvm@@Base+0x1e2c>  // b.tstop
  420b60:	mov	x0, x20
  420b64:	mov	x1, x19
  420b68:	bl	401a50 <strcat@plt>
  420b6c:	mov	x0, x20
  420b70:	bl	4016f0 <strlen@plt>
  420b74:	add	x8, x20, x0
  420b78:	mov	x0, x20
  420b7c:	ldp	x20, x19, [sp, #32]
  420b80:	ldr	x21, [sp, #16]
  420b84:	mov	w9, #0x5858                	// #22616
  420b88:	mov	w10, #0x5858                	// #22616
  420b8c:	movk	w9, #0x5858, lsl #16
  420b90:	movk	w10, #0x58, lsl #16
  420b94:	str	w9, [x8]
  420b98:	stur	w10, [x8, #3]
  420b9c:	ldp	x29, x30, [sp], #48
  420ba0:	ret
  420ba4:	sub	sp, sp, #0x50
  420ba8:	stp	x29, x30, [sp, #32]
  420bac:	stp	x22, x21, [sp, #48]
  420bb0:	stp	x20, x19, [sp, #64]
  420bb4:	add	x29, sp, #0x20
  420bb8:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  420bbc:	ldr	x19, [x8, #4032]
  420bc0:	cbz	x19, 420c3c <_ZdlPvm@@Base+0x1efc>
  420bc4:	adrp	x20, 425000 <_ZdlPvm@@Base+0x62c0>
  420bc8:	adrp	x21, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  420bcc:	add	x20, x20, #0x933
  420bd0:	add	x21, x21, #0xa48
  420bd4:	b	420be8 <_ZdlPvm@@Base+0x1ea8>
  420bd8:	mov	x0, x19
  420bdc:	bl	41ed34 <_ZdlPv@@Base>
  420be0:	mov	x19, x22
  420be4:	cbz	x22, 420c3c <_ZdlPvm@@Base+0x1efc>
  420be8:	ldr	x0, [x19]
  420bec:	bl	401810 <unlink@plt>
  420bf0:	tbz	w0, #31, 420c2c <_ZdlPvm@@Base+0x1eec>
  420bf4:	ldr	x1, [x19]
  420bf8:	add	x0, sp, #0x10
  420bfc:	bl	418c04 <printf@plt+0x17194>
  420c00:	bl	401910 <__errno_location@plt>
  420c04:	ldr	w0, [x0]
  420c08:	bl	4017d0 <strerror@plt>
  420c0c:	mov	x1, x0
  420c10:	mov	x0, sp
  420c14:	bl	418c04 <printf@plt+0x17194>
  420c18:	add	x1, sp, #0x10
  420c1c:	mov	x2, sp
  420c20:	mov	x0, x20
  420c24:	mov	x3, x21
  420c28:	bl	418e54 <printf@plt+0x173e4>
  420c2c:	ldp	x0, x22, [x19]
  420c30:	cbz	x0, 420bd8 <_ZdlPvm@@Base+0x1e98>
  420c34:	bl	401900 <_ZdaPv@plt>
  420c38:	b	420bd8 <_ZdlPvm@@Base+0x1e98>
  420c3c:	ldp	x20, x19, [sp, #64]
  420c40:	ldp	x22, x21, [sp, #48]
  420c44:	ldp	x29, x30, [sp, #32]
  420c48:	add	sp, sp, #0x50
  420c4c:	ret
  420c50:	bl	40f728 <printf@plt+0xdcb8>
  420c54:	bl	40f728 <printf@plt+0xdcb8>
  420c58:	sub	sp, sp, #0x50
  420c5c:	stp	x29, x30, [sp, #16]
  420c60:	str	x23, [sp, #32]
  420c64:	stp	x22, x21, [sp, #48]
  420c68:	stp	x20, x19, [sp, #64]
  420c6c:	add	x29, sp, #0x10
  420c70:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  420c74:	ldr	w8, [x8, #4024]
  420c78:	mov	w21, w3
  420c7c:	mov	x19, x0
  420c80:	cmp	w8, #0x0
  420c84:	csel	x22, x1, x2, eq  // eq = none
  420c88:	cbz	x22, 420c9c <_ZdlPvm@@Base+0x1f5c>
  420c8c:	mov	x0, x22
  420c90:	bl	4016f0 <strlen@plt>
  420c94:	mov	x23, x0
  420c98:	b	420ca0 <_ZdlPvm@@Base+0x1f60>
  420c9c:	mov	w23, wzr
  420ca0:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  420ca4:	ldr	x8, [x8, #4016]
  420ca8:	add	x8, x8, w23, sxtw
  420cac:	add	x0, x8, #0x7
  420cb0:	bl	4016a0 <_Znam@plt>
  420cb4:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  420cb8:	ldr	x1, [x8, #4008]
  420cbc:	mov	x20, x0
  420cc0:	bl	4017e0 <strcpy@plt>
  420cc4:	cmp	w23, #0x1
  420cc8:	b.lt	420cd8 <_ZdlPvm@@Base+0x1f98>  // b.tstop
  420ccc:	mov	x0, x20
  420cd0:	mov	x1, x22
  420cd4:	bl	401a50 <strcat@plt>
  420cd8:	mov	x0, x20
  420cdc:	bl	4016f0 <strlen@plt>
  420ce0:	mov	w9, #0x5858                	// #22616
  420ce4:	mov	w10, #0x5858                	// #22616
  420ce8:	add	x8, x20, x0
  420cec:	movk	w9, #0x5858, lsl #16
  420cf0:	movk	w10, #0x58, lsl #16
  420cf4:	str	w9, [x8]
  420cf8:	stur	w10, [x8, #3]
  420cfc:	bl	401910 <__errno_location@plt>
  420d00:	mov	x23, x0
  420d04:	str	wzr, [x0]
  420d08:	mov	x0, x20
  420d0c:	bl	401840 <mkstemp@plt>
  420d10:	mov	w22, w0
  420d14:	tbz	w0, #31, 420d48 <_ZdlPvm@@Base+0x2008>
  420d18:	ldr	w0, [x23]
  420d1c:	bl	4017d0 <strerror@plt>
  420d20:	mov	x1, x0
  420d24:	mov	x0, sp
  420d28:	bl	418c04 <printf@plt+0x17194>
  420d2c:	adrp	x2, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  420d30:	adrp	x0, 425000 <_ZdlPvm@@Base+0x62c0>
  420d34:	add	x2, x2, #0xa48
  420d38:	add	x0, x0, #0x94a
  420d3c:	mov	x1, sp
  420d40:	mov	x3, x2
  420d44:	bl	418ebc <printf@plt+0x1744c>
  420d48:	adrp	x1, 425000 <_ZdlPvm@@Base+0x62c0>
  420d4c:	add	x1, x1, #0x96b
  420d50:	mov	w0, w22
  420d54:	str	wzr, [x23]
  420d58:	bl	401a00 <fdopen@plt>
  420d5c:	mov	x22, x0
  420d60:	cbz	x0, 420da8 <_ZdlPvm@@Base+0x2068>
  420d64:	cbz	w21, 420d9c <_ZdlPvm@@Base+0x205c>
  420d68:	mov	x0, x20
  420d6c:	bl	4016f0 <strlen@plt>
  420d70:	add	x0, x0, #0x1
  420d74:	bl	4016a0 <_Znam@plt>
  420d78:	mov	x1, x20
  420d7c:	mov	x21, x0
  420d80:	bl	4017e0 <strcpy@plt>
  420d84:	mov	w0, #0x10                  	// #16
  420d88:	bl	41ec90 <_Znwm@@Base>
  420d8c:	adrp	x8, 43f000 <stderr@@GLIBC_2.17+0x31b8>
  420d90:	ldr	x9, [x8, #4032]
  420d94:	str	x0, [x8, #4032]
  420d98:	stp	x21, x9, [x0]
  420d9c:	cbz	x19, 420de0 <_ZdlPvm@@Base+0x20a0>
  420da0:	str	x20, [x19]
  420da4:	b	420de8 <_ZdlPvm@@Base+0x20a8>
  420da8:	ldr	w0, [x23]
  420dac:	bl	4017d0 <strerror@plt>
  420db0:	mov	x1, x0
  420db4:	mov	x0, sp
  420db8:	bl	418c04 <printf@plt+0x17194>
  420dbc:	adrp	x2, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  420dc0:	adrp	x0, 425000 <_ZdlPvm@@Base+0x62c0>
  420dc4:	add	x2, x2, #0xa48
  420dc8:	add	x0, x0, #0x96e
  420dcc:	mov	x1, sp
  420dd0:	mov	x3, x2
  420dd4:	bl	418ebc <printf@plt+0x1744c>
  420dd8:	cbnz	w21, 420d68 <_ZdlPvm@@Base+0x2028>
  420ddc:	b	420d9c <_ZdlPvm@@Base+0x205c>
  420de0:	mov	x0, x20
  420de4:	bl	401900 <_ZdaPv@plt>
  420de8:	mov	x0, x22
  420dec:	ldp	x20, x19, [sp, #64]
  420df0:	ldp	x22, x21, [sp, #48]
  420df4:	ldr	x23, [sp, #32]
  420df8:	ldp	x29, x30, [sp, #16]
  420dfc:	add	sp, sp, #0x50
  420e00:	ret
  420e04:	ldrb	w8, [x0]
  420e08:	cmp	w8, #0x75
  420e0c:	b.ne	420ed4 <_ZdlPvm@@Base+0x2194>  // b.any
  420e10:	add	x0, x0, #0x1
  420e14:	adrp	x8, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  420e18:	adrp	x9, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  420e1c:	adrp	x10, 43e000 <stderr@@GLIBC_2.17+0x21b8>
  420e20:	add	x8, x8, #0x340
  420e24:	add	x9, x9, #0x240
  420e28:	add	x10, x10, #0x40
  420e2c:	mov	x11, x0
  420e30:	mov	x12, x11
  420e34:	ldrb	w13, [x11], #1
  420e38:	mov	w14, wzr
  420e3c:	mov	w15, w13
  420e40:	and	x15, x15, #0xff
  420e44:	ldrb	w16, [x8, x15]
  420e48:	cbz	w16, 420ed4 <_ZdlPvm@@Base+0x2194>
  420e4c:	ldrb	w16, [x9, x15]
  420e50:	cbz	w16, 420e6c <_ZdlPvm@@Base+0x212c>
  420e54:	mov	w16, #0xffffffd0            	// #-48
  420e58:	add	w14, w16, w14, lsl #4
  420e5c:	add	w14, w14, w15
  420e60:	cmp	w14, #0x110, lsl #12
  420e64:	b.lt	420e88 <_ZdlPvm@@Base+0x2148>  // b.tstop
  420e68:	b	420ed4 <_ZdlPvm@@Base+0x2194>
  420e6c:	ldrb	w16, [x10, x15]
  420e70:	cbz	w16, 420ed4 <_ZdlPvm@@Base+0x2194>
  420e74:	mov	w16, #0xffffffc9            	// #-55
  420e78:	add	w14, w16, w14, lsl #4
  420e7c:	add	w14, w14, w15
  420e80:	cmp	w14, #0x110, lsl #12
  420e84:	b.ge	420ed4 <_ZdlPvm@@Base+0x2194>  // b.tcont
  420e88:	ldrb	w15, [x11], #1
  420e8c:	cmp	w15, #0x5f
  420e90:	b.eq	420e98 <_ZdlPvm@@Base+0x2158>  // b.none
  420e94:	cbnz	w15, 420e40 <_ZdlPvm@@Base+0x2100>
  420e98:	orr	w16, w14, #0x400
  420e9c:	lsr	w16, w16, #10
  420ea0:	cmp	w16, #0x37
  420ea4:	b.eq	420ed4 <_ZdlPvm@@Base+0x2194>  // b.none
  420ea8:	cmp	w14, #0x10, lsl #12
  420eac:	b.lt	420ebc <_ZdlPvm@@Base+0x217c>  // b.tstop
  420eb0:	cmp	w13, #0x30
  420eb4:	b.ne	420ecc <_ZdlPvm@@Base+0x218c>  // b.any
  420eb8:	b	420ed4 <_ZdlPvm@@Base+0x2194>
  420ebc:	sub	x13, x11, #0x1
  420ec0:	sub	x12, x13, x12
  420ec4:	cmp	x12, #0x4
  420ec8:	b.ne	420ed4 <_ZdlPvm@@Base+0x2194>  // b.any
  420ecc:	cbnz	w15, 420e30 <_ZdlPvm@@Base+0x20f0>
  420ed0:	ret
  420ed4:	mov	x0, xzr
  420ed8:	ret
  420edc:	mov	w1, #0x3                   	// #3
  420ee0:	b	4018e0 <pathconf@plt>
  420ee4:	nop
  420ee8:	stp	x29, x30, [sp, #-64]!
  420eec:	mov	x29, sp
  420ef0:	stp	x19, x20, [sp, #16]
  420ef4:	adrp	x20, 439000 <_ZdlPvm@@Base+0x1a2c0>
  420ef8:	add	x20, x20, #0xd10
  420efc:	stp	x21, x22, [sp, #32]
  420f00:	adrp	x21, 439000 <_ZdlPvm@@Base+0x1a2c0>
  420f04:	add	x21, x21, #0xc98
  420f08:	sub	x20, x20, x21
  420f0c:	mov	w22, w0
  420f10:	stp	x23, x24, [sp, #48]
  420f14:	mov	x23, x1
  420f18:	mov	x24, x2
  420f1c:	bl	401660 <_Znam@plt-0x40>
  420f20:	cmp	xzr, x20, asr #3
  420f24:	b.eq	420f50 <_ZdlPvm@@Base+0x2210>  // b.none
  420f28:	asr	x20, x20, #3
  420f2c:	mov	x19, #0x0                   	// #0
  420f30:	ldr	x3, [x21, x19, lsl #3]
  420f34:	mov	x2, x24
  420f38:	add	x19, x19, #0x1
  420f3c:	mov	x1, x23
  420f40:	mov	w0, w22
  420f44:	blr	x3
  420f48:	cmp	x20, x19
  420f4c:	b.ne	420f30 <_ZdlPvm@@Base+0x21f0>  // b.any
  420f50:	ldp	x19, x20, [sp, #16]
  420f54:	ldp	x21, x22, [sp, #32]
  420f58:	ldp	x23, x24, [sp, #48]
  420f5c:	ldp	x29, x30, [sp], #64
  420f60:	ret
  420f64:	nop
  420f68:	ret

Disassembly of section .fini:

0000000000420f6c <.fini>:
  420f6c:	stp	x29, x30, [sp, #-16]!
  420f70:	mov	x29, sp
  420f74:	ldp	x29, x30, [sp], #16
  420f78:	ret
