Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Nov 29 22:00:13 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/mat_inv/NonUniformILP/mat_inv_NonUniformILP_195_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 DUT/ModCount71_instance/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Delay1No175_instance/Y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.276ns (6.916%)  route 3.715ns (93.084%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.525ns = ( 6.525 - 4.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.921ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.836ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=95362, routed)       1.988     2.939    DUT/ModCount71_instance/clk_IBUF_BUFG
    SLICE_X125Y391       FDCE                                         r  DUT/ModCount71_instance/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y391       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.018 f  DUT/ModCount71_instance/count_reg[1]/Q
                         net (fo=11340, routed)       1.299     4.317    DUT/ModCount71_instance/Q[1]
    SLICE_X156Y397       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     4.462 r  DUT/ModCount71_instance/Y[32]_i_4__0/O
                         net (fo=147, routed)         2.357     6.819    DUT/MUX_Add151_1_impl_1_instance/count_reg[2]_rep__13
    SLICE_X115Y376       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     6.871 r  DUT/MUX_Add151_1_impl_1_instance/Y[6]_i_1/O
                         net (fo=1, routed)           0.059     6.930    DUT/Delay1No175_instance/Y_reg[33]_1[6]
    SLICE_X115Y376       FDCE                                         r  DUT/Delay1No175_instance/Y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=95362, routed)       1.865     6.525    DUT/Delay1No175_instance/clk_IBUF_BUFG
    SLICE_X115Y376       FDCE                                         r  DUT/Delay1No175_instance/Y_reg[6]/C
                         clock pessimism              0.432     6.957    
                         clock uncertainty           -0.035     6.922    
    SLICE_X115Y376       FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.947    DUT/Delay1No175_instance/Y_reg[6]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  0.017    




