<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p47" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_47{left:110px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t2_47{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_47{left:152px;bottom:1065px;letter-spacing:0.02px;word-spacing:2.36px;}
#t4_47{left:152px;bottom:1046px;letter-spacing:0.03px;word-spacing:1.82px;}
#t5_47{left:152px;bottom:1028px;letter-spacing:0.04px;word-spacing:1.82px;}
#t6_47{left:152px;bottom:1010px;letter-spacing:0.05px;word-spacing:1.74px;}
#t7_47{left:152px;bottom:965px;letter-spacing:0.1px;word-spacing:1.56px;}
#t8_47{left:521px;bottom:965px;letter-spacing:0.12px;}
#t9_47{left:551px;bottom:965px;letter-spacing:-0.03px;word-spacing:1.79px;}
#ta_47{left:152px;bottom:946px;letter-spacing:0.08px;word-spacing:1.69px;}
#tb_47{left:110px;bottom:910px;letter-spacing:-0.15px;}
#tc_47{left:147px;bottom:910px;letter-spacing:-0.17px;}
#td_47{left:173px;bottom:910px;letter-spacing:-0.18px;word-spacing:2.97px;}
#te_47{left:263px;bottom:910px;letter-spacing:-0.17px;}
#tf_47{left:289px;bottom:910px;letter-spacing:-0.17px;word-spacing:3px;}
#tg_47{left:110px;bottom:889px;letter-spacing:-0.17px;word-spacing:2.61px;}
#th_47{left:462px;bottom:889px;letter-spacing:-0.18px;}
#ti_47{left:488px;bottom:889px;letter-spacing:-0.15px;word-spacing:2.05px;}
#tj_47{left:110px;bottom:868px;letter-spacing:-0.19px;word-spacing:1.49px;}
#tk_47{left:110px;bottom:832px;letter-spacing:-0.15px;}
#tl_47{left:147px;bottom:832px;letter-spacing:-0.17px;}
#tm_47{left:173px;bottom:832px;letter-spacing:-0.19px;word-spacing:3.35px;}
#tn_47{left:264px;bottom:832px;letter-spacing:-0.17px;}
#to_47{left:291px;bottom:832px;letter-spacing:-0.17px;word-spacing:3.38px;}
#tp_47{left:110px;bottom:812px;letter-spacing:-0.18px;word-spacing:3.45px;}
#tq_47{left:246px;bottom:812px;letter-spacing:-0.16px;word-spacing:3.38px;}
#tr_47{left:414px;bottom:812px;letter-spacing:-0.18px;}
#ts_47{left:441px;bottom:812px;letter-spacing:-0.16px;word-spacing:3.44px;}
#tt_47{left:110px;bottom:791px;letter-spacing:-0.16px;word-spacing:1.39px;}
#tu_47{left:110px;bottom:755px;letter-spacing:-0.15px;}
#tv_47{left:147px;bottom:755px;letter-spacing:-0.17px;}
#tw_47{left:173px;bottom:755px;letter-spacing:-0.18px;word-spacing:3.35px;}
#tx_47{left:262px;bottom:755px;letter-spacing:-0.17px;}
#ty_47{left:288px;bottom:755px;letter-spacing:-0.17px;word-spacing:3.38px;}
#tz_47{left:110px;bottom:734px;letter-spacing:-0.2px;word-spacing:1.62px;}
#t10_47{left:453px;bottom:734px;letter-spacing:-0.18px;}
#t11_47{left:480px;bottom:734px;letter-spacing:-0.15px;word-spacing:1.19px;}
#t12_47{left:110px;bottom:714px;letter-spacing:-0.18px;word-spacing:0.39px;}
#t13_47{left:110px;bottom:693px;letter-spacing:-0.16px;word-spacing:2.28px;}
#t14_47{left:110px;bottom:672px;letter-spacing:-0.16px;word-spacing:1.92px;}
#t15_47{left:110px;bottom:652px;letter-spacing:-0.17px;word-spacing:1.4px;}
#t16_47{left:543px;bottom:652px;letter-spacing:-0.18px;}
#t17_47{left:570px;bottom:652px;letter-spacing:-0.18px;word-spacing:1.37px;}
#t18_47{left:654px;bottom:652px;letter-spacing:-0.18px;}
#t19_47{left:680px;bottom:652px;letter-spacing:-0.12px;word-spacing:1.27px;}
#t1a_47{left:110px;bottom:631px;letter-spacing:-0.14px;word-spacing:1.38px;}
#t1b_47{left:110px;bottom:595px;letter-spacing:-0.21px;word-spacing:2.52px;}
#t1c_47{left:633px;bottom:595px;letter-spacing:-0.18px;}
#t1d_47{left:666px;bottom:595px;letter-spacing:-0.17px;word-spacing:2.39px;}
#t1e_47{left:110px;bottom:574px;letter-spacing:-0.16px;word-spacing:1.38px;}
#t1f_47{left:170px;bottom:574px;letter-spacing:-0.17px;}
#t1g_47{left:202px;bottom:574px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t1h_47{left:110px;bottom:538px;letter-spacing:-0.14px;word-spacing:3.25px;}
#t1i_47{left:415px;bottom:538px;letter-spacing:-0.18px;}
#t1j_47{left:442px;bottom:538px;letter-spacing:-0.17px;word-spacing:3.18px;}
#t1k_47{left:526px;bottom:538px;letter-spacing:-0.18px;}
#t1l_47{left:552px;bottom:538px;letter-spacing:-0.16px;word-spacing:3.19px;}
#t1m_47{left:110px;bottom:518px;letter-spacing:-0.16px;word-spacing:1.73px;}
#t1n_47{left:703px;bottom:518px;letter-spacing:-0.18px;}
#t1o_47{left:729px;bottom:518px;letter-spacing:-0.16px;word-spacing:1.49px;}
#t1p_47{left:110px;bottom:497px;letter-spacing:-0.16px;word-spacing:2.71px;}
#t1q_47{left:110px;bottom:476px;letter-spacing:-0.19px;word-spacing:2.49px;}
#t1r_47{left:110px;bottom:456px;letter-spacing:-0.17px;word-spacing:3.32px;}
#t1s_47{left:110px;bottom:435px;letter-spacing:-0.17px;word-spacing:2.06px;}
#t1t_47{left:691px;bottom:435px;letter-spacing:-0.18px;}
#t1u_47{left:724px;bottom:435px;letter-spacing:-0.14px;word-spacing:1.79px;}
#t1v_47{left:110px;bottom:414px;letter-spacing:-0.18px;word-spacing:2.46px;}
#t1w_47{left:554px;bottom:414px;letter-spacing:-0.18px;}
#t1x_47{left:578px;bottom:414px;letter-spacing:-0.14px;word-spacing:2.38px;}
#t1y_47{left:110px;bottom:393px;letter-spacing:-0.19px;word-spacing:3.53px;}
#t1z_47{left:110px;bottom:373px;letter-spacing:-0.2px;word-spacing:2.62px;}
#t20_47{left:110px;bottom:352px;letter-spacing:-0.17px;word-spacing:1.42px;}
#t21_47{left:110px;bottom:331px;letter-spacing:-0.14px;}
#t22_47{left:152px;bottom:287px;letter-spacing:0.05px;word-spacing:3.82px;}
#t23_47{left:545px;bottom:287px;}
#t24_47{left:561px;bottom:287px;letter-spacing:0.06px;word-spacing:3.73px;}
#t25_47{left:152px;bottom:268px;letter-spacing:0.05px;word-spacing:2.54px;}
#t26_47{left:286px;bottom:268px;}
#t27_47{left:294px;bottom:268px;letter-spacing:0.09px;word-spacing:2.45px;}
#t28_47{left:355px;bottom:268px;letter-spacing:0.12px;word-spacing:4.19px;}
#t29_47{left:498px;bottom:268px;letter-spacing:-0.08px;word-spacing:2.8px;}
#t2a_47{left:580px;bottom:268px;letter-spacing:0.12px;}
#t2b_47{left:627px;bottom:268px;letter-spacing:0.09px;word-spacing:2.45px;}
#t2c_47{left:731px;bottom:268px;letter-spacing:0.12px;word-spacing:4.19px;}
#t2d_47{left:779px;bottom:268px;}
#t2e_47{left:152px;bottom:250px;letter-spacing:0.1px;}
#t2f_47{left:186px;bottom:250px;}
#t2g_47{left:200px;bottom:250px;letter-spacing:0.09px;word-spacing:2.32px;}
#t2h_47{left:304px;bottom:250px;letter-spacing:0.12px;word-spacing:4.19px;}
#t2i_47{left:384px;bottom:250px;letter-spacing:0.09px;word-spacing:5.25px;}
#t2j_47{left:414px;bottom:250px;letter-spacing:0.12px;word-spacing:4.19px;}
#t2k_47{left:556px;bottom:250px;letter-spacing:-0.04px;word-spacing:2.67px;}
#t2l_47{left:673px;bottom:250px;letter-spacing:0.12px;}
#t2m_47{left:719px;bottom:250px;letter-spacing:0.09px;word-spacing:2.33px;}
#t2n_47{left:152px;bottom:232px;letter-spacing:0.1px;}
#t2o_47{left:185px;bottom:232px;letter-spacing:0.12px;word-spacing:4.19px;}
#t2p_47{left:233px;bottom:232px;letter-spacing:0.1px;word-spacing:1.64px;}
#t2q_47{left:272px;bottom:232px;}
#t2r_47{left:286px;bottom:232px;letter-spacing:0.09px;word-spacing:1.64px;}
#t2s_47{left:435px;bottom:232px;letter-spacing:0.12px;}
#t2t_47{left:475px;bottom:232px;letter-spacing:-0.02px;word-spacing:2.27px;}
#t2u_47{left:625px;bottom:232px;}
#t2v_47{left:638px;bottom:232px;letter-spacing:-0.09px;word-spacing:2.03px;}
#t2w_47{left:726px;bottom:232px;}
#t2x_47{left:734px;bottom:232px;}
#t2y_47{left:177px;bottom:214px;letter-spacing:0.07px;word-spacing:1px;}
#t2z_47{left:152px;bottom:195px;letter-spacing:0.05px;word-spacing:1.69px;}
#t30_47{left:152px;bottom:177px;letter-spacing:-0.06px;word-spacing:1.96px;}

.s1_47{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s2_47{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s3_47{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s4_47{font-size:15px;font-family:CMTT10_1gl;color:#000;}
.s5_47{font-size:17px;font-family:CMTT10_1gl;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts47" type="text/css" >

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg47Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg47" style="-webkit-user-select: none;"><object width="935" height="1210" data="47/47.svg" type="image/svg+xml" id="pdf47" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_47" class="t s1_47">Volume II: RISC-V Privileged Architectures V20211203 </span><span id="t2_47" class="t s2_47">33 </span>
<span id="t3_47" class="t s3_47">The machine-level interrupt registers handle a few root interrupt sources which are assigned a </span>
<span id="t4_47" class="t s3_47" data-mappings='[[0,"fi"]]'>ﬁxed service priority for simplicity, while separate external interrupt controllers can implement </span>
<span id="t5_47" class="t s3_47">a more complex prioritization scheme over a much larger set of interrupts that are then muxed </span>
<span id="t6_47" class="t s3_47">into the machine-level interrupt sources. </span>
<span id="t7_47" class="t s3_47">The non-maskable interrupt is not made visible via the </span><span id="t8_47" class="t s4_47">mip </span><span id="t9_47" class="t s3_47">register as its presence is implicitly </span>
<span id="ta_47" class="t s3_47">known when executing the NMI trap handler. </span>
<span id="tb_47" class="t s2_47">Bits </span><span id="tc_47" class="t s5_47">mip</span><span id="td_47" class="t s2_47">.MEIP and </span><span id="te_47" class="t s5_47">mie</span><span id="tf_47" class="t s2_47">.MEIE are the interrupt-pending and interrupt-enable bits for machine- </span>
<span id="tg_47" class="t s2_47">level external interrupts. MEIP is read-only in </span><span id="th_47" class="t s5_47">mip</span><span id="ti_47" class="t s2_47" data-mappings='[[44,"fi"]]'>, and is set and cleared by a platform-speciﬁc </span>
<span id="tj_47" class="t s2_47">interrupt controller. </span>
<span id="tk_47" class="t s2_47">Bits </span><span id="tl_47" class="t s5_47">mip</span><span id="tm_47" class="t s2_47">.MTIP and </span><span id="tn_47" class="t s5_47">mie</span><span id="to_47" class="t s2_47">.MTIE are the interrupt-pending and interrupt-enable bits for machine </span>
<span id="tp_47" class="t s2_47">timer interrupts. </span><span id="tq_47" class="t s2_47">MTIP is read-only in </span><span id="tr_47" class="t s5_47">mip</span><span id="ts_47" class="t s2_47">, and is cleared by writing to the memory-mapped </span>
<span id="tt_47" class="t s2_47">machine-mode timer compare register. </span>
<span id="tu_47" class="t s2_47">Bits </span><span id="tv_47" class="t s5_47">mip</span><span id="tw_47" class="t s2_47">.MSIP and </span><span id="tx_47" class="t s5_47">mie</span><span id="ty_47" class="t s2_47">.MSIE are the interrupt-pending and interrupt-enable bits for machine- </span>
<span id="tz_47" class="t s2_47">level software interrupts. MSIP is read-only in </span><span id="t10_47" class="t s5_47">mip</span><span id="t11_47" class="t s2_47">, and is written by accesses to memory-mapped </span>
<span id="t12_47" class="t s2_47">control registers, which are used by remote harts to provide machine-level interprocessor interrupts. </span>
<span id="t13_47" class="t s2_47">A hart can write its own MSIP bit using the same memory-mapped control register. If a system </span>
<span id="t14_47" class="t s2_47">has only one hart, or if a platform standard supports the delivery of machine-level interprocessor </span>
<span id="t15_47" class="t s2_47">interrupts through external interrupts (MEI) instead, then </span><span id="t16_47" class="t s5_47">mip</span><span id="t17_47" class="t s2_47">.MSIP and </span><span id="t18_47" class="t s5_47">mie</span><span id="t19_47" class="t s2_47">.MSIE may both be </span>
<span id="t1a_47" class="t s2_47">read-only zeros. </span>
<span id="t1b_47" class="t s2_47">If supervisor mode is not implemented, bits SEIP, STIP, and SSIP of </span><span id="t1c_47" class="t s5_47">mip </span><span id="t1d_47" class="t s2_47">and SEIE, STIE, and </span>
<span id="t1e_47" class="t s2_47">SSIE of </span><span id="t1f_47" class="t s5_47">mie </span><span id="t1g_47" class="t s2_47">are read-only zeros. </span>
<span id="t1h_47" class="t s2_47">If supervisor mode is implemented, bits </span><span id="t1i_47" class="t s5_47">mip</span><span id="t1j_47" class="t s2_47">.SEIP and </span><span id="t1k_47" class="t s5_47">mie</span><span id="t1l_47" class="t s2_47">.SEIE are the interrupt-pending and </span>
<span id="t1m_47" class="t s2_47">interrupt-enable bits for supervisor-level external interrupts. SEIP is writable in </span><span id="t1n_47" class="t s5_47">mip</span><span id="t1o_47" class="t s2_47">, and may be </span>
<span id="t1p_47" class="t s2_47">written by M-mode software to indicate to S-mode that an external interrupt is pending. Addi- </span>
<span id="t1q_47" class="t s2_47">tionally, the platform-level interrupt controller may generate supervisor-level external interrupts. </span>
<span id="t1r_47" class="t s2_47">Supervisor-level external interrupts are made pending based on the logical-OR of the software- </span>
<span id="t1s_47" class="t s2_47">writable SEIP bit and the signal from the external interrupt controller. When </span><span id="t1t_47" class="t s5_47">mip </span><span id="t1u_47" class="t s2_47">is read with a </span>
<span id="t1v_47" class="t s2_47">CSR instruction, the value of the SEIP bit returned in the </span><span id="t1w_47" class="t s5_47">rd </span><span id="t1x_47" class="t s2_47">destination register is the logical- </span>
<span id="t1y_47" class="t s2_47">OR of the software-writable bit and the interrupt signal from the interrupt controller, but the </span>
<span id="t1z_47" class="t s2_47">signal from the interrupt controller is not used to calculate the value written to SEIP. Only the </span>
<span id="t20_47" class="t s2_47">software-writable SEIP bit participates in the read-modify-write sequence of a CSRRS or CSRRC </span>
<span id="t21_47" class="t s2_47">instruction. </span>
<span id="t22_47" class="t s3_47">For example, if we name the software-writable SEIP bit </span><span id="t23_47" class="t s4_47">B </span><span id="t24_47" class="t s3_47">and the signal from the external </span>
<span id="t25_47" class="t s3_47">interrupt controller </span><span id="t26_47" class="t s4_47">E</span><span id="t27_47" class="t s3_47">, then if </span><span id="t28_47" class="t s4_47">csrrs t0, mip, t1 </span><span id="t29_47" class="t s3_47">is executed, </span><span id="t2a_47" class="t s4_47">t0[9] </span><span id="t2b_47" class="t s3_47">is written with </span><span id="t2c_47" class="t s4_47">B || E</span><span id="t2d_47" class="t s3_47">, </span>
<span id="t2e_47" class="t s3_47">then </span><span id="t2f_47" class="t s4_47">B </span><span id="t2g_47" class="t s3_47">is written with </span><span id="t2h_47" class="t s4_47">B || t1[9]</span><span id="t2i_47" class="t s3_47">. If </span><span id="t2j_47" class="t s4_47">csrrw t0, mip, t1 </span><span id="t2k_47" class="t s3_47">is executed, then </span><span id="t2l_47" class="t s4_47">t0[9] </span><span id="t2m_47" class="t s3_47">is written </span>
<span id="t2n_47" class="t s3_47">with </span><span id="t2o_47" class="t s4_47">B || E</span><span id="t2p_47" class="t s3_47">, and </span><span id="t2q_47" class="t s4_47">B </span><span id="t2r_47" class="t s3_47">is simply written with </span><span id="t2s_47" class="t s4_47">t1[9]</span><span id="t2t_47" class="t s3_47">. In neither case does </span><span id="t2u_47" class="t s4_47">B </span><span id="t2v_47" class="t s3_47">depend upon </span><span id="t2w_47" class="t s4_47">E</span><span id="t2x_47" class="t s3_47">. </span>
<span id="t2y_47" class="t s3_47" data-mappings='[[9,"fi"]]'>The SEIP ﬁeld behavior is designed to allow a higher privilege layer to mimic external inter- </span>
<span id="t2z_47" class="t s3_47">rupts cleanly, without losing any real external interrupts. The behavior of the CSR instructions </span>
<span id="t30_47" class="t s3_47" data-mappings='[[16,"fi"]]'>is slightly modiﬁed from regular CSR accesses as a result. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
