// Seed: 890803730
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire  id_7;
  logic id_8 = id_6;
  wire  id_9;
  final $clog2(46);
  ;
  supply0 id_10;
  assign id_10 = -1;
endmodule
module module_1;
  logic [7:0]
      id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  assign id_5[1] = -1 + 1;
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
  wire id_16;
endmodule
