

================================================================
== Synthesis Summary Report of 'kernel'
================================================================
+ General Information: 
    * Date:           Fri Sep 20 17:09:46 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        atax.prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+-----------+-----+
    |               Modules               |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |         |            |           |     |
    |               & Loops               |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |    LUT    | URAM|
    +-------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+-----------+-----+
    |+ kernel                             |  Timing|  -0.00|  1290145|  4.296e+06|         -|  1290146|     -|        no|     -|  5 (~0%)|  1027 (~0%)|  954 (~0%)|    -|
    | + kernel_Pipeline_VITIS_LOOP_21_1   |       -|   0.13|      412|  1.372e+03|         -|      412|     -|        no|     -|        -|    11 (~0%)|   59 (~0%)|    -|
    |  o VITIS_LOOP_21_1                  |       -|   2.43|      410|  1.365e+03|         1|        1|   410|       yes|     -|        -|           -|          -|    -|
    | o VITIS_LOOP_23_2                   |       -|   2.43|  1289731|  4.295e+06|      3307|        -|   390|        no|     -|        -|           -|          -|    -|
    |  + kernel_Pipeline_VITIS_LOOP_26_3  |  Timing|  -0.00|     2878|  9.584e+03|         -|     2878|     -|        no|     -|        -|   180 (~0%)|  165 (~0%)|    -|
    |   o VITIS_LOOP_26_3                 |      II|   2.43|     2876|  9.577e+03|        14|        7|   410|       yes|     -|        -|           -|          -|    -|
    |  + kernel_Pipeline_VITIS_LOOP_28_4  |  Timing|  -0.00|      424|  1.412e+03|         -|      424|     -|        no|     -|        -|   310 (~0%)|  159 (~0%)|    -|
    |   o VITIS_LOOP_28_4                 |       -|   2.43|      422|  1.405e+03|        14|        1|   410|       yes|     -|        -|           -|          -|    -|
    +-------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+-----------+----------+
| Port         | Direction | Bitwidth |
+--------------+-----------+----------+
| A_address0   | out       | 18       |
| A_q0         | in        | 32       |
| tmp_address0 | out       | 9        |
| tmp_d0       | out       | 32       |
| x_address0   | out       | 9        |
| x_q0         | in        | 32       |
| y_address0   | out       | 9        |
| y_address1   | out       | 9        |
| y_d0         | out       | 32       |
| y_q1         | in        | 32       |
+--------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| x        | in        | float*   |
| y        | inout     | float*   |
| tmp      | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| x        | x_address0   | port    | offset   |
| x        | x_ce0        | port    |          |
| x        | x_q0         | port    |          |
| y        | y_address0   | port    | offset   |
| y        | y_ce0        | port    |          |
| y        | y_we0        | port    |          |
| y        | y_d0         | port    |          |
| y        | y_address1   | port    | offset   |
| y        | y_ce1        | port    |          |
| y        | y_q1         | port    |          |
| tmp      | tmp_address0 | port    | offset   |
| tmp      | tmp_ce0      | port    |          |
| tmp      | tmp_we0      | port    |          |
| tmp      | tmp_d0       | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------------------+-----+--------+------------+-----+--------+---------+
| + kernel                           | 5   |        |            |     |        |         |
|   add_ln23_1_fu_128_p2             |     |        | add_ln23_1 | add | fabric | 0       |
|   add_ln23_fu_134_p2               |     |        | add_ln23   | add | fabric | 0       |
|  + kernel_Pipeline_VITIS_LOOP_21_1 | 0   |        |            |     |        |         |
|    add_ln21_fu_64_p2               |     |        | add_ln21   | add | fabric | 0       |
|  + kernel_Pipeline_VITIS_LOOP_26_3 | 0   |        |            |     |        |         |
|    add_ln26_fu_118_p2              |     |        | add_ln26   | add | fabric | 0       |
|    add_ln27_fu_133_p2              |     |        | add_ln27   | add | fabric | 0       |
|  + kernel_Pipeline_VITIS_LOOP_28_4 | 0   |        |            |     |        |         |
|    add_ln28_fu_110_p2              |     |        | add_ln28   | add | fabric | 0       |
|    add_ln29_fu_120_p2              |     |        | add_ln29   | add | fabric | 0       |
+------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

