Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov  9 01:47:57 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file STOPWATCH_wrapper_timing_summary_routed.rpt -pb STOPWATCH_wrapper_timing_summary_routed.pb -rpx STOPWATCH_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : STOPWATCH_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_Inc_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_Start_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_Stop_0 (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: STOPWATCH_i/stopwatchFSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: STOPWATCH_i/stopwatchFSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: STOPWATCH_i/stopwatchFSM_0/inst/r_ENABLE_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 93 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.671        0.000                      0                  137        0.131        0.000                      0                  137        3.020        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      23.000          43.478          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        18.671        0.000                      0                  104        0.131        0.000                      0                  104        3.020        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             20.640        0.000                      0                   33        0.455        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       18.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.671ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.828ns (19.421%)  route 3.435ns (80.579%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.737     5.371    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.725     6.553    STOPWATCH_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X39Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.677 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.803     7.480    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.604 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.907     9.511    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I1_O)        0.124     9.635 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.635    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[1]
    SLICE_X41Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.564    27.922    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[1]/C
                         clock pessimism              0.391    28.312    
                         clock uncertainty           -0.035    28.277    
    SLICE_X41Y51         FDCE (Setup_fdce_C_D)        0.029    28.306    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         28.306    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                 18.671    

Slack (MET) :             18.674ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.828ns (19.425%)  route 3.434ns (80.575%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.737     5.371    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.725     6.553    STOPWATCH_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X39Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.677 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.803     7.480    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.604 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.906     9.510    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I1_O)        0.124     9.634 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.634    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[2]
    SLICE_X41Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.564    27.922    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[2]/C
                         clock pessimism              0.391    28.312    
                         clock uncertainty           -0.035    28.277    
    SLICE_X41Y51         FDCE (Setup_fdce_C_D)        0.031    28.308    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         28.308    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                 18.674    

Slack (MET) :             18.863ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.828ns (20.326%)  route 3.246ns (79.674%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.737     5.371    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.725     6.553    STOPWATCH_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X39Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.677 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.803     7.480    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.604 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.717     9.321    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I1_O)        0.124     9.445 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.445    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[7]
    SLICE_X41Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.564    27.922    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]/C
                         clock pessimism              0.391    28.312    
                         clock uncertainty           -0.035    28.277    
    SLICE_X41Y52         FDCE (Setup_fdce_C_D)        0.031    28.308    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         28.308    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                 18.863    

Slack (MET) :             18.899ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.828ns (20.508%)  route 3.209ns (79.492%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.737     5.371    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.725     6.553    STOPWATCH_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X39Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.677 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.803     7.480    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.604 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.681     9.285    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I1_O)        0.124     9.409 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.409    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[3]
    SLICE_X41Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.564    27.922    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[3]/C
                         clock pessimism              0.391    28.312    
                         clock uncertainty           -0.035    28.277    
    SLICE_X41Y51         FDCE (Setup_fdce_C_D)        0.031    28.308    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         28.308    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                 18.899    

Slack (MET) :             18.999ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.828ns (21.077%)  route 3.100ns (78.923%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 27.919 - 23.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.741     5.375    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     5.831 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]/Q
                         net (fo=2, routed)           0.670     6.502    STOPWATCH_i/HZ_Counter_0/inst/r_Count[7]
    SLICE_X41Y52         LUT4 (Prop_lut4_I2_O)        0.124     6.626 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_8/O
                         net (fo=1, routed)           0.510     7.135    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_8_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_4/O
                         net (fo=33, routed)          1.921     9.180    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_4_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I2_O)        0.124     9.304 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[28]_i_1/O
                         net (fo=1, routed)           0.000     9.304    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[28]
    SLICE_X39Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.561    27.919    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                         clock pessimism              0.391    28.309    
                         clock uncertainty           -0.035    28.274    
    SLICE_X39Y57         FDCE (Setup_fdce_C_D)        0.029    28.303    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]
  -------------------------------------------------------------------
                         required time                         28.303    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                 18.999    

Slack (MET) :             19.044ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.828ns (21.269%)  route 3.065ns (78.731%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.737     5.371    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.725     6.553    STOPWATCH_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X39Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.677 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.803     7.480    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.604 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.537     9.140    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I1_O)        0.124     9.264 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.264    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[6]
    SLICE_X41Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.564    27.922    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[6]/C
                         clock pessimism              0.391    28.312    
                         clock uncertainty           -0.035    28.277    
    SLICE_X41Y52         FDCE (Setup_fdce_C_D)        0.031    28.308    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         28.308    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                 19.044    

Slack (MET) :             19.047ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.828ns (21.296%)  route 3.060ns (78.704%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.737     5.371    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.725     6.553    STOPWATCH_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X39Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.677 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.803     7.480    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.604 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.532     9.135    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I1_O)        0.124     9.259 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.259    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[5]
    SLICE_X41Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.564    27.922    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/C
                         clock pessimism              0.391    28.312    
                         clock uncertainty           -0.035    28.277    
    SLICE_X41Y52         FDCE (Setup_fdce_C_D)        0.029    28.306    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         28.306    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                 19.047    

Slack (MET) :             19.094ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.828ns (21.301%)  route 3.059ns (78.699%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.737     5.371    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.725     6.553    STOPWATCH_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X39Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.677 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.803     7.480    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.604 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.531     9.134    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I1_O)        0.124     9.258 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[11]_i_1/O
                         net (fo=1, routed)           0.000     9.258    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[11]
    SLICE_X42Y53         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563    27.921    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X42Y53         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[11]/C
                         clock pessimism              0.391    28.311    
                         clock uncertainty           -0.035    28.276    
    SLICE_X42Y53         FDCE (Setup_fdce_C_D)        0.077    28.353    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         28.353    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                 19.094    

Slack (MET) :             19.101ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.828ns (21.317%)  route 3.056ns (78.683%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.737     5.371    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.725     6.553    STOPWATCH_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X39Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.677 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.803     7.480    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.604 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.528     9.131    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I1_O)        0.124     9.255 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[12]_i_1/O
                         net (fo=1, routed)           0.000     9.255    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[12]
    SLICE_X42Y53         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563    27.921    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X42Y53         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]/C
                         clock pessimism              0.391    28.311    
                         clock uncertainty           -0.035    28.276    
    SLICE_X42Y53         FDCE (Setup_fdce_C_D)        0.081    28.357    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         28.357    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                 19.101    

Slack (MET) :             19.105ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 2.127ns (55.037%)  route 1.738ns (44.963%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.741     5.375    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.456     5.831 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.569    STOPWATCH_i/HZ_Counter_0/inst/r_Count[2]
    SLICE_X40Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.243 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.243    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[4]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.357    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.585    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.699    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.938 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[24]_i_2/O[2]
                         net (fo=1, routed)           1.000     8.938    STOPWATCH_i/HZ_Counter_0/inst/data0[23]
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.302     9.240 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.240    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[23]
    SLICE_X41Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563    27.921    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[23]/C
                         clock pessimism              0.429    28.349    
                         clock uncertainty           -0.035    28.314    
    SLICE_X41Y56         FDCE (Setup_fdce_C_D)        0.031    28.345    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[23]
  -------------------------------------------------------------------
                         required time                         28.345    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 19.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.589     1.467    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y50         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.673    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X40Y50         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.859     1.984    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y50         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.517     1.467    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.075     1.542    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.463    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X38Y57         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.683    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X38Y57         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     1.980    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X38Y57         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.517     1.463    
    SLICE_X38Y57         FDRE (Hold_fdre_C_D)         0.060     1.523    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.463    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y57         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.694    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/p_1_in
    SLICE_X38Y57         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     1.980    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y57         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.517     1.463    
    SLICE_X38Y57         FDRE (Hold_fdre_C_D)         0.064     1.527    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X38Y53         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.073     1.701    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/Q[0]
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.746 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000     1.746    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X39Y53         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.856     1.981    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X39Y53         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.091     1.568    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.588     1.466    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.098     1.705    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[2]
    SLICE_X41Y54         LUT5 (Prop_lut5_I2_O)        0.045     1.750 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.750    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X41Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.858     1.983    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.504     1.479    
    SLICE_X41Y54         FDRE (Hold_fdre_C_D)         0.091     1.570    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.463    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y57         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.148     1.611 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.057     1.669    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.098     1.767 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.767    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X38Y57         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     1.980    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y57         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.517     1.463    
    SLICE_X38Y57         FDRE (Hold_fdre_C_D)         0.121     1.584    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X39Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.136     1.741    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X39Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.786 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X39Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.856     1.981    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X39Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.092     1.556    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.589     1.467    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y50         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     1.714    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X40Y50         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.859     1.984    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y50         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.517     1.467    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.017     1.484    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X37Y54         FDSE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDSE (Prop_fdse_C_Q)         0.141     1.605 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156     1.761    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/MB_out
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.042     1.803 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000     1.803    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/from_sys_i_1_n_0
    SLICE_X37Y54         FDSE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.856     1.981    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X37Y54         FDSE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.517     1.464    
    SLICE_X37Y54         FDSE (Hold_fdse_C_D)         0.107     1.571    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.588     1.466    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.134     1.728    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/p_3_out[1]
    SLICE_X41Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.858     1.983    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X41Y54         FDRE (Hold_fdre_C_D)         0.017     1.483    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         23.000      20.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X43Y54    STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X41Y53    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X41Y53    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X42Y53    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X42Y53    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X42Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X42Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X42Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X43Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         19.000      18.020     SLICE_X38Y54    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         19.000      18.020     SLICE_X38Y54    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X41Y51    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X39Y55    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[20]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X41Y57    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[25]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X41Y57    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[26]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X42Y57    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X41Y51    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[2]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X41Y57    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X41Y51    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[3]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y54    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y54    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X43Y54    STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X41Y53    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X41Y53    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X42Y53    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X42Y53    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X42Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X42Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X42Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[15]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       20.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.640ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.544%)  route 1.402ns (75.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.402     7.230    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y57         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.562    27.920    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[25]/C
                         clock pessimism              0.391    28.310    
                         clock uncertainty           -0.035    28.275    
    SLICE_X41Y57         FDCE (Recov_fdce_C_CLR)     -0.405    27.870    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[25]
  -------------------------------------------------------------------
                         required time                         27.870    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 20.640    

Slack (MET) :             20.640ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.544%)  route 1.402ns (75.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.402     7.230    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y57         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.562    27.920    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[26]/C
                         clock pessimism              0.391    28.310    
                         clock uncertainty           -0.035    28.275    
    SLICE_X41Y57         FDCE (Recov_fdce_C_CLR)     -0.405    27.870    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[26]
  -------------------------------------------------------------------
                         required time                         27.870    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 20.640    

Slack (MET) :             20.640ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.544%)  route 1.402ns (75.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.402     7.230    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y57         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.562    27.920    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]/C
                         clock pessimism              0.391    28.310    
                         clock uncertainty           -0.035    28.275    
    SLICE_X41Y57         FDCE (Recov_fdce_C_CLR)     -0.405    27.870    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         27.870    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 20.640    

Slack (MET) :             20.654ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.456ns (24.719%)  route 1.389ns (75.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.389     7.217    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y53         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563    27.921    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y53         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[0]/C
                         clock pessimism              0.391    28.311    
                         clock uncertainty           -0.035    28.276    
    SLICE_X41Y53         FDCE (Recov_fdce_C_CLR)     -0.405    27.871    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         27.871    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                 20.654    

Slack (MET) :             20.654ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.456ns (24.719%)  route 1.389ns (75.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.389     7.217    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y53         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563    27.921    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y53         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[10]/C
                         clock pessimism              0.391    28.311    
                         clock uncertainty           -0.035    28.276    
    SLICE_X41Y53         FDCE (Recov_fdce_C_CLR)     -0.405    27.871    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         27.871    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                 20.654    

Slack (MET) :             20.654ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.456ns (24.719%)  route 1.389ns (75.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.389     7.217    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y53         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563    27.921    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y53         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[4]/C
                         clock pessimism              0.391    28.311    
                         clock uncertainty           -0.035    28.276    
    SLICE_X41Y53         FDCE (Recov_fdce_C_CLR)     -0.405    27.871    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         27.871    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                 20.654    

Slack (MET) :             20.654ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.456ns (24.719%)  route 1.389ns (75.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.389     7.217    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y53         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563    27.921    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y53         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]/C
                         clock pessimism              0.391    28.311    
                         clock uncertainty           -0.035    28.276    
    SLICE_X41Y53         FDCE (Recov_fdce_C_CLR)     -0.405    27.871    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         27.871    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                 20.654    

Slack (MET) :             20.845ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.456ns (26.233%)  route 1.282ns (73.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.282     7.110    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X42Y57         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.562    27.920    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X42Y57         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]/C
                         clock pessimism              0.391    28.310    
                         clock uncertainty           -0.035    28.275    
    SLICE_X42Y57         FDCE (Recov_fdce_C_CLR)     -0.319    27.956    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]
  -------------------------------------------------------------------
                         required time                         27.956    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                 20.845    

Slack (MET) :             20.941ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.280%)  route 1.101ns (70.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.101     6.930    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y56         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563    27.921    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[21]/C
                         clock pessimism              0.391    28.311    
                         clock uncertainty           -0.035    28.276    
    SLICE_X41Y56         FDCE (Recov_fdce_C_CLR)     -0.405    27.871    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[21]
  -------------------------------------------------------------------
                         required time                         27.871    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                 20.941    

Slack (MET) :             20.941ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.280%)  route 1.101ns (70.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.738     5.372    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.101     6.930    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y56         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.563    27.921    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[22]/C
                         clock pessimism              0.391    28.311    
                         clock uncertainty           -0.035    28.276    
    SLICE_X41Y56         FDCE (Recov_fdce_C_CLR)     -0.405    27.871    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[22]
  -------------------------------------------------------------------
                         required time                         27.871    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                 20.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.240%)  route 0.238ns (62.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          0.238     1.843    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y55         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.856     1.981    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y55         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[20]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X39Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.066%)  route 0.313ns (68.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          0.313     1.918    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X42Y54         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.858     1.983    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X42Y54         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[13]/C
                         clock pessimism             -0.481     1.502    
    SLICE_X42Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.066%)  route 0.313ns (68.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          0.313     1.918    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X42Y54         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.858     1.983    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X42Y54         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]/C
                         clock pessimism             -0.481     1.502    
    SLICE_X42Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.066%)  route 0.313ns (68.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          0.313     1.918    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X42Y54         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.858     1.983    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X42Y54         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[15]/C
                         clock pessimism             -0.481     1.502    
    SLICE_X42Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.066%)  route 0.313ns (68.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          0.313     1.918    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X43Y54         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.858     1.983    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X43Y54         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg/C
                         clock pessimism             -0.481     1.502    
    SLICE_X43Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.066%)  route 0.313ns (68.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          0.313     1.918    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X43Y54         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.858     1.983    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X43Y54         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]/C
                         clock pessimism             -0.481     1.502    
    SLICE_X43Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.853%)  route 0.348ns (71.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          0.348     1.953    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y55         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.858     1.983    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y55         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]/C
                         clock pessimism             -0.481     1.502    
    SLICE_X41Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.853%)  route 0.348ns (71.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          0.348     1.953    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y55         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.858     1.983    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y55         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[18]/C
                         clock pessimism             -0.481     1.502    
    SLICE_X41Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.853%)  route 0.348ns (71.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          0.348     1.953    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y55         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.858     1.983    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y55         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[19]/C
                         clock pessimism             -0.481     1.502    
    SLICE_X41Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.577%)  route 0.370ns (72.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          0.370     1.975    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y52         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.859     1.984    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/C
                         clock pessimism             -0.481     1.503    
    SLICE_X41Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.564    





