Analysis & Synthesis report for fft_atan2_v2
Sat Apr 11 23:13:33 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s1_cur
 12. State Machine - |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s2_cur
 13. State Machine - |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|sdetd
 14. State Machine - |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrengen:sel_we|wc_state
 15. State Machine - |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|k_state
 16. State Machine - |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state
 17. State Machine - |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state
 18. State Machine - |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state
 19. Registers Protected by Synthesis
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for ROM_RAWDATA:inst2|altsyncram:altsyncram_component|altsyncram_ob24:auto_generated
 27. Source assignments for cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0
 28. Parameter Settings for User Entity Instance: ROM_RAWDATA:inst2|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: shift_reg1bit:inst3
 30. Parameter Settings for User Entity Instance: shift_reg1bit:inst4
 31. Parameter Settings for User Entity Instance: shift_reg1bit:inst5
 32. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist51_absX_uid13_vecTranslateTest_b_1
 33. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist50_absY_uid14_vecTranslateTest_b_1
 34. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist45_yip1_2_uid49_vecTranslateTest_b_1
 35. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist46_xip1_2_uid48_vecTranslateTest_b_1
 36. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist42_yip1_3_uid68_vecTranslateTest_b_1
 37. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1
 38. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1
 39. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist40_xip1_4_uid86_vecTranslateTest_b_1
 40. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1
 41. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1
 42. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1
 43. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1
 44. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist30_yip1_7_uid146_vecTranslateTest_b_1
 45. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist31_xip1_7_uid145_vecTranslateTest_b_1
 46. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist28_xip1_8_uid162_vecTranslateTest_b_1
 47. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist27_yip1_8_uid163_vecTranslateTest_b_1
 48. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1
 49. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist25_xip1_9_uid179_vecTranslateTest_b_1
 50. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_10_uid196_vecTranslateTest_b_1
 51. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_10_uid197_vecTranslateTest_b_1
 52. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_11_uid214_vecTranslateTest_b_1
 53. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_11_uid213_vecTranslateTest_b_1
 54. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_12_uid230_vecTranslateTest_b_1
 55. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_12_uid231_vecTranslateTest_b_1
 56. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_13_uid248_vecTranslateTest_b_1
 57. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_13_uid247_vecTranslateTest_b_1
 58. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_14_uid264_vecTranslateTest_b_1
 59. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_14_uid265_vecTranslateTest_b_1
 60. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist6_xMSB_uid284_vecTranslateTest_b_1
 61. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist5_twoToMiSiYip_uid289_vecTranslateTest_b_1
 62. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_15_uid281_vecTranslateTest_b_1
 63. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist3_outMagPreCstMult_uid338_vecTranslateTest_b_1
 64. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist1_xv0_uid346_cstMultOutMag_uid339_vecTranslateTest_merged_bit_select_b_1
 65. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist0_lowRangeB_uid352_cstMultOutMag_uid339_vecTranslateTest_merged_bit_select_b_1
 66. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist2_sR_uid366_cstMultOutMag_uid339_vecTranslateTest_b_1
 67. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist47_xMSB_uid32_vecTranslateTest_b_14
 68. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist44_xMSB_uid51_vecTranslateTest_b_13
 69. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist41_xMSB_uid70_vecTranslateTest_b_12
 70. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist38_xMSB_uid89_vecTranslateTest_b_11
 71. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist35_xMSB_uid108_vecTranslateTest_b_10
 72. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist32_xMSB_uid127_vecTranslateTest_b_9
 73. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist29_xMSB_uid148_vecTranslateTest_b_8
 74. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist26_xMSB_uid165_vecTranslateTest_b_7
 75. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist23_xMSB_uid182_vecTranslateTest_b_6
 76. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist20_xMSB_uid199_vecTranslateTest_b_5
 77. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist17_xMSB_uid216_vecTranslateTest_b_4
 78. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist14_xMSB_uid233_vecTranslateTest_b_3
 79. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist11_xMSB_uid250_vecTranslateTest_b_2
 80. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist8_xMSB_uid267_vecTranslateTest_b_1
 81. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:xNotZero_uid17_vecTranslateTest_delay
 82. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist48_xNotZero_uid17_vecTranslateTest_q_17
 83. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:yNotZero_uid15_vecTranslateTest_delay
 84. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist49_yNotZero_uid15_vecTranslateTest_q_17
 85. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist53_signX_uid7_vecTranslateTest_b_18
 86. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist52_signY_uid8_vecTranslateTest_b_18
 87. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist4_atanResPostRR_uid336_vecTranslateTest_b_3_inputreg
 88. Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist4_atanResPostRR_uid336_vecTranslateTest_b_3
 89. altsyncram Parameter Settings by Entity Instance
 90. Port Connectivity Checks: "cordic_atan2_v2:inst7"
 91. Port Connectivity Checks: "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst"
 92. Port Connectivity Checks: "FFT_Burst_16x1024_v1:inst6"
 93. Port Connectivity Checks: "shift_reg1bit:inst5"
 94. Port Connectivity Checks: "shift_reg1bit:inst4"
 95. Port Connectivity Checks: "shift_reg1bit:inst3"
 96. Post-Synthesis Netlist Statistics for Top Partition
 97. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
 98. Elapsed Time Per Partition
 99. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Apr 11 23:13:33 2020       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; fft_atan2_v2                                ;
; Top-level Entity Name           ; fft_atan2_v2                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5002                                        ;
; Total pins                      ; 88                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 139,926                                     ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F23C6     ;                    ;
; Top-level entity name                                                           ; fft_atan2_v2       ; fft_atan2_v2       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; File Name with User-Entered Path                                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                          ; Library              ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; ROM_READER_V2/pulse_gen.vhd                                                                                     ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_READER_V2/pulse_gen.vhd                                                         ;                      ;
; shift_reg1bit.vhd                                                                                               ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/shift_reg1bit.vhd                                                                   ;                      ;
; FFT_Burst_16x1024_v1/synthesis/FFT_Burst_16x1024_v1.v                                                           ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/FFT_Burst_16x1024_v1.v                               ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_math_pkg.vhd                                                ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_math_pkg.vhd                    ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_lib_pkg.vhd                                                 ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_lib_pkg.vhd                     ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd                                   ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd       ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd                                 ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd     ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd                             ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd                                          ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd              ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd                                        ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd            ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/fft_pack.vhd                                                          ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/fft_pack.vhd                              ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd                                                ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd                    ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx.vhd                                                  ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx.vhd                      ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd                                                   ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd                       ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd                                                   ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd                       ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_ctrl.vhd                                                  ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_ctrl.vhd                      ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i.vhd                                                     ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i.vhd                         ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd                                                     ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd                         ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl.vhd                                                ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl.vhd                    ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_addr.vhd                                                  ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_addr.vhd                      ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data.vhd                                                  ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data.vhd                      ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_r.vhd                                                ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_r.vhd                    ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dataadgen.vhd                                                 ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dataadgen.vhd                     ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd                                                  ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd                      ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd                                                   ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd                       ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd                                              ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd                  ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd                                                ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd                    ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd                                                ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd                    ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_m_k_counter.vhd                                               ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_m_k_counter.vhd                   ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd                                                    ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd                        ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd                                               ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd                   ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl.vhd                                                       ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl.vhd                           ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit.vhd                                                   ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit.vhd                       ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit_rst.vhd                                               ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit_rst.vhd                   ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_rst.vhd                                                   ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_rst.vhd                       ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen.vhd                                                   ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen.vhd                       ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrengen.vhd                                                   ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrengen.vhd                       ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrswgen.vhd                                                   ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrswgen.vhd                       ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd                                                          ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd                              ; FFT_Burst_16x1024_v1 ;
; FFT_Burst_16x1024_v1/synthesis/submodules/FFT_Burst_16x1024_v1_fft_ii_0.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/FFT_Burst_16x1024_v1_fft_ii_0.sv          ; FFT_Burst_16x1024_v1 ;
; fft_atan2_v2.vhd                                                                                                ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd                                                                    ;                      ;
; ROM_READER_V2/ROM_READER_V2.vhd                                                                                 ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_READER_V2/ROM_READER_V2.vhd                                                     ;                      ;
; ROM_RAWDATA/ROM_RAWDATA.vhd                                                                                     ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_RAWDATA/ROM_RAWDATA.vhd                                                         ;                      ;
; PLL_50_TO_250M/PLL_50_TO_250M/PLL_50_TO_250M_0002.v                                                             ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/PLL_50_TO_250M/PLL_50_TO_250M/PLL_50_TO_250M_0002.v                                 ; PLL_50_TO_250M       ;
; rawdata.hex                                                                                                     ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/rawdata.hex                                                                         ;                      ;
; c:/intelfpga_lite/17.1/quartus/mydev/fft_atan2_v2/db/ip/cordic_atan2_v2/cordic_atan2_v2.v                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.1/quartus/mydev/fft_atan2_v2/db/ip/cordic_atan2_v2/cordic_atan2_v2.v                                             ; cordic_atan2_v2      ;
; c:/intelfpga_lite/17.1/quartus/mydev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd ; yes             ; Auto-Found VHDL File                         ; c:/intelfpga_lite/17.1/quartus/mydev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd                       ; cordic_atan2_v2      ;
; c:/intelfpga_lite/17.1/quartus/mydev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/dspba_library.vhd            ; yes             ; Auto-Found VHDL File                         ; c:/intelfpga_lite/17.1/quartus/mydev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/dspba_library.vhd                                  ; cordic_atan2_v2      ;
; c:/intelfpga_lite/17.1/quartus/mydev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/dspba_library_package.vhd    ; yes             ; Auto-Found VHDL File                         ; c:/intelfpga_lite/17.1/quartus/mydev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/dspba_library_package.vhd                          ; cordic_atan2_v2      ;
; altsyncram.tdf                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;                      ;
; stratix_ram_block.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;                      ;
; lpm_mux.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;                      ;
; lpm_decode.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;                      ;
; aglobal171.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                 ;                      ;
; a_rdenreg.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;                      ;
; altrom.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                     ;                      ;
; altram.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                     ;                      ;
; altdpram.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                   ;                      ;
; db/altsyncram_ob24.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_ob24.tdf                                                              ;                      ;
; scfifo.tdf                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf                                                                     ;                      ;
; a_regfifo.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                  ;                      ;
; a_dpfifo.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                   ;                      ;
; a_i2fifo.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                   ;                      ;
; a_fffifo.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                   ;                      ;
; a_f2fifo.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                   ;                      ;
; db/scfifo_b9p1.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/scfifo_b9p1.tdf                                                                  ;                      ;
; db/a_dpfifo_vie1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_vie1.tdf                                                                ;                      ;
; db/altsyncram_6fp1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_6fp1.tdf                                                              ;                      ;
; db/cmpr_2l8.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cmpr_2l8.tdf                                                                     ;                      ;
; db/cntr_fgb.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_fgb.tdf                                                                     ;                      ;
; db/cntr_sg7.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_sg7.tdf                                                                     ;                      ;
; db/cntr_ggb.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_ggb.tdf                                                                     ;                      ;
; db/altsyncram_3704.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_3704.tdf                                                              ;                      ;
; lpm_add_sub.tdf                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                ;                      ;
; addcore.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.inc                                                                    ;                      ;
; look_add.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/look_add.inc                                                                   ;                      ;
; bypassff.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                                   ;                      ;
; altshift.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                                   ;                      ;
; alt_stratix_add_sub.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                        ;                      ;
; db/add_sub_agj.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/add_sub_agj.tdf                                                                  ;                      ;
; db/add_sub_6gj.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/add_sub_6gj.tdf                                                                  ;                      ;
; db/altsyncram_0u44.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_0u44.tdf                                                              ;                      ;
; FFT_Burst_16x1024_v1_fft_ii_0_1n1024sin.hex                                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1_fft_ii_0_1n1024sin.hex                                         ;                      ;
; db/altsyncram_1u44.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_1u44.tdf                                                              ;                      ;
; FFT_Burst_16x1024_v1_fft_ii_0_2n1024sin.hex                                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1_fft_ii_0_2n1024sin.hex                                         ;                      ;
; db/altsyncram_2u44.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_2u44.tdf                                                              ;                      ;
; FFT_Burst_16x1024_v1_fft_ii_0_3n1024sin.hex                                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1_fft_ii_0_3n1024sin.hex                                         ;                      ;
; db/altsyncram_rt44.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_rt44.tdf                                                              ;                      ;
; FFT_Burst_16x1024_v1_fft_ii_0_1n1024cos.hex                                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1_fft_ii_0_1n1024cos.hex                                         ;                      ;
; db/altsyncram_st44.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_st44.tdf                                                              ;                      ;
; FFT_Burst_16x1024_v1_fft_ii_0_2n1024cos.hex                                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1_fft_ii_0_2n1024cos.hex                                         ;                      ;
; db/altsyncram_tt44.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_tt44.tdf                                                              ;                      ;
; FFT_Burst_16x1024_v1_fft_ii_0_3n1024cos.hex                                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1_fft_ii_0_3n1024cos.hex                                         ;                      ;
; pzdyqx.vhd                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                     ;                      ;
; sld_hub.vhd                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                    ; altera_sld           ;
; db/ip/sld5206c3eb/alt_sld_fab.v                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/alt_sld_fab.v                                                     ; alt_sld_fab          ;
; db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab.v                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab.v                              ; alt_sld_fab          ;
; db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; alt_sld_fab          ;
; db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; alt_sld_fab          ;
; db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                              ; yes             ; Encrypted Auto-Found VHDL File               ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; alt_sld_fab          ;
; db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; alt_sld_fab          ;
; sld_jtag_hub.vhd                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                               ;                      ;
; sld_rom_sr.vhd                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                 ;                      ;
; altshift_taps.tdf                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                              ;                      ;
; lpm_counter.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                ;                      ;
; lpm_compare.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                ;                      ;
; lpm_constant.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                               ;                      ;
; db/shift_taps_bgv.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/shift_taps_bgv.tdf                                                               ;                      ;
; db/altsyncram_rr91.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_rr91.tdf                                                              ;                      ;
; db/cntr_hjf.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_hjf.tdf                                                                     ;                      ;
; db/cmpr_d9c.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cmpr_d9c.tdf                                                                     ;                      ;
; db/shift_taps_agv.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/shift_taps_agv.tdf                                                               ;                      ;
; db/altsyncram_pr91.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_pr91.tdf                                                              ;                      ;
; db/cntr_gjf.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_gjf.tdf                                                                     ;                      ;
; db/shift_taps_0iv.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/shift_taps_0iv.tdf                                                               ;                      ;
; db/altsyncram_3v91.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_3v91.tdf                                                              ;                      ;
; db/cntr_ejf.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_ejf.tdf                                                                     ;                      ;
; db/shift_taps_uev.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/shift_taps_uev.tdf                                                               ;                      ;
; db/altsyncram_to91.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_to91.tdf                                                              ;                      ;
; db/cntr_uhf.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_uhf.tdf                                                                     ;                      ;
; db/shift_taps_rev.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/shift_taps_rev.tdf                                                               ;                      ;
; db/altsyncram_po91.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_po91.tdf                                                              ;                      ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 2665      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 3488      ;
;     -- 7 input functions                    ; 10        ;
;     -- 6 input functions                    ; 620       ;
;     -- 5 input functions                    ; 101       ;
;     -- 4 input functions                    ; 94        ;
;     -- <=3 input functions                  ; 2663      ;
;                                             ;           ;
; Dedicated logic registers                   ; 5002      ;
;                                             ;           ;
; I/O pins                                    ; 88        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 139926    ;
;                                             ;           ;
; Total DSP Blocks                            ; 6         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 5409      ;
; Total fan-out                               ; 39843     ;
; Average fan-out                             ; 4.31      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                           ; Library Name         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------+
; |fft_atan2_v2                                                                                                                           ; 3488 (1)            ; 5002 (0)                  ; 139926            ; 6          ; 88   ; 0            ; |fft_atan2_v2                                                                                                                                                                                                                                                                                                                                            ; fft_atan2_v2                          ; work                 ;
;    |FFT_Burst_16x1024_v1:inst6|                                                                                                         ; 1999 (0)            ; 3852 (0)                  ; 123542            ; 6          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6                                                                                                                                                                                                                                                                                                                 ; FFT_Burst_16x1024_v1                  ; FFT_Burst_16x1024_v1 ;
;       |FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|                                                                                          ; 1999 (32)           ; 3852 (0)                  ; 123542            ; 6          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0                                                                                                                                                                                                                                                                          ; FFT_Burst_16x1024_v1_fft_ii_0         ; FFT_Burst_16x1024_v1 ;
;          |asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|                                                                                 ; 1967 (125)          ; 3852 (462)                ; 123542            ; 6          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst                                                                                                                                                                                                                             ; asj_fft_si_se_so_bb                   ; fft_burst_16x1024_v1 ;
;             |asj_fft_3dp_rom:twrom|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom                                                                                                                                                                                                       ; asj_fft_3dp_rom                       ; fft_burst_16x1024_v1 ;
;                |twid_rom:\gen_M4K:cos_1n|                                                                                               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n                                                                                                                                                                              ; twid_rom                              ; fft_burst_16x1024_v1 ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                           ; altera_fft_single_port_rom            ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                 ; altsyncram                            ; work                 ;
;                         |altsyncram_rt44:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated                                                  ; altsyncram_rt44                       ; work                 ;
;                |twid_rom:\gen_M4K:cos_2n|                                                                                               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n                                                                                                                                                                              ; twid_rom                              ; fft_burst_16x1024_v1 ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                           ; altera_fft_single_port_rom            ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                 ; altsyncram                            ; work                 ;
;                         |altsyncram_st44:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated                                                  ; altsyncram_st44                       ; work                 ;
;                |twid_rom:\gen_M4K:cos_3n|                                                                                               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n                                                                                                                                                                              ; twid_rom                              ; fft_burst_16x1024_v1 ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                           ; altera_fft_single_port_rom            ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                 ; altsyncram                            ; work                 ;
;                         |altsyncram_tt44:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tt44:auto_generated                                                  ; altsyncram_tt44                       ; work                 ;
;                |twid_rom:\gen_M4K:sin_1n|                                                                                               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n                                                                                                                                                                              ; twid_rom                              ; fft_burst_16x1024_v1 ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                           ; altera_fft_single_port_rom            ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                 ; altsyncram                            ; work                 ;
;                         |altsyncram_0u44:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0u44:auto_generated                                                  ; altsyncram_0u44                       ; work                 ;
;                |twid_rom:\gen_M4K:sin_2n|                                                                                               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n                                                                                                                                                                              ; twid_rom                              ; fft_burst_16x1024_v1 ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                           ; altera_fft_single_port_rom            ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                 ; altsyncram                            ; work                 ;
;                         |altsyncram_1u44:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1u44:auto_generated                                                  ; altsyncram_1u44                       ; work                 ;
;                |twid_rom:\gen_M4K:sin_3n|                                                                                               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n                                                                                                                                                                              ; twid_rom                              ; fft_burst_16x1024_v1 ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                           ; altera_fft_single_port_rom            ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                 ; altsyncram                            ; work                 ;
;                         |altsyncram_2u44:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2u44:auto_generated                                                  ; altsyncram_2u44                       ; work                 ;
;             |asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|                                                                                ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A                                                                                                                                                                                  ; asj_fft_4dp_ram                       ; fft_burst_16x1024_v1 ;
;                |asj_fft_data_ram:\gen_rams:0:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                               ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                               ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                     ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                      ; altsyncram_3704                       ; work                 ;
;                |asj_fft_data_ram:\gen_rams:1:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                               ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                               ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                     ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                      ; altsyncram_3704                       ; work                 ;
;                |asj_fft_data_ram:\gen_rams:2:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                               ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                               ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                     ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                      ; altsyncram_3704                       ; work                 ;
;                |asj_fft_data_ram:\gen_rams:3:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                               ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                               ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                     ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                      ; altsyncram_3704                       ; work                 ;
;             |asj_fft_4dp_ram:dat_B|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B                                                                                                                                                                                                       ; asj_fft_4dp_ram                       ; fft_burst_16x1024_v1 ;
;                |asj_fft_data_ram:\gen_rams:0:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                                    ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                          ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                                           ; altsyncram_3704                       ; work                 ;
;                |asj_fft_data_ram:\gen_rams:1:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                                    ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                          ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                                           ; altsyncram_3704                       ; work                 ;
;                |asj_fft_data_ram:\gen_rams:2:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                                    ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                          ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                                           ; altsyncram_3704                       ; work                 ;
;                |asj_fft_data_ram:\gen_rams:3:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                                    ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                          ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                                           ; altsyncram_3704                       ; work                 ;
;             |asj_fft_4dp_ram:dat_C|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C                                                                                                                                                                                                       ; asj_fft_4dp_ram                       ; fft_burst_16x1024_v1 ;
;                |asj_fft_data_ram:\gen_rams:0:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                                    ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                          ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                                           ; altsyncram_3704                       ; work                 ;
;                |asj_fft_data_ram:\gen_rams:1:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                                    ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                          ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                                           ; altsyncram_3704                       ; work                 ;
;                |asj_fft_data_ram:\gen_rams:2:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                                    ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                          ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                                           ; altsyncram_3704                       ; work                 ;
;                |asj_fft_data_ram:\gen_rams:3:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                                    ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                          ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                                           ; altsyncram_3704                       ; work                 ;
;             |asj_fft_bfp_ctrl:bfpc|                                                                                                     ; 4 (4)               ; 13 (3)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc                                                                                                                                                                                                       ; asj_fft_bfp_ctrl                      ; fft_burst_16x1024_v1 ;
;                |asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass                                                                                                                    ; asj_fft_tdl_bit_rst                   ; fft_burst_16x1024_v1 ;
;             |asj_fft_burst_ctrl:ccc|                                                                                                    ; 128 (128)           ; 356 (356)                 ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc                                                                                                                                                                                                      ; asj_fft_burst_ctrl                    ; fft_burst_16x1024_v1 ;
;             |asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|                                                                    ; 6 (6)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp                                                                                                                                                                      ; asj_fft_cxb_addr                      ; fft_burst_16x1024_v1 ;
;             |asj_fft_cxb_addr:ram_cxb_rd|                                                                                               ; 6 (6)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd                                                                                                                                                                                                 ; asj_fft_cxb_addr                      ; fft_burst_16x1024_v1 ;
;             |asj_fft_cxb_addr:ram_cxb_wr|                                                                                               ; 44 (18)             ; 36 (18)                   ; 322               ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr                                                                                                                                                                                                 ; asj_fft_cxb_addr                      ; fft_burst_16x1024_v1 ;
;                |altshift_taps:sw_0_arr_rtl_0|                                                                                           ; 16 (0)              ; 10 (0)                    ; 34                ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0                                                                                                                                                                    ; altshift_taps                         ; work                 ;
;                   |shift_taps_agv:auto_generated|                                                                                       ; 16 (9)              ; 10 (5)                    ; 34                ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated                                                                                                                                      ; shift_taps_agv                        ; work                 ;
;                      |altsyncram_pr91:altsyncram5|                                                                                      ; 0 (0)               ; 0 (0)                     ; 34                ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated|altsyncram_pr91:altsyncram5                                                                                                          ; altsyncram_pr91                       ; work                 ;
;                      |cntr_gjf:cntr1|                                                                                                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated|cntr_gjf:cntr1                                                                                                                       ; cntr_gjf                              ; work                 ;
;                |altshift_taps:sw_3_arr_rtl_0|                                                                                           ; 10 (0)              ; 8 (0)                     ; 288               ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0                                                                                                                                                                    ; altshift_taps                         ; work                 ;
;                   |shift_taps_0iv:auto_generated|                                                                                       ; 10 (6)              ; 8 (4)                     ; 288               ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0|shift_taps_0iv:auto_generated                                                                                                                                      ; shift_taps_0iv                        ; work                 ;
;                      |altsyncram_3v91:altsyncram4|                                                                                      ; 0 (0)               ; 0 (0)                     ; 288               ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0|shift_taps_0iv:auto_generated|altsyncram_3v91:altsyncram4                                                                                                          ; altsyncram_3v91                       ; work                 ;
;                      |cntr_ejf:cntr1|                                                                                                   ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0|shift_taps_0iv:auto_generated|cntr_ejf:cntr1                                                                                                                       ; cntr_ejf                              ; work                 ;
;             |asj_fft_cxb_data:ram_cxb_wr_data|                                                                                          ; 128 (128)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data                                                                                                                                                                                            ; asj_fft_cxb_data                      ; fft_burst_16x1024_v1 ;
;             |asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data|                                                                ; 128 (128)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data                                                                                                                                                                  ; asj_fft_cxb_data_r                    ; fft_burst_16x1024_v1 ;
;             |asj_fft_cxb_data_r:ram_cxb_bfp_data|                                                                                       ; 128 (128)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data                                                                                                                                                                                         ; asj_fft_cxb_data_r                    ; fft_burst_16x1024_v1 ;
;             |asj_fft_dataadgen:rd_adgen|                                                                                                ; 15 (15)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen                                                                                                                                                                                                  ; asj_fft_dataadgen                     ; fft_burst_16x1024_v1 ;
;             |asj_fft_dft_bfp:bfpdft|                                                                                                    ; 850 (312)           ; 1840 (504)                ; 0                 ; 6          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft                                                                                                                                                                                                      ; asj_fft_dft_bfp                       ; fft_burst_16x1024_v1 ;
;                |apn_fft_cmult_cpx2:\gen_da2:cm1|                                                                                        ; 66 (0)              ; 352 (64)                  ; 0                 ; 2          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1                                                                                                                                                                      ; apn_fft_cmult_cpx2                    ; fft_burst_16x1024_v1 ;
;                   |apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|                                                                      ; 0 (0)               ; 192 (192)                 ; 0                 ; 2          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx                                                                                                                       ; apn_fft_mult_cpx                      ; fft_burst_16x1024_v1 ;
;                   |asj_fft_pround:u0|                                                                                                   ; 33 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0                                                                                                                                                    ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 33 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                    ; lpm_add_sub                           ; work                 ;
;                         |add_sub_6gj:auto_generated|                                                                                    ; 33 (33)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated                                                                         ; add_sub_6gj                           ; work                 ;
;                   |asj_fft_pround:u1|                                                                                                   ; 33 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1                                                                                                                                                    ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 33 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                    ; lpm_add_sub                           ; work                 ;
;                         |add_sub_6gj:auto_generated|                                                                                    ; 33 (33)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated                                                                         ; add_sub_6gj                           ; work                 ;
;                   |asj_fft_tdl:imag_delay|                                                                                              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay                                                                                                                                               ; asj_fft_tdl                           ; fft_burst_16x1024_v1 ;
;                   |asj_fft_tdl:real_delay|                                                                                              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay                                                                                                                                               ; asj_fft_tdl                           ; fft_burst_16x1024_v1 ;
;                |apn_fft_cmult_cpx2:\gen_da2:cm2|                                                                                        ; 66 (0)              ; 352 (64)                  ; 0                 ; 2          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2                                                                                                                                                                      ; apn_fft_cmult_cpx2                    ; fft_burst_16x1024_v1 ;
;                   |apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|                                                                      ; 0 (0)               ; 192 (192)                 ; 0                 ; 2          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx                                                                                                                       ; apn_fft_mult_cpx                      ; fft_burst_16x1024_v1 ;
;                   |asj_fft_pround:u0|                                                                                                   ; 33 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0                                                                                                                                                    ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 33 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                    ; lpm_add_sub                           ; work                 ;
;                         |add_sub_6gj:auto_generated|                                                                                    ; 33 (33)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated                                                                         ; add_sub_6gj                           ; work                 ;
;                   |asj_fft_pround:u1|                                                                                                   ; 33 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1                                                                                                                                                    ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 33 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                    ; lpm_add_sub                           ; work                 ;
;                         |add_sub_6gj:auto_generated|                                                                                    ; 33 (33)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated                                                                         ; add_sub_6gj                           ; work                 ;
;                   |asj_fft_tdl:imag_delay|                                                                                              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay                                                                                                                                               ; asj_fft_tdl                           ; fft_burst_16x1024_v1 ;
;                   |asj_fft_tdl:real_delay|                                                                                              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay                                                                                                                                               ; asj_fft_tdl                           ; fft_burst_16x1024_v1 ;
;                |apn_fft_cmult_cpx2:\gen_da2:cm3|                                                                                        ; 66 (0)              ; 352 (64)                  ; 0                 ; 2          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3                                                                                                                                                                      ; apn_fft_cmult_cpx2                    ; fft_burst_16x1024_v1 ;
;                   |apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|                                                                      ; 0 (0)               ; 192 (192)                 ; 0                 ; 2          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx                                                                                                                       ; apn_fft_mult_cpx                      ; fft_burst_16x1024_v1 ;
;                   |asj_fft_pround:u0|                                                                                                   ; 33 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0                                                                                                                                                    ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 33 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                    ; lpm_add_sub                           ; work                 ;
;                         |add_sub_6gj:auto_generated|                                                                                    ; 33 (33)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated                                                                         ; add_sub_6gj                           ; work                 ;
;                   |asj_fft_pround:u1|                                                                                                   ; 33 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1                                                                                                                                                    ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 33 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                    ; lpm_add_sub                           ; work                 ;
;                         |add_sub_6gj:auto_generated|                                                                                    ; 33 (33)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated                                                                         ; add_sub_6gj                           ; work                 ;
;                   |asj_fft_tdl:imag_delay|                                                                                              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay                                                                                                                                               ; asj_fft_tdl                           ; fft_burst_16x1024_v1 ;
;                   |asj_fft_tdl:real_delay|                                                                                              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay                                                                                                                                               ; asj_fft_tdl                           ; fft_burst_16x1024_v1 ;
;                |asj_fft_bfp_i:\gen_disc:bfp_scale|                                                                                      ; 146 (146)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale                                                                                                                                                                    ; asj_fft_bfp_i                         ; fft_burst_16x1024_v1 ;
;                |asj_fft_bfp_o:\gen_disc:bfp_detect|                                                                                     ; 42 (42)             ; 24 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect                                                                                                                                                                   ; asj_fft_bfp_o                         ; fft_burst_16x1024_v1 ;
;                   |asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_blk|                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_blk                                                                                                           ; asj_fft_tdl_bit_rst                   ; fft_burst_16x1024_v1 ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|                                                                     ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                                                                   ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                   ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 19 (19)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                        ; add_sub_agj                           ; work                 ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|                                                                     ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                                                                   ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                   ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 19 (19)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                        ; add_sub_agj                           ; work                 ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|                                                                     ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                                                                   ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                   ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 19 (19)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                        ; add_sub_agj                           ; work                 ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|                                                                     ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                                                                   ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                   ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 19 (19)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                        ; add_sub_agj                           ; work                 ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|                                                                     ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                                                                   ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                   ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 19 (19)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                        ; add_sub_agj                           ; work                 ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|                                                                     ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                                                                   ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                   ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 19 (19)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                        ; add_sub_agj                           ; work                 ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|                                                                     ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                                                                   ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                   ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 19 (19)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                        ; add_sub_agj                           ; work                 ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|                                                                     ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                                                                   ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                   ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 19 (19)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                        ; add_sub_agj                           ; work                 ;
;             |asj_fft_in_write_sgl:writer|                                                                                               ; 26 (25)             ; 70 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer                                                                                                                                                                                                 ; asj_fft_in_write_sgl                  ; fft_burst_16x1024_v1 ;
;                |asj_fft_tdl_bit_rst:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd|                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd                                                                                                                             ; asj_fft_tdl_bit_rst                   ; fft_burst_16x1024_v1 ;
;             |asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|                                                                             ; 191 (153)           ; 319 (282)                 ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp                                                                                                                                                                               ; asj_fft_lpp_serial                    ; fft_burst_16x1024_v1 ;
;                |asj_fft_pround:\gen_full_rnd:u0|                                                                                        ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0                                                                                                                                               ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                               ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 19 (19)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                    ; add_sub_agj                           ; work                 ;
;                |asj_fft_pround:\gen_full_rnd:u1|                                                                                        ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1                                                                                                                                               ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 19 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                               ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 19 (19)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                    ; add_sub_agj                           ; work                 ;
;                |asj_fft_tdl_bit:\gen_burst_val:delay_val|                                                                               ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_burst_val:delay_val                                                                                                                                      ; asj_fft_tdl_bit                       ; fft_burst_16x1024_v1 ;
;             |asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|                                                                    ; 13 (13)             ; 33 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr                                                                                                                                                                      ; asj_fft_lpprdadgen                    ; fft_burst_16x1024_v1 ;
;                |asj_fft_tdl_bit_rst:delay_en|                                                                                           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en                                                                                                                                         ; asj_fft_tdl_bit_rst                   ; fft_burst_16x1024_v1 ;
;                |asj_fft_tdl_rst:\gen_M4K:delay_swd|                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd                                                                                                                                   ; asj_fft_tdl_rst                       ; fft_burst_16x1024_v1 ;
;             |asj_fft_m_k_counter:ctrl|                                                                                                  ; 30 (30)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl                                                                                                                                                                                                    ; asj_fft_m_k_counter                   ; fft_burst_16x1024_v1 ;
;             |asj_fft_tdl_bit:delay_blk_done|                                                                                            ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit:delay_blk_done                                                                                                                                                                                              ; asj_fft_tdl_bit                       ; fft_burst_16x1024_v1 ;
;             |asj_fft_tdl_bit:delay_next_block|                                                                                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit:delay_next_block                                                                                                                                                                                            ; asj_fft_tdl_bit                       ; fft_burst_16x1024_v1 ;
;             |asj_fft_tdl_bit:delay_sel_anb|                                                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit:delay_sel_anb                                                                                                                                                                                               ; asj_fft_tdl_bit                       ; fft_burst_16x1024_v1 ;
;             |asj_fft_tdl_bit_rst:delay_sop|                                                                                             ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_sop                                                                                                                                                                                               ; asj_fft_tdl_bit_rst                   ; fft_burst_16x1024_v1 ;
;             |asj_fft_tdl_bit_rst:delay_swd|                                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_swd                                                                                                                                                                                               ; asj_fft_tdl_bit_rst                   ; fft_burst_16x1024_v1 ;
;             |asj_fft_twadgen:twid_factors|                                                                                              ; 16 (8)              ; 22 (16)                   ; 48                ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors                                                                                                                                                                                                ; asj_fft_twadgen                       ; fft_burst_16x1024_v1 ;
;                |altshift_taps:twad_temp_rtl_0|                                                                                          ; 8 (0)               ; 6 (0)                     ; 48                ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0                                                                                                                                                                  ; altshift_taps                         ; work                 ;
;                   |shift_taps_uev:auto_generated|                                                                                       ; 8 (5)               ; 6 (3)                     ; 48                ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_uev:auto_generated                                                                                                                                    ; shift_taps_uev                        ; work                 ;
;                      |altsyncram_to91:altsyncram4|                                                                                      ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_uev:auto_generated|altsyncram_to91:altsyncram4                                                                                                        ; altsyncram_to91                       ; work                 ;
;                      |cntr_uhf:cntr1|                                                                                                   ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_uev:auto_generated|cntr_uhf:cntr1                                                                                                                     ; cntr_uhf                              ; work                 ;
;             |asj_fft_wrengen:sel_we|                                                                                                    ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrengen:sel_we                                                                                                                                                                                                      ; asj_fft_wrengen                       ; fft_burst_16x1024_v1 ;
;             |asj_fft_wrswgen:get_wr_swtiches|                                                                                           ; 23 (8)              ; 30 (20)                   ; 36                ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches                                                                                                                                                                                             ; asj_fft_wrswgen                       ; fft_burst_16x1024_v1 ;
;                |altshift_taps:swd_rtl_0|                                                                                                ; 15 (0)              ; 10 (0)                    ; 36                ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0                                                                                                                                                                     ; altshift_taps                         ; work                 ;
;                   |shift_taps_bgv:auto_generated|                                                                                       ; 15 (8)              ; 10 (5)                    ; 36                ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_bgv:auto_generated                                                                                                                                       ; shift_taps_bgv                        ; work                 ;
;                      |altsyncram_rr91:altsyncram5|                                                                                      ; 0 (0)               ; 0 (0)                     ; 36                ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_bgv:auto_generated|altsyncram_rr91:altsyncram5                                                                                                           ; altsyncram_rr91                       ; work                 ;
;                      |cntr_hjf:cntr1|                                                                                                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_bgv:auto_generated|cntr_hjf:cntr1                                                                                                                        ; cntr_hjf                              ; work                 ;
;             |auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|                                                      ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1                                                                                                                                                        ; auk_dspip_avalon_streaming_controller ; fft_burst_16x1024_v1 ;
;             |auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|                                                                   ; 74 (54)             ; 67 (51)                   ; 256               ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1                                                                                                                                                                     ; auk_dspip_avalon_streaming_sink       ; fft_burst_16x1024_v1 ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                                                ; 20 (0)              ; 16 (0)                    ; 256               ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                             ; scfifo                                ; work                 ;
;                   |scfifo_b9p1:auto_generated|                                                                                          ; 20 (2)              ; 16 (1)                    ; 256               ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated                                                                                                  ; scfifo_b9p1                           ; work                 ;
;                      |a_dpfifo_vie1:dpfifo|                                                                                             ; 18 (10)             ; 15 (7)                    ; 256               ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo                                                                             ; a_dpfifo_vie1                         ; work                 ;
;                         |altsyncram_6fp1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram                                                     ; altsyncram_6fp1                       ; work                 ;
;                         |cntr_fgb:rd_ptr_msb|                                                                                           ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|cntr_fgb:rd_ptr_msb                                                         ; cntr_fgb                              ; work                 ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|cntr_ggb:wr_ptr                                                             ; cntr_ggb                              ; work                 ;
;                         |cntr_sg7:usedw_counter|                                                                                        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|cntr_sg7:usedw_counter                                                      ; cntr_sg7                              ; work                 ;
;             |auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|                                                               ; 18 (18)             ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1                                                                                                                                                                 ; auk_dspip_avalon_streaming_source     ; fft_burst_16x1024_v1 ;
;    |ROM_RAWDATA:inst2|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |fft_atan2_v2|ROM_RAWDATA:inst2                                                                                                                                                                                                                                                                                                                          ; ROM_RAWDATA                           ; work                 ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |fft_atan2_v2|ROM_RAWDATA:inst2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                          ; altsyncram                            ; work                 ;
;          |altsyncram_ob24:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |fft_atan2_v2|ROM_RAWDATA:inst2|altsyncram:altsyncram_component|altsyncram_ob24:auto_generated                                                                                                                                                                                                                                                           ; altsyncram_ob24                       ; work                 ;
;    |ROM_READER_V2:inst1|                                                                                                                ; 18 (18)             ; 28 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|ROM_READER_V2:inst1                                                                                                                                                                                                                                                                                                                        ; ROM_READER_V2                         ; work                 ;
;       |pulse_gen:inst55|                                                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|ROM_READER_V2:inst1|pulse_gen:inst55                                                                                                                                                                                                                                                                                                       ; pulse_gen                             ; work                 ;
;    |cordic_atan2_v2:inst7|                                                                                                              ; 1289 (0)            ; 967 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7                                                                                                                                                                                                                                                                                                                      ; cordic_atan2_v2                       ; cordic_atan2_v2      ;
;       |cordic_atan2_v2_CORDIC_0:cordic_0|                                                                                               ; 1289 (1289)         ; 967 (167)                 ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0                                                                                                                                                                                                                                                                                    ; cordic_atan2_v2_CORDIC_0              ; cordic_atan2_v2      ;
;          |dspba_delay:redist10_xip1_14_uid264_vecTranslateTest_b_1|                                                                     ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_14_uid264_vecTranslateTest_b_1                                                                                                                                                                                                                           ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist12_yip1_13_uid248_vecTranslateTest_b_1|                                                                     ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_13_uid248_vecTranslateTest_b_1                                                                                                                                                                                                                           ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist13_xip1_13_uid247_vecTranslateTest_b_1|                                                                     ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_13_uid247_vecTranslateTest_b_1                                                                                                                                                                                                                           ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist15_yip1_12_uid231_vecTranslateTest_b_1|                                                                     ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_12_uid231_vecTranslateTest_b_1                                                                                                                                                                                                                           ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist16_xip1_12_uid230_vecTranslateTest_b_1|                                                                     ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_12_uid230_vecTranslateTest_b_1                                                                                                                                                                                                                           ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist18_yip1_11_uid214_vecTranslateTest_b_1|                                                                     ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_11_uid214_vecTranslateTest_b_1                                                                                                                                                                                                                           ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist19_xip1_11_uid213_vecTranslateTest_b_1|                                                                     ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_11_uid213_vecTranslateTest_b_1                                                                                                                                                                                                                           ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist1_xv0_uid346_cstMultOutMag_uid339_vecTranslateTest_merged_bit_select_b_1|                                   ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist1_xv0_uid346_cstMultOutMag_uid339_vecTranslateTest_merged_bit_select_b_1                                                                                                                                                                                         ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist21_yip1_10_uid197_vecTranslateTest_b_1|                                                                     ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_10_uid197_vecTranslateTest_b_1                                                                                                                                                                                                                           ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist22_xip1_10_uid196_vecTranslateTest_b_1|                                                                     ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_10_uid196_vecTranslateTest_b_1                                                                                                                                                                                                                           ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|                                                                      ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist25_xip1_9_uid179_vecTranslateTest_b_1|                                                                      ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist25_xip1_9_uid179_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist27_yip1_8_uid163_vecTranslateTest_b_1|                                                                      ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist27_yip1_8_uid163_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist28_xip1_8_uid162_vecTranslateTest_b_1|                                                                      ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist28_xip1_8_uid162_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist2_sR_uid366_cstMultOutMag_uid339_vecTranslateTest_b_1|                                                      ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist2_sR_uid366_cstMultOutMag_uid339_vecTranslateTest_b_1                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist30_yip1_7_uid146_vecTranslateTest_b_1|                                                                      ; 0 (0)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist30_yip1_7_uid146_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist31_xip1_7_uid145_vecTranslateTest_b_1|                                                                      ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist31_xip1_7_uid145_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|                                                                      ; 0 (0)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|                                                                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|                                                                      ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1|                                                                      ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|                                                                       ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1                                                                                                                                                                                                                             ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist3_outMagPreCstMult_uid338_vecTranslateTest_b_1|                                                             ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist3_outMagPreCstMult_uid338_vecTranslateTest_b_1                                                                                                                                                                                                                   ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist40_xip1_4_uid86_vecTranslateTest_b_1|                                                                       ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist40_xip1_4_uid86_vecTranslateTest_b_1                                                                                                                                                                                                                             ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist42_yip1_3_uid68_vecTranslateTest_b_1|                                                                       ; 0 (0)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist42_yip1_3_uid68_vecTranslateTest_b_1                                                                                                                                                                                                                             ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1|                                                                       ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1                                                                                                                                                                                                                             ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist45_yip1_2_uid49_vecTranslateTest_b_1|                                                                       ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist45_yip1_2_uid49_vecTranslateTest_b_1                                                                                                                                                                                                                             ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist46_xip1_2_uid48_vecTranslateTest_b_1|                                                                       ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist46_xip1_2_uid48_vecTranslateTest_b_1                                                                                                                                                                                                                             ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist50_absY_uid14_vecTranslateTest_b_1|                                                                         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist50_absY_uid14_vecTranslateTest_b_1                                                                                                                                                                                                                               ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist51_absX_uid13_vecTranslateTest_b_1|                                                                         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist51_absX_uid13_vecTranslateTest_b_1                                                                                                                                                                                                                               ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist5_twoToMiSiYip_uid289_vecTranslateTest_b_1|                                                                 ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist5_twoToMiSiYip_uid289_vecTranslateTest_b_1                                                                                                                                                                                                                       ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist7_xip1_15_uid281_vecTranslateTest_b_1|                                                                      ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_15_uid281_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist9_yip1_14_uid265_vecTranslateTest_b_1|                                                                      ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_14_uid265_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;    |pzdyqx:nabboc|                                                                                                                      ; 91 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                ; work                 ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 91 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                           ; work                 ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; GHVD5181                              ; work                 ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; LQYT7093                              ; work                 ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; KIFI3548                              ; work                 ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; LQYT7093                              ; work                 ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; PUDL0439                              ; work                 ;
;    |shift_reg1bit:inst3|                                                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|shift_reg1bit:inst3                                                                                                                                                                                                                                                                                                                        ; shift_reg1bit                         ; work                 ;
;    |shift_reg1bit:inst4|                                                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|shift_reg1bit:inst4                                                                                                                                                                                                                                                                                                                        ; shift_reg1bit                         ; work                 ;
;    |shift_reg1bit:inst5|                                                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|shift_reg1bit:inst5                                                                                                                                                                                                                                                                                                                        ; shift_reg1bit                         ; work                 ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                               ; altera_sld           ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input           ; altera_sld           ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                           ; alt_sld_fab          ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 77 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab               ; alt_sld_fab          ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric     ; alt_sld_fab          ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (56)             ; 72 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                          ; work                 ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                            ; work                 ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                        ; altera_sld           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096  ; FFT_Burst_16x1024_v1_fft_ii_0_1n1024cos.hex ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096  ; FFT_Burst_16x1024_v1_fft_ii_0_2n1024cos.hex ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tt44:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096  ; FFT_Burst_16x1024_v1_fft_ii_0_3n1024cos.hex ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0u44:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096  ; FFT_Burst_16x1024_v1_fft_ii_0_1n1024sin.hex ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1u44:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096  ; FFT_Burst_16x1024_v1_fft_ii_0_2n1024sin.hex ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2u44:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096  ; FFT_Burst_16x1024_v1_fft_ii_0_3n1024sin.hex ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated|altsyncram_pr91:altsyncram5|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; 17           ; 2            ; 17           ; 2            ; 34    ; None                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0|shift_taps_0iv:auto_generated|altsyncram_3v91:altsyncram4|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; 16           ; 18           ; 16           ; 18           ; 288   ; None                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_uev:auto_generated|altsyncram_to91:altsyncram4|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 6            ; 8            ; 6            ; 48    ; None                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_bgv:auto_generated|altsyncram_rr91:altsyncram5|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 18           ; 2            ; 18           ; 2            ; 36    ; None                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 8            ; 34           ; 8            ; 34           ; 272   ; None                                        ;
; ROM_RAWDATA:inst2|altsyncram:altsyncram_component|altsyncram_ob24:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                      ; AUTO ; ROM              ; 1024         ; 16           ; --           ; --           ; 16384 ; ./rawdata.hex                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-------------------------------+--------------+
; Statistic                     ; Number Used  ;
+-------------------------------+--------------+
; Sum of two 18x18              ; 6            ;
; Total number of DSP blocks    ; 6            ;
;                               ;              ;
; Fixed Point Signed Multiplier ; 12           ;
+-------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File                                                                        ;
+--------+---------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                        ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                        ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                        ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                        ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst                                                                                                                                                      ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A                                                                                                           ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A                                                                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A                                                                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A                                                                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A                                                                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr                                                                                               ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd                                                            ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en                                                                  ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp                                                                                                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_burst_val:delay_val                                                               ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0                                                                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1                                                                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data                                                                                           ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp                                                                                               ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc                                                                                                                                ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft                                                                                                                               ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1                                                                                               ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx                                                ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay                                                                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay                                                                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0                                                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1                                                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2                                                                                               ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx                                                ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay                                                                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay                                                                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0                                                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1                                                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3                                                                                               ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx                                                ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay                                                                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay                                                                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0                                                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1                                                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect                                                                                            ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_blk                                    ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass                                   ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale                                                                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_tdl_bit:\gen_disc:delay_next_pass                                                                                     ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0                                                                            ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1                                                                            ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0                                                                            ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1                                                                            ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0                                                                            ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1                                                                            ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0                                                                            ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1                                                                            ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc                                                                                                                               ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl                                                                                                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B                                                                                                                                ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C                                                                                                                                ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                             ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit:delay_blk_done                                                                                                                       ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit:delay_next_block                                                                                                                     ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit:delay_sel_anb                                                                                                                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_sop                                                                                                                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_swd                                                                                                                        ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches                                                                                                                      ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data                                                                                                                  ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd                                                                                                                          ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr                                                                                                                          ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data                                                                                                                     ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen                                                                                                                           ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrengen:sel_we                                                                                                                               ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors                                                                                                                         ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom                                                                                                                                ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n                                                                                                       ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                    ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n                                                                                                       ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                    ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n                                                                                                       ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                    ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n                                                                                                       ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                    ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n                                                                                                       ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                    ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n                                                                                                       ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                    ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer                                                                                                                          ;                                                                                        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd                                                      ;                                                                                        ;
; N/A    ; altera_CORDIC ; 17.1    ; N/A          ; N/A           ; |fft_atan2_v2|cordic_atan2_v2:inst7                                                                                                                                                                                                                                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/cordic_atan2_v2/cordic_atan2_v2.qsys ;
+--------+---------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s1_cur                       ;
+---------------------------+--------------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+
; Name                      ; fft_s1_cur.FFT_PROCESS_A ; fft_s1_cur.DONE_WRITING ; fft_s1_cur.EARLY_DONE ; fft_s1_cur.WRITE_INPUT ; fft_s1_cur.WAIT_FOR_INPUT ; fft_s1_cur.IDLE ;
+---------------------------+--------------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+
; fft_s1_cur.IDLE           ; 0                        ; 0                       ; 0                     ; 0                      ; 0                         ; 0               ;
; fft_s1_cur.WAIT_FOR_INPUT ; 0                        ; 0                       ; 0                     ; 0                      ; 1                         ; 1               ;
; fft_s1_cur.WRITE_INPUT    ; 0                        ; 0                       ; 0                     ; 1                      ; 0                         ; 1               ;
; fft_s1_cur.EARLY_DONE     ; 0                        ; 0                       ; 1                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.DONE_WRITING   ; 0                        ; 1                       ; 0                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.FFT_PROCESS_A  ; 1                        ; 0                       ; 0                     ; 0                      ; 0                         ; 1               ;
+---------------------------+--------------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s2_cur  ;
+-------------------------------+---------------------+---------------------------+----------------------+-------------------------------+-----------------+
; Name                          ; fft_s2_cur.LPP_DONE ; fft_s2_cur.LPP_OUTPUT_RDY ; fft_s2_cur.START_LPP ; fft_s2_cur.WAIT_FOR_LPP_INPUT ; fft_s2_cur.IDLE ;
+-------------------------------+---------------------+---------------------------+----------------------+-------------------------------+-----------------+
; fft_s2_cur.IDLE               ; 0                   ; 0                         ; 0                    ; 0                             ; 0               ;
; fft_s2_cur.WAIT_FOR_LPP_INPUT ; 0                   ; 0                         ; 0                    ; 1                             ; 1               ;
; fft_s2_cur.START_LPP          ; 0                   ; 0                         ; 1                    ; 0                             ; 1               ;
; fft_s2_cur.LPP_OUTPUT_RDY     ; 0                   ; 1                         ; 0                    ; 0                             ; 1               ;
; fft_s2_cur.LPP_DONE           ; 1                   ; 0                         ; 0                    ; 0                             ; 1               ;
+-------------------------------+---------------------+---------------------------+----------------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|sdetd ;
+-------------------+---------------+------------+------------+--------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; Name              ; sdetd.DISABLE ; sdetd.SLBI ; sdetd.GBLK ; sdetd.ENABLE ; sdetd.BLOCK_READY ; sdetd.IDLE                                                                                                  ;
+-------------------+---------------+------------+------------+--------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; sdetd.IDLE        ; 0             ; 0          ; 0          ; 0            ; 0                 ; 0                                                                                                           ;
; sdetd.BLOCK_READY ; 0             ; 0          ; 0          ; 0            ; 1                 ; 1                                                                                                           ;
; sdetd.ENABLE      ; 0             ; 0          ; 0          ; 1            ; 0                 ; 1                                                                                                           ;
; sdetd.GBLK        ; 0             ; 0          ; 1          ; 0            ; 0                 ; 1                                                                                                           ;
; sdetd.SLBI        ; 0             ; 1          ; 0          ; 0            ; 0                 ; 1                                                                                                           ;
; sdetd.DISABLE     ; 1             ; 0          ; 0          ; 0            ; 0                 ; 1                                                                                                           ;
+-------------------+---------------+------------+------------+--------------+-------------------+-------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrengen:sel_we|wc_state ;
+-------------------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------+
; Name              ; wc_state.ENABLE ; wc_state.WAIT_LAT ; wc_state.IDLE                                                                                                      ;
+-------------------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------+
; wc_state.IDLE     ; 0               ; 0                 ; 0                                                                                                                  ;
; wc_state.WAIT_LAT ; 0               ; 1                 ; 1                                                                                                                  ;
; wc_state.ENABLE   ; 1               ; 0                 ; 1                                                                                                                  ;
+-------------------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|k_state ;
+-----------------------+--------------+-----------------------+-----------------+----------------------------------------------------------------------------------------------+
; Name                  ; k_state.HOLD ; k_state.NEXT_PASS_UPD ; k_state.RUN_CNT ; k_state.IDLE                                                                                 ;
+-----------------------+--------------+-----------------------+-----------------+----------------------------------------------------------------------------------------------+
; k_state.IDLE          ; 0            ; 0                     ; 0               ; 0                                                                                            ;
; k_state.RUN_CNT       ; 0            ; 0                     ; 1               ; 1                                                                                            ;
; k_state.NEXT_PASS_UPD ; 0            ; 1                     ; 0               ; 1                                                                                            ;
; k_state.HOLD          ; 1            ; 0                     ; 0               ; 1                                                                                            ;
+-----------------------+--------------+-----------------------+-----------------+----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state ;
+-----------------------------------+---------------------------------+-----------------------------------+---------------------------------+--------------------------------+--------------------------------------------------------+
; Name                              ; \packet_multi:source_state.end1 ; \packet_multi:source_state.st_err ; \packet_multi:source_state.run1 ; \packet_multi:source_state.sop ; \packet_multi:source_state.start                       ;
+-----------------------------------+---------------------------------+-----------------------------------+---------------------------------+--------------------------------+--------------------------------------------------------+
; \packet_multi:source_state.start  ; 0                               ; 0                                 ; 0                               ; 0                              ; 0                                                      ;
; \packet_multi:source_state.sop    ; 0                               ; 0                                 ; 0                               ; 1                              ; 1                                                      ;
; \packet_multi:source_state.run1   ; 0                               ; 0                                 ; 1                               ; 0                              ; 1                                                      ;
; \packet_multi:source_state.st_err ; 0                               ; 1                                 ; 0                               ; 0                              ; 1                                                      ;
; \packet_multi:source_state.end1   ; 1                               ; 0                                 ; 0                               ; 0                              ; 1                                                      ;
+-----------------------------------+---------------------------------+-----------------------------------+---------------------------------+--------------------------------+--------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                                                                                    ;
+------------------------------------+--------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                                                                                        ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                                                                                        ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                                                                                        ;
+------------------------------------+--------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                                 ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                                ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                                ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                                ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                                ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                                ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|stall_reg ; yes                                                              ; yes                                        ;
; Total number of protected registers is 1                                                                                                                                                      ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                ; Reason for Removal                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|inv_i                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[6,7]                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[6]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[7]                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[6]                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[7]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[6,7]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[0..15]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_sop_int                                                       ; Lost fanout                                                                                                                                                                                                                                    ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_eop_int                                                       ; Lost fanout                                                                                                                                                                                                                                    ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_dirn                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                         ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist2_sR_uid366_cstMultOutMag_uid339_vecTranslateTest_b_1|delay_signals[0][16]                                                                                         ; Lost fanout                                                                                                                                                                                                                                    ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|udf_uid362_cstMultOutMag_uid339_vecTranslateTest_o[41]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist6_xMSB_uid284_vecTranslateTest_b_1|delay_signals[0][0]                                                                                                             ; Merged with cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist5_twoToMiSiYip_uid289_vecTranslateTest_b_1|delay_signals[0][4]                                                                                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|source_stall_int_d                                                ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|source_stall_d                                                                                                      ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|next_block_d                                                                                         ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit:delay_next_block|tdl_arr[0]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_b[16]                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_b[15]                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_a[16]                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_a[15]                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_b[16]                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_b[15]                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_a[16]                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_a[15]                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_d[16]                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_d[15]                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_c[16]                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_c[15]                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_d[16]                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_d[15]                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_c[16]                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_c[15]                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[0]                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[0]                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[0]                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[1]                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[1]                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[1]                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[2]                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[2]                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[2]                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[3]                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[3]                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[3]                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[4]                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[4]                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[4]                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[5]                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[5]                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[5]                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[0]                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[0]                                                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[1]                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[1]                                                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[2]                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[2]                                                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[3]                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[3]                                                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[4]                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[4]                                                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[5]                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[5]                                                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[6]                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[6]                                                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[6]                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[6]                                                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[6]                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[6]                                                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[7]                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[7]                                                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[7]                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[7]                                                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[7]                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[7]                                                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[0]                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[0]                                                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[2]                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[2]                                                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[4]                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[4]                                                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[1]                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[1]                                                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[3]                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[3]                                                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[5]                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[5]                                                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[32,64,96]                                                                            ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[0]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[33,65,97]                                                                            ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[1]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[34,66,98]                                                                            ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[2]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[35,67,99]                                                                            ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[3]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[36,68,100]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[4]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[37,69,101]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[5]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[38,70,102]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[39,71,103]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[40,72,104]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[8]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[41,73,105]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[9]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[42,74,106]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[10]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[43,75,107]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[11]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[44,76,108]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[12]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[45,77,109]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[13]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[46,78,110]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[14]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[47,79,111]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[15]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[48,80,112]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[16]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[49,81,113]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[17]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[50,82,114]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[18]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[51,83,115]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[19]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[52,84,116]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[20]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[53,85,117]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[21]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[54,86,118]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[22]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[55,87,119]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[23]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[56,88,120]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[24]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[57,89,121]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[25]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[58,90,122]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[26]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[59,91,123]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[27]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[60,92,124]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[28]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[61,93,125]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[29]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[62,94,126]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[30]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[63,95,127]                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[31]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_a_bus[8,16,24]                                                                               ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_a_bus[0]                                                                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_a_bus[9,17,25]                                                                               ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_a_bus[1]                                                                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_a_bus[10,18,26]                                                                              ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_a_bus[2]                                                                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_a_bus[11,19,27]                                                                              ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_a_bus[3]                                                                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_a_bus[12,20,28]                                                                              ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_a_bus[4]                                                                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_a_bus[13,21,29]                                                                              ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_a_bus[5]                                                                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_a_bus[14,22,30]                                                                              ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_a_bus[6]                                                                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_a_bus[15,23,31]                                                                              ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_a_bus[7]                                                                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[6] ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[6] ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|lpp_c_en_vec[0]                                                                                                               ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|en_d                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|wc_vec[0]                                                                                                                     ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrengen:sel_we|wc_i_d                                                                                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[2][0]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][0]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[8,16,24]                                                                                                      ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[0]                                                                                                  ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[1,9,25]                                                                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[17]                                                                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[2,18,26]                                                                                                      ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[10]                                                                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[3,19,27]                                                                                                      ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[11]                                                                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[4,20,28]                                                                                                      ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[12]                                                                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[5,21,29]                                                                                                      ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[13]                                                                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[30]                                                                                                           ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[14]                                                                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[15][0]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][0]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[15][6]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[15][6]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[15][6]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][0]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][0]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][0]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][0]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][0]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][0]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][1]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][1]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][1]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][1]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][1]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][1]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][2]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][2]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][2]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][2]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][2]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][2]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][3]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][3]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][3]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][3]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][3]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][3]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][4]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][4]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][4]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][4]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][4]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][4]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][5]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][5]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][5]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][5]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][5]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][5]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][6]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][6]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[14][0]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][0]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[14][6]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[14][6]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[14][6]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[13][0]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][0]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[13][6]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[13][6]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[13][6]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[12][0]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][0]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[12][6]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[12][6]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[12][6]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[11][0]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][0]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[11][6]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[11][6]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[11][6]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[11][7]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[11][7]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[11][7]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[10][0]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][0]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[10][2]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][2]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[10][4]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][4]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[10][6]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[10][6]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[10][6]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[10][7]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[10][7]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[10][7]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[9][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[9][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[9][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[9][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[9][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[9][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[9][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[9][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[9][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[8][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[8][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[8][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[8][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[8][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[8][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[8][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[8][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[8][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[7][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[7][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[7][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[7][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[7][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[7][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[7][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[7][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[7][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[6][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[6][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[6][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[6][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[6][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[6][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[6][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[6][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[6][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[6][0]                                                                                 ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_tdl[6][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[6][1]                                                                                 ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_tdl[6][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[5][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[5][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[5][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[5][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[5][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[5][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[5][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[5][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[5][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[5][0]                                                                                 ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_tdl[5][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[5][1]                                                                                 ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_tdl[5][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[4][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[4][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[4][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[4][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[4][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[4][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[4][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[4][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[4][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[4][0]                                                                                 ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_tdl[4][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[4][1]                                                                                 ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_tdl[4][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[3][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[3][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[3][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[3][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[3][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[3][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[3][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[3][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[3][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[3][0]                                                                                 ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_tdl[3][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[3][1]                                                                                 ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_tdl[3][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[2][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[2][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[2][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[2][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[2][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[2][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[2][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[2][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[2][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_a_bus[8]                                                                                     ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_a_bus[24]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_a_bus[26]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_a_bus[10]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_a_bus[28]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_a_bus[12]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_a_bus[6,22,30]                                                                               ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_a_bus[14]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_a_bus[7,23,31]                                                                               ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_a_bus[15]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|wren_b[1..3]                                                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|wren_b[0]                                                                                                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_b_bus[8]                                                                                     ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_b_bus[24]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_b_bus[8]                                                                                     ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_b_bus[24]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_b_bus[26]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_b_bus[10]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_b_bus[28]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_b_bus[12]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_b_bus[6,22,30]                                                                               ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_b_bus[14]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_b_bus[7,23,31]                                                                               ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_b_bus[15]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[2][0]                                                                                 ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_tdl[2][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[2][1]                                                                                 ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_tdl[2][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[1][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[1][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[1][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[1][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[1][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[1][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[1][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[1][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[1][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][0]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][0]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][2]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][2]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][4]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][4]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][6]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][6]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][6]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][6]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][6]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][6]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][7]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][7]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][7]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][7]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][7]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][7]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[1][0]                                                                                 ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_tdl[1][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[1][1]                                                                                 ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_tdl[1][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0][6]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][6]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0][7]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][7]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[0][0]                                                                                 ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_tdl[0][6]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[0][1]                                                                                 ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_tdl[0][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swa[0]                                                                                        ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_temp[6]                                                                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swa[1]                                                                                        ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_temp[7]                                                                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[1][6]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][6]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[2][6]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][6]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][6]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][6]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][6]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][6]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[12][7]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[12][7]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[12][7]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[11][2]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][2]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[11][4]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][4]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][0]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][0]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][2]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][2]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][4]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][4]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_b_bus[6,22,30]                                                                               ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_b_bus[14]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[6]                                                                                                            ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[22]                                                                                                 ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[13][7]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[13][7]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[13][7]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[12][2]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][2]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[12][4]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][4]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_a_bus[16]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_a_bus[0]                                                                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_b_bus[16]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_b_bus[0]                                                                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_a_bus[2]                                                                                     ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_a_bus[18]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_b_bus[2]                                                                                     ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_b_bus[18]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_a_bus[4]                                                                                     ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_a_bus[20]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_b_bus[4]                                                                                     ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|rdaddress_b_bus[20]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[0] ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[0] ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[14][7]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[14][7]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[14][7]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[13][2]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][2]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[13][4]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][4]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[1][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[1][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[1][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[1][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[1][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[1][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[1] ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[1] ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[15][7]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[15][7]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[15][7]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][7]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[14][2]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][2]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[14][4]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][4]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[2][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[2][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[2][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[2][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[2][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[2][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[2] ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[2] ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[1][7]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][7]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[2][7]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][7]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][7]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][7]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[15][2]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][2]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[15][4]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][4]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[3][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[3][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[3][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[3][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[3][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[3][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[3] ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[3] ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_b_bus[7,23,31]                                                                               ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_b_bus[15]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[2][2]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][2]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[2][4]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][4]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[4][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[4][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[4][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[4][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[4][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[4][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[4] ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[4] ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_b_bus[26]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_b_bus[10]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_b_bus[28]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_b_bus[12]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[5][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[5][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[5][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[5][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[5][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[5][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[5] ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[5] ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[6][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[6][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[6][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[6][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[6][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[6][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[7][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[7][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[7][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[7][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[7][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[7][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[8][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[8][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[8][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[8][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[8][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[8][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[9][0]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[9][0]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[9][2]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[9][2]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[9][4]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[9][4]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[10][0]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[10][0]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[10][2]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[10][2]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[10][4]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[10][4]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[11][0]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[11][0]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[11][2]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[11][2]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[11][4]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[11][4]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[12][0]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[12][0]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[12][2]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[12][2]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[12][4]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[12][4]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[13][0]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[13][0]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[13][2]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[13][2]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[13][4]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[13][4]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[14][0]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[14][0]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[14][2]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[14][2]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[14][4]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[14][4]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[15][0]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[15][0]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[15][2]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[15][2]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[15][4]                                                                                   ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[15][4]                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][0]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[1][0]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][2]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[1][2]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][4]                                                                                  ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[1][4]                                                                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_b_bus[16]                                                                                    ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_b_bus[0]                                                                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_b_bus[2]                                                                                     ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_b_bus[18]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_b_bus[4]                                                                                     ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_b_bus[20]                                                                          ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_count_int1[0..9]                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                    ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[6..37]                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                    ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][7]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][7]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][6]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][6]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|valid_ctrl_int1                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|first_data                                                        ; Lost fanout                                                                                                                                                                                                                                    ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|p0_uid351_cstMultOutMag_uid339_vecTranslateTest_q[0,1]                                                                                                                               ; Merged with cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|p0_uid351_cstMultOutMag_uid339_vecTranslateTest_q[2]                                                                                                                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|p1_uid350_cstMultOutMag_uid339_vecTranslateTest_q[0..7]                                                                                                                              ; Merged with cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|p1_uid350_cstMultOutMag_uid339_vecTranslateTest_q[8]                                                                                                                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|p2_uid349_cstMultOutMag_uid339_vecTranslateTest_q[0..13]                                                                                                                             ; Merged with cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|p2_uid349_cstMultOutMag_uid339_vecTranslateTest_q[36]                                                                                                                      ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|p0_uid351_cstMultOutMag_uid339_vecTranslateTest_q[2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|p2_uid349_cstMultOutMag_uid339_vecTranslateTest_q[36]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|p1_uid350_cstMultOutMag_uid339_vecTranslateTest_q[8]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist0_lowRangeB_uid352_cstMultOutMag_uid339_vecTranslateTest_merged_bit_select_b_1|delay_signals[0][0]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[0]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|lev1_a0sumAHighB_uid354_cstMultOutMag_uid339_vecTranslateTest_o[0..7,37]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[1,2]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|source_stall_d                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_not_ready                                    ; Lost fanout                                                                                                                                                                                                                                    ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s1_cur.IDLE                                                                                                               ; Lost fanout                                                                                                                                                                                                                                    ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][7]                                                       ; Merged with FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][7]                                             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|k[8,9]                                                                                               ; Lost fanout                                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 609                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|inv_i                                                                          ; Stuck at VCC                   ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_dirn                                                               ;
;                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_count_int1[9] ; Stuck at GND                   ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|first_data ;
;                                                                                                                                                                                               ; due to stuck port clock_enable ;                                                                                                                                                                                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|valid_ctrl_int1    ; Stuck at GND                   ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|source_stall_d                                                         ;
;                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|p2_uid349_cstMultOutMag_uid339_vecTranslateTest_q[36]                                                                                 ; Stuck at GND                   ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|lev1_a0sumAHighB_uid354_cstMultOutMag_uid339_vecTranslateTest_o[37]                                                           ;
;                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|p1_uid350_cstMultOutMag_uid339_vecTranslateTest_q[8]                                                                                  ; Stuck at GND                   ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist0_lowRangeB_uid352_cstMultOutMag_uid339_vecTranslateTest_merged_bit_select_b_1|delay_signals[0][0]          ;
;                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|lev1_a0sumAHighB_uid354_cstMultOutMag_uid339_vecTranslateTest_o[1]                                                                    ; Stuck at GND                   ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[2]                                                                     ;
;                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|lev1_a0sumAHighB_uid354_cstMultOutMag_uid339_vecTranslateTest_o[0]                                                                    ; Stuck at GND                   ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[1]                                                                     ;
;                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|k[9]                                                  ; Lost Fanouts                   ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|k[8]                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5002  ;
; Number of registers using Synchronous Clear  ; 1150  ;
; Number of registers using Synchronous Load   ; 538   ;
; Number of registers using Asynchronous Clear ; 1968  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3867  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|source_stall_reg                                                                                                                            ; 4       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|sop                                                                                                                                                                                                              ; 3       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|sink_stall_reg                                                                                                                              ; 3       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|stall_reg                                                                                                                                   ; 1       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|p2_uid349_cstMultOutMag_uid339_vecTranslateTest_q[18]                                                                                                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 7                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                      ; Megafunction                                                                                                                                                ; Type       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swd_tdl[0..16][0,1] ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swd_rtl_0    ; SHIFT_TAPS ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swd[0,1]            ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swd_rtl_0    ; SHIFT_TAPS ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][6,7]      ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr_rtl_0   ; SHIFT_TAPS ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0..15][6,7]    ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr_rtl_0   ; SHIFT_TAPS ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0..15][1,3,5]  ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr_rtl_0   ; SHIFT_TAPS ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0..15][1,3,5]  ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr_rtl_0   ; SHIFT_TAPS ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0..15][0..5]   ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr_rtl_0   ; SHIFT_TAPS ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0..15][0..5]   ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr_rtl_0   ; SHIFT_TAPS ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_tdl[0..6][0..5]   ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_0 ; SHIFT_TAPS ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_temp[0..5]        ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_0 ; SHIFT_TAPS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[2][11]                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|offset_counter[7]             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|count[0]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|master_source_ena                                                           ;
; 4:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][5] ;
; 3:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|lpp_ram_data_out[1][3]                                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][5]                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[12]                                                         ;
; 4:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data|ram_in_reg[0][2]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|wren_a[0]                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|k[0]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|slb_i[2]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|sw[0]                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[3]                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[1]                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_count_sig[4]                                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|count[8]            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_imag_out[2]                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|p[1]                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|i_array_out[0][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[2][2]  ;
; 3:1                ; 80 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[0][13] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|slb_last[0]                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|i_array_out[3][14] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|Mux5                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|Mux2                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|Mux7                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrengen:sel_we|wc_state.ENABLE                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|Mux0                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_next_state     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_next_state     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s2_cur.START_LPP                                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 30 LEs               ; 18 LEs                 ; No         ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s1_cur.WAIT_FOR_INPUT                                                   ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|Selector3           ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |fft_atan2_v2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_RAWDATA:inst2|altsyncram:altsyncram_component|altsyncram_ob24:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0 ;
+-----------------------------------------+--------+------+----------------------+
; Assignment                              ; Value  ; From ; To                   ;
+-----------------------------------------+--------+------+----------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                    ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                    ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                    ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                    ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                    ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                    ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                    ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                    ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                    ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                    ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                    ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                    ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                    ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                    ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                    ;
+-----------------------------------------+--------+------+----------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_RAWDATA:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 16                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; ./rawdata.hex        ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_ob24      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_reg1bit:inst3 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; num_stages     ; 2     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_reg1bit:inst4 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; num_stages     ; 2     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_reg1bit:inst5 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; num_stages     ; 2     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist51_absX_uid13_vecTranslateTest_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist50_absY_uid14_vecTranslateTest_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist45_yip1_2_uid49_vecTranslateTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 18    ; Signed Integer                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist46_xip1_2_uid48_vecTranslateTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 18    ; Signed Integer                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist42_yip1_3_uid68_vecTranslateTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 19    ; Signed Integer                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 21    ; Signed Integer                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist40_xip1_4_uid86_vecTranslateTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 27    ; Signed Integer                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 28    ; Signed Integer                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist30_yip1_7_uid146_vecTranslateTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 28    ; Signed Integer                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist31_xip1_7_uid145_vecTranslateTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 33    ; Signed Integer                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist28_xip1_8_uid162_vecTranslateTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 33    ; Signed Integer                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist27_yip1_8_uid163_vecTranslateTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 27    ; Signed Integer                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 26    ; Signed Integer                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist25_xip1_9_uid179_vecTranslateTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 33    ; Signed Integer                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_10_uid196_vecTranslateTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 33    ; Signed Integer                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_10_uid197_vecTranslateTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 25    ; Signed Integer                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_11_uid214_vecTranslateTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_11_uid213_vecTranslateTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 33    ; Signed Integer                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_12_uid230_vecTranslateTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 33    ; Signed Integer                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_12_uid231_vecTranslateTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_13_uid248_vecTranslateTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 22    ; Signed Integer                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_13_uid247_vecTranslateTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 33    ; Signed Integer                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_14_uid264_vecTranslateTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 33    ; Signed Integer                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_14_uid265_vecTranslateTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 21    ; Signed Integer                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist6_xMSB_uid284_vecTranslateTest_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist5_twoToMiSiYip_uid289_vecTranslateTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_15_uid281_vecTranslateTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 33    ; Signed Integer                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist3_outMagPreCstMult_uid338_vecTranslateTest_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 18    ; Signed Integer                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist1_xv0_uid346_cstMultOutMag_uid339_vecTranslateTest_merged_bit_select_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 6     ; Signed Integer                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist0_lowRangeB_uid352_cstMultOutMag_uid339_vecTranslateTest_merged_bit_select_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist2_sR_uid366_cstMultOutMag_uid339_vecTranslateTest_b_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 17    ; Signed Integer                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist47_xMSB_uid32_vecTranslateTest_b_14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 14    ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist44_xMSB_uid51_vecTranslateTest_b_13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 13    ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist41_xMSB_uid70_vecTranslateTest_b_12 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 12    ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist38_xMSB_uid89_vecTranslateTest_b_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 11    ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist35_xMSB_uid108_vecTranslateTest_b_10 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                     ;
; depth          ; 10    ; Signed Integer                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist32_xMSB_uid127_vecTranslateTest_b_9 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 9     ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist29_xMSB_uid148_vecTranslateTest_b_8 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 8     ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist26_xMSB_uid165_vecTranslateTest_b_7 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 7     ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist23_xMSB_uid182_vecTranslateTest_b_6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 6     ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist20_xMSB_uid199_vecTranslateTest_b_5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 5     ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist17_xMSB_uid216_vecTranslateTest_b_4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 4     ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist14_xMSB_uid233_vecTranslateTest_b_3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 3     ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist11_xMSB_uid250_vecTranslateTest_b_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist8_xMSB_uid267_vecTranslateTest_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:xNotZero_uid17_vecTranslateTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist48_xNotZero_uid17_vecTranslateTest_q_17 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                        ;
; depth          ; 16    ; Signed Integer                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:yNotZero_uid15_vecTranslateTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist49_yNotZero_uid15_vecTranslateTest_q_17 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                        ;
; depth          ; 16    ; Signed Integer                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist53_signX_uid7_vecTranslateTest_b_18 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 18    ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist52_signY_uid8_vecTranslateTest_b_18 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
; depth          ; 18    ; Signed Integer                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist4_atanResPostRR_uid336_vecTranslateTest_b_3_inputreg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist4_atanResPostRR_uid336_vecTranslateTest_b_3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 1                                                 ;
; Entity Instance                           ; ROM_RAWDATA:inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 1024                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 0                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_atan2_v2:inst7"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FFT_Burst_16x1024_v1:inst6"                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; inverse      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; source_ready ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sink_error   ; Input  ; Info     ; Stuck at GND                                                                        ;
; sink_imag    ; Input  ; Info     ; Stuck at GND                                                                        ;
; sink_ready   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; source_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; source_sop   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; source_eop   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; source_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; source_exp   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "shift_reg1bit:inst5" ;
+--------+-------+----------+---------------------+
; Port   ; Type  ; Severity ; Details             ;
+--------+-------+----------+---------------------+
; enable ; Input ; Info     ; Stuck at VCC        ;
+--------+-------+----------+---------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "shift_reg1bit:inst4" ;
+--------+-------+----------+---------------------+
; Port   ; Type  ; Severity ; Details             ;
+--------+-------+----------+---------------------+
; enable ; Input ; Info     ; Stuck at VCC        ;
+--------+-------+----------+---------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "shift_reg1bit:inst3" ;
+--------+-------+----------+---------------------+
; Port   ; Type  ; Severity ; Details             ;
+--------+-------+----------+---------------------+
; enable ; Input ; Info     ; Stuck at VCC        ;
+--------+-------+----------+---------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 4853                        ;
;     CLR               ; 699                         ;
;     CLR SLD           ; 321                         ;
;     ENA               ; 1642                        ;
;     ENA CLR           ; 870                         ;
;     ENA CLR SCLR      ; 39                          ;
;     ENA SCLR          ; 1037                        ;
;     ENA SCLR SLD      ; 48                          ;
;     ENA SLD           ; 157                         ;
;     SCLR              ; 1                           ;
;     plain             ; 39                          ;
; arriav_lcell_comb     ; 3307                        ;
;     arith             ; 1997                        ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 840                         ;
;         2 data inputs ; 752                         ;
;         3 data inputs ; 398                         ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 1148                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 170                         ;
;         3 data inputs ; 231                         ;
;         4 data inputs ; 62                          ;
;         5 data inputs ; 64                          ;
;         6 data inputs ; 598                         ;
;     shared            ; 157                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 156                         ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 89                          ;
; stratixv_ram_block    ; 556                         ;
;                       ;                             ;
; Max LUT depth         ; 4.60                        ;
; Average LUT depth     ; 1.72                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 91                                    ;
;     extend            ; 4                                     ;
;         7 data inputs ; 4                                     ;
;     normal            ; 87                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 12                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 17                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 12                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.76                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Apr 11 23:11:57 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fft_atan2_v2 -c fft_atan2_v2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "cordic_atan2_v2.qsys"
Info (12250): 2020.04.11.23:12:14 Progress: Loading cordic_atan2_v2/cordic_atan2_v2.qsys
Info (12250): 2020.04.11.23:12:15 Progress: Reading input file
Info (12250): 2020.04.11.23:12:15 Progress: Adding CORDIC_0 [altera_CORDIC 17.1]
Info (12250): 2020.04.11.23:12:16 Progress: Parameterizing module CORDIC_0
Info (12250): 2020.04.11.23:12:16 Progress: Building connections
Info (12250): 2020.04.11.23:12:16 Progress: Parameterizing connections
Info (12250): 2020.04.11.23:12:16 Progress: Validating
Info (12250): 2020.04.11.23:12:16 Progress: Done reading input file
Info (12250): Cordic_atan2_v2: Generating cordic_atan2_v2 "cordic_atan2_v2" for QUARTUS_SYNTH
Info (12250): CORDIC_0: C:/intelfpga_lite/17.1/quartus/dspba/backend/windows64/cmdPolyEval -target CycloneV -frequency 200 -name cordic_atan2_v2_CORDIC_0 -noChanValid -faithfulRounding -enable -printMachineReadable -lang VHDL -speedgrade 6_H6 FXPVecTranslate 16 15 1 13 1
Info (12250): CORDIC_0: Latency on Cyclone V is 21 cycles
Info (12250): CORDIC_0: DSP Blocks Used: 0
Info (12250): CORDIC_0: LUTs Used: 2179
Info (12250): CORDIC_0: Memory Bits Used: 0
Info (12250): CORDIC_0: Memory Blocks Used: 0
Info (12250): CORDIC_0: "cordic_atan2_v2" instantiated altera_CORDIC "CORDIC_0"
Info (12250): Cordic_atan2_v2: Done "cordic_atan2_v2" with 2 modules, 4 files
Info (12249): Finished elaborating Platform Designer system entity "cordic_atan2_v2.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file rom_reader_v2/pulse_gen.vhd
    Info (12022): Found design unit 1: pulse_gen-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_READER_V2/pulse_gen.vhd Line: 22
    Info (12023): Found entity 1: pulse_gen File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_READER_V2/pulse_gen.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file shift_reg1bit.vhd
    Info (12022): Found design unit 1: shift_reg1bit-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/shift_reg1bit.vhd Line: 52
    Info (12023): Found entity 1: shift_reg1bit File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/shift_reg1bit.vhd Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/fft_burst_16x1024_v1.v
    Info (12023): Found entity 1: FFT_Burst_16x1024_v1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/FFT_Burst_16x1024_v1.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fft_burst_16x1024_v1) File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fft_burst_16x1024_v1) File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fft_burst_16x1024_v1) File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd Line: 159
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd Line: 415
    Info (12023): Found entity 1: altera_fft_mult_add File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd Line: 140
    Info (12023): Found entity 3: altera_fft_mult_add_old File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd Line: 396
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fft_burst_16x1024_v1) File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 2 design units, including 0 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/fft_pack.vhd
    Info (12022): Found design unit 1: fft_pack (fft_burst_16x1024_v1) File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/fft_pack.vhd Line: 34
    Info (12022): Found design unit 2: fft_pack-body File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/fft_pack.vhd Line: 2136
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx-model File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx.vhd Line: 58
    Info (12023): Found entity 1: apn_fft_cmult_cpx File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx2-model File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 57
    Info (12023): Found entity 1: apn_fft_cmult_cpx2 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_1dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_1dp_ram-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1dp_ram.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_1dp_ram File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1dp_ram.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_1tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_1tdp_rom-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1tdp_rom.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_1tdp_rom File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1tdp_rom.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3dp_rom-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 73
    Info (12023): Found entity 1: asj_fft_3dp_rom File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_3pi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_3pi_mram-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3pi_mram.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_3pi_mram File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3pi_mram.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_3tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3tdp_rom-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3tdp_rom.vhd Line: 87
    Info (12023): Found entity 1: asj_fft_3tdp_rom File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3tdp_rom.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_4dp_ram-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 68
    Info (12023): Found entity 1: asj_fft_4dp_ram File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_6tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_6tdp_rom-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_6tdp_rom.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_6tdp_rom File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_6tdp_rom.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_alt_shift_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_alt_shift_tdl-SYN File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_alt_shift_tdl.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_alt_shift_tdl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_alt_shift_tdl.vhd Line: 82
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_ctrl-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_bfp_ctrl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i-input_bfp File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i.vhd Line: 70
    Info (12023): Found entity 1: asj_fft_bfp_i File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i_1pt-input_bfp File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i_1pt.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_bfp_i_1pt File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i_1pt.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o-output_bfp File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd Line: 76
    Info (12023): Found entity 1: asj_fft_bfp_o File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o_1pt-output_bfp File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o_1pt.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_bfp_o_1pt File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o_1pt.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl-burst_sw File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_burst_ctrl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_de.vhd Line: 101
    Info (12023): Found entity 1: asj_fft_burst_ctrl_de File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_de.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd Line: 126
    Info (12023): Found entity 1: asj_fft_burst_ctrl_qe File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_can.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_can-model File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_can.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_cmult_can File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_can.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_std.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_std-model File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_std.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_cmult_std File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_std.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl-cnt_sw File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_cnt_ctrl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_cnt_ctrl_de File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_addr.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_addr-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_addr.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_cxb_addr File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_addr.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_mram.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_mram-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_mram.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_cxb_data_mram File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_mram.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_r.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_r-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_r.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data_r File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_r.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dataadgen.vhd
    Info (12022): Found design unit 1: asj_fft_dataadgen-gen_all File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dataadgen.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_dataadgen File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dataadgen.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram-SYN File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd Line: 61
    Info (12023): Found entity 1: asj_fft_data_ram File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram_dp.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram_dp-SYN File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram_dp.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_data_ram_dp File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram_dp.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp-dft_r4 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 95
    Info (12023): Found entity 1: asj_fft_dft_bfp File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 80
    Info (12023): Found entity 1: asj_fft_dft_bfp_sgl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dpi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dpi_mram-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dpi_mram.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_dpi_mram File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dpi_mram.vhd Line: 76
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dp_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dp_mram-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dp_mram.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_dp_mram File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dp_mram.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dualstream.vhd
    Info (12022): Found design unit 1: asj_fft_dualstream-transform File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dualstream.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_dualstream File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dualstream.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_in_write_sgl-writer File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_in_write_sgl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult-mult File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_lcm_mult File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult_2m.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult_2m-mult File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult_2m.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_lcm_mult_2m File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult_2m.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpp.vhd
    Info (12022): Found design unit 1: asj_fft_lpp-dft File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_lpp File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadgen-gen_all File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadgen File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadr2gen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadr2gen-gen_all File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadr2gen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadr2gen File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadr2gen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial-lp File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_lpp_serial File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial_r2.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial_r2-lp File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial_r2.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpp_serial_r2 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial_r2.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_mult_add.vhd
    Info (12022): Found design unit 1: asj_fft_mult_add-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_mult_add.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_mult_add File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_mult_add.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_m_k_counter.vhd
    Info (12022): Found design unit 1: asj_fft_m_k_counter-gen_all File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_m_k_counter.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_m_k_counter File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_m_k_counter.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd
    Info (12022): Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_pround File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_sglstream.vhd
    Info (12022): Found design unit 1: asj_fft_sglstream-transform File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_sglstream.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_sglstream File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_sglstream.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_b-transform File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_b.vhd Line: 89
    Info (12023): Found entity 1: asj_fft_si_de_so_b File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_b.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_bb-transform File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_bb.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_si_de_so_bb File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_bb.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_b-transform File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_b.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_si_qe_so_b File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_b.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_bb-transform File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_bb.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_si_qe_so_bb File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_b-transform File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_se_so_b File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_bb-transform File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_si_se_so_bb File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_sose_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_sose_so_b-transform File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_sose_so_b File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_tdl-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_tdl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_rst-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit_rst.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit_rst File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit_rst.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_rst-syn File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_rst.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_tdl_rst File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_rst.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen-gen_all File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadgen File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen_dual.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen_dual-gen_all File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen_dual.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadgen_dual File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen_dual.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen-gen_all File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadsogen File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen_q.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen_q-gen_all File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen_q.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadsogen_q File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen_q.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_twiddle_ctrl_qe File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twid_rom_tdp.vhd
    Info (12022): Found design unit 1: asj_fft_twid_rom_tdp-SYN File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twid_rom_tdp.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_twid_rom_tdp File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twid_rom_tdp.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl-burst_sw File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 94
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_de File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 119
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_qe File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 72
    Info (12023): Found entity 1: asj_fft_unbburst_sose_ctrl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_wrengen.vhd
    Info (12022): Found design unit 1: asj_fft_wrengen-gen_all File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrengen.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_wrengen File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrengen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_wrswgen.vhd
    Info (12022): Found design unit 1: asj_fft_wrswgen-gen_all File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrswgen.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_wrswgen File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrswgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/twid_rom.vhd
    Info (12022): Found design unit 1: twid_rom-SYN File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd Line: 77
    Info (12023): Found entity 1: twid_rom File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/fft_burst_16x1024_v1_fft_ii_0.sv
    Info (12023): Found entity 1: FFT_Burst_16x1024_v1_fft_ii_0 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/FFT_Burst_16x1024_v1_fft_ii_0.sv Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file fft_atan2_v2.vhd
    Info (12022): Found design unit 1: fft_atan2_v2-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 41
    Info (12023): Found entity 1: fft_atan2_v2 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file rom_reader_v2/rom_reader_v2.vhd
    Info (12022): Found design unit 1: ROM_READER_V2-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_READER_V2/ROM_READER_V2.vhd Line: 26
    Info (12023): Found entity 1: ROM_READER_V2 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_READER_V2/ROM_READER_V2.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file rom_rawdata/rom_rawdata.vhd
    Info (12022): Found design unit 1: rom_rawdata-SYN File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_RAWDATA/ROM_RAWDATA.vhd Line: 53
    Info (12023): Found entity 1: ROM_RAWDATA File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_RAWDATA/ROM_RAWDATA.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file pll_50_to_250m/pll_50_to_250m.v
    Info (12023): Found entity 1: PLL_50_TO_250M File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/PLL_50_TO_250M/PLL_50_TO_250M.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_50_to_250m/pll_50_to_250m/pll_50_to_250m_0002.v
    Info (12023): Found entity 1: PLL_50_TO_250M_0002 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/PLL_50_TO_250M/PLL_50_TO_250M/PLL_50_TO_250M_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cordic_atan2_v2/cordic_atan2_v2.v
    Info (12023): Found entity 1: cordic_atan2_v2 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/cordic_atan2_v2.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd
    Info (12022): Found design unit 1: cordic_atan2_v2_CORDIC_0-normal File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 48
    Info (12023): Found entity 1: cordic_atan2_v2_CORDIC_0 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 36
Info (12021): Found 6 design units, including 3 entities, in source file db/ip/cordic_atan2_v2/submodules/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/dspba_library.vhd Line: 343
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/cordic_atan2_v2/submodules/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cordic_atan2_v2) File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/dspba_library_package.vhd Line: 17
Info (12127): Elaborating entity "fft_atan2_v2" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at fft_atan2_v2.vhd(27): used implicit default value for signal "rad" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 27
Warning (10541): VHDL Signal Declaration warning at fft_atan2_v2.vhd(33): used implicit default value for signal "source_sop_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 33
Warning (10541): VHDL Signal Declaration warning at fft_atan2_v2.vhd(34): used implicit default value for signal "source_eop_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 34
Warning (10541): VHDL Signal Declaration warning at fft_atan2_v2.vhd(35): used implicit default value for signal "source_valid_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at fft_atan2_v2.vhd(143): object "gnd1" assigned a value but never read File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 143
Info (12128): Elaborating entity "ROM_READER_V2" for hierarchy "ROM_READER_V2:inst1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 190
Info (12128): Elaborating entity "pulse_gen" for hierarchy "ROM_READER_V2:inst1|pulse_gen:inst55" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_READER_V2/ROM_READER_V2.vhd Line: 176
Info (12128): Elaborating entity "ROM_RAWDATA" for hierarchy "ROM_RAWDATA:inst2" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 203
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_RAWDATA:inst2|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_RAWDATA/ROM_RAWDATA.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "ROM_RAWDATA:inst2|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_RAWDATA/ROM_RAWDATA.vhd Line: 60
Info (12133): Instantiated megafunction "ROM_RAWDATA:inst2|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_RAWDATA/ROM_RAWDATA.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./rawdata.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ob24.tdf
    Info (12023): Found entity 1: altsyncram_ob24 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_ob24.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ob24" for hierarchy "ROM_RAWDATA:inst2|altsyncram:altsyncram_component|altsyncram_ob24:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "shift_reg1bit" for hierarchy "shift_reg1bit:inst3" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 213
Info (12128): Elaborating entity "FFT_Burst_16x1024_v1" for hierarchy "FFT_Burst_16x1024_v1:inst6" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 243
Info (12128): Elaborating entity "FFT_Burst_16x1024_v1_fft_ii_0" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/FFT_Burst_16x1024_v1.v Line: 46
Info (12128): Elaborating entity "asj_fft_si_se_so_bb" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/FFT_Burst_16x1024_v1_fft_ii_0.sv Line: 79
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_bfp" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "twiddle_data" into its bus
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 490
Info (12128): Elaborating entity "scfifo" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 635
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_b9p1.tdf
    Info (12023): Found entity 1: scfifo_b9p1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/scfifo_b9p1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_b9p1" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_vie1.tdf
    Info (12023): Found entity 1: a_dpfifo_vie1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_vie1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_vie1" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/scfifo_b9p1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6fp1.tdf
    Info (12023): Found entity 1: altsyncram_6fp1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_6fp1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6fp1" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_vie1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf
    Info (12023): Found entity 1: cmpr_2l8 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cmpr_2l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|cmpr_2l8:almost_full_comparer" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_vie1.tdf Line: 53
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|cmpr_2l8:two_comparison" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_vie1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf
    Info (12023): Found entity 1: cntr_fgb File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_fgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_fgb" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|cntr_fgb:rd_ptr_msb" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_vie1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf
    Info (12023): Found entity 1: cntr_sg7 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_sg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_sg7" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|cntr_sg7:usedw_counter" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_vie1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf
    Info (12023): Found entity 1: cntr_ggb File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_ggb.tdf Line: 25
Info (12128): Elaborating entity "cntr_ggb" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|cntr_ggb:wr_ptr" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_vie1.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 519
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 565
Info (12128): Elaborating entity "asj_fft_m_k_counter" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 659
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_swd" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 686
Info (12128): Elaborating entity "asj_fft_wrengen" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrengen:sel_we" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 766
Info (12128): Elaborating entity "asj_fft_in_write_sgl" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 841
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 201
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit:delay_sel_anb" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 893
Info (12128): Elaborating entity "asj_fft_burst_ctrl" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 906
Info (12128): Elaborating entity "asj_fft_4dp_ram" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 970
Info (12128): Elaborating entity "asj_fft_data_ram" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 89
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3704.tdf
    Info (12023): Found entity 1: altsyncram_3704 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_3704.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3704" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "asj_fft_dataadgen" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 1067
Info (12128): Elaborating entity "asj_fft_cxb_addr" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 1089
Info (12128): Elaborating entity "asj_fft_wrswgen" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 1110
Info (12128): Elaborating entity "asj_fft_cxb_addr" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 1131
Info (12128): Elaborating entity "asj_fft_cxb_data" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 1158
Info (12128): Elaborating entity "asj_fft_cxb_data_r" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 1193
Info (12128): Elaborating entity "asj_fft_dft_bfp" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 1242
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_sc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st1" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st2" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_rnd" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "reg_no_twiddle" into its bus
Info (12128): Elaborating entity "asj_fft_pround" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 282
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_agj.tdf
    Info (12023): Found entity 1: add_sub_agj File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/add_sub_agj.tdf Line: 22
Info (12128): Elaborating entity "add_sub_agj" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_tdl_bit:\gen_disc:delay_next_pass" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 352
Info (12128): Elaborating entity "asj_fft_bfp_o" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 365
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd Line: 694
Info (12128): Elaborating entity "asj_fft_bfp_i" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 396
Info (12128): Elaborating entity "apn_fft_cmult_cpx2" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 1100
Info (12128): Elaborating entity "apn_fft_mult_cpx" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 74
Info (12128): Elaborating entity "asj_fft_pround" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 122
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6gj.tdf
    Info (12023): Found entity 1: add_sub_6gj File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/add_sub_6gj.tdf Line: 22
Info (12128): Elaborating entity "add_sub_6gj" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "asj_fft_tdl" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 150
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit:delay_blk_done" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 1305
Info (12128): Elaborating entity "asj_fft_bfp_ctrl" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 1315
Info (12128): Elaborating entity "asj_fft_twadgen" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 1339
Info (12128): Elaborating entity "asj_fft_3dp_rom" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 1355
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 79
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0u44.tdf
    Info (12023): Found entity 1: altsyncram_0u44 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_0u44.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0u44" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0u44:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 94
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1u44.tdf
    Info (12023): Found entity 1: altsyncram_1u44 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_1u44.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1u44" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1u44:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 109
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2u44.tdf
    Info (12023): Found entity 1: altsyncram_2u44 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_2u44.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2u44" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2u44:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 124
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rt44.tdf
    Info (12023): Found entity 1: altsyncram_rt44 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_rt44.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rt44" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 139
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_st44.tdf
    Info (12023): Found entity 1: altsyncram_st44 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_st44.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_st44" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 154
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tt44.tdf
    Info (12023): Found entity 1: altsyncram_tt44 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_tt44.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tt44" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tt44:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "asj_fft_lpprdadgen" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 1432
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 147
Info (12128): Elaborating entity "asj_fft_tdl_rst" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 169
Info (12128): Elaborating entity "asj_fft_lpp_serial" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 1501
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_burst_val:delay_val" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 333
Info (12128): Elaborating entity "cordic_atan2_v2" for hierarchy "cordic_atan2_v2:inst7" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 265
Info (12128): Elaborating entity "cordic_atan2_v2_CORDIC_0" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/cordic_atan2_v2.v Line: 24
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist51_absX_uid13_vecTranslateTest_b_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 546
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist45_yip1_2_uid49_vecTranslateTest_b_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 634
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist42_yip1_3_uid68_vecTranslateTest_b_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 695
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 727
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 756
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist40_xip1_4_uid86_vecTranslateTest_b_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 788
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 817
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 849
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 878
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 910
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist31_xip1_7_uid145_vecTranslateTest_b_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 980
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1055
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_10_uid197_vecTranslateTest_b_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1145
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_13_uid248_vecTranslateTest_b_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1281
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist6_xMSB_uid284_vecTranslateTest_b_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1397
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist5_twoToMiSiYip_uid289_vecTranslateTest_b_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1411
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist1_xv0_uid346_cstMultOutMag_uid339_vecTranslateTest_merged_bit_select_b_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1476
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist2_sR_uid366_cstMultOutMag_uid339_vecTranslateTest_b_1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1764
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist47_xMSB_uid32_vecTranslateTest_b_14" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1846
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist44_xMSB_uid51_vecTranslateTest_b_13" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1851
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist41_xMSB_uid70_vecTranslateTest_b_12" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1856
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist38_xMSB_uid89_vecTranslateTest_b_11" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1861
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist35_xMSB_uid108_vecTranslateTest_b_10" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1866
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist32_xMSB_uid127_vecTranslateTest_b_9" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1871
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist29_xMSB_uid148_vecTranslateTest_b_8" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1876
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist26_xMSB_uid165_vecTranslateTest_b_7" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1881
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist23_xMSB_uid182_vecTranslateTest_b_6" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1886
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist20_xMSB_uid199_vecTranslateTest_b_5" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1891
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist17_xMSB_uid216_vecTranslateTest_b_4" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1896
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist14_xMSB_uid233_vecTranslateTest_b_3" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1901
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist11_xMSB_uid250_vecTranslateTest_b_2" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1906
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist48_xNotZero_uid17_vecTranslateTest_q_17" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 2292
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist53_signX_uid7_vecTranslateTest_b_18" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 2336
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist4_atanResPostRR_uid336_vecTranslateTest_b_3" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 2395
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.04.11.23:13:00 Progress: Loading sld5206c3eb/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5206c3eb/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|q_b[32]" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_6fp1.tdf Line: 1063
        Warning (14320): Synthesized away node "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|q_b[33]" File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_6fp1.tdf Line: 1095
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276004): RAM logic "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|Ram0" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1487
    Info (276004): RAM logic "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|Ram1" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1566
    Info (276004): RAM logic "cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|Ram2" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd Line: 1649
Info (19000): Inferred 4 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|swd_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 18
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 17
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 18
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 6
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0"
Info (12133): Instantiated megafunction "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "18"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_bgv.tdf
    Info (12023): Found entity 1: shift_taps_bgv File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/shift_taps_bgv.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rr91.tdf
    Info (12023): Found entity 1: altsyncram_rr91 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_rr91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hjf.tdf
    Info (12023): Found entity 1: cntr_hjf File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_hjf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cmpr_d9c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0"
Info (12133): Instantiated megafunction "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "17"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_agv.tdf
    Info (12023): Found entity 1: shift_taps_agv File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/shift_taps_agv.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pr91.tdf
    Info (12023): Found entity 1: altsyncram_pr91 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_pr91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gjf.tdf
    Info (12023): Found entity 1: cntr_gjf File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_gjf.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0"
Info (12133): Instantiated megafunction "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "18"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_0iv.tdf
    Info (12023): Found entity 1: shift_taps_0iv File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/shift_taps_0iv.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3v91.tdf
    Info (12023): Found entity 1: altsyncram_3v91 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_3v91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf
    Info (12023): Found entity 1: cntr_ejf File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_ejf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0"
Info (12133): Instantiated megafunction "FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "6"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_uev.tdf
    Info (12023): Found entity 1: shift_taps_uev File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/shift_taps_uev.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_to91.tdf
    Info (12023): Found entity 1: altsyncram_to91 File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_to91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf
    Info (12023): Found entity 1: cntr_uhf File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_uhf.tdf Line: 25
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "FFT/IFFT" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature altera_fft_ii
        Warning (265074): The output signals source_real, source_imag and source_exp are forced low when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "rad[0]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 27
    Warning (13410): Pin "rad[1]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 27
    Warning (13410): Pin "rad[2]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 27
    Warning (13410): Pin "rad[3]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 27
    Warning (13410): Pin "rad[4]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 27
    Warning (13410): Pin "rad[5]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 27
    Warning (13410): Pin "rad[6]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 27
    Warning (13410): Pin "rad[7]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 27
    Warning (13410): Pin "rad[8]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 27
    Warning (13410): Pin "rad[9]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 27
    Warning (13410): Pin "rad[10]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 27
    Warning (13410): Pin "rad[11]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 27
    Warning (13410): Pin "rad[12]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 27
    Warning (13410): Pin "rad[13]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 27
    Warning (13410): Pin "rad[14]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 27
    Warning (13410): Pin "rad[15]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 27
    Warning (13410): Pin "source_sop_out" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 33
    Warning (13410): Pin "source_eop_out" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 34
    Warning (13410): Pin "source_valid_out" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd Line: 35
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Warning (20013): Ignored 16 assignments for entity "PLL_50_TO_250M" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_50_TO_250M -sip PLL_50_TO_250M/PLL_50_TO_250M.sip -library lib_PLL_50_TO_250M was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity PLL_50_TO_250M -sip PLL_50_TO_250M/PLL_50_TO_250M.sip -library lib_PLL_50_TO_250M was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_50_TO_250M -sip PLL_50_TO_250M/PLL_50_TO_250M.sip -library lib_PLL_50_TO_250M was ignored
Warning (20013): Ignored 318 assignments for entity "PLL_50_TO_250M_0002" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6483 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 86 output pins
    Info (21061): Implemented 5828 logic cells
    Info (21064): Implemented 556 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 5085 megabytes
    Info: Processing ended: Sat Apr 11 23:13:33 2020
    Info: Elapsed time: 00:01:36
    Info: Total CPU time (on all processors): 00:02:09


