#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar  3 09:32:43 2020
# Process ID: 6575
# Current directory: /home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.runs/synth_1
# Command line: vivado -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: /home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.runs/synth_1/Top.vds
# Journal file: /home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6607 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2046.094 ; gain = 203.684 ; free physical = 3839 ; free virtual = 25923
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider' [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/ClockDivider.sv:23]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter N bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider' (1#1) [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/ClockDivider.sv:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Top.sv:44]
INFO: [Synth 8-6157] synthesizing module 'Debouncer' [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Debouncer.sv:23]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Debouncer' (2#1) [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Debouncer.sv:23]
WARNING: [Synth 8-7023] instance 'db_inc' of module 'Debouncer' has 3 connections declared, but only 2 given [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Top.sv:44]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Top.sv:45]
WARNING: [Synth 8-7023] instance 'db_dec' of module 'Debouncer' has 3 connections declared, but only 2 given [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Top.sv:45]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Top.sv:46]
WARNING: [Synth 8-7023] instance 'db_reset' of module 'Debouncer' has 3 connections declared, but only 2 given [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Top.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Top.sv:47]
WARNING: [Synth 8-7023] instance 'db_dnx' of module 'Debouncer' has 3 connections declared, but only 2 given [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Top.sv:47]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Top.sv:48]
WARNING: [Synth 8-7023] instance 'db_dpr' of module 'Debouncer' has 3 connections declared, but only 2 given [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Top.sv:48]
INFO: [Synth 8-6157] synthesizing module 'SelectRule' [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/SelectRule.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'SelectRule' (3#1) [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/SelectRule.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider__parameterized0' [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/ClockDivider.sv:23]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter N bound to: 500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider__parameterized0' (3#1) [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/ClockDivider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Simulator' [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Simulator.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv' [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Conv.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Step' [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Step.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Step' (4#1) [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Step.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Conv' (5#1) [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Conv.sv:1]
WARNING: [Synth 8-5788] Register so_reg in module Simulator is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Simulator.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'Simulator' (6#1) [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Simulator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'DisplayDriver' [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/DisplayDriver.sv:22]
	Parameter DIV_DIG_WIDTH bound to: 16 - type: integer 
	Parameter DIV_DIG_N bound to: 2000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ClockDivider__parameterized1' [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/ClockDivider.sv:23]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter N bound to: 2000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider__parameterized1' (6#1) [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/ClockDivider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Seg7' [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Seg7.sv:23]
INFO: [Synth 8-226] default block is never used [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Seg7.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'Seg7' (7#1) [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Seg7.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'DisplayDriver' (8#1) [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/DisplayDriver.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'Top' (9#1) [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/sources_1/new/Top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2106.844 ; gain = 264.434 ; free physical = 3869 ; free virtual = 25953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2112.781 ; gain = 270.371 ; free physical = 3865 ; free virtual = 25949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2112.781 ; gain = 270.371 ; free physical = 3865 ; free virtual = 25949
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.781 ; gain = 0.000 ; free physical = 3858 ; free virtual = 25943
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2270.625 ; gain = 0.000 ; free physical = 3775 ; free virtual = 25859
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2270.625 ; gain = 0.000 ; free physical = 3775 ; free virtual = 25859
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2270.625 ; gain = 428.215 ; free physical = 3835 ; free virtual = 25920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2270.625 ; gain = 428.215 ; free physical = 3835 ; free virtual = 25920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2270.625 ; gain = 428.215 ; free physical = 3835 ; free virtual = 25920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2270.625 ; gain = 428.215 ; free physical = 3821 ; free virtual = 25906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ClockDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Debouncer__hierPathDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module Debouncer__hierPathDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module Debouncer__hierPathDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module Debouncer__hierPathDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module Debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module SelectRule 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ClockDivider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module Simulator 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module ClockDivider__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module DisplayDriver 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2270.625 ; gain = 428.215 ; free physical = 3813 ; free virtual = 25901
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2270.625 ; gain = 428.215 ; free physical = 3700 ; free virtual = 25788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2270.625 ; gain = 428.215 ; free physical = 3700 ; free virtual = 25788
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2270.625 ; gain = 428.215 ; free physical = 3697 ; free virtual = 25786
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2270.625 ; gain = 428.215 ; free physical = 3697 ; free virtual = 25786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2270.625 ; gain = 428.215 ; free physical = 3697 ; free virtual = 25786
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2270.625 ; gain = 428.215 ; free physical = 3697 ; free virtual = 25786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2270.625 ; gain = 428.215 ; free physical = 3697 ; free virtual = 25786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2270.625 ; gain = 428.215 ; free physical = 3697 ; free virtual = 25786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2270.625 ; gain = 428.215 ; free physical = 3697 ; free virtual = 25786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    16|
|3     |LUT1   |     8|
|4     |LUT2   |    59|
|5     |LUT3   |    29|
|6     |LUT4   |    15|
|7     |LUT5   |    11|
|8     |LUT6   |    61|
|9     |MUXF7  |    14|
|10    |FDCE   |    16|
|11    |FDPE   |    16|
|12    |FDRE   |   118|
|13    |FDSE   |    15|
|14    |LDC    |    16|
|15    |IBUF   |    22|
|16    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-----------------------------+------+
|      |Instance   |Module                       |Cells |
+------+-----------+-----------------------------+------+
|1     |top        |                             |   447|
|2     |  db_dec   |Debouncer__hierPathDup__3    |    20|
|3     |  db_dnx   |Debouncer__hierPathDup__4    |    20|
|4     |  db_dpr   |Debouncer                    |    20|
|5     |  db_inc   |Debouncer__hierPathDup__2    |    20|
|6     |  db_reset |Debouncer__hierPathDup__1    |    20|
|7     |  div_sim  |ClockDivider__parameterized0 |    28|
|8     |  drv      |DisplayDriver                |    33|
|9     |    div    |ClockDivider__parameterized1 |    28|
|10    |  main_div |ClockDivider                 |    52|
|11    |  sel_rule |SelectRule                   |    85|
|12    |  sim      |Simulator                    |    96|
+------+-----------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2270.625 ; gain = 428.215 ; free physical = 3697 ; free virtual = 25786
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.625 ; gain = 270.371 ; free physical = 3750 ; free virtual = 25838
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2270.625 ; gain = 428.215 ; free physical = 3750 ; free virtual = 25838
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2270.625 ; gain = 0.000 ; free physical = 3818 ; free virtual = 25906
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2270.625 ; gain = 0.000 ; free physical = 3758 ; free virtual = 25847
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LDC => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2270.625 ; gain = 679.164 ; free physical = 3889 ; free virtual = 25977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2270.625 ; gain = 0.000 ; free physical = 3889 ; free virtual = 25977
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/astrid/Documents/homework/2020-01_CPE133/FinalProject/FinalProject.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  3 09:33:26 2020...
