
CNC_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010aa4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000778  08010c34  08010c34  00011c34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080113ac  080113ac  0001307c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080113ac  080113ac  000123ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080113b4  080113b4  0001307c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080113b4  080113b4  000123b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080113b8  080113b8  000123b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  080113bc  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003374  20000080  08011438  00013080  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200033f4  08011438  000133f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001307c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022c06  00000000  00000000  000130ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005e25  00000000  00000000  00035cb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001fc8  00000000  00000000  0003bad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000181e  00000000  00000000  0003daa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ae71  00000000  00000000  0003f2be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002aece  00000000  00000000  0006a12f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb123  00000000  00000000  00094ffd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00190120  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008a6c  00000000  00000000  00190164  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00198bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010c1c 	.word	0x08010c1c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	08010c1c 	.word	0x08010c1c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_ldivmod>:
 8000270:	b97b      	cbnz	r3, 8000292 <__aeabi_ldivmod+0x22>
 8000272:	b972      	cbnz	r2, 8000292 <__aeabi_ldivmod+0x22>
 8000274:	2900      	cmp	r1, #0
 8000276:	bfbe      	ittt	lt
 8000278:	2000      	movlt	r0, #0
 800027a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800027e:	e006      	blt.n	800028e <__aeabi_ldivmod+0x1e>
 8000280:	bf08      	it	eq
 8000282:	2800      	cmpeq	r0, #0
 8000284:	bf1c      	itt	ne
 8000286:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800028a:	f04f 30ff 	movne.w	r0, #4294967295
 800028e:	f000 b9d3 	b.w	8000638 <__aeabi_idiv0>
 8000292:	f1ad 0c08 	sub.w	ip, sp, #8
 8000296:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029a:	2900      	cmp	r1, #0
 800029c:	db09      	blt.n	80002b2 <__aeabi_ldivmod+0x42>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db1a      	blt.n	80002d8 <__aeabi_ldivmod+0x68>
 80002a2:	f000 f84d 	bl	8000340 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4770      	bx	lr
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	db1b      	blt.n	80002f4 <__aeabi_ldivmod+0x84>
 80002bc:	f000 f840 	bl	8000340 <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	4252      	negs	r2, r2
 80002d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d6:	4770      	bx	lr
 80002d8:	4252      	negs	r2, r2
 80002da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002de:	f000 f82f 	bl	8000340 <__udivmoddi4>
 80002e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ea:	b004      	add	sp, #16
 80002ec:	4240      	negs	r0, r0
 80002ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f2:	4770      	bx	lr
 80002f4:	4252      	negs	r2, r2
 80002f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fa:	f000 f821 	bl	8000340 <__udivmoddi4>
 80002fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000306:	b004      	add	sp, #16
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <has_header_tail>:
	return 0;
}

// Validação genérica de header/tail
static inline int has_header_tail(const uint8_t *raw, uint32_t len,
		uint8_t header, uint8_t tail) {
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	60f8      	str	r0, [r7, #12]
 8000644:	60b9      	str	r1, [r7, #8]
 8000646:	4611      	mov	r1, r2
 8000648:	461a      	mov	r2, r3
 800064a:	460b      	mov	r3, r1
 800064c:	71fb      	strb	r3, [r7, #7]
 800064e:	4613      	mov	r3, r2
 8000650:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d011      	beq.n	800067c <has_header_tail+0x40>
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	2b01      	cmp	r3, #1
 800065c:	d90e      	bls.n	800067c <has_header_tail+0x40>
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	79fa      	ldrb	r2, [r7, #7]
 8000664:	429a      	cmp	r2, r3
 8000666:	d109      	bne.n	800067c <has_header_tail+0x40>
 8000668:	68bb      	ldr	r3, [r7, #8]
 800066a:	3b01      	subs	r3, #1
 800066c:	68fa      	ldr	r2, [r7, #12]
 800066e:	4413      	add	r3, r2
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	79ba      	ldrb	r2, [r7, #6]
 8000674:	429a      	cmp	r2, r3
 8000676:	d101      	bne.n	800067c <has_header_tail+0x40>
 8000678:	2301      	movs	r3, #1
 800067a:	e000      	b.n	800067e <has_header_tail+0x42>
 800067c:	2300      	movs	r3, #0
}
 800067e:	4618      	mov	r0, r3
 8000680:	3714      	adds	r7, #20
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr

0800068a <frame_expect_req>:
// =====================
// Validadores de frame
// =====================
// Garante comprimento mínimo, header/tail corretos e tipo esperado
static inline int frame_expect_req(const uint8_t *raw, uint32_t len,
		req_msg_type_t type, uint32_t min_len) {
 800068a:	b580      	push	{r7, lr}
 800068c:	b084      	sub	sp, #16
 800068e:	af00      	add	r7, sp, #0
 8000690:	60f8      	str	r0, [r7, #12]
 8000692:	60b9      	str	r1, [r7, #8]
 8000694:	603b      	str	r3, [r7, #0]
 8000696:	4613      	mov	r3, r2
 8000698:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d003      	beq.n	80006a8 <frame_expect_req+0x1e>
 80006a0:	68ba      	ldr	r2, [r7, #8]
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d202      	bcs.n	80006ae <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80006a8:	f04f 33ff 	mov.w	r3, #4294967295
 80006ac:	e012      	b.n	80006d4 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80006ae:	2355      	movs	r3, #85	@ 0x55
 80006b0:	22aa      	movs	r2, #170	@ 0xaa
 80006b2:	68b9      	ldr	r1, [r7, #8]
 80006b4:	68f8      	ldr	r0, [r7, #12]
 80006b6:	f7ff ffc1 	bl	800063c <has_header_tail>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d005      	beq.n	80006cc <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	3301      	adds	r3, #1
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	79fa      	ldrb	r2, [r7, #7]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d002      	beq.n	80006d2 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80006cc:	f06f 0301 	mvn.w	r3, #1
 80006d0:	e000      	b.n	80006d4 <frame_expect_req+0x4a>
	return PROTO_OK;
 80006d2:	2300      	movs	r3, #0
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}

080006dc <encoder_status_req_decoder>:
#include "Protocol/Requests/encoder_status_request.h"

int encoder_status_req_decoder(const uint8_t *raw, uint32_t len, encoder_status_req_t *out) {
 80006dc:	b580      	push	{r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d002      	beq.n	80006f4 <encoder_status_req_decoder+0x18>
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d102      	bne.n	80006fa <encoder_status_req_decoder+0x1e>
 80006f4:	f04f 33ff 	mov.w	r3, #4294967295
 80006f8:	e011      	b.n	800071e <encoder_status_req_decoder+0x42>
    int st = frame_expect_req(raw, len, REQ_ENCODER_STATUS, 4);
 80006fa:	2304      	movs	r3, #4
 80006fc:	2225      	movs	r2, #37	@ 0x25
 80006fe:	68b9      	ldr	r1, [r7, #8]
 8000700:	68f8      	ldr	r0, [r7, #12]
 8000702:	f7ff ffc2 	bl	800068a <frame_expect_req>
 8000706:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <encoder_status_req_decoder+0x36>
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	e005      	b.n	800071e <encoder_status_req_decoder+0x42>
    out->frameId = raw[2];
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	3302      	adds	r3, #2
 8000716:	781a      	ldrb	r2, [r3, #0]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	701a      	strb	r2, [r3, #0]
    return PROTO_OK;
 800071c:	2300      	movs	r3, #0
}
 800071e:	4618      	mov	r0, r3
 8000720:	3718      	adds	r7, #24
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}

08000726 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000726:	b480      	push	{r7}
 8000728:	b085      	sub	sp, #20
 800072a:	af00      	add	r7, sp, #0
 800072c:	60f8      	str	r0, [r7, #12]
 800072e:	60b9      	str	r1, [r7, #8]
 8000730:	4611      	mov	r1, r2
 8000732:	461a      	mov	r2, r3
 8000734:	460b      	mov	r3, r1
 8000736:	71fb      	strb	r3, [r7, #7]
 8000738:	4613      	mov	r3, r2
 800073a:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d011      	beq.n	8000766 <has_header_tail+0x40>
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	2b01      	cmp	r3, #1
 8000746:	d90e      	bls.n	8000766 <has_header_tail+0x40>
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	79fa      	ldrb	r2, [r7, #7]
 800074e:	429a      	cmp	r2, r3
 8000750:	d109      	bne.n	8000766 <has_header_tail+0x40>
 8000752:	68bb      	ldr	r3, [r7, #8]
 8000754:	3b01      	subs	r3, #1
 8000756:	68fa      	ldr	r2, [r7, #12]
 8000758:	4413      	add	r3, r2
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	79ba      	ldrb	r2, [r7, #6]
 800075e:	429a      	cmp	r2, r3
 8000760:	d101      	bne.n	8000766 <has_header_tail+0x40>
 8000762:	2301      	movs	r3, #1
 8000764:	e000      	b.n	8000768 <has_header_tail+0x42>
 8000766:	2300      	movs	r3, #0
}
 8000768:	4618      	mov	r0, r3
 800076a:	3714      	adds	r7, #20
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b21b      	sxth	r3, r3
 8000782:	021b      	lsls	r3, r3, #8
 8000784:	b21a      	sxth	r2, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	3301      	adds	r3, #1
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	b21b      	sxth	r3, r3
 800078e:	4313      	orrs	r3, r2
 8000790:	b21b      	sxth	r3, r3
 8000792:	b29b      	uxth	r3, r3
}
 8000794:	4618      	mov	r0, r3
 8000796:	370c      	adds	r7, #12
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr

080007a0 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	603b      	str	r3, [r7, #0]
 80007ac:	4613      	mov	r3, r2
 80007ae:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d003      	beq.n	80007be <frame_expect_req+0x1e>
 80007b6:	68ba      	ldr	r2, [r7, #8]
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	429a      	cmp	r2, r3
 80007bc:	d202      	bcs.n	80007c4 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80007be:	f04f 33ff 	mov.w	r3, #4294967295
 80007c2:	e012      	b.n	80007ea <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80007c4:	2355      	movs	r3, #85	@ 0x55
 80007c6:	22aa      	movs	r2, #170	@ 0xaa
 80007c8:	68b9      	ldr	r1, [r7, #8]
 80007ca:	68f8      	ldr	r0, [r7, #12]
 80007cc:	f7ff ffab 	bl	8000726 <has_header_tail>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d005      	beq.n	80007e2 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	3301      	adds	r3, #1
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	79fa      	ldrb	r2, [r7, #7]
 80007de:	429a      	cmp	r2, r3
 80007e0:	d002      	beq.n	80007e8 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80007e2:	f06f 0301 	mvn.w	r3, #1
 80007e6:	e000      	b.n	80007ea <frame_expect_req+0x4a>
	return PROTO_OK;
 80007e8:	2300      	movs	r3, #0
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3710      	adds	r7, #16
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <led_ctrl_req_decoder>:
// [7]=paridade (XOR dos bytes 1..6), [8]=0x55

#define LED_CTRL_PARITY_LAST_INDEX 6u
#define LED_CTRL_PARITY_INDEX 7u

int led_ctrl_req_decoder(const uint8_t *raw, uint32_t len, led_ctrl_req_t *out) {
 80007f2:	b580      	push	{r7, lr}
 80007f4:	b086      	sub	sp, #24
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	60f8      	str	r0, [r7, #12]
 80007fa:	60b9      	str	r1, [r7, #8]
 80007fc:	607a      	str	r2, [r7, #4]
    if (!raw || !out)
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d002      	beq.n	800080a <led_ctrl_req_decoder+0x18>
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d102      	bne.n	8000810 <led_ctrl_req_decoder+0x1e>
        return PROTO_ERR_ARG;
 800080a:	f04f 33ff 	mov.w	r3, #4294967295
 800080e:	e02a      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    if (len > LED_CTRL_REQ_PADDED_TOTAL_LEN)
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	2b2a      	cmp	r3, #42	@ 0x2a
 8000814:	d902      	bls.n	800081c <led_ctrl_req_decoder+0x2a>
        return PROTO_ERR_RANGE;
 8000816:	f06f 0303 	mvn.w	r3, #3
 800081a:	e024      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    int st = frame_expect_req(raw, len, REQ_LED_CTRL, LED_CTRL_REQ_TOTAL_LEN);
 800081c:	2309      	movs	r3, #9
 800081e:	2207      	movs	r2, #7
 8000820:	68b9      	ldr	r1, [r7, #8]
 8000822:	68f8      	ldr	r0, [r7, #12]
 8000824:	f7ff ffbc 	bl	80007a0 <frame_expect_req>
 8000828:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK)
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <led_ctrl_req_decoder+0x42>
        return st;
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	e018      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    out->frameId = raw[2];
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	3302      	adds	r3, #2
 8000838:	781a      	ldrb	r2, [r3, #0]
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	701a      	strb	r2, [r3, #0]
    out->ledMask = raw[3];
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	3303      	adds	r3, #3
 8000842:	781a      	ldrb	r2, [r3, #0]
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	705a      	strb	r2, [r3, #1]
    out->channel[0].mode = raw[4];
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	3304      	adds	r3, #4
 800084c:	781a      	ldrb	r2, [r3, #0]
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	709a      	strb	r2, [r3, #2]
    out->channel[0].frequency = be16_read(raw + 5);
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	3305      	adds	r3, #5
 8000856:	4618      	mov	r0, r3
 8000858:	f7ff ff8c 	bl	8000774 <be16_read>
 800085c:	4603      	mov	r3, r0
 800085e:	461a      	mov	r2, r3
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	809a      	strh	r2, [r3, #4]
    return PROTO_OK;
 8000864:	2300      	movs	r3, #0
}
 8000866:	4618      	mov	r0, r3
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}

0800086e <has_header_tail>:
		uint8_t header, uint8_t tail) {
 800086e:	b480      	push	{r7}
 8000870:	b085      	sub	sp, #20
 8000872:	af00      	add	r7, sp, #0
 8000874:	60f8      	str	r0, [r7, #12]
 8000876:	60b9      	str	r1, [r7, #8]
 8000878:	4611      	mov	r1, r2
 800087a:	461a      	mov	r2, r3
 800087c:	460b      	mov	r3, r1
 800087e:	71fb      	strb	r3, [r7, #7]
 8000880:	4613      	mov	r3, r2
 8000882:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d011      	beq.n	80008ae <has_header_tail+0x40>
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	2b01      	cmp	r3, #1
 800088e:	d90e      	bls.n	80008ae <has_header_tail+0x40>
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	79fa      	ldrb	r2, [r7, #7]
 8000896:	429a      	cmp	r2, r3
 8000898:	d109      	bne.n	80008ae <has_header_tail+0x40>
 800089a:	68bb      	ldr	r3, [r7, #8]
 800089c:	3b01      	subs	r3, #1
 800089e:	68fa      	ldr	r2, [r7, #12]
 80008a0:	4413      	add	r3, r2
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	79ba      	ldrb	r2, [r7, #6]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d101      	bne.n	80008ae <has_header_tail+0x40>
 80008aa:	2301      	movs	r3, #1
 80008ac:	e000      	b.n	80008b0 <has_header_tail+0x42>
 80008ae:	2300      	movs	r3, #0
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	3714      	adds	r7, #20
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr

080008bc <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	60f8      	str	r0, [r7, #12]
 80008c4:	60b9      	str	r1, [r7, #8]
 80008c6:	603b      	str	r3, [r7, #0]
 80008c8:	4613      	mov	r3, r2
 80008ca:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d003      	beq.n	80008da <frame_expect_req+0x1e>
 80008d2:	68ba      	ldr	r2, [r7, #8]
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	429a      	cmp	r2, r3
 80008d8:	d202      	bcs.n	80008e0 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80008da:	f04f 33ff 	mov.w	r3, #4294967295
 80008de:	e012      	b.n	8000906 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80008e0:	2355      	movs	r3, #85	@ 0x55
 80008e2:	22aa      	movs	r2, #170	@ 0xaa
 80008e4:	68b9      	ldr	r1, [r7, #8]
 80008e6:	68f8      	ldr	r0, [r7, #12]
 80008e8:	f7ff ffc1 	bl	800086e <has_header_tail>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d005      	beq.n	80008fe <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	3301      	adds	r3, #1
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	79fa      	ldrb	r2, [r7, #7]
 80008fa:	429a      	cmp	r2, r3
 80008fc:	d002      	beq.n	8000904 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80008fe:	f06f 0301 	mvn.w	r3, #1
 8000902:	e000      	b.n	8000906 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000904:	2300      	movs	r3, #0
}
 8000906:	4618      	mov	r0, r3
 8000908:	3710      	adds	r7, #16
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <move_end_req_decoder>:
#include "Protocol/Requests/move_end_request.h"

int move_end_req_decoder(const uint8_t *raw, uint32_t len, move_end_req_t *out) {
 800090e:	b580      	push	{r7, lr}
 8000910:	b086      	sub	sp, #24
 8000912:	af00      	add	r7, sp, #0
 8000914:	60f8      	str	r0, [r7, #12]
 8000916:	60b9      	str	r1, [r7, #8]
 8000918:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d002      	beq.n	8000926 <move_end_req_decoder+0x18>
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d102      	bne.n	800092c <move_end_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000926:	f04f 33ff 	mov.w	r3, #4294967295
 800092a:	e011      	b.n	8000950 <move_end_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_END, 4);
 800092c:	2304      	movs	r3, #4
 800092e:	2206      	movs	r2, #6
 8000930:	68b9      	ldr	r1, [r7, #8]
 8000932:	68f8      	ldr	r0, [r7, #12]
 8000934:	f7ff ffc2 	bl	80008bc <frame_expect_req>
 8000938:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <move_end_req_decoder+0x36>
		return st;
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	e005      	b.n	8000950 <move_end_req_decoder+0x42>
	out->frameId = raw[2];
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	3302      	adds	r3, #2
 8000948:	781a      	ldrb	r2, [r3, #0]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 800094e:	2300      	movs	r3, #0
}
 8000950:	4618      	mov	r0, r3
 8000952:	3718      	adds	r7, #24
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}

08000958 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	60f8      	str	r0, [r7, #12]
 8000960:	60b9      	str	r1, [r7, #8]
 8000962:	4611      	mov	r1, r2
 8000964:	461a      	mov	r2, r3
 8000966:	460b      	mov	r3, r1
 8000968:	71fb      	strb	r3, [r7, #7]
 800096a:	4613      	mov	r3, r2
 800096c:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d011      	beq.n	8000998 <has_header_tail+0x40>
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	2b01      	cmp	r3, #1
 8000978:	d90e      	bls.n	8000998 <has_header_tail+0x40>
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	79fa      	ldrb	r2, [r7, #7]
 8000980:	429a      	cmp	r2, r3
 8000982:	d109      	bne.n	8000998 <has_header_tail+0x40>
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	3b01      	subs	r3, #1
 8000988:	68fa      	ldr	r2, [r7, #12]
 800098a:	4413      	add	r3, r2
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	79ba      	ldrb	r2, [r7, #6]
 8000990:	429a      	cmp	r2, r3
 8000992:	d101      	bne.n	8000998 <has_header_tail+0x40>
 8000994:	2301      	movs	r3, #1
 8000996:	e000      	b.n	800099a <has_header_tail+0x42>
 8000998:	2300      	movs	r3, #0
}
 800099a:	4618      	mov	r0, r3
 800099c:	3714      	adds	r7, #20
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr

080009a6 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 80009a6:	b480      	push	{r7}
 80009a8:	b083      	sub	sp, #12
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	b21b      	sxth	r3, r3
 80009b4:	021b      	lsls	r3, r3, #8
 80009b6:	b21a      	sxth	r2, r3
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	3301      	adds	r3, #1
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	b21b      	sxth	r3, r3
 80009c0:	4313      	orrs	r3, r2
 80009c2:	b21b      	sxth	r3, r3
 80009c4:	b29b      	uxth	r3, r3
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	370c      	adds	r7, #12
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr

080009d2 <be32_read>:
static inline uint32_t be32_read(const uint8_t *p) {
 80009d2:	b480      	push	{r7}
 80009d4:	b083      	sub	sp, #12
 80009d6:	af00      	add	r7, sp, #0
 80009d8:	6078      	str	r0, [r7, #4]
	return (((uint32_t) p[0] << 24) | ((uint32_t) p[1] << 16)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	061a      	lsls	r2, r3, #24
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	3301      	adds	r3, #1
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	041b      	lsls	r3, r3, #16
 80009e8:	431a      	orrs	r2, r3
			| ((uint32_t) p[2] << 8) | (uint32_t) p[3]);
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	3302      	adds	r3, #2
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	021b      	lsls	r3, r3, #8
 80009f2:	4313      	orrs	r3, r2
 80009f4:	687a      	ldr	r2, [r7, #4]
 80009f6:	3203      	adds	r2, #3
 80009f8:	7812      	ldrb	r2, [r2, #0]
 80009fa:	4313      	orrs	r3, r2
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr

08000a08 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60f8      	str	r0, [r7, #12]
 8000a10:	60b9      	str	r1, [r7, #8]
 8000a12:	603b      	str	r3, [r7, #0]
 8000a14:	4613      	mov	r3, r2
 8000a16:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d003      	beq.n	8000a26 <frame_expect_req+0x1e>
 8000a1e:	68ba      	ldr	r2, [r7, #8]
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	429a      	cmp	r2, r3
 8000a24:	d202      	bcs.n	8000a2c <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000a26:	f04f 33ff 	mov.w	r3, #4294967295
 8000a2a:	e012      	b.n	8000a52 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000a2c:	2355      	movs	r3, #85	@ 0x55
 8000a2e:	22aa      	movs	r2, #170	@ 0xaa
 8000a30:	68b9      	ldr	r1, [r7, #8]
 8000a32:	68f8      	ldr	r0, [r7, #12]
 8000a34:	f7ff ff90 	bl	8000958 <has_header_tail>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d005      	beq.n	8000a4a <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	3301      	adds	r3, #1
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	79fa      	ldrb	r2, [r7, #7]
 8000a46:	429a      	cmp	r2, r3
 8000a48:	d002      	beq.n	8000a50 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000a4a:	f06f 0301 	mvn.w	r3, #1
 8000a4e:	e000      	b.n	8000a52 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000a50:	2300      	movs	r3, #0
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3710      	adds	r7, #16
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <move_queue_add_req_decoder>:
#include "Protocol/Requests/move_queue_add_request.h"

int move_queue_add_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_add_req_t *out) {
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	b086      	sub	sp, #24
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	60f8      	str	r0, [r7, #12]
 8000a62:	60b9      	str	r1, [r7, #8]
 8000a64:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d002      	beq.n	8000a72 <move_queue_add_req_decoder+0x18>
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d102      	bne.n	8000a78 <move_queue_add_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000a72:	f04f 33ff 	mov.w	r3, #4294967295
 8000a76:	e09a      	b.n	8000bae <move_queue_add_req_decoder+0x154>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_ADD, 42);
 8000a78:	232a      	movs	r3, #42	@ 0x2a
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	68b9      	ldr	r1, [r7, #8]
 8000a7e:	68f8      	ldr	r0, [r7, #12]
 8000a80:	f7ff ffc2 	bl	8000a08 <frame_expect_req>
 8000a84:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <move_queue_add_req_decoder+0x36>
		return st;
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	e08e      	b.n	8000bae <move_queue_add_req_decoder+0x154>
	out->frameId = raw[2];
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	3302      	adds	r3, #2
 8000a94:	781a      	ldrb	r2, [r3, #0]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	701a      	strb	r2, [r3, #0]
	out->dirMask = raw[3];
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	3303      	adds	r3, #3
 8000a9e:	781a      	ldrb	r2, [r3, #0]
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	705a      	strb	r2, [r3, #1]
	out->vx = be16_read(&raw[4]);
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	3304      	adds	r3, #4
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff ff7c 	bl	80009a6 <be16_read>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	461a      	mov	r2, r3
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	805a      	strh	r2, [r3, #2]
	out->sx = be32_read(&raw[6]);
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	3306      	adds	r3, #6
 8000aba:	4618      	mov	r0, r3
 8000abc:	f7ff ff89 	bl	80009d2 <be32_read>
 8000ac0:	4602      	mov	r2, r0
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	605a      	str	r2, [r3, #4]
	out->vy = be16_read(&raw[10]);
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	330a      	adds	r3, #10
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff ff6b 	bl	80009a6 <be16_read>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	811a      	strh	r2, [r3, #8]
	out->sy = be32_read(&raw[12]);
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	330c      	adds	r3, #12
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff ff78 	bl	80009d2 <be32_read>
 8000ae2:	4602      	mov	r2, r0
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	60da      	str	r2, [r3, #12]
	out->vz = be16_read(&raw[16]);
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	3310      	adds	r3, #16
 8000aec:	4618      	mov	r0, r3
 8000aee:	f7ff ff5a 	bl	80009a6 <be16_read>
 8000af2:	4603      	mov	r3, r0
 8000af4:	461a      	mov	r2, r3
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	821a      	strh	r2, [r3, #16]
	out->sz = be32_read(&raw[18]);
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	3312      	adds	r3, #18
 8000afe:	4618      	mov	r0, r3
 8000b00:	f7ff ff67 	bl	80009d2 <be32_read>
 8000b04:	4602      	mov	r2, r0
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	615a      	str	r2, [r3, #20]
	out->kp_x = be16_read(&raw[22]);
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	3316      	adds	r3, #22
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff ff49 	bl	80009a6 <be16_read>
 8000b14:	4603      	mov	r3, r0
 8000b16:	461a      	mov	r2, r3
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	831a      	strh	r2, [r3, #24]
	out->ki_x = be16_read(&raw[24]);
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	3318      	adds	r3, #24
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff ff40 	bl	80009a6 <be16_read>
 8000b26:	4603      	mov	r3, r0
 8000b28:	461a      	mov	r2, r3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	835a      	strh	r2, [r3, #26]
	out->kd_x = be16_read(&raw[26]);
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	331a      	adds	r3, #26
 8000b32:	4618      	mov	r0, r3
 8000b34:	f7ff ff37 	bl	80009a6 <be16_read>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	839a      	strh	r2, [r3, #28]
	out->kp_y = be16_read(&raw[28]);
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	331c      	adds	r3, #28
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff ff2e 	bl	80009a6 <be16_read>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	83da      	strh	r2, [r3, #30]
	out->ki_y = be16_read(&raw[30]);
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	331e      	adds	r3, #30
 8000b56:	4618      	mov	r0, r3
 8000b58:	f7ff ff25 	bl	80009a6 <be16_read>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	461a      	mov	r2, r3
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	841a      	strh	r2, [r3, #32]
	out->kd_y = be16_read(&raw[32]);
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	3320      	adds	r3, #32
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f7ff ff1c 	bl	80009a6 <be16_read>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	461a      	mov	r2, r3
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	845a      	strh	r2, [r3, #34]	@ 0x22
	out->kp_z = be16_read(&raw[34]);
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	3322      	adds	r3, #34	@ 0x22
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f7ff ff13 	bl	80009a6 <be16_read>
 8000b80:	4603      	mov	r3, r0
 8000b82:	461a      	mov	r2, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	849a      	strh	r2, [r3, #36]	@ 0x24
	out->ki_z = be16_read(&raw[36]);
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	3324      	adds	r3, #36	@ 0x24
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f7ff ff0a 	bl	80009a6 <be16_read>
 8000b92:	4603      	mov	r3, r0
 8000b94:	461a      	mov	r2, r3
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	84da      	strh	r2, [r3, #38]	@ 0x26
	out->kd_z = be16_read(&raw[38]);
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	3326      	adds	r3, #38	@ 0x26
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff ff01 	bl	80009a6 <be16_read>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	461a      	mov	r2, r3
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	851a      	strh	r2, [r3, #40]	@ 0x28
	return PROTO_OK;
 8000bac:	2300      	movs	r3, #0
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3718      	adds	r7, #24
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000bb6:	b480      	push	{r7}
 8000bb8:	b085      	sub	sp, #20
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	60f8      	str	r0, [r7, #12]
 8000bbe:	60b9      	str	r1, [r7, #8]
 8000bc0:	4611      	mov	r1, r2
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	71fb      	strb	r3, [r7, #7]
 8000bc8:	4613      	mov	r3, r2
 8000bca:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d011      	beq.n	8000bf6 <has_header_tail+0x40>
 8000bd2:	68bb      	ldr	r3, [r7, #8]
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d90e      	bls.n	8000bf6 <has_header_tail+0x40>
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	79fa      	ldrb	r2, [r7, #7]
 8000bde:	429a      	cmp	r2, r3
 8000be0:	d109      	bne.n	8000bf6 <has_header_tail+0x40>
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	3b01      	subs	r3, #1
 8000be6:	68fa      	ldr	r2, [r7, #12]
 8000be8:	4413      	add	r3, r2
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	79ba      	ldrb	r2, [r7, #6]
 8000bee:	429a      	cmp	r2, r3
 8000bf0:	d101      	bne.n	8000bf6 <has_header_tail+0x40>
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	e000      	b.n	8000bf8 <has_header_tail+0x42>
 8000bf6:	2300      	movs	r3, #0
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	3714      	adds	r7, #20
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr

08000c04 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	60f8      	str	r0, [r7, #12]
 8000c0c:	60b9      	str	r1, [r7, #8]
 8000c0e:	603b      	str	r3, [r7, #0]
 8000c10:	4613      	mov	r3, r2
 8000c12:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d003      	beq.n	8000c22 <frame_expect_req+0x1e>
 8000c1a:	68ba      	ldr	r2, [r7, #8]
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	429a      	cmp	r2, r3
 8000c20:	d202      	bcs.n	8000c28 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000c22:	f04f 33ff 	mov.w	r3, #4294967295
 8000c26:	e012      	b.n	8000c4e <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000c28:	2355      	movs	r3, #85	@ 0x55
 8000c2a:	22aa      	movs	r2, #170	@ 0xaa
 8000c2c:	68b9      	ldr	r1, [r7, #8]
 8000c2e:	68f8      	ldr	r0, [r7, #12]
 8000c30:	f7ff ffc1 	bl	8000bb6 <has_header_tail>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d005      	beq.n	8000c46 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	79fa      	ldrb	r2, [r7, #7]
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d002      	beq.n	8000c4c <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000c46:	f06f 0301 	mvn.w	r3, #1
 8000c4a:	e000      	b.n	8000c4e <frame_expect_req+0x4a>
	return PROTO_OK;
 8000c4c:	2300      	movs	r3, #0
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3710      	adds	r7, #16
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <move_queue_status_req_decoder>:
#include "Protocol/Requests/move_queue_status_request.h"

int move_queue_status_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_status_req_t *out) {
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b086      	sub	sp, #24
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	60f8      	str	r0, [r7, #12]
 8000c5e:	60b9      	str	r1, [r7, #8]
 8000c60:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d002      	beq.n	8000c6e <move_queue_status_req_decoder+0x18>
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d102      	bne.n	8000c74 <move_queue_status_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c72:	e011      	b.n	8000c98 <move_queue_status_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_STATUS, 4);
 8000c74:	2304      	movs	r3, #4
 8000c76:	2202      	movs	r2, #2
 8000c78:	68b9      	ldr	r1, [r7, #8]
 8000c7a:	68f8      	ldr	r0, [r7, #12]
 8000c7c:	f7ff ffc2 	bl	8000c04 <frame_expect_req>
 8000c80:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <move_queue_status_req_decoder+0x36>
		return st;
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	e005      	b.n	8000c98 <move_queue_status_req_decoder+0x42>
	out->frameId = raw[2];
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	3302      	adds	r3, #2
 8000c90:	781a      	ldrb	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000c96:	2300      	movs	r3, #0
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3718      	adds	r7, #24
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000ca0:	b480      	push	{r7}
 8000ca2:	b085      	sub	sp, #20
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	4611      	mov	r1, r2
 8000cac:	461a      	mov	r2, r3
 8000cae:	460b      	mov	r3, r1
 8000cb0:	71fb      	strb	r3, [r7, #7]
 8000cb2:	4613      	mov	r3, r2
 8000cb4:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d011      	beq.n	8000ce0 <has_header_tail+0x40>
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	d90e      	bls.n	8000ce0 <has_header_tail+0x40>
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	79fa      	ldrb	r2, [r7, #7]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	d109      	bne.n	8000ce0 <has_header_tail+0x40>
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	68fa      	ldr	r2, [r7, #12]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	79ba      	ldrb	r2, [r7, #6]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d101      	bne.n	8000ce0 <has_header_tail+0x40>
 8000cdc:	2301      	movs	r3, #1
 8000cde:	e000      	b.n	8000ce2 <has_header_tail+0x42>
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3714      	adds	r7, #20
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr

08000cee <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000cee:	b580      	push	{r7, lr}
 8000cf0:	b084      	sub	sp, #16
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	60f8      	str	r0, [r7, #12]
 8000cf6:	60b9      	str	r1, [r7, #8]
 8000cf8:	603b      	str	r3, [r7, #0]
 8000cfa:	4613      	mov	r3, r2
 8000cfc:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d003      	beq.n	8000d0c <frame_expect_req+0x1e>
 8000d04:	68ba      	ldr	r2, [r7, #8]
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d202      	bcs.n	8000d12 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d10:	e012      	b.n	8000d38 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000d12:	2355      	movs	r3, #85	@ 0x55
 8000d14:	22aa      	movs	r2, #170	@ 0xaa
 8000d16:	68b9      	ldr	r1, [r7, #8]
 8000d18:	68f8      	ldr	r0, [r7, #12]
 8000d1a:	f7ff ffc1 	bl	8000ca0 <has_header_tail>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d005      	beq.n	8000d30 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	3301      	adds	r3, #1
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	79fa      	ldrb	r2, [r7, #7]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d002      	beq.n	8000d36 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000d30:	f06f 0301 	mvn.w	r3, #1
 8000d34:	e000      	b.n	8000d38 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000d36:	2300      	movs	r3, #0
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3710      	adds	r7, #16
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <set_microsteps_req_decoder>:
#include "Protocol/Requests/set_microsteps_request.h"

int set_microsteps_req_decoder(const uint8_t *raw, uint32_t len, set_microsteps_req_t *out) {
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d002      	beq.n	8000d58 <set_microsteps_req_decoder+0x18>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d102      	bne.n	8000d5e <set_microsteps_req_decoder+0x1e>
 8000d58:	f04f 33ff 	mov.w	r3, #4294967295
 8000d5c:	e017      	b.n	8000d8e <set_microsteps_req_decoder+0x4e>
    int st = frame_expect_req(raw, len, REQ_SET_MICROSTEPS, 5);
 8000d5e:	2305      	movs	r3, #5
 8000d60:	2226      	movs	r2, #38	@ 0x26
 8000d62:	68b9      	ldr	r1, [r7, #8]
 8000d64:	68f8      	ldr	r0, [r7, #12]
 8000d66:	f7ff ffc2 	bl	8000cee <frame_expect_req>
 8000d6a:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <set_microsteps_req_decoder+0x36>
 8000d72:	697b      	ldr	r3, [r7, #20]
 8000d74:	e00b      	b.n	8000d8e <set_microsteps_req_decoder+0x4e>
    out->frameId = raw[2];
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	3302      	adds	r3, #2
 8000d7a:	781a      	ldrb	r2, [r3, #0]
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	701a      	strb	r2, [r3, #0]
    out->microsteps = (uint16_t)raw[3];
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	3303      	adds	r3, #3
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	461a      	mov	r2, r3
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	805a      	strh	r2, [r3, #2]
    return PROTO_OK;
 8000d8c:	2300      	movs	r3, #0
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3718      	adds	r7, #24
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000d96:	b480      	push	{r7}
 8000d98:	b085      	sub	sp, #20
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	60f8      	str	r0, [r7, #12]
 8000d9e:	60b9      	str	r1, [r7, #8]
 8000da0:	4611      	mov	r1, r2
 8000da2:	461a      	mov	r2, r3
 8000da4:	460b      	mov	r3, r1
 8000da6:	71fb      	strb	r3, [r7, #7]
 8000da8:	4613      	mov	r3, r2
 8000daa:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d011      	beq.n	8000dd6 <has_header_tail+0x40>
 8000db2:	68bb      	ldr	r3, [r7, #8]
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d90e      	bls.n	8000dd6 <has_header_tail+0x40>
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	79fa      	ldrb	r2, [r7, #7]
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d109      	bne.n	8000dd6 <has_header_tail+0x40>
 8000dc2:	68bb      	ldr	r3, [r7, #8]
 8000dc4:	3b01      	subs	r3, #1
 8000dc6:	68fa      	ldr	r2, [r7, #12]
 8000dc8:	4413      	add	r3, r2
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	79ba      	ldrb	r2, [r7, #6]
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	d101      	bne.n	8000dd6 <has_header_tail+0x40>
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	e000      	b.n	8000dd8 <has_header_tail+0x42>
 8000dd6:	2300      	movs	r3, #0
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3714      	adds	r7, #20
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr

08000de4 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	60f8      	str	r0, [r7, #12]
 8000dec:	60b9      	str	r1, [r7, #8]
 8000dee:	603b      	str	r3, [r7, #0]
 8000df0:	4613      	mov	r3, r2
 8000df2:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d003      	beq.n	8000e02 <frame_expect_req+0x1e>
 8000dfa:	68ba      	ldr	r2, [r7, #8]
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d202      	bcs.n	8000e08 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000e02:	f04f 33ff 	mov.w	r3, #4294967295
 8000e06:	e012      	b.n	8000e2e <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000e08:	2355      	movs	r3, #85	@ 0x55
 8000e0a:	22aa      	movs	r2, #170	@ 0xaa
 8000e0c:	68b9      	ldr	r1, [r7, #8]
 8000e0e:	68f8      	ldr	r0, [r7, #12]
 8000e10:	f7ff ffc1 	bl	8000d96 <has_header_tail>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d005      	beq.n	8000e26 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	79fa      	ldrb	r2, [r7, #7]
 8000e22:	429a      	cmp	r2, r3
 8000e24:	d002      	beq.n	8000e2c <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000e26:	f06f 0301 	mvn.w	r3, #1
 8000e2a:	e000      	b.n	8000e2e <frame_expect_req+0x4a>
	return PROTO_OK;
 8000e2c:	2300      	movs	r3, #0
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3710      	adds	r7, #16
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}

08000e36 <set_origin_req_decoder>:
#include "Protocol/Requests/set_origin_request.h"

int set_origin_req_decoder(const uint8_t *raw, uint32_t len, set_origin_req_t *out) {
 8000e36:	b580      	push	{r7, lr}
 8000e38:	b086      	sub	sp, #24
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	60f8      	str	r0, [r7, #12]
 8000e3e:	60b9      	str	r1, [r7, #8]
 8000e40:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d002      	beq.n	8000e4e <set_origin_req_decoder+0x18>
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d102      	bne.n	8000e54 <set_origin_req_decoder+0x1e>
 8000e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e52:	e01e      	b.n	8000e92 <set_origin_req_decoder+0x5c>
    int st = frame_expect_req(raw, len, REQ_SET_ORIGIN, 6);
 8000e54:	2306      	movs	r3, #6
 8000e56:	2224      	movs	r2, #36	@ 0x24
 8000e58:	68b9      	ldr	r1, [r7, #8]
 8000e5a:	68f8      	ldr	r0, [r7, #12]
 8000e5c:	f7ff ffc2 	bl	8000de4 <frame_expect_req>
 8000e60:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <set_origin_req_decoder+0x36>
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	e012      	b.n	8000e92 <set_origin_req_decoder+0x5c>
    out->frameId = raw[2];
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	3302      	adds	r3, #2
 8000e70:	781a      	ldrb	r2, [r3, #0]
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	701a      	strb	r2, [r3, #0]
    out->mask = raw[3] & 0x07u;
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	3303      	adds	r3, #3
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	f003 0307 	and.w	r3, r3, #7
 8000e80:	b2da      	uxtb	r2, r3
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	705a      	strb	r2, [r3, #1]
    out->mode = raw[4];
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	3304      	adds	r3, #4
 8000e8a:	781a      	ldrb	r2, [r3, #0]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	709a      	strb	r2, [r3, #2]
    return PROTO_OK;
 8000e90:	2300      	movs	r3, #0
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3718      	adds	r7, #24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}

08000e9a <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000e9a:	b480      	push	{r7}
 8000e9c:	b085      	sub	sp, #20
 8000e9e:	af00      	add	r7, sp, #0
 8000ea0:	60f8      	str	r0, [r7, #12]
 8000ea2:	60b9      	str	r1, [r7, #8]
 8000ea4:	4611      	mov	r1, r2
 8000ea6:	461a      	mov	r2, r3
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	71fb      	strb	r3, [r7, #7]
 8000eac:	4613      	mov	r3, r2
 8000eae:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d011      	beq.n	8000eda <has_header_tail+0x40>
 8000eb6:	68bb      	ldr	r3, [r7, #8]
 8000eb8:	2b01      	cmp	r3, #1
 8000eba:	d90e      	bls.n	8000eda <has_header_tail+0x40>
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	79fa      	ldrb	r2, [r7, #7]
 8000ec2:	429a      	cmp	r2, r3
 8000ec4:	d109      	bne.n	8000eda <has_header_tail+0x40>
 8000ec6:	68bb      	ldr	r3, [r7, #8]
 8000ec8:	3b01      	subs	r3, #1
 8000eca:	68fa      	ldr	r2, [r7, #12]
 8000ecc:	4413      	add	r3, r2
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	79ba      	ldrb	r2, [r7, #6]
 8000ed2:	429a      	cmp	r2, r3
 8000ed4:	d101      	bne.n	8000eda <has_header_tail+0x40>
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e000      	b.n	8000edc <has_header_tail+0x42>
 8000eda:	2300      	movs	r3, #0
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3714      	adds	r7, #20
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr

08000ee8 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	603b      	str	r3, [r7, #0]
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d003      	beq.n	8000f06 <frame_expect_req+0x1e>
 8000efe:	68ba      	ldr	r2, [r7, #8]
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	429a      	cmp	r2, r3
 8000f04:	d202      	bcs.n	8000f0c <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000f06:	f04f 33ff 	mov.w	r3, #4294967295
 8000f0a:	e012      	b.n	8000f32 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000f0c:	2355      	movs	r3, #85	@ 0x55
 8000f0e:	22aa      	movs	r2, #170	@ 0xaa
 8000f10:	68b9      	ldr	r1, [r7, #8]
 8000f12:	68f8      	ldr	r0, [r7, #12]
 8000f14:	f7ff ffc1 	bl	8000e9a <has_header_tail>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d005      	beq.n	8000f2a <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	3301      	adds	r3, #1
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	79fa      	ldrb	r2, [r7, #7]
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d002      	beq.n	8000f30 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000f2a:	f06f 0301 	mvn.w	r3, #1
 8000f2e:	e000      	b.n	8000f32 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000f30:	2300      	movs	r3, #0
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	3710      	adds	r7, #16
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <start_move_req_decoder>:
#include "Protocol/Requests/start_move_request.h"

int start_move_req_decoder(const uint8_t *raw, uint32_t len,
		start_move_req_t *out) {
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b086      	sub	sp, #24
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	60f8      	str	r0, [r7, #12]
 8000f42:	60b9      	str	r1, [r7, #8]
 8000f44:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d002      	beq.n	8000f52 <start_move_req_decoder+0x18>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d102      	bne.n	8000f58 <start_move_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295
 8000f56:	e011      	b.n	8000f7c <start_move_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_START_MOVE, 4);
 8000f58:	2304      	movs	r3, #4
 8000f5a:	2203      	movs	r2, #3
 8000f5c:	68b9      	ldr	r1, [r7, #8]
 8000f5e:	68f8      	ldr	r0, [r7, #12]
 8000f60:	f7ff ffc2 	bl	8000ee8 <frame_expect_req>
 8000f64:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000f66:	697b      	ldr	r3, [r7, #20]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <start_move_req_decoder+0x36>
		return st;
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	e005      	b.n	8000f7c <start_move_req_decoder+0x42>
	out->frameId = raw[2];
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	3302      	adds	r3, #2
 8000f74:	781a      	ldrb	r2, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000f7a:	2300      	movs	r3, #0
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3718      	adds	r7, #24
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <be32_write>:
}
static inline void be16_write(uint8_t *p, uint16_t v) {
	p[0] = (uint8_t) (v >> 8);
	p[1] = (uint8_t) v;
}
static inline void be32_write(uint8_t *p, uint32_t v) {
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	0e1b      	lsrs	r3, r3, #24
 8000f92:	b2da      	uxtb	r2, r3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	0c1a      	lsrs	r2, r3, #16
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	b2d2      	uxtb	r2, r2
 8000fa2:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	0a1a      	lsrs	r2, r3, #8
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	3302      	adds	r3, #2
 8000fac:	b2d2      	uxtb	r2, r2
 8000fae:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3303      	adds	r3, #3
 8000fb4:	683a      	ldr	r2, [r7, #0]
 8000fb6:	b2d2      	uxtb	r2, r2
 8000fb8:	701a      	strb	r2, [r3, #0]
}
 8000fba:	bf00      	nop
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr

08000fc6 <resp_init>:
// =====================
static inline void req_init(uint8_t *raw, req_msg_type_t type) {
	raw[0] = REQ_HEADER;
	raw[1] = (uint8_t) type;
}
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8000fc6:	b480      	push	{r7}
 8000fc8:	b083      	sub	sp, #12
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
 8000fce:	460b      	mov	r3, r1
 8000fd0:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	22ab      	movs	r2, #171	@ 0xab
 8000fd6:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	3301      	adds	r3, #1
 8000fdc:	78fa      	ldrb	r2, [r7, #3]
 8000fde:	701a      	strb	r2, [r3, #0]
}
 8000fe0:	bf00      	nop
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <resp_set_tail>:
static inline void req_set_tail(uint8_t *raw, uint32_t tail_index) {
	raw[tail_index] = REQ_TAIL;
}
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	2254      	movs	r2, #84	@ 0x54
 8000ffe:	701a      	strb	r2, [r3, #0]
}
 8001000:	bf00      	nop
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <encoder_status_resp_encoder>:
#include "Protocol/Responses/encoder_status_response.h"

int encoder_status_resp_encoder(const encoder_status_resp_t *in, uint8_t *raw, uint32_t len) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 20) return PROTO_ERR_ARG;
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d005      	beq.n	800102a <encoder_status_resp_encoder+0x1e>
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d002      	beq.n	800102a <encoder_status_resp_encoder+0x1e>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b13      	cmp	r3, #19
 8001028:	d802      	bhi.n	8001030 <encoder_status_resp_encoder+0x24>
 800102a:	f04f 33ff 	mov.w	r3, #4294967295
 800102e:	e03b      	b.n	80010a8 <encoder_status_resp_encoder+0x9c>
    resp_init(raw, RESP_ENCODER_STATUS);
 8001030:	2125      	movs	r1, #37	@ 0x25
 8001032:	68b8      	ldr	r0, [r7, #8]
 8001034:	f7ff ffc7 	bl	8000fc6 <resp_init>
    raw[2] = in->frameId;
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	3302      	adds	r3, #2
 800103c:	68fa      	ldr	r2, [r7, #12]
 800103e:	7812      	ldrb	r2, [r2, #0]
 8001040:	701a      	strb	r2, [r3, #0]
    raw[3] = in->pidErrX;
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	3303      	adds	r3, #3
 8001046:	68fa      	ldr	r2, [r7, #12]
 8001048:	7852      	ldrb	r2, [r2, #1]
 800104a:	701a      	strb	r2, [r3, #0]
    raw[4] = in->pidErrY;
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	3304      	adds	r3, #4
 8001050:	68fa      	ldr	r2, [r7, #12]
 8001052:	7892      	ldrb	r2, [r2, #2]
 8001054:	701a      	strb	r2, [r3, #0]
    raw[5] = in->pidErrZ;
 8001056:	68bb      	ldr	r3, [r7, #8]
 8001058:	3305      	adds	r3, #5
 800105a:	68fa      	ldr	r2, [r7, #12]
 800105c:	78d2      	ldrb	r2, [r2, #3]
 800105e:	701a      	strb	r2, [r3, #0]
    raw[6] = in->delta;
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	3306      	adds	r3, #6
 8001064:	68fa      	ldr	r2, [r7, #12]
 8001066:	7912      	ldrb	r2, [r2, #4]
 8001068:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[7],  (uint32_t)in->absX);
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	1dda      	adds	r2, r3, #7
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	4619      	mov	r1, r3
 8001074:	4610      	mov	r0, r2
 8001076:	f7ff ff85 	bl	8000f84 <be32_write>
    be32_write(&raw[11], (uint32_t)in->absY);
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	f103 020b 	add.w	r2, r3, #11
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	68db      	ldr	r3, [r3, #12]
 8001084:	4619      	mov	r1, r3
 8001086:	4610      	mov	r0, r2
 8001088:	f7ff ff7c 	bl	8000f84 <be32_write>
    be32_write(&raw[15], (uint32_t)in->absZ);
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	f103 020f 	add.w	r2, r3, #15
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	691b      	ldr	r3, [r3, #16]
 8001096:	4619      	mov	r1, r3
 8001098:	4610      	mov	r0, r2
 800109a:	f7ff ff73 	bl	8000f84 <be32_write>
    resp_set_tail(raw, 19);
 800109e:	2113      	movs	r1, #19
 80010a0:	68b8      	ldr	r0, [r7, #8]
 80010a2:	f7ff ffa3 	bl	8000fec <resp_set_tail>
    return PROTO_OK;
 80010a6:	2300      	movs	r3, #0
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3710      	adds	r7, #16
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <xor_reduce_bytes>:
static inline uint8_t xor_reduce_bytes(const uint8_t *p, uint32_t n) {
 80010b0:	b480      	push	{r7}
 80010b2:	b085      	sub	sp, #20
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80010be:	2300      	movs	r3, #0
 80010c0:	60bb      	str	r3, [r7, #8]
 80010c2:	e009      	b.n	80010d8 <xor_reduce_bytes+0x28>
		x ^= p[i];
 80010c4:	687a      	ldr	r2, [r7, #4]
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	4413      	add	r3, r2
 80010ca:	781a      	ldrb	r2, [r3, #0]
 80010cc:	7bfb      	ldrb	r3, [r7, #15]
 80010ce:	4053      	eors	r3, r2
 80010d0:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	3301      	adds	r3, #1
 80010d6:	60bb      	str	r3, [r7, #8]
 80010d8:	68ba      	ldr	r2, [r7, #8]
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d3f1      	bcc.n	80010c4 <xor_reduce_bytes+0x14>
	return x;
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3714      	adds	r7, #20
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <set_parity_byte>:
		uint32_t parity_index) {
 80010ee:	b590      	push	{r4, r7, lr}
 80010f0:	b085      	sub	sp, #20
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	60f8      	str	r0, [r7, #12]
 80010f6:	60b9      	str	r1, [r7, #8]
 80010f8:	607a      	str	r2, [r7, #4]
 80010fa:	603b      	str	r3, [r7, #0]
	if (!raw)
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d102      	bne.n	8001108 <set_parity_byte+0x1a>
		return -1;
 8001102:	f04f 33ff 	mov.w	r3, #4294967295
 8001106:	e00b      	b.n	8001120 <set_parity_byte+0x32>
	raw[parity_index] = xor_reduce_bytes(raw + start, count);
 8001108:	68fa      	ldr	r2, [r7, #12]
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	18d0      	adds	r0, r2, r3
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	18d4      	adds	r4, r2, r3
 8001114:	6879      	ldr	r1, [r7, #4]
 8001116:	f7ff ffcb 	bl	80010b0 <xor_reduce_bytes>
 800111a:	4603      	mov	r3, r0
 800111c:	7023      	strb	r3, [r4, #0]
	return 0;
 800111e:	2300      	movs	r3, #0
}
 8001120:	4618      	mov	r0, r3
 8001122:	3714      	adds	r7, #20
 8001124:	46bd      	mov	sp, r7
 8001126:	bd90      	pop	{r4, r7, pc}

08001128 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	460b      	mov	r3, r1
 8001132:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	22ab      	movs	r2, #171	@ 0xab
 8001138:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	3301      	adds	r3, #1
 800113e:	78fa      	ldrb	r2, [r7, #3]
 8001140:	701a      	strb	r2, [r3, #0]
}
 8001142:	bf00      	nop
 8001144:	370c      	adds	r7, #12
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr

0800114e <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 800114e:	b480      	push	{r7}
 8001150:	b083      	sub	sp, #12
 8001152:	af00      	add	r7, sp, #0
 8001154:	6078      	str	r0, [r7, #4]
 8001156:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001158:	687a      	ldr	r2, [r7, #4]
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	4413      	add	r3, r2
 800115e:	2254      	movs	r2, #84	@ 0x54
 8001160:	701a      	strb	r2, [r3, #0]
}
 8001162:	bf00      	nop
 8001164:	370c      	adds	r7, #12
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr

0800116e <parity_set_byte_1N>:
// =====================
// Wrappers de paridade (intervalo 1..N)
// =====================
// Assume que a paridade cobre os bytes do índice 1 (tipo) até last_index inclusive
static inline int parity_set_byte_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 800116e:	b580      	push	{r7, lr}
 8001170:	b084      	sub	sp, #16
 8001172:	af00      	add	r7, sp, #0
 8001174:	60f8      	str	r0, [r7, #12]
 8001176:	60b9      	str	r1, [r7, #8]
 8001178:	607a      	str	r2, [r7, #4]
	return set_parity_byte(raw, 1, last_index, parity_index);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	68ba      	ldr	r2, [r7, #8]
 800117e:	2101      	movs	r1, #1
 8001180:	68f8      	ldr	r0, [r7, #12]
 8001182:	f7ff ffb4 	bl	80010ee <set_parity_byte>
 8001186:	4603      	mov	r3, r0
}
 8001188:	4618      	mov	r0, r3
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <led_ctrl_resp_encoder>:
uint8_t led_ctrl_resp_calc_parity(const led_ctrl_resp_t *in) {
	uint8_t b[4] = { RESP_LED_CTRL, in ? in->frameId : 0, in ? in->ledMask : 0,
			in ? in->status : 0 };
	return xor_reduce_bytes(b, 4);
}
int led_ctrl_resp_encoder(const led_ctrl_resp_t *in, uint8_t *raw, uint32_t len) {
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 7)
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d005      	beq.n	80011ae <led_ctrl_resp_encoder+0x1e>
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d002      	beq.n	80011ae <led_ctrl_resp_encoder+0x1e>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2b06      	cmp	r3, #6
 80011ac:	d802      	bhi.n	80011b4 <led_ctrl_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 80011ae:	f04f 33ff 	mov.w	r3, #4294967295
 80011b2:	e01c      	b.n	80011ee <led_ctrl_resp_encoder+0x5e>
	resp_init(raw, RESP_LED_CTRL);
 80011b4:	2107      	movs	r1, #7
 80011b6:	68b8      	ldr	r0, [r7, #8]
 80011b8:	f7ff ffb6 	bl	8001128 <resp_init>
	raw[2] = in->frameId;
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	3302      	adds	r3, #2
 80011c0:	68fa      	ldr	r2, [r7, #12]
 80011c2:	7812      	ldrb	r2, [r2, #0]
 80011c4:	701a      	strb	r2, [r3, #0]
	raw[3] = in->ledMask;
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	3303      	adds	r3, #3
 80011ca:	68fa      	ldr	r2, [r7, #12]
 80011cc:	7852      	ldrb	r2, [r2, #1]
 80011ce:	701a      	strb	r2, [r3, #0]
	raw[4] = in->status;
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	3304      	adds	r3, #4
 80011d4:	68fa      	ldr	r2, [r7, #12]
 80011d6:	7892      	ldrb	r2, [r2, #2]
 80011d8:	701a      	strb	r2, [r3, #0]
	parity_set_byte_1N(raw, 4, 5);
 80011da:	2205      	movs	r2, #5
 80011dc:	2104      	movs	r1, #4
 80011de:	68b8      	ldr	r0, [r7, #8]
 80011e0:	f7ff ffc5 	bl	800116e <parity_set_byte_1N>
	resp_set_tail(raw, 6);
 80011e4:	2106      	movs	r1, #6
 80011e6:	68b8      	ldr	r0, [r7, #8]
 80011e8:	f7ff ffb1 	bl	800114e <resp_set_tail>
	return PROTO_OK;
 80011ec:	2300      	movs	r3, #0
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
 80011fe:	460b      	mov	r3, r1
 8001200:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	22ab      	movs	r2, #171	@ 0xab
 8001206:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	3301      	adds	r3, #1
 800120c:	78fa      	ldrb	r2, [r7, #3]
 800120e:	701a      	strb	r2, [r3, #0]
}
 8001210:	bf00      	nop
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001226:	687a      	ldr	r2, [r7, #4]
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	4413      	add	r3, r2
 800122c:	2254      	movs	r2, #84	@ 0x54
 800122e:	701a      	strb	r2, [r3, #0]
}
 8001230:	bf00      	nop
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr

0800123c <move_end_resp_encoder>:
		return st;
	out->frameId = raw[2];
	out->status  = raw[3];
	return PROTO_OK;
}
int move_end_resp_encoder(const move_end_resp_t *in, uint8_t *raw, uint32_t len) {
 800123c:	b580      	push	{r7, lr}
 800123e:	b084      	sub	sp, #16
 8001240:	af00      	add	r7, sp, #0
 8001242:	60f8      	str	r0, [r7, #12]
 8001244:	60b9      	str	r1, [r7, #8]
 8001246:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 5)
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d005      	beq.n	800125a <move_end_resp_encoder+0x1e>
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d002      	beq.n	800125a <move_end_resp_encoder+0x1e>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2b04      	cmp	r3, #4
 8001258:	d802      	bhi.n	8001260 <move_end_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 800125a:	f04f 33ff 	mov.w	r3, #4294967295
 800125e:	e012      	b.n	8001286 <move_end_resp_encoder+0x4a>
	resp_init(raw, RESP_MOVE_END);
 8001260:	2106      	movs	r1, #6
 8001262:	68b8      	ldr	r0, [r7, #8]
 8001264:	f7ff ffc7 	bl	80011f6 <resp_init>
	raw[2] = in->frameId;
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	3302      	adds	r3, #2
 800126c:	68fa      	ldr	r2, [r7, #12]
 800126e:	7812      	ldrb	r2, [r2, #0]
 8001270:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	3303      	adds	r3, #3
 8001276:	68fa      	ldr	r2, [r7, #12]
 8001278:	7852      	ldrb	r2, [r2, #1]
 800127a:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 4);
 800127c:	2104      	movs	r1, #4
 800127e:	68b8      	ldr	r0, [r7, #8]
 8001280:	f7ff ffcc 	bl	800121c <resp_set_tail>
	return PROTO_OK;
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}

0800128e <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 800128e:	b480      	push	{r7}
 8001290:	b085      	sub	sp, #20
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
 8001296:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 8001298:	2300      	movs	r3, #0
 800129a:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 800129c:	2300      	movs	r3, #0
 800129e:	60bb      	str	r3, [r7, #8]
 80012a0:	e009      	b.n	80012b6 <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	4413      	add	r3, r2
 80012a8:	781a      	ldrb	r2, [r3, #0]
 80012aa:	7bfb      	ldrb	r3, [r7, #15]
 80012ac:	4053      	eors	r3, r2
 80012ae:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	3301      	adds	r3, #1
 80012b4:	60bb      	str	r3, [r7, #8]
 80012b6:	68ba      	ldr	r2, [r7, #8]
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	429a      	cmp	r2, r3
 80012bc:	d3f1      	bcc.n	80012a2 <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 80012be:	7bfb      	ldrb	r3, [r7, #15]
 80012c0:	091b      	lsrs	r3, r3, #4
 80012c2:	b2da      	uxtb	r2, r3
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
 80012c6:	4053      	eors	r3, r2
 80012c8:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
 80012cc:	089b      	lsrs	r3, r3, #2
 80012ce:	b2da      	uxtb	r2, r3
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
 80012d2:	4053      	eors	r3, r2
 80012d4:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 80012d6:	7bfb      	ldrb	r3, [r7, #15]
 80012d8:	085b      	lsrs	r3, r3, #1
 80012da:	b2da      	uxtb	r2, r3
 80012dc:	7bfb      	ldrb	r3, [r7, #15]
 80012de:	4053      	eors	r3, r2
 80012e0:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 80012e2:	7bfb      	ldrb	r3, [r7, #15]
 80012e4:	f003 0301 	and.w	r3, r3, #1
 80012e8:	b2db      	uxtb	r3, r3
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3714      	adds	r7, #20
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr

080012f6 <set_parity_bit>:
		uint32_t parity_index) {
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b084      	sub	sp, #16
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	60f8      	str	r0, [r7, #12]
 80012fe:	60b9      	str	r1, [r7, #8]
 8001300:	607a      	str	r2, [r7, #4]
 8001302:	603b      	str	r3, [r7, #0]
	if (!raw)
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d102      	bne.n	8001310 <set_parity_bit+0x1a>
		return -1;
 800130a:	f04f 33ff 	mov.w	r3, #4294967295
 800130e:	e010      	b.n	8001332 <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 8001310:	68fa      	ldr	r2, [r7, #12]
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	4413      	add	r3, r2
 8001316:	6879      	ldr	r1, [r7, #4]
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff ffb8 	bl	800128e <xor_bit_reduce_bytes>
 800131e:	4603      	mov	r3, r0
 8001320:	4619      	mov	r1, r3
 8001322:	68fa      	ldr	r2, [r7, #12]
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	4413      	add	r3, r2
 8001328:	f001 0201 	and.w	r2, r1, #1
 800132c:	b2d2      	uxtb	r2, r2
 800132e:	701a      	strb	r2, [r3, #0]
	return 0;
 8001330:	2300      	movs	r3, #0
}
 8001332:	4618      	mov	r0, r3
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}

0800133a <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 800133a:	b480      	push	{r7}
 800133c:	b083      	sub	sp, #12
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
 8001342:	460b      	mov	r3, r1
 8001344:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	22ab      	movs	r2, #171	@ 0xab
 800134a:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3301      	adds	r3, #1
 8001350:	78fa      	ldrb	r2, [r7, #3]
 8001352:	701a      	strb	r2, [r3, #0]
}
 8001354:	bf00      	nop
 8001356:	370c      	adds	r7, #12
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr

08001360 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 800136a:	687a      	ldr	r2, [r7, #4]
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	4413      	add	r3, r2
 8001370:	2254      	movs	r2, #84	@ 0x54
 8001372:	701a      	strb	r2, [r3, #0]
}
 8001374:	bf00      	nop
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <parity_set_bit_1N>:
static inline int parity_check_byte_1N(const uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
	return check_parity_byte(raw, 1, last_index, parity_index);
}
static inline int parity_set_bit_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	68ba      	ldr	r2, [r7, #8]
 8001390:	2101      	movs	r1, #1
 8001392:	68f8      	ldr	r0, [r7, #12]
 8001394:	f7ff ffaf 	bl	80012f6 <set_parity_bit>
 8001398:	4603      	mov	r3, r0
}
 800139a:	4618      	mov	r0, r3
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <move_queue_add_ack_resp_encoder>:
	uint8_t b[3] = { RESP_MOVE_QUEUE_ADD_ACK, in ? in->frameId : 0,
			in ? in->status : 0 };
	return xor_bit_reduce_bytes(b, 3);
}
int move_queue_add_ack_resp_encoder(const move_queue_add_ack_resp_t *in,
		uint8_t *raw, uint32_t len) {
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b084      	sub	sp, #16
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	60f8      	str	r0, [r7, #12]
 80013aa:	60b9      	str	r1, [r7, #8]
 80013ac:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 80013ae:	68bb      	ldr	r3, [r7, #8]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d005      	beq.n	80013c0 <move_queue_add_ack_resp_encoder+0x1e>
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d002      	beq.n	80013c0 <move_queue_add_ack_resp_encoder+0x1e>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2b05      	cmp	r3, #5
 80013be:	d802      	bhi.n	80013c6 <move_queue_add_ack_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295
 80013c4:	e017      	b.n	80013f6 <move_queue_add_ack_resp_encoder+0x54>
	resp_init(raw, RESP_MOVE_QUEUE_ADD_ACK);
 80013c6:	2101      	movs	r1, #1
 80013c8:	68b8      	ldr	r0, [r7, #8]
 80013ca:	f7ff ffb6 	bl	800133a <resp_init>
	raw[2] = in->frameId;
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	3302      	adds	r3, #2
 80013d2:	68fa      	ldr	r2, [r7, #12]
 80013d4:	7812      	ldrb	r2, [r2, #0]
 80013d6:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	3303      	adds	r3, #3
 80013dc:	68fa      	ldr	r2, [r7, #12]
 80013de:	7852      	ldrb	r2, [r2, #1]
 80013e0:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 3, 4);
 80013e2:	2204      	movs	r2, #4
 80013e4:	2103      	movs	r1, #3
 80013e6:	68b8      	ldr	r0, [r7, #8]
 80013e8:	f7ff ffca 	bl	8001380 <parity_set_bit_1N>
	resp_set_tail(raw, 5);
 80013ec:	2105      	movs	r1, #5
 80013ee:	68b8      	ldr	r0, [r7, #8]
 80013f0:	f7ff ffb6 	bl	8001360 <resp_set_tail>
	return PROTO_OK;
 80013f4:	2300      	movs	r3, #0
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3710      	adds	r7, #16
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}

080013fe <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 80013fe:	b480      	push	{r7}
 8001400:	b085      	sub	sp, #20
 8001402:	af00      	add	r7, sp, #0
 8001404:	6078      	str	r0, [r7, #4]
 8001406:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 8001408:	2300      	movs	r3, #0
 800140a:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 800140c:	2300      	movs	r3, #0
 800140e:	60bb      	str	r3, [r7, #8]
 8001410:	e009      	b.n	8001426 <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	4413      	add	r3, r2
 8001418:	781a      	ldrb	r2, [r3, #0]
 800141a:	7bfb      	ldrb	r3, [r7, #15]
 800141c:	4053      	eors	r3, r2
 800141e:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	3301      	adds	r3, #1
 8001424:	60bb      	str	r3, [r7, #8]
 8001426:	68ba      	ldr	r2, [r7, #8]
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	429a      	cmp	r2, r3
 800142c:	d3f1      	bcc.n	8001412 <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 800142e:	7bfb      	ldrb	r3, [r7, #15]
 8001430:	091b      	lsrs	r3, r3, #4
 8001432:	b2da      	uxtb	r2, r3
 8001434:	7bfb      	ldrb	r3, [r7, #15]
 8001436:	4053      	eors	r3, r2
 8001438:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 800143a:	7bfb      	ldrb	r3, [r7, #15]
 800143c:	089b      	lsrs	r3, r3, #2
 800143e:	b2da      	uxtb	r2, r3
 8001440:	7bfb      	ldrb	r3, [r7, #15]
 8001442:	4053      	eors	r3, r2
 8001444:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 8001446:	7bfb      	ldrb	r3, [r7, #15]
 8001448:	085b      	lsrs	r3, r3, #1
 800144a:	b2da      	uxtb	r2, r3
 800144c:	7bfb      	ldrb	r3, [r7, #15]
 800144e:	4053      	eors	r3, r2
 8001450:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 8001452:	7bfb      	ldrb	r3, [r7, #15]
 8001454:	f003 0301 	and.w	r3, r3, #1
 8001458:	b2db      	uxtb	r3, r3
}
 800145a:	4618      	mov	r0, r3
 800145c:	3714      	adds	r7, #20
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr

08001466 <set_parity_bit>:
		uint32_t parity_index) {
 8001466:	b580      	push	{r7, lr}
 8001468:	b084      	sub	sp, #16
 800146a:	af00      	add	r7, sp, #0
 800146c:	60f8      	str	r0, [r7, #12]
 800146e:	60b9      	str	r1, [r7, #8]
 8001470:	607a      	str	r2, [r7, #4]
 8001472:	603b      	str	r3, [r7, #0]
	if (!raw)
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d102      	bne.n	8001480 <set_parity_bit+0x1a>
		return -1;
 800147a:	f04f 33ff 	mov.w	r3, #4294967295
 800147e:	e010      	b.n	80014a2 <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 8001480:	68fa      	ldr	r2, [r7, #12]
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	4413      	add	r3, r2
 8001486:	6879      	ldr	r1, [r7, #4]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff ffb8 	bl	80013fe <xor_bit_reduce_bytes>
 800148e:	4603      	mov	r3, r0
 8001490:	4619      	mov	r1, r3
 8001492:	68fa      	ldr	r2, [r7, #12]
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	4413      	add	r3, r2
 8001498:	f001 0201 	and.w	r2, r1, #1
 800149c:	b2d2      	uxtb	r2, r2
 800149e:	701a      	strb	r2, [r3, #0]
	return 0;
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3710      	adds	r7, #16
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80014aa:	b480      	push	{r7}
 80014ac:	b083      	sub	sp, #12
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
 80014b2:	460b      	mov	r3, r1
 80014b4:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	22ab      	movs	r2, #171	@ 0xab
 80014ba:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	3301      	adds	r3, #1
 80014c0:	78fa      	ldrb	r2, [r7, #3]
 80014c2:	701a      	strb	r2, [r3, #0]
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	4413      	add	r3, r2
 80014e0:	2254      	movs	r2, #84	@ 0x54
 80014e2:	701a      	strb	r2, [r3, #0]
}
 80014e4:	bf00      	nop
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <parity_set_bit_1N>:
		uint32_t parity_index) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	60f8      	str	r0, [r7, #12]
 80014f8:	60b9      	str	r1, [r7, #8]
 80014fa:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	68ba      	ldr	r2, [r7, #8]
 8001500:	2101      	movs	r1, #1
 8001502:	68f8      	ldr	r0, [r7, #12]
 8001504:	f7ff ffaf 	bl	8001466 <set_parity_bit>
 8001508:	4603      	mov	r3, r0
}
 800150a:	4618      	mov	r0, r3
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <move_queue_status_resp_encoder>:
			in ? in->pidErrZ : 0, in ? in->pctX : 0, in ? in->pctY : 0,
			in ? in->pctZ : 0 };
	return xor_bit_reduce_bytes(b, 9);
}
int move_queue_status_resp_encoder(const move_queue_status_resp_t *in,
		uint8_t *raw, uint32_t len) {
 8001512:	b580      	push	{r7, lr}
 8001514:	b084      	sub	sp, #16
 8001516:	af00      	add	r7, sp, #0
 8001518:	60f8      	str	r0, [r7, #12]
 800151a:	60b9      	str	r1, [r7, #8]
 800151c:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 12)
 800151e:	68bb      	ldr	r3, [r7, #8]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d005      	beq.n	8001530 <move_queue_status_resp_encoder+0x1e>
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d002      	beq.n	8001530 <move_queue_status_resp_encoder+0x1e>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2b0b      	cmp	r3, #11
 800152e:	d802      	bhi.n	8001536 <move_queue_status_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001530:	f04f 33ff 	mov.w	r3, #4294967295
 8001534:	e035      	b.n	80015a2 <move_queue_status_resp_encoder+0x90>
	resp_init(raw, RESP_MOVE_QUEUE_STATUS);
 8001536:	2102      	movs	r1, #2
 8001538:	68b8      	ldr	r0, [r7, #8]
 800153a:	f7ff ffb6 	bl	80014aa <resp_init>
	raw[2] = in->frameId;
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	3302      	adds	r3, #2
 8001542:	68fa      	ldr	r2, [r7, #12]
 8001544:	7812      	ldrb	r2, [r2, #0]
 8001546:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	3303      	adds	r3, #3
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	7852      	ldrb	r2, [r2, #1]
 8001550:	701a      	strb	r2, [r3, #0]
	raw[4] = in->pidErrX;
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	3304      	adds	r3, #4
 8001556:	68fa      	ldr	r2, [r7, #12]
 8001558:	7892      	ldrb	r2, [r2, #2]
 800155a:	701a      	strb	r2, [r3, #0]
	raw[5] = in->pidErrY;
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	3305      	adds	r3, #5
 8001560:	68fa      	ldr	r2, [r7, #12]
 8001562:	78d2      	ldrb	r2, [r2, #3]
 8001564:	701a      	strb	r2, [r3, #0]
	raw[6] = in->pidErrZ;
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	3306      	adds	r3, #6
 800156a:	68fa      	ldr	r2, [r7, #12]
 800156c:	7912      	ldrb	r2, [r2, #4]
 800156e:	701a      	strb	r2, [r3, #0]
	raw[7] = in->pctX;
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	3307      	adds	r3, #7
 8001574:	68fa      	ldr	r2, [r7, #12]
 8001576:	7952      	ldrb	r2, [r2, #5]
 8001578:	701a      	strb	r2, [r3, #0]
	raw[8] = in->pctY;
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	3308      	adds	r3, #8
 800157e:	68fa      	ldr	r2, [r7, #12]
 8001580:	7992      	ldrb	r2, [r2, #6]
 8001582:	701a      	strb	r2, [r3, #0]
	raw[9] = in->pctZ;
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	3309      	adds	r3, #9
 8001588:	68fa      	ldr	r2, [r7, #12]
 800158a:	79d2      	ldrb	r2, [r2, #7]
 800158c:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 9, 10);
 800158e:	220a      	movs	r2, #10
 8001590:	2109      	movs	r1, #9
 8001592:	68b8      	ldr	r0, [r7, #8]
 8001594:	f7ff ffac 	bl	80014f0 <parity_set_bit_1N>
	resp_set_tail(raw, 11);
 8001598:	210b      	movs	r1, #11
 800159a:	68b8      	ldr	r0, [r7, #8]
 800159c:	f7ff ff98 	bl	80014d0 <resp_set_tail>
	return PROTO_OK;
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <be32_write>:
static inline void be32_write(uint8_t *p, uint32_t v) {
 80015aa:	b480      	push	{r7}
 80015ac:	b083      	sub	sp, #12
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
 80015b2:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	0e1b      	lsrs	r3, r3, #24
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	0c1a      	lsrs	r2, r3, #16
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	3301      	adds	r3, #1
 80015c6:	b2d2      	uxtb	r2, r2
 80015c8:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	0a1a      	lsrs	r2, r3, #8
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	3302      	adds	r3, #2
 80015d2:	b2d2      	uxtb	r2, r2
 80015d4:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	3303      	adds	r3, #3
 80015da:	683a      	ldr	r2, [r7, #0]
 80015dc:	b2d2      	uxtb	r2, r2
 80015de:	701a      	strb	r2, [r3, #0]
}
 80015e0:	bf00      	nop
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr

080015ec <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	460b      	mov	r3, r1
 80015f6:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	22ab      	movs	r2, #171	@ 0xab
 80015fc:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	3301      	adds	r3, #1
 8001602:	78fa      	ldrb	r2, [r7, #3]
 8001604:	701a      	strb	r2, [r3, #0]
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr

08001612 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001612:	b480      	push	{r7}
 8001614:	b083      	sub	sp, #12
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
 800161a:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	4413      	add	r3, r2
 8001622:	2254      	movs	r2, #84	@ 0x54
 8001624:	701a      	strb	r2, [r3, #0]
}
 8001626:	bf00      	nop
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr

08001632 <set_origin_resp_encoder>:
#include "Protocol/Responses/set_origin_response.h"

int set_origin_resp_encoder(const set_origin_resp_t *in, uint8_t *raw, uint32_t len) {
 8001632:	b580      	push	{r7, lr}
 8001634:	b084      	sub	sp, #16
 8001636:	af00      	add	r7, sp, #0
 8001638:	60f8      	str	r0, [r7, #12]
 800163a:	60b9      	str	r1, [r7, #8]
 800163c:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 16) return PROTO_ERR_ARG;
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d005      	beq.n	8001650 <set_origin_resp_encoder+0x1e>
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d002      	beq.n	8001650 <set_origin_resp_encoder+0x1e>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2b0f      	cmp	r3, #15
 800164e:	d802      	bhi.n	8001656 <set_origin_resp_encoder+0x24>
 8001650:	f04f 33ff 	mov.w	r3, #4294967295
 8001654:	e026      	b.n	80016a4 <set_origin_resp_encoder+0x72>
    resp_init(raw, RESP_SET_ORIGIN);
 8001656:	2124      	movs	r1, #36	@ 0x24
 8001658:	68b8      	ldr	r0, [r7, #8]
 800165a:	f7ff ffc7 	bl	80015ec <resp_init>
    raw[2] = in->frameId;
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	3302      	adds	r3, #2
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	7812      	ldrb	r2, [r2, #0]
 8001666:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[3], (uint32_t)in->x0);
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	1cda      	adds	r2, r3, #3
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	4619      	mov	r1, r3
 8001672:	4610      	mov	r0, r2
 8001674:	f7ff ff99 	bl	80015aa <be32_write>
    be32_write(&raw[7], (uint32_t)in->y0);
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	1dda      	adds	r2, r3, #7
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	4619      	mov	r1, r3
 8001682:	4610      	mov	r0, r2
 8001684:	f7ff ff91 	bl	80015aa <be32_write>
    be32_write(&raw[11], (uint32_t)in->z0);
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	f103 020b 	add.w	r2, r3, #11
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	4619      	mov	r1, r3
 8001694:	4610      	mov	r0, r2
 8001696:	f7ff ff88 	bl	80015aa <be32_write>
    resp_set_tail(raw, 15);
 800169a:	210f      	movs	r1, #15
 800169c:	68b8      	ldr	r0, [r7, #8]
 800169e:	f7ff ffb8 	bl	8001612 <resp_set_tail>
    return PROTO_OK;
 80016a2:	2300      	movs	r3, #0
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3710      	adds	r7, #16
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}

080016ac <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	460b      	mov	r3, r1
 80016b6:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	22ab      	movs	r2, #171	@ 0xab
 80016bc:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	3301      	adds	r3, #1
 80016c2:	78fa      	ldrb	r2, [r7, #3]
 80016c4:	701a      	strb	r2, [r3, #0]
}
 80016c6:	bf00      	nop
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr

080016d2 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80016d2:	b480      	push	{r7}
 80016d4:	b083      	sub	sp, #12
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	6078      	str	r0, [r7, #4]
 80016da:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	4413      	add	r3, r2
 80016e2:	2254      	movs	r2, #84	@ 0x54
 80016e4:	701a      	strb	r2, [r3, #0]
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr

080016f2 <start_move_resp_encoder>:
	out->status = raw[3];
	out->depth  = raw[4];
	return PROTO_OK;
}
int start_move_resp_encoder(const start_move_resp_t *in, uint8_t *raw,
		uint32_t len) {
 80016f2:	b580      	push	{r7, lr}
 80016f4:	b084      	sub	sp, #16
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	60f8      	str	r0, [r7, #12]
 80016fa:	60b9      	str	r1, [r7, #8]
 80016fc:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 80016fe:	68bb      	ldr	r3, [r7, #8]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d005      	beq.n	8001710 <start_move_resp_encoder+0x1e>
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d002      	beq.n	8001710 <start_move_resp_encoder+0x1e>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2b05      	cmp	r3, #5
 800170e:	d802      	bhi.n	8001716 <start_move_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001710:	f04f 33ff 	mov.w	r3, #4294967295
 8001714:	e017      	b.n	8001746 <start_move_resp_encoder+0x54>
	resp_init(raw, RESP_START_MOVE);
 8001716:	2103      	movs	r1, #3
 8001718:	68b8      	ldr	r0, [r7, #8]
 800171a:	f7ff ffc7 	bl	80016ac <resp_init>
	raw[2] = in->frameId;
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	3302      	adds	r3, #2
 8001722:	68fa      	ldr	r2, [r7, #12]
 8001724:	7812      	ldrb	r2, [r2, #0]
 8001726:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	3303      	adds	r3, #3
 800172c:	68fa      	ldr	r2, [r7, #12]
 800172e:	7852      	ldrb	r2, [r2, #1]
 8001730:	701a      	strb	r2, [r3, #0]
	raw[4] = in->depth;
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	3304      	adds	r3, #4
 8001736:	68fa      	ldr	r2, [r7, #12]
 8001738:	7892      	ldrb	r2, [r2, #2]
 800173a:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 5);
 800173c:	2105      	movs	r1, #5
 800173e:	68b8      	ldr	r0, [r7, #8]
 8001740:	f7ff ffc7 	bl	80016d2 <resp_set_tail>
	return PROTO_OK;
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}

0800174e <resp_fifo_create>:
struct response_fifo_s {
    node_t *head, *tail;
    int count;
};

response_fifo_t* resp_fifo_create(void) {
 800174e:	b580      	push	{r7, lr}
 8001750:	af00      	add	r7, sp, #0
    return (response_fifo_t*)calloc(1, sizeof(response_fifo_t));
 8001752:	210c      	movs	r1, #12
 8001754:	2001      	movs	r0, #1
 8001756:	f00e f861 	bl	800f81c <calloc>
 800175a:	4603      	mov	r3, r0
}
 800175c:	4618      	mov	r0, r3
 800175e:	bd80      	pop	{r7, pc}

08001760 <resp_fifo_push>:
        free(n);
    }
    free(q);
}

int resp_fifo_push(response_fifo_t *q, const uint8_t *frame, uint32_t len) {
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
    if (!q || !frame || len == 0) return PROTO_ERR_ARG;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d005      	beq.n	800177e <resp_fifo_push+0x1e>
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d002      	beq.n	800177e <resp_fifo_push+0x1e>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d102      	bne.n	8001784 <resp_fifo_push+0x24>
 800177e:	f04f 33ff 	mov.w	r3, #4294967295
 8001782:	e03d      	b.n	8001800 <resp_fifo_push+0xa0>
    node_t *n = (node_t*)malloc(sizeof(*n));
 8001784:	200c      	movs	r0, #12
 8001786:	f00e f865 	bl	800f854 <malloc>
 800178a:	4603      	mov	r3, r0
 800178c:	617b      	str	r3, [r7, #20]
    if (!n) return PROTO_ERR_ALLOC;
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d102      	bne.n	800179a <resp_fifo_push+0x3a>
 8001794:	f06f 0302 	mvn.w	r3, #2
 8001798:	e032      	b.n	8001800 <resp_fifo_push+0xa0>
    n->buf = (uint8_t*)malloc(len);
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f00e f85a 	bl	800f854 <malloc>
 80017a0:	4603      	mov	r3, r0
 80017a2:	461a      	mov	r2, r3
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	601a      	str	r2, [r3, #0]
    if (!n->buf) { free(n); return PROTO_ERR_ALLOC; }
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d105      	bne.n	80017bc <resp_fifo_push+0x5c>
 80017b0:	6978      	ldr	r0, [r7, #20]
 80017b2:	f00e f857 	bl	800f864 <free>
 80017b6:	f06f 0302 	mvn.w	r3, #2
 80017ba:	e021      	b.n	8001800 <resp_fifo_push+0xa0>
    memcpy(n->buf, frame, len);
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	68b9      	ldr	r1, [r7, #8]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f00e fb96 	bl	800fef6 <memcpy>
    n->len = len;
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	687a      	ldr	r2, [r7, #4]
 80017ce:	605a      	str	r2, [r3, #4]
    n->next = NULL;
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	2200      	movs	r2, #0
 80017d4:	609a      	str	r2, [r3, #8]
    if (q->tail) q->tail->next = n; else q->head = n;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d004      	beq.n	80017e8 <resp_fifo_push+0x88>
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	697a      	ldr	r2, [r7, #20]
 80017e4:	609a      	str	r2, [r3, #8]
 80017e6:	e002      	b.n	80017ee <resp_fifo_push+0x8e>
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	697a      	ldr	r2, [r7, #20]
 80017ec:	601a      	str	r2, [r3, #0]
    q->tail = n;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	697a      	ldr	r2, [r7, #20]
 80017f2:	605a      	str	r2, [r3, #4]
    q->count++;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	1c5a      	adds	r2, r3, #1
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	609a      	str	r2, [r3, #8]
    return PROTO_OK;
 80017fe:	2300      	movs	r3, #0
}
 8001800:	4618      	mov	r0, r3
 8001802:	3718      	adds	r7, #24
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <resp_fifo_pop>:

int resp_fifo_pop(response_fifo_t *q, uint8_t *out, uint32_t max_len) {
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
    if (!q || !q->head || !out) return 0;
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d006      	beq.n	8001828 <resp_fifo_pop+0x20>
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d002      	beq.n	8001828 <resp_fifo_pop+0x20>
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d101      	bne.n	800182c <resp_fifo_pop+0x24>
 8001828:	2300      	movs	r3, #0
 800182a:	e02e      	b.n	800188a <resp_fifo_pop+0x82>
    node_t *n = q->head;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	617b      	str	r3, [r7, #20]
    if (n->len > max_len) return PROTO_ERR_RANGE;
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	429a      	cmp	r2, r3
 800183a:	d202      	bcs.n	8001842 <resp_fifo_pop+0x3a>
 800183c:	f06f 0303 	mvn.w	r3, #3
 8001840:	e023      	b.n	800188a <resp_fifo_pop+0x82>
    memcpy(out, n->buf, n->len);
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	6819      	ldr	r1, [r3, #0]
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	461a      	mov	r2, r3
 800184c:	68b8      	ldr	r0, [r7, #8]
 800184e:	f00e fb52 	bl	800fef6 <memcpy>
    int ret = (int)n->len;
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	613b      	str	r3, [r7, #16]
    q->head = n->next;
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	689a      	ldr	r2, [r3, #8]
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	601a      	str	r2, [r3, #0]
    if (!q->head) q->tail = NULL;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d102      	bne.n	800186e <resp_fifo_pop+0x66>
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	2200      	movs	r2, #0
 800186c:	605a      	str	r2, [r3, #4]
    q->count--;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	1e5a      	subs	r2, r3, #1
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	609a      	str	r2, [r3, #8]
    free(n->buf);
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4618      	mov	r0, r3
 800187e:	f00d fff1 	bl	800f864 <free>
    free(n);
 8001882:	6978      	ldr	r0, [r7, #20]
 8001884:	f00d ffee 	bl	800f864 <free>
    return ret;
 8001888:	693b      	ldr	r3, [r7, #16]
}
 800188a:	4618      	mov	r0, r3
 800188c:	3718      	adds	r7, #24
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
	...

08001894 <router_init>:
int resp_fifo_count(const response_fifo_t *q) { return q ? q->count : 0; }

// ---------- Router mínimo ----------
static router_handlers_t g_handlers;  // cópia local dos handlers

void router_init(router_t *r, response_fifo_t *resp_fifo, const router_handlers_t *h) {
 8001894:	b5b0      	push	{r4, r5, r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
    if (!r) return;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d01c      	beq.n	80018e0 <router_init+0x4c>
    memset(r, 0, sizeof(*r));
 80018a6:	2248      	movs	r2, #72	@ 0x48
 80018a8:	2100      	movs	r1, #0
 80018aa:	68f8      	ldr	r0, [r7, #12]
 80018ac:	f00e fa98 	bl	800fde0 <memset>
    r->resp = resp_fifo;
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	68ba      	ldr	r2, [r7, #8]
 80018b4:	645a      	str	r2, [r3, #68]	@ 0x44
    memset(&g_handlers, 0, sizeof g_handlers);
 80018b6:	2230      	movs	r2, #48	@ 0x30
 80018b8:	2100      	movs	r1, #0
 80018ba:	480b      	ldr	r0, [pc, #44]	@ (80018e8 <router_init+0x54>)
 80018bc:	f00e fa90 	bl	800fde0 <memset>
    if (h) g_handlers = *h;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d00d      	beq.n	80018e2 <router_init+0x4e>
 80018c6:	4a08      	ldr	r2, [pc, #32]	@ (80018e8 <router_init+0x54>)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	4614      	mov	r4, r2
 80018cc:	461d      	mov	r5, r3
 80018ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018d6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80018da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80018de:	e000      	b.n	80018e2 <router_init+0x4e>
    if (!r) return;
 80018e0:	bf00      	nop
}
 80018e2:	3710      	adds	r7, #16
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bdb0      	pop	{r4, r5, r7, pc}
 80018e8:	2000009c 	.word	0x2000009c

080018ec <dispatch>:

static void dispatch(router_t *r, const uint8_t *f, uint32_t len) {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b086      	sub	sp, #24
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	607a      	str	r2, [r7, #4]
    if (!r || !f || len < 4) return;
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	f000 80ee 	beq.w	8001adc <dispatch+0x1f0>
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	2b00      	cmp	r3, #0
 8001904:	f000 80ea 	beq.w	8001adc <dispatch+0x1f0>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2b03      	cmp	r3, #3
 800190c:	f240 80e6 	bls.w	8001adc <dispatch+0x1f0>
    uint8_t type = f[1];
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	3301      	adds	r3, #1
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	75fb      	strb	r3, [r7, #23]

    // Helper pra reduzir ruído
    #define CALL(h) do{ if (g_handlers.h) g_handlers.h(r, f, len); }while(0)

    switch (type) {
 8001918:	7dfb      	ldrb	r3, [r7, #23]
 800191a:	2b26      	cmp	r3, #38	@ 0x26
 800191c:	dc56      	bgt.n	80019cc <dispatch+0xe0>
 800191e:	2b00      	cmp	r3, #0
 8001920:	f340 80de 	ble.w	8001ae0 <dispatch+0x1f4>
 8001924:	3b01      	subs	r3, #1
 8001926:	2b25      	cmp	r3, #37	@ 0x25
 8001928:	f200 80da 	bhi.w	8001ae0 <dispatch+0x1f4>
 800192c:	a201      	add	r2, pc, #4	@ (adr r2, 8001934 <dispatch+0x48>)
 800192e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001932:	bf00      	nop
 8001934:	080019d3 	.word	0x080019d3
 8001938:	080019eb 	.word	0x080019eb
 800193c:	08001a01 	.word	0x08001a01
 8001940:	08001a17 	.word	0x08001a17
 8001944:	08001a2d 	.word	0x08001a2d
 8001948:	08001a43 	.word	0x08001a43
 800194c:	08001a59 	.word	0x08001a59
 8001950:	08001ae1 	.word	0x08001ae1
 8001954:	08001ae1 	.word	0x08001ae1
 8001958:	08001ae1 	.word	0x08001ae1
 800195c:	08001ae1 	.word	0x08001ae1
 8001960:	08001ae1 	.word	0x08001ae1
 8001964:	08001ae1 	.word	0x08001ae1
 8001968:	08001ae1 	.word	0x08001ae1
 800196c:	08001ae1 	.word	0x08001ae1
 8001970:	08001ae1 	.word	0x08001ae1
 8001974:	08001ae1 	.word	0x08001ae1
 8001978:	08001ae1 	.word	0x08001ae1
 800197c:	08001ae1 	.word	0x08001ae1
 8001980:	08001ae1 	.word	0x08001ae1
 8001984:	08001ae1 	.word	0x08001ae1
 8001988:	08001ae1 	.word	0x08001ae1
 800198c:	08001ae1 	.word	0x08001ae1
 8001990:	08001ae1 	.word	0x08001ae1
 8001994:	08001ae1 	.word	0x08001ae1
 8001998:	08001ae1 	.word	0x08001ae1
 800199c:	08001ae1 	.word	0x08001ae1
 80019a0:	08001ae1 	.word	0x08001ae1
 80019a4:	08001ae1 	.word	0x08001ae1
 80019a8:	08001ae1 	.word	0x08001ae1
 80019ac:	08001ae1 	.word	0x08001ae1
 80019b0:	08001a6f 	.word	0x08001a6f
 80019b4:	08001ae1 	.word	0x08001ae1
 80019b8:	08001ae1 	.word	0x08001ae1
 80019bc:	08001ae1 	.word	0x08001ae1
 80019c0:	08001a85 	.word	0x08001a85
 80019c4:	08001a9b 	.word	0x08001a9b
 80019c8:	08001ab1 	.word	0x08001ab1
 80019cc:	2b68      	cmp	r3, #104	@ 0x68
 80019ce:	d07a      	beq.n	8001ac6 <dispatch+0x1da>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
        default: /* desconhecido */  break;
 80019d0:	e086      	b.n	8001ae0 <dispatch+0x1f4>
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 80019d2:	4b51      	ldr	r3, [pc, #324]	@ (8001b18 <dispatch+0x22c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	f000 8084 	beq.w	8001ae4 <dispatch+0x1f8>
 80019dc:	4b4e      	ldr	r3, [pc, #312]	@ (8001b18 <dispatch+0x22c>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	68b9      	ldr	r1, [r7, #8]
 80019e4:	68f8      	ldr	r0, [r7, #12]
 80019e6:	4798      	blx	r3
 80019e8:	e07c      	b.n	8001ae4 <dispatch+0x1f8>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 80019ea:	4b4b      	ldr	r3, [pc, #300]	@ (8001b18 <dispatch+0x22c>)
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d07a      	beq.n	8001ae8 <dispatch+0x1fc>
 80019f2:	4b49      	ldr	r3, [pc, #292]	@ (8001b18 <dispatch+0x22c>)
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	68b9      	ldr	r1, [r7, #8]
 80019fa:	68f8      	ldr	r0, [r7, #12]
 80019fc:	4798      	blx	r3
 80019fe:	e073      	b.n	8001ae8 <dispatch+0x1fc>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8001a00:	4b45      	ldr	r3, [pc, #276]	@ (8001b18 <dispatch+0x22c>)
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d071      	beq.n	8001aec <dispatch+0x200>
 8001a08:	4b43      	ldr	r3, [pc, #268]	@ (8001b18 <dispatch+0x22c>)
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	68b9      	ldr	r1, [r7, #8]
 8001a10:	68f8      	ldr	r0, [r7, #12]
 8001a12:	4798      	blx	r3
 8001a14:	e06a      	b.n	8001aec <dispatch+0x200>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8001a16:	4b40      	ldr	r3, [pc, #256]	@ (8001b18 <dispatch+0x22c>)
 8001a18:	68db      	ldr	r3, [r3, #12]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d068      	beq.n	8001af0 <dispatch+0x204>
 8001a1e:	4b3e      	ldr	r3, [pc, #248]	@ (8001b18 <dispatch+0x22c>)
 8001a20:	68db      	ldr	r3, [r3, #12]
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	68b9      	ldr	r1, [r7, #8]
 8001a26:	68f8      	ldr	r0, [r7, #12]
 8001a28:	4798      	blx	r3
 8001a2a:	e061      	b.n	8001af0 <dispatch+0x204>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8001a2c:	4b3a      	ldr	r3, [pc, #232]	@ (8001b18 <dispatch+0x22c>)
 8001a2e:	691b      	ldr	r3, [r3, #16]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d05f      	beq.n	8001af4 <dispatch+0x208>
 8001a34:	4b38      	ldr	r3, [pc, #224]	@ (8001b18 <dispatch+0x22c>)
 8001a36:	691b      	ldr	r3, [r3, #16]
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	68b9      	ldr	r1, [r7, #8]
 8001a3c:	68f8      	ldr	r0, [r7, #12]
 8001a3e:	4798      	blx	r3
 8001a40:	e058      	b.n	8001af4 <dispatch+0x208>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8001a42:	4b35      	ldr	r3, [pc, #212]	@ (8001b18 <dispatch+0x22c>)
 8001a44:	695b      	ldr	r3, [r3, #20]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d056      	beq.n	8001af8 <dispatch+0x20c>
 8001a4a:	4b33      	ldr	r3, [pc, #204]	@ (8001b18 <dispatch+0x22c>)
 8001a4c:	695b      	ldr	r3, [r3, #20]
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	68b9      	ldr	r1, [r7, #8]
 8001a52:	68f8      	ldr	r0, [r7, #12]
 8001a54:	4798      	blx	r3
 8001a56:	e04f      	b.n	8001af8 <dispatch+0x20c>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8001a58:	4b2f      	ldr	r3, [pc, #188]	@ (8001b18 <dispatch+0x22c>)
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d04d      	beq.n	8001afc <dispatch+0x210>
 8001a60:	4b2d      	ldr	r3, [pc, #180]	@ (8001b18 <dispatch+0x22c>)
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	68b9      	ldr	r1, [r7, #8]
 8001a68:	68f8      	ldr	r0, [r7, #12]
 8001a6a:	4798      	blx	r3
 8001a6c:	e046      	b.n	8001afc <dispatch+0x210>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
 8001a6e:	4b2a      	ldr	r3, [pc, #168]	@ (8001b18 <dispatch+0x22c>)
 8001a70:	69db      	ldr	r3, [r3, #28]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d044      	beq.n	8001b00 <dispatch+0x214>
 8001a76:	4b28      	ldr	r3, [pc, #160]	@ (8001b18 <dispatch+0x22c>)
 8001a78:	69db      	ldr	r3, [r3, #28]
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	68b9      	ldr	r1, [r7, #8]
 8001a7e:	68f8      	ldr	r0, [r7, #12]
 8001a80:	4798      	blx	r3
 8001a82:	e03d      	b.n	8001b00 <dispatch+0x214>
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
 8001a84:	4b24      	ldr	r3, [pc, #144]	@ (8001b18 <dispatch+0x22c>)
 8001a86:	6a1b      	ldr	r3, [r3, #32]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d03b      	beq.n	8001b04 <dispatch+0x218>
 8001a8c:	4b22      	ldr	r3, [pc, #136]	@ (8001b18 <dispatch+0x22c>)
 8001a8e:	6a1b      	ldr	r3, [r3, #32]
 8001a90:	687a      	ldr	r2, [r7, #4]
 8001a92:	68b9      	ldr	r1, [r7, #8]
 8001a94:	68f8      	ldr	r0, [r7, #12]
 8001a96:	4798      	blx	r3
 8001a98:	e034      	b.n	8001b04 <dispatch+0x218>
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
 8001a9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001b18 <dispatch+0x22c>)
 8001a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d032      	beq.n	8001b08 <dispatch+0x21c>
 8001aa2:	4b1d      	ldr	r3, [pc, #116]	@ (8001b18 <dispatch+0x22c>)
 8001aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	68b9      	ldr	r1, [r7, #8]
 8001aaa:	68f8      	ldr	r0, [r7, #12]
 8001aac:	4798      	blx	r3
 8001aae:	e02b      	b.n	8001b08 <dispatch+0x21c>
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
 8001ab0:	4b19      	ldr	r3, [pc, #100]	@ (8001b18 <dispatch+0x22c>)
 8001ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d029      	beq.n	8001b0c <dispatch+0x220>
 8001ab8:	4b17      	ldr	r3, [pc, #92]	@ (8001b18 <dispatch+0x22c>)
 8001aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	68b9      	ldr	r1, [r7, #8]
 8001ac0:	68f8      	ldr	r0, [r7, #12]
 8001ac2:	4798      	blx	r3
 8001ac4:	e022      	b.n	8001b0c <dispatch+0x220>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8001ac6:	4b14      	ldr	r3, [pc, #80]	@ (8001b18 <dispatch+0x22c>)
 8001ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d020      	beq.n	8001b10 <dispatch+0x224>
 8001ace:	4b12      	ldr	r3, [pc, #72]	@ (8001b18 <dispatch+0x22c>)
 8001ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	68b9      	ldr	r1, [r7, #8]
 8001ad6:	68f8      	ldr	r0, [r7, #12]
 8001ad8:	4798      	blx	r3
 8001ada:	e019      	b.n	8001b10 <dispatch+0x224>
    if (!r || !f || len < 4) return;
 8001adc:	bf00      	nop
 8001ade:	e018      	b.n	8001b12 <dispatch+0x226>
        default: /* desconhecido */  break;
 8001ae0:	bf00      	nop
 8001ae2:	e016      	b.n	8001b12 <dispatch+0x226>
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 8001ae4:	bf00      	nop
 8001ae6:	e014      	b.n	8001b12 <dispatch+0x226>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 8001ae8:	bf00      	nop
 8001aea:	e012      	b.n	8001b12 <dispatch+0x226>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8001aec:	bf00      	nop
 8001aee:	e010      	b.n	8001b12 <dispatch+0x226>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8001af0:	bf00      	nop
 8001af2:	e00e      	b.n	8001b12 <dispatch+0x226>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8001af4:	bf00      	nop
 8001af6:	e00c      	b.n	8001b12 <dispatch+0x226>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8001af8:	bf00      	nop
 8001afa:	e00a      	b.n	8001b12 <dispatch+0x226>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8001afc:	bf00      	nop
 8001afe:	e008      	b.n	8001b12 <dispatch+0x226>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
 8001b00:	bf00      	nop
 8001b02:	e006      	b.n	8001b12 <dispatch+0x226>
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
 8001b04:	bf00      	nop
 8001b06:	e004      	b.n	8001b12 <dispatch+0x226>
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
 8001b08:	bf00      	nop
 8001b0a:	e002      	b.n	8001b12 <dispatch+0x226>
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
 8001b0c:	bf00      	nop
 8001b0e:	e000      	b.n	8001b12 <dispatch+0x226>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8001b10:	bf00      	nop
    }
    #undef CALL
}
 8001b12:	3718      	adds	r7, #24
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	2000009c 	.word	0x2000009c

08001b1c <router_feed_bytes>:

// Como o app já entrega um frame completo, basta validar header/tail e despachar.
void router_feed_bytes(router_t *r, const uint8_t *data, uint32_t len) {
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b084      	sub	sp, #16
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	60b9      	str	r1, [r7, #8]
 8001b26:	607a      	str	r2, [r7, #4]
    if (!r || !data || len < 4) return;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d016      	beq.n	8001b5c <router_feed_bytes+0x40>
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d013      	beq.n	8001b5c <router_feed_bytes+0x40>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2b03      	cmp	r3, #3
 8001b38:	d910      	bls.n	8001b5c <router_feed_bytes+0x40>
    if (data[0] != REQ_HEADER) return;
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	2baa      	cmp	r3, #170	@ 0xaa
 8001b40:	d10e      	bne.n	8001b60 <router_feed_bytes+0x44>
    if (data[len - 1] != REQ_TAIL) return;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	3b01      	subs	r3, #1
 8001b46:	68ba      	ldr	r2, [r7, #8]
 8001b48:	4413      	add	r3, r2
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b55      	cmp	r3, #85	@ 0x55
 8001b4e:	d109      	bne.n	8001b64 <router_feed_bytes+0x48>
    dispatch(r, data, len);
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	68b9      	ldr	r1, [r7, #8]
 8001b54:	68f8      	ldr	r0, [r7, #12]
 8001b56:	f7ff fec9 	bl	80018ec <dispatch>
 8001b5a:	e004      	b.n	8001b66 <router_feed_bytes+0x4a>
    if (!r || !data || len < 4) return;
 8001b5c:	bf00      	nop
 8001b5e:	e002      	b.n	8001b66 <router_feed_bytes+0x4a>
    if (data[0] != REQ_HEADER) return;
 8001b60:	bf00      	nop
 8001b62:	e000      	b.n	8001b66 <router_feed_bytes+0x4a>
    if (data[len - 1] != REQ_TAIL) return;
 8001b64:	bf00      	nop
}
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <home_service_init>:

LOG_SVC_DEFINE(LOG_SVC_HOME, "home");

static home_status_t g_home;

void home_service_init(void) {
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af04      	add	r7, sp, #16
	g_home.axis_done_mask = 0;
 8001b72:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba0 <home_service_init+0x34>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	701a      	strb	r2, [r3, #0]
	g_home.error_flags = 0;
 8001b78:	4b09      	ldr	r3, [pc, #36]	@ (8001ba0 <home_service_init+0x34>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	705a      	strb	r2, [r3, #1]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 8001b7e:	4a09      	ldr	r2, [pc, #36]	@ (8001ba4 <home_service_init+0x38>)
 8001b80:	4b09      	ldr	r3, [pc, #36]	@ (8001ba8 <home_service_init+0x3c>)
 8001b82:	9302      	str	r3, [sp, #8]
 8001b84:	4b09      	ldr	r3, [pc, #36]	@ (8001bac <home_service_init+0x40>)
 8001b86:	9301      	str	r3, [sp, #4]
 8001b88:	4b09      	ldr	r3, [pc, #36]	@ (8001bb0 <home_service_init+0x44>)
 8001b8a:	9300      	str	r3, [sp, #0]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2100      	movs	r1, #0
 8001b92:	2003      	movs	r0, #3
 8001b94:	f000 fd3a 	bl	800260c <log_event_auto>
}
 8001b98:	bf00      	nop
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	200000cc 	.word	0x200000cc
 8001ba4:	08010c34 	.word	0x08010c34
 8001ba8:	08010c3c 	.word	0x08010c3c
 8001bac:	08010c40 	.word	0x08010c40
 8001bb0:	08010c44 	.word	0x08010c44

08001bb4 <home_on_move_home>:
const home_status_t* home_status_get(void) {
	return &g_home;
}

void home_on_move_home(const uint8_t *frame, uint32_t len) {
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af04      	add	r7, sp, #16
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de homing */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_home", "not_implemented");
 8001bbe:	4a08      	ldr	r2, [pc, #32]	@ (8001be0 <home_on_move_home+0x2c>)
 8001bc0:	4b08      	ldr	r3, [pc, #32]	@ (8001be4 <home_on_move_home+0x30>)
 8001bc2:	9302      	str	r3, [sp, #8]
 8001bc4:	4b08      	ldr	r3, [pc, #32]	@ (8001be8 <home_on_move_home+0x34>)
 8001bc6:	9301      	str	r3, [sp, #4]
 8001bc8:	4b08      	ldr	r3, [pc, #32]	@ (8001bec <home_on_move_home+0x38>)
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	2200      	movs	r2, #0
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	2003      	movs	r0, #3
 8001bd4:	f000 fd1a 	bl	800260c <log_event_auto>
}
 8001bd8:	bf00      	nop
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	08010c34 	.word	0x08010c34
 8001be4:	08010c4c 	.word	0x08010c4c
 8001be8:	08010c40 	.word	0x08010c40
 8001bec:	08010c5c 	.word	0x08010c5c

08001bf0 <led_gpio_config_output>:
#else
#define LED_GPIO_ON_LEVEL  GPIO_PIN_RESET
#define LED_GPIO_OFF_LEVEL GPIO_PIN_SET
#endif

static void led_gpio_config_output(const led_channel_state_t *led) {
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b088      	sub	sp, #32
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
    if (!led)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d019      	beq.n	8001c32 <led_gpio_config_output+0x42>
        return;
    GPIO_InitTypeDef gi = {0};
 8001bfe:	f107 030c 	add.w	r3, r7, #12
 8001c02:	2200      	movs	r2, #0
 8001c04:	601a      	str	r2, [r3, #0]
 8001c06:	605a      	str	r2, [r3, #4]
 8001c08:	609a      	str	r2, [r3, #8]
 8001c0a:	60da      	str	r2, [r3, #12]
 8001c0c:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	889b      	ldrh	r3, [r3, #4]
 8001c12:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_OUTPUT_PP;
 8001c14:	2301      	movs	r3, #1
 8001c16:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(led->port, &gi);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f107 020c 	add.w	r2, r7, #12
 8001c28:	4611      	mov	r1, r2
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f005 ffa8 	bl	8007b80 <HAL_GPIO_Init>
 8001c30:	e000      	b.n	8001c34 <led_gpio_config_output+0x44>
        return;
 8001c32:	bf00      	nop
}
 8001c34:	3720      	adds	r7, #32
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <led_gpio_config_pwm>:

static void led_gpio_config_pwm(const led_channel_state_t *led) {
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b088      	sub	sp, #32
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
    if (!led)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d01c      	beq.n	8001c82 <led_gpio_config_pwm+0x48>
        return;
    GPIO_InitTypeDef gi = {0};
 8001c48:	f107 030c 	add.w	r3, r7, #12
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	605a      	str	r2, [r3, #4]
 8001c52:	609a      	str	r2, [r3, #8]
 8001c54:	60da      	str	r2, [r3, #12]
 8001c56:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	889b      	ldrh	r3, [r3, #4]
 8001c5c:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_AF_PP;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 8001c62:	2300      	movs	r3, #0
 8001c64:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 8001c66:	2300      	movs	r3, #0
 8001c68:	61bb      	str	r3, [r7, #24]
    gi.Alternate = led->alternate;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(led->port, &gi);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f107 020c 	add.w	r2, r7, #12
 8001c78:	4611      	mov	r1, r2
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f005 ff80 	bl	8007b80 <HAL_GPIO_Init>
 8001c80:	e000      	b.n	8001c84 <led_gpio_config_pwm+0x4a>
        return;
 8001c82:	bf00      	nop
}
 8001c84:	3720      	adds	r7, #32
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
	...

08001c8c <led_push_response>:
 *    resposta; em caso negativo, registra o erro e abandona o envio para evitar
 *    inserir dados inválidos na fila.
 *  - Após a codificação, confere o resultado de app_resp_push para sinalizar e
 *    logar falhas na fila de saída (por exemplo, quando estiver cheia).
 */
static void led_push_response(uint8_t frame_id, uint8_t mask, uint8_t status) {
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b088      	sub	sp, #32
 8001c90:	af02      	add	r7, sp, #8
 8001c92:	4603      	mov	r3, r0
 8001c94:	71fb      	strb	r3, [r7, #7]
 8001c96:	460b      	mov	r3, r1
 8001c98:	71bb      	strb	r3, [r7, #6]
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	717b      	strb	r3, [r7, #5]
    uint8_t raw[7];
    led_ctrl_resp_t resp = { frame_id, mask, status };
 8001c9e:	79fb      	ldrb	r3, [r7, #7]
 8001ca0:	733b      	strb	r3, [r7, #12]
 8001ca2:	79bb      	ldrb	r3, [r7, #6]
 8001ca4:	737b      	strb	r3, [r7, #13]
 8001ca6:	797b      	ldrb	r3, [r7, #5]
 8001ca8:	73bb      	strb	r3, [r7, #14]
    if (led_ctrl_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8001caa:	f107 0110 	add.w	r1, r7, #16
 8001cae:	f107 030c 	add.w	r3, r7, #12
 8001cb2:	2207      	movs	r2, #7
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7ff fa6b 	bl	8001190 <led_ctrl_resp_encoder>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d00c      	beq.n	8001cda <led_push_response+0x4e>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "resp", "failed to encode led ack");
 8001cc0:	4a12      	ldr	r2, [pc, #72]	@ (8001d0c <led_push_response+0x80>)
 8001cc2:	4b13      	ldr	r3, [pc, #76]	@ (8001d10 <led_push_response+0x84>)
 8001cc4:	9301      	str	r3, [sp, #4]
 8001cc6:	4b13      	ldr	r3, [pc, #76]	@ (8001d14 <led_push_response+0x88>)
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	4613      	mov	r3, r2
 8001ccc:	f06f 0201 	mvn.w	r2, #1
 8001cd0:	2164      	movs	r1, #100	@ 0x64
 8001cd2:	2001      	movs	r0, #1
 8001cd4:	f000 fc9a 	bl	800260c <log_event_auto>
 8001cd8:	e014      	b.n	8001d04 <led_push_response+0x78>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8001cda:	f107 0310 	add.w	r3, r7, #16
 8001cde:	2107      	movs	r1, #7
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f004 f8ad 	bl	8005e40 <app_resp_push>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d00b      	beq.n	8001d04 <led_push_response+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "resp", "failed to queue led ack");
 8001cec:	4a07      	ldr	r2, [pc, #28]	@ (8001d0c <led_push_response+0x80>)
 8001cee:	4b0a      	ldr	r3, [pc, #40]	@ (8001d18 <led_push_response+0x8c>)
 8001cf0:	9301      	str	r3, [sp, #4]
 8001cf2:	4b08      	ldr	r3, [pc, #32]	@ (8001d14 <led_push_response+0x88>)
 8001cf4:	9300      	str	r3, [sp, #0]
 8001cf6:	4613      	mov	r3, r2
 8001cf8:	f06f 0203 	mvn.w	r2, #3
 8001cfc:	2164      	movs	r1, #100	@ 0x64
 8001cfe:	2001      	movs	r0, #1
 8001d00:	f000 fc84 	bl	800260c <log_event_auto>
    }
}
 8001d04:	3718      	adds	r7, #24
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	08010c68 	.word	0x08010c68
 8001d10:	08010c6c 	.word	0x08010c6c
 8001d14:	08010c88 	.word	0x08010c88
 8001d18:	08010c90 	.word	0x08010c90

08001d1c <led_timer_get_clock>:

static uint32_t led_timer_get_clock(void) {
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
    uint32_t clk = HAL_RCC_GetPCLK2Freq();
 8001d22:	f007 fee5 	bl	8009af0 <HAL_RCC_GetPCLK2Freq>
 8001d26:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR_PPRE2) && defined(RCC_CFGR_PPRE2_DIV1)
    uint32_t presc = (RCC->CFGR & RCC_CFGR_PPRE2);
 8001d28:	4b09      	ldr	r3, [pc, #36]	@ (8001d50 <led_timer_get_clock+0x34>)
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8001d30:	603b      	str	r3, [r7, #0]
    if (presc != RCC_CFGR_PPRE2_DIV1 && presc != 0u) {
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d005      	beq.n	8001d44 <led_timer_get_clock+0x28>
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d002      	beq.n	8001d44 <led_timer_get_clock+0x28>
        clk *= 2u;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	607b      	str	r3, [r7, #4]
    }
#endif
    return clk;
 8001d44:	687b      	ldr	r3, [r7, #4]
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	40021000 	.word	0x40021000

08001d54 <led_compute_period_ticks>:
 * ~1,22 kHz (80 MHz / 65 536). Para atingir frequências como 1 Hz ou 0,2 Hz
 * é necessário reduzir o clock efetivo do TIM15 via prescaler (por exemplo,
 * PSC = 7999 → divisor efetivo 8 000 → f_min ≈ 0,15 Hz).
 */

static uint32_t led_compute_period_ticks(uint16_t freq_centi_hz) {
 8001d54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d58:	b094      	sub	sp, #80	@ 0x50
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (freq_centi_hz == 0u)
 8001d60:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d101      	bne.n	8001d6a <led_compute_period_ticks+0x16>
        return 0u;
 8001d66:	2300      	movs	r3, #0
 8001d68:	e066      	b.n	8001e38 <led_compute_period_ticks+0xe4>

    uint32_t timer_clk = led_timer_get_clock();
 8001d6a:	f7ff ffd7 	bl	8001d1c <led_timer_get_clock>
 8001d6e:	6478      	str	r0, [r7, #68]	@ 0x44
    uint32_t prescaler = (uint32_t)htim15.Init.Prescaler + 1u;
 8001d70:	4b34      	ldr	r3, [pc, #208]	@ (8001e44 <led_compute_period_ticks+0xf0>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	3301      	adds	r3, #1
 8001d76:	643b      	str	r3, [r7, #64]	@ 0x40
    if (prescaler == 0u)
 8001d78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d101      	bne.n	8001d82 <led_compute_period_ticks+0x2e>
        return 0u;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	e05a      	b.n	8001e38 <led_compute_period_ticks+0xe4>

    uint32_t clk_per_second = timer_clk / prescaler;
 8001d82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001d84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (clk_per_second == 0u)
 8001d8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d101      	bne.n	8001d96 <led_compute_period_ticks+0x42>
        return 0u;
 8001d92:	2300      	movs	r3, #0
 8001d94:	e050      	b.n	8001e38 <led_compute_period_ticks+0xe4>

    uint64_t scaled_clock = (uint64_t)clk_per_second * 100u;
 8001d96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d98:	2200      	movs	r2, #0
 8001d9a:	4698      	mov	r8, r3
 8001d9c:	4691      	mov	r9, r2
 8001d9e:	4642      	mov	r2, r8
 8001da0:	464b      	mov	r3, r9
 8001da2:	1891      	adds	r1, r2, r2
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	415b      	adcs	r3, r3
 8001da8:	60fb      	str	r3, [r7, #12]
 8001daa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001dae:	eb12 0408 	adds.w	r4, r2, r8
 8001db2:	eb43 0509 	adc.w	r5, r3, r9
 8001db6:	f04f 0200 	mov.w	r2, #0
 8001dba:	f04f 0300 	mov.w	r3, #0
 8001dbe:	016b      	lsls	r3, r5, #5
 8001dc0:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001dc4:	0162      	lsls	r2, r4, #5
 8001dc6:	eb14 0a02 	adds.w	sl, r4, r2
 8001dca:	eb45 0b03 	adc.w	fp, r5, r3
 8001dce:	eb1a 0308 	adds.w	r3, sl, r8
 8001dd2:	603b      	str	r3, [r7, #0]
 8001dd4:	eb4b 0309 	adc.w	r3, fp, r9
 8001dd8:	607b      	str	r3, [r7, #4]
 8001dda:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001dde:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
    uint64_t ticks = (scaled_clock + ((uint64_t)freq_centi_hz / 2u)) / (uint64_t)freq_centi_hz;
 8001de2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001de4:	085b      	lsrs	r3, r3, #1
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	b29b      	uxth	r3, r3
 8001dea:	2200      	movs	r2, #0
 8001dec:	623b      	str	r3, [r7, #32]
 8001dee:	627a      	str	r2, [r7, #36]	@ 0x24
 8001df0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001df4:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001df8:	4621      	mov	r1, r4
 8001dfa:	1889      	adds	r1, r1, r2
 8001dfc:	61b9      	str	r1, [r7, #24]
 8001dfe:	4629      	mov	r1, r5
 8001e00:	eb43 0101 	adc.w	r1, r3, r1
 8001e04:	61f9      	str	r1, [r7, #28]
 8001e06:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001e08:	2200      	movs	r2, #0
 8001e0a:	613b      	str	r3, [r7, #16]
 8001e0c:	617a      	str	r2, [r7, #20]
 8001e0e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e12:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e16:	f7fe fa7b 	bl	8000310 <__aeabi_uldivmod>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    if (ticks > 0xFFFFFFFFu)
 8001e22:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d305      	bcc.n	8001e36 <led_compute_period_ticks+0xe2>
        ticks = 0xFFFFFFFFu;
 8001e2a:	f04f 32ff 	mov.w	r2, #4294967295
 8001e2e:	f04f 0300 	mov.w	r3, #0
 8001e32:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    return (uint32_t)ticks;
 8001e36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3750      	adds	r7, #80	@ 0x50
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e42:	bf00      	nop
 8001e44:	200031d0 	.word	0x200031d0

08001e48 <led_apply_pwm>:

static void led_apply_pwm(uint32_t period_ticks, uint32_t pulse_ticks) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
    if (period_ticks == 0u)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d101      	bne.n	8001e5c <led_apply_pwm+0x14>
        period_ticks = 1u;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	607b      	str	r3, [r7, #4]
    if (pulse_ticks > period_ticks)
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d901      	bls.n	8001e68 <led_apply_pwm+0x20>
        pulse_ticks = period_ticks;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	603b      	str	r3, [r7, #0]

    uint32_t arr = (period_ticks > 0u) ? (period_ticks - 1u) : 0u;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d002      	beq.n	8001e74 <led_apply_pwm+0x2c>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	3b01      	subs	r3, #1
 8001e72:	e000      	b.n	8001e76 <led_apply_pwm+0x2e>
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim15, arr);
 8001e78:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea4 <led_apply_pwm+0x5c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	68fa      	ldr	r2, [r7, #12]
 8001e7e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001e80:	4a08      	ldr	r2, [pc, #32]	@ (8001ea4 <led_apply_pwm+0x5c>)
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, pulse_ticks);
 8001e86:	4b07      	ldr	r3, [pc, #28]	@ (8001ea4 <led_apply_pwm+0x5c>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_TIM_GenerateEvent(&htim15, TIM_EVENTSOURCE_UPDATE);
 8001e8e:	2101      	movs	r1, #1
 8001e90:	4804      	ldr	r0, [pc, #16]	@ (8001ea4 <led_apply_pwm+0x5c>)
 8001e92:	f00b f99f 	bl	800d1d4 <HAL_TIM_GenerateEvent>
    htim15.Init.Period = arr;
 8001e96:	4a03      	ldr	r2, [pc, #12]	@ (8001ea4 <led_apply_pwm+0x5c>)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	60d3      	str	r3, [r2, #12]
}
 8001e9c:	bf00      	nop
 8001e9e:	3710      	adds	r7, #16
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	200031d0 	.word	0x200031d0

08001ea8 <led_force_off>:

static void led_force_off(led_channel_state_t *led) {
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b088      	sub	sp, #32
 8001eac:	af04      	add	r7, sp, #16
 8001eae:	6078      	str	r0, [r7, #4]
    if (!led)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d029      	beq.n	8001f0a <led_force_off+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 8001eb6:	f000 f913 	bl	80020e0 <led_pwm_stop>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d00d      	beq.n	8001ee0 <led_force_off+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 8001ec4:	4a13      	ldr	r2, [pc, #76]	@ (8001f14 <led_force_off+0x6c>)
 8001ec6:	7bfb      	ldrb	r3, [r7, #15]
 8001ec8:	9302      	str	r3, [sp, #8]
 8001eca:	4b13      	ldr	r3, [pc, #76]	@ (8001f18 <led_force_off+0x70>)
 8001ecc:	9301      	str	r3, [sp, #4]
 8001ece:	4b13      	ldr	r3, [pc, #76]	@ (8001f1c <led_force_off+0x74>)
 8001ed0:	9300      	str	r3, [sp, #0]
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	f06f 0203 	mvn.w	r2, #3
 8001ed8:	2164      	movs	r1, #100	@ 0x64
 8001eda:	2001      	movs	r0, #1
 8001edc:	f000 fb96 	bl	800260c <log_event_auto>
    }
    led_gpio_config_output(led);
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f7ff fe85 	bl	8001bf0 <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_OFF_LEVEL);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6818      	ldr	r0, [r3, #0]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	889b      	ldrh	r3, [r3, #4]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	f006 f8f1 	bl	80080d8 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_OFF;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	735a      	strb	r2, [r3, #13]
 8001f08:	e000      	b.n	8001f0c <led_force_off+0x64>
        return;
 8001f0a:	bf00      	nop
}
 8001f0c:	3710      	adds	r7, #16
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	08010c68 	.word	0x08010c68
 8001f18:	08010ca8 	.word	0x08010ca8
 8001f1c:	08010ccc 	.word	0x08010ccc

08001f20 <led_force_on>:

static void led_force_on(led_channel_state_t *led) {
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b088      	sub	sp, #32
 8001f24:	af04      	add	r7, sp, #16
 8001f26:	6078      	str	r0, [r7, #4]
    if (!led)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d029      	beq.n	8001f82 <led_force_on+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 8001f2e:	f000 f8d7 	bl	80020e0 <led_pwm_stop>
 8001f32:	4603      	mov	r3, r0
 8001f34:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 8001f36:	7bfb      	ldrb	r3, [r7, #15]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d00d      	beq.n	8001f58 <led_force_on+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 8001f3c:	4a13      	ldr	r2, [pc, #76]	@ (8001f8c <led_force_on+0x6c>)
 8001f3e:	7bfb      	ldrb	r3, [r7, #15]
 8001f40:	9302      	str	r3, [sp, #8]
 8001f42:	4b13      	ldr	r3, [pc, #76]	@ (8001f90 <led_force_on+0x70>)
 8001f44:	9301      	str	r3, [sp, #4]
 8001f46:	4b13      	ldr	r3, [pc, #76]	@ (8001f94 <led_force_on+0x74>)
 8001f48:	9300      	str	r3, [sp, #0]
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	f06f 0203 	mvn.w	r2, #3
 8001f50:	2164      	movs	r1, #100	@ 0x64
 8001f52:	2001      	movs	r0, #1
 8001f54:	f000 fb5a 	bl	800260c <log_event_auto>
    }
    led_gpio_config_output(led);
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f7ff fe49 	bl	8001bf0 <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_ON_LEVEL);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6818      	ldr	r0, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	889b      	ldrh	r3, [r3, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	4619      	mov	r1, r3
 8001f6a:	f006 f8b5 	bl	80080d8 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_ON;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2201      	movs	r2, #1
 8001f72:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	81da      	strh	r2, [r3, #14]
    led->is_on = 1u;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	735a      	strb	r2, [r3, #13]
 8001f80:	e000      	b.n	8001f84 <led_force_on+0x64>
        return;
 8001f82:	bf00      	nop
}
 8001f84:	3710      	adds	r7, #16
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	08010c68 	.word	0x08010c68
 8001f90:	08010ca8 	.word	0x08010ca8
 8001f94:	08010ccc 	.word	0x08010ccc

08001f98 <led_force_blink>:

static void led_force_blink(led_channel_state_t *led, uint16_t freq_centi_hz) {
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af02      	add	r7, sp, #8
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	807b      	strh	r3, [r7, #2]
    if (!led || freq_centi_hz == 0u)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d03c      	beq.n	8002024 <led_force_blink+0x8c>
 8001faa:	887b      	ldrh	r3, [r7, #2]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d039      	beq.n	8002024 <led_force_blink+0x8c>
        return;
    uint32_t period_ticks = led_compute_period_ticks(freq_centi_hz);
 8001fb0:	887b      	ldrh	r3, [r7, #2]
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff fece 	bl	8001d54 <led_compute_period_ticks>
 8001fb8:	60f8      	str	r0, [r7, #12]
    if (period_ticks < 2u)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d801      	bhi.n	8001fc4 <led_force_blink+0x2c>
        period_ticks = 2u;
 8001fc0:	2302      	movs	r3, #2
 8001fc2:	60fb      	str	r3, [r7, #12]
    if (period_ticks > (uint32_t)0x10000u)
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fca:	d902      	bls.n	8001fd2 <led_force_blink+0x3a>
        period_ticks = 0x10000u;
 8001fcc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001fd0:	60fb      	str	r3, [r7, #12]

    uint32_t pulse_ticks = period_ticks / 2u;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	085b      	lsrs	r3, r3, #1
 8001fd6:	60bb      	str	r3, [r7, #8]
    led_gpio_config_pwm(led);
 8001fd8:	6878      	ldr	r0, [r7, #4]
 8001fda:	f7ff fe2e 	bl	8001c3a <led_gpio_config_pwm>
    led_apply_pwm(period_ticks, pulse_ticks);
 8001fde:	68b9      	ldr	r1, [r7, #8]
 8001fe0:	68f8      	ldr	r0, [r7, #12]
 8001fe2:	f7ff ff31 	bl	8001e48 <led_apply_pwm>
    if (led_pwm_start() != HAL_OK) {
 8001fe6:	f000 f85d 	bl	80020a4 <led_pwm_start>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d00f      	beq.n	8002010 <led_force_blink+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao iniciar PWM do TIM15");
 8001ff0:	4a0e      	ldr	r2, [pc, #56]	@ (800202c <led_force_blink+0x94>)
 8001ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8002030 <led_force_blink+0x98>)
 8001ff4:	9301      	str	r3, [sp, #4]
 8001ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8002034 <led_force_blink+0x9c>)
 8001ff8:	9300      	str	r3, [sp, #0]
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	f06f 0203 	mvn.w	r2, #3
 8002000:	2164      	movs	r1, #100	@ 0x64
 8002002:	2001      	movs	r0, #1
 8002004:	f000 fb02 	bl	800260c <log_event_auto>
        led_force_off(led);
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f7ff ff4d 	bl	8001ea8 <led_force_off>
        return;
 800200e:	e00a      	b.n	8002026 <led_force_blink+0x8e>
    }
    led->mode = LED_MODE_BLINK;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2202      	movs	r2, #2
 8002014:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = freq_centi_hz;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	887a      	ldrh	r2, [r7, #2]
 800201a:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	735a      	strb	r2, [r3, #13]
 8002022:	e000      	b.n	8002026 <led_force_blink+0x8e>
        return;
 8002024:	bf00      	nop
}
 8002026:	3710      	adds	r7, #16
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	08010c68 	.word	0x08010c68
 8002030:	08010cd4 	.word	0x08010cd4
 8002034:	08010ccc 	.word	0x08010ccc

08002038 <led_apply_config>:

static void led_apply_config(led_channel_state_t *led, uint8_t mode, uint16_t freq_centi_hz) {
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	460b      	mov	r3, r1
 8002042:	70fb      	strb	r3, [r7, #3]
 8002044:	4613      	mov	r3, r2
 8002046:	803b      	strh	r3, [r7, #0]
    if (!led)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d026      	beq.n	800209c <led_apply_config+0x64>
        return;

    if (mode > LED_MODE_BLINK)
 800204e:	78fb      	ldrb	r3, [r7, #3]
 8002050:	2b02      	cmp	r3, #2
 8002052:	d901      	bls.n	8002058 <led_apply_config+0x20>
        mode = LED_MODE_OFF;
 8002054:	2300      	movs	r3, #0
 8002056:	70fb      	strb	r3, [r7, #3]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002058:	f3ef 8310 	mrs	r3, PRIMASK
 800205c:	60bb      	str	r3, [r7, #8]
  return(result);
 800205e:	68bb      	ldr	r3, [r7, #8]

    uint32_t primask = __get_PRIMASK();
 8002060:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8002062:	b672      	cpsid	i
}
 8002064:	bf00      	nop
    __disable_irq();

    if (mode == LED_MODE_ON) {
 8002066:	78fb      	ldrb	r3, [r7, #3]
 8002068:	2b01      	cmp	r3, #1
 800206a:	d103      	bne.n	8002074 <led_apply_config+0x3c>
        led_force_on(led);
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f7ff ff57 	bl	8001f20 <led_force_on>
 8002072:	e00e      	b.n	8002092 <led_apply_config+0x5a>
    } else if (mode == LED_MODE_BLINK && freq_centi_hz > 0u) {
 8002074:	78fb      	ldrb	r3, [r7, #3]
 8002076:	2b02      	cmp	r3, #2
 8002078:	d108      	bne.n	800208c <led_apply_config+0x54>
 800207a:	883b      	ldrh	r3, [r7, #0]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d005      	beq.n	800208c <led_apply_config+0x54>
        led_force_blink(led, freq_centi_hz);
 8002080:	883b      	ldrh	r3, [r7, #0]
 8002082:	4619      	mov	r1, r3
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f7ff ff87 	bl	8001f98 <led_force_blink>
 800208a:	e002      	b.n	8002092 <led_apply_config+0x5a>
    } else {
        led_force_off(led);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f7ff ff0b 	bl	8001ea8 <led_force_off>
    }

    if (primask == 0u) {
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d102      	bne.n	800209e <led_apply_config+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 8002098:	b662      	cpsie	i
}
 800209a:	e000      	b.n	800209e <led_apply_config+0x66>
        return;
 800209c:	bf00      	nop
        __enable_irq();
    }
}
 800209e:	3710      	adds	r7, #16
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <led_pwm_start>:

static HAL_StatusTypeDef led_pwm_start(void) {
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
    if (g_pwm_running)
 80020aa:	4b0b      	ldr	r3, [pc, #44]	@ (80020d8 <led_pwm_start+0x34>)
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <led_pwm_start+0x12>
        return HAL_OK;
 80020b2:	2300      	movs	r3, #0
 80020b4:	e00c      	b.n	80020d0 <led_pwm_start+0x2c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 80020b6:	2100      	movs	r1, #0
 80020b8:	4808      	ldr	r0, [pc, #32]	@ (80020dc <led_pwm_start+0x38>)
 80020ba:	f009 ffd1 	bl	800c060 <HAL_TIM_PWM_Start>
 80020be:	4603      	mov	r3, r0
 80020c0:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Start(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 80020c2:	79fb      	ldrb	r3, [r7, #7]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d102      	bne.n	80020ce <led_pwm_start+0x2a>
        g_pwm_running = 1u;
 80020c8:	4b03      	ldr	r3, [pc, #12]	@ (80020d8 <led_pwm_start+0x34>)
 80020ca:	2201      	movs	r2, #1
 80020cc:	701a      	strb	r2, [r3, #0]
    }
    return st;
 80020ce:	79fb      	ldrb	r3, [r7, #7]
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3708      	adds	r7, #8
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	200000ce 	.word	0x200000ce
 80020dc:	200031d0 	.word	0x200031d0

080020e0 <led_pwm_stop>:

static HAL_StatusTypeDef led_pwm_stop(void) {
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
    if (!g_pwm_running)
 80020e6:	4b17      	ldr	r3, [pc, #92]	@ (8002144 <led_pwm_stop+0x64>)
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <led_pwm_stop+0x12>
        return HAL_OK;
 80020ee:	2300      	movs	r3, #0
 80020f0:	e024      	b.n	800213c <led_pwm_stop+0x5c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 80020f2:	2100      	movs	r1, #0
 80020f4:	4814      	ldr	r0, [pc, #80]	@ (8002148 <led_pwm_stop+0x68>)
 80020f6:	f00a f963 	bl	800c3c0 <HAL_TIM_PWM_Stop>
 80020fa:	4603      	mov	r3, r0
 80020fc:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Stop(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 80020fe:	79fb      	ldrb	r3, [r7, #7]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d11a      	bne.n	800213a <led_pwm_stop+0x5a>
        __HAL_TIM_DISABLE(&htim15);
 8002104:	4b10      	ldr	r3, [pc, #64]	@ (8002148 <led_pwm_stop+0x68>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	6a1a      	ldr	r2, [r3, #32]
 800210a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800210e:	4013      	ands	r3, r2
 8002110:	2b00      	cmp	r3, #0
 8002112:	d10f      	bne.n	8002134 <led_pwm_stop+0x54>
 8002114:	4b0c      	ldr	r3, [pc, #48]	@ (8002148 <led_pwm_stop+0x68>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	6a1a      	ldr	r2, [r3, #32]
 800211a:	f240 4344 	movw	r3, #1092	@ 0x444
 800211e:	4013      	ands	r3, r2
 8002120:	2b00      	cmp	r3, #0
 8002122:	d107      	bne.n	8002134 <led_pwm_stop+0x54>
 8002124:	4b08      	ldr	r3, [pc, #32]	@ (8002148 <led_pwm_stop+0x68>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	4b07      	ldr	r3, [pc, #28]	@ (8002148 <led_pwm_stop+0x68>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f022 0201 	bic.w	r2, r2, #1
 8002132:	601a      	str	r2, [r3, #0]
        g_pwm_running = 0u;
 8002134:	4b03      	ldr	r3, [pc, #12]	@ (8002144 <led_pwm_stop+0x64>)
 8002136:	2200      	movs	r2, #0
 8002138:	701a      	strb	r2, [r3, #0]
    }
    return st;
 800213a:	79fb      	ldrb	r3, [r7, #7]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3708      	adds	r7, #8
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	200000ce 	.word	0x200000ce
 8002148:	200031d0 	.word	0x200031d0

0800214c <led_service_init>:

void led_service_init(void) {
 800214c:	b580      	push	{r7, lr}
 800214e:	b08a      	sub	sp, #40	@ 0x28
 8002150:	af02      	add	r7, sp, #8
    g_pwm_running = 0u;
 8002152:	4b42      	ldr	r3, [pc, #264]	@ (800225c <led_service_init+0x110>)
 8002154:	2200      	movs	r2, #0
 8002156:	701a      	strb	r2, [r3, #0]

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002158:	2300      	movs	r3, #0
 800215a:	61fb      	str	r3, [r7, #28]
 800215c:	e02d      	b.n	80021ba <led_service_init+0x6e>
        led_gpio_config_output(&g_leds[i]);
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	011b      	lsls	r3, r3, #4
 8002162:	4a3f      	ldr	r2, [pc, #252]	@ (8002260 <led_service_init+0x114>)
 8002164:	4413      	add	r3, r2
 8002166:	4618      	mov	r0, r3
 8002168:	f7ff fd42 	bl	8001bf0 <led_gpio_config_output>
        HAL_GPIO_WritePin(g_leds[i].port, g_leds[i].pin, LED_GPIO_OFF_LEVEL);
 800216c:	4a3c      	ldr	r2, [pc, #240]	@ (8002260 <led_service_init+0x114>)
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	011b      	lsls	r3, r3, #4
 8002172:	4413      	add	r3, r2
 8002174:	6818      	ldr	r0, [r3, #0]
 8002176:	4a3a      	ldr	r2, [pc, #232]	@ (8002260 <led_service_init+0x114>)
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	011b      	lsls	r3, r3, #4
 800217c:	4413      	add	r3, r2
 800217e:	3304      	adds	r3, #4
 8002180:	881b      	ldrh	r3, [r3, #0]
 8002182:	2200      	movs	r2, #0
 8002184:	4619      	mov	r1, r3
 8002186:	f005 ffa7 	bl	80080d8 <HAL_GPIO_WritePin>
        g_leds[i].mode = LED_MODE_OFF;
 800218a:	4a35      	ldr	r2, [pc, #212]	@ (8002260 <led_service_init+0x114>)
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	011b      	lsls	r3, r3, #4
 8002190:	4413      	add	r3, r2
 8002192:	330c      	adds	r3, #12
 8002194:	2200      	movs	r2, #0
 8002196:	701a      	strb	r2, [r3, #0]
        g_leds[i].frequency_centi_hz = 0u;
 8002198:	4a31      	ldr	r2, [pc, #196]	@ (8002260 <led_service_init+0x114>)
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	011b      	lsls	r3, r3, #4
 800219e:	4413      	add	r3, r2
 80021a0:	330e      	adds	r3, #14
 80021a2:	2200      	movs	r2, #0
 80021a4:	801a      	strh	r2, [r3, #0]
        g_leds[i].is_on = 0u;
 80021a6:	4a2e      	ldr	r2, [pc, #184]	@ (8002260 <led_service_init+0x114>)
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	011b      	lsls	r3, r3, #4
 80021ac:	4413      	add	r3, r2
 80021ae:	330d      	adds	r3, #13
 80021b0:	2200      	movs	r2, #0
 80021b2:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	3301      	adds	r3, #1
 80021b8:	61fb      	str	r3, [r7, #28]
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d0ce      	beq.n	800215e <led_service_init+0x12>
    }

    if (htim15.Instance != TIM15) {
 80021c0:	4b28      	ldr	r3, [pc, #160]	@ (8002264 <led_service_init+0x118>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a28      	ldr	r2, [pc, #160]	@ (8002268 <led_service_init+0x11c>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d001      	beq.n	80021ce <led_service_init+0x82>
        MX_TIM15_Init();
 80021ca:	f004 fd65 	bl	8006c98 <MX_TIM15_Init>
    }

    if (HAL_TIM_PWM_Init(&htim15) != HAL_OK) {
 80021ce:	4825      	ldr	r0, [pc, #148]	@ (8002264 <led_service_init+0x118>)
 80021d0:	f009 fe32 	bl	800be38 <HAL_TIM_PWM_Init>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d00c      	beq.n	80021f4 <led_service_init+0xa8>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao inicializar PWM do TIM15");
 80021da:	4a24      	ldr	r2, [pc, #144]	@ (800226c <led_service_init+0x120>)
 80021dc:	4b24      	ldr	r3, [pc, #144]	@ (8002270 <led_service_init+0x124>)
 80021de:	9301      	str	r3, [sp, #4]
 80021e0:	4b24      	ldr	r3, [pc, #144]	@ (8002274 <led_service_init+0x128>)
 80021e2:	9300      	str	r3, [sp, #0]
 80021e4:	4613      	mov	r3, r2
 80021e6:	f06f 0203 	mvn.w	r2, #3
 80021ea:	2164      	movs	r1, #100	@ 0x64
 80021ec:	2001      	movs	r0, #1
 80021ee:	f000 fa0d 	bl	800260c <log_event_auto>
        return;
 80021f2:	e02f      	b.n	8002254 <led_service_init+0x108>
    }

    TIM_OC_InitTypeDef oc = {0};
 80021f4:	463b      	mov	r3, r7
 80021f6:	2200      	movs	r2, #0
 80021f8:	601a      	str	r2, [r3, #0]
 80021fa:	605a      	str	r2, [r3, #4]
 80021fc:	609a      	str	r2, [r3, #8]
 80021fe:	60da      	str	r2, [r3, #12]
 8002200:	611a      	str	r2, [r3, #16]
 8002202:	615a      	str	r2, [r3, #20]
 8002204:	619a      	str	r2, [r3, #24]
    oc.OCMode = TIM_OCMODE_PWM1;
 8002206:	2360      	movs	r3, #96	@ 0x60
 8002208:	603b      	str	r3, [r7, #0]
#if LED_ACTIVE_HIGH
    oc.OCPolarity = TIM_OCPOLARITY_HIGH;
 800220a:	2300      	movs	r3, #0
 800220c:	60bb      	str	r3, [r7, #8]
    oc.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800220e:	2300      	movs	r3, #0
 8002210:	60fb      	str	r3, [r7, #12]
#else
    oc.OCPolarity = TIM_OCPOLARITY_LOW;
    oc.OCNPolarity = TIM_OCNPOLARITY_LOW;
#endif
    oc.OCFastMode = TIM_OCFAST_DISABLE;
 8002212:	2300      	movs	r3, #0
 8002214:	613b      	str	r3, [r7, #16]
    oc.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002216:	2300      	movs	r3, #0
 8002218:	617b      	str	r3, [r7, #20]
    oc.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800221a:	2300      	movs	r3, #0
 800221c:	61bb      	str	r3, [r7, #24]
    oc.Pulse = 0u;
 800221e:	2300      	movs	r3, #0
 8002220:	607b      	str	r3, [r7, #4]

    if (HAL_TIM_PWM_ConfigChannel(&htim15, &oc, TIM_CHANNEL_1) != HAL_OK) {
 8002222:	463b      	mov	r3, r7
 8002224:	2200      	movs	r2, #0
 8002226:	4619      	mov	r1, r3
 8002228:	480e      	ldr	r0, [pc, #56]	@ (8002264 <led_service_init+0x118>)
 800222a:	f00a fd85 	bl	800cd38 <HAL_TIM_PWM_ConfigChannel>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d00c      	beq.n	800224e <led_service_init+0x102>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao configurar canal PWM do TIM15");
 8002234:	4a0d      	ldr	r2, [pc, #52]	@ (800226c <led_service_init+0x120>)
 8002236:	4b10      	ldr	r3, [pc, #64]	@ (8002278 <led_service_init+0x12c>)
 8002238:	9301      	str	r3, [sp, #4]
 800223a:	4b0e      	ldr	r3, [pc, #56]	@ (8002274 <led_service_init+0x128>)
 800223c:	9300      	str	r3, [sp, #0]
 800223e:	4613      	mov	r3, r2
 8002240:	f06f 0203 	mvn.w	r2, #3
 8002244:	2164      	movs	r1, #100	@ 0x64
 8002246:	2001      	movs	r0, #1
 8002248:	f000 f9e0 	bl	800260c <log_event_auto>
        return;
 800224c:	e002      	b.n	8002254 <led_service_init+0x108>
    }

    led_force_off(&g_leds[0]);
 800224e:	4804      	ldr	r0, [pc, #16]	@ (8002260 <led_service_init+0x114>)
 8002250:	f7ff fe2a 	bl	8001ea8 <led_force_off>
}
 8002254:	3720      	adds	r7, #32
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	200000ce 	.word	0x200000ce
 8002260:	20000000 	.word	0x20000000
 8002264:	200031d0 	.word	0x200031d0
 8002268:	40014000 	.word	0x40014000
 800226c:	08010c68 	.word	0x08010c68
 8002270:	08010cf4 	.word	0x08010cf4
 8002274:	08010ccc 	.word	0x08010ccc
 8002278:	08010d18 	.word	0x08010d18

0800227c <led_on_led_ctrl>:

void led_on_led_ctrl(const uint8_t *frame, uint32_t len) {
 800227c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800227e:	b097      	sub	sp, #92	@ 0x5c
 8002280:	af0a      	add	r7, sp, #40	@ 0x28
 8002282:	6178      	str	r0, [r7, #20]
 8002284:	6139      	str	r1, [r7, #16]
    led_ctrl_req_t req;
    if (!frame)
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	2b00      	cmp	r3, #0
 800228a:	f000 80d2 	beq.w	8002432 <led_on_led_ctrl+0x1b6>
        return;
    if (len < LED_CTRL_REQ_TOTAL_LEN || len > LED_CTRL_REQ_PADDED_TOTAL_LEN) {
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	2b08      	cmp	r3, #8
 8002292:	d902      	bls.n	800229a <led_on_led_ctrl+0x1e>
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	2b2a      	cmp	r3, #42	@ 0x2a
 8002298:	d90e      	bls.n	80022b8 <led_on_led_ctrl+0x3c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "len", "invalid led frame len=%lu", (unsigned long)len);
 800229a:	4a68      	ldr	r2, [pc, #416]	@ (800243c <led_on_led_ctrl+0x1c0>)
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	9302      	str	r3, [sp, #8]
 80022a0:	4b67      	ldr	r3, [pc, #412]	@ (8002440 <led_on_led_ctrl+0x1c4>)
 80022a2:	9301      	str	r3, [sp, #4]
 80022a4:	4b67      	ldr	r3, [pc, #412]	@ (8002444 <led_on_led_ctrl+0x1c8>)
 80022a6:	9300      	str	r3, [sp, #0]
 80022a8:	4613      	mov	r3, r2
 80022aa:	f06f 0203 	mvn.w	r2, #3
 80022ae:	2164      	movs	r1, #100	@ 0x64
 80022b0:	2001      	movs	r0, #1
 80022b2:	f000 f9ab 	bl	800260c <log_event_auto>
        return;
 80022b6:	e0bd      	b.n	8002434 <led_on_led_ctrl+0x1b8>
    }
    proto_result_t decode_status = led_ctrl_req_decoder(frame, len, &req);
 80022b8:	f107 031c 	add.w	r3, r7, #28
 80022bc:	461a      	mov	r2, r3
 80022be:	6939      	ldr	r1, [r7, #16]
 80022c0:	6978      	ldr	r0, [r7, #20]
 80022c2:	f7fe fa96 	bl	80007f2 <led_ctrl_req_decoder>
 80022c6:	4603      	mov	r3, r0
 80022c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (decode_status != PROTO_OK) {
 80022cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d00f      	beq.n	80022f4 <led_on_led_ctrl+0x78>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "decode", "failed to decode led request (%d)", (int)decode_status);
 80022d4:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 80022d8:	4958      	ldr	r1, [pc, #352]	@ (800243c <led_on_led_ctrl+0x1c0>)
 80022da:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80022de:	9302      	str	r3, [sp, #8]
 80022e0:	4b59      	ldr	r3, [pc, #356]	@ (8002448 <led_on_led_ctrl+0x1cc>)
 80022e2:	9301      	str	r3, [sp, #4]
 80022e4:	4b59      	ldr	r3, [pc, #356]	@ (800244c <led_on_led_ctrl+0x1d0>)
 80022e6:	9300      	str	r3, [sp, #0]
 80022e8:	460b      	mov	r3, r1
 80022ea:	2164      	movs	r1, #100	@ 0x64
 80022ec:	2001      	movs	r0, #1
 80022ee:	f000 f98d 	bl	800260c <log_event_auto>
        return;
 80022f2:	e09f      	b.n	8002434 <led_on_led_ctrl+0x1b8>
    }

    const uint8_t requested_mask = req.ledMask;
 80022f4:	7f7b      	ldrb	r3, [r7, #29]
 80022f6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const uint8_t valid_mask = LED_MASK_LED1;
 80022fa:	2301      	movs	r3, #1
 80022fc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t ack_mask = 0u;
 8002300:	2300      	movs	r3, #0
 8002302:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t status = PROTO_OK;
 8002306:	2300      	movs	r3, #0
 8002308:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 800230c:	2300      	movs	r3, #0
 800230e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002310:	e02d      	b.n	800236e <led_on_led_ctrl+0xf2>
        uint8_t mask_bit = LED_MASK_LED1;
 8002312:	2301      	movs	r3, #1
 8002314:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if ((requested_mask & mask_bit) == 0u) {
 8002318:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800231c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002320:	4013      	ands	r3, r2
 8002322:	b2db      	uxtb	r3, r3
 8002324:	2b00      	cmp	r3, #0
 8002326:	d01e      	beq.n	8002366 <led_on_led_ctrl+0xea>
            continue;
        }
        ack_mask |= mask_bit;
 8002328:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800232c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002330:	4313      	orrs	r3, r2
 8002332:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        led_apply_config(&g_leds[i], req.channel[i].mode, req.channel[i].frequency);
 8002336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002338:	011b      	lsls	r3, r3, #4
 800233a:	4a45      	ldr	r2, [pc, #276]	@ (8002450 <led_on_led_ctrl+0x1d4>)
 800233c:	1898      	adds	r0, r3, r2
 800233e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	3320      	adds	r3, #32
 8002344:	f107 0210 	add.w	r2, r7, #16
 8002348:	4413      	add	r3, r2
 800234a:	f813 1c12 	ldrb.w	r1, [r3, #-18]
 800234e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	3320      	adds	r3, #32
 8002354:	f107 0210 	add.w	r2, r7, #16
 8002358:	4413      	add	r3, r2
 800235a:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 800235e:	461a      	mov	r2, r3
 8002360:	f7ff fe6a 	bl	8002038 <led_apply_config>
 8002364:	e000      	b.n	8002368 <led_on_led_ctrl+0xec>
            continue;
 8002366:	bf00      	nop
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800236a:	3301      	adds	r3, #1
 800236c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800236e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002370:	2b00      	cmp	r3, #0
 8002372:	d0ce      	beq.n	8002312 <led_on_led_ctrl+0x96>
    }

    if ((requested_mask & (uint8_t)~valid_mask) != 0u) {
 8002374:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002378:	43db      	mvns	r3, r3
 800237a:	b2da      	uxtb	r2, r3
 800237c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002380:	4013      	ands	r3, r2
 8002382:	b2db      	uxtb	r3, r3
 8002384:	2b00      	cmp	r3, #0
 8002386:	d003      	beq.n	8002390 <led_on_led_ctrl+0x114>
        status = PROTO_WARN;
 8002388:	2301      	movs	r3, #1
 800238a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800238e:	e00a      	b.n	80023a6 <led_on_led_ctrl+0x12a>
    } else if (ack_mask == 0u && requested_mask != 0u) {
 8002390:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002394:	2b00      	cmp	r3, #0
 8002396:	d106      	bne.n	80023a6 <led_on_led_ctrl+0x12a>
 8002398:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800239c:	2b00      	cmp	r3, #0
 800239e:	d002      	beq.n	80023a6 <led_on_led_ctrl+0x12a>
        status = PROTO_WARN;
 80023a0:	2301      	movs	r3, #1
 80023a2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    }

    led_push_response(req.frameId, ack_mask, status);
 80023a6:	7f3b      	ldrb	r3, [r7, #28]
 80023a8:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80023ac:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7ff fc6b 	bl	8001c8c <led_push_response>

    LOGA_THIS(LOG_STATE_APPLIED, status, "applied",
 80023b6:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 80023ba:	4e20      	ldr	r6, [pc, #128]	@ (800243c <led_on_led_ctrl+0x1c0>)
 80023bc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80023c0:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 80023c4:	4b22      	ldr	r3, [pc, #136]	@ (8002450 <led_on_led_ctrl+0x1d4>)
 80023c6:	7b1b      	ldrb	r3, [r3, #12]
 80023c8:	60fb      	str	r3, [r7, #12]
 80023ca:	4b21      	ldr	r3, [pc, #132]	@ (8002450 <led_on_led_ctrl+0x1d4>)
 80023cc:	89db      	ldrh	r3, [r3, #14]
 80023ce:	4821      	ldr	r0, [pc, #132]	@ (8002454 <led_on_led_ctrl+0x1d8>)
 80023d0:	fba0 0303 	umull	r0, r3, r0, r3
 80023d4:	095b      	lsrs	r3, r3, #5
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	60bb      	str	r3, [r7, #8]
 80023da:	4b1d      	ldr	r3, [pc, #116]	@ (8002450 <led_on_led_ctrl+0x1d4>)
 80023dc:	89db      	ldrh	r3, [r3, #14]
 80023de:	481d      	ldr	r0, [pc, #116]	@ (8002454 <led_on_led_ctrl+0x1d8>)
 80023e0:	fba0 5003 	umull	r5, r0, r0, r3
 80023e4:	0940      	lsrs	r0, r0, #5
 80023e6:	2564      	movs	r5, #100	@ 0x64
 80023e8:	fb05 f000 	mul.w	r0, r5, r0
 80023ec:	1a1b      	subs	r3, r3, r0
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	461d      	mov	r5, r3
 80023f2:	4b17      	ldr	r3, [pc, #92]	@ (8002450 <led_on_led_ctrl+0x1d4>)
 80023f4:	7b5b      	ldrb	r3, [r3, #13]
 80023f6:	607b      	str	r3, [r7, #4]
 80023f8:	4b17      	ldr	r3, [pc, #92]	@ (8002458 <led_on_led_ctrl+0x1dc>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023fe:	3301      	adds	r3, #1
 8002400:	4815      	ldr	r0, [pc, #84]	@ (8002458 <led_on_led_ctrl+0x1dc>)
 8002402:	6800      	ldr	r0, [r0, #0]
 8002404:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8002406:	9009      	str	r0, [sp, #36]	@ 0x24
 8002408:	9308      	str	r3, [sp, #32]
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	9007      	str	r0, [sp, #28]
 800240e:	9506      	str	r5, [sp, #24]
 8002410:	68b8      	ldr	r0, [r7, #8]
 8002412:	9005      	str	r0, [sp, #20]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	9304      	str	r3, [sp, #16]
 8002418:	9103      	str	r1, [sp, #12]
 800241a:	9202      	str	r2, [sp, #8]
 800241c:	4b0f      	ldr	r3, [pc, #60]	@ (800245c <led_on_led_ctrl+0x1e0>)
 800241e:	9301      	str	r3, [sp, #4]
 8002420:	4b0f      	ldr	r3, [pc, #60]	@ (8002460 <led_on_led_ctrl+0x1e4>)
 8002422:	9300      	str	r3, [sp, #0]
 8002424:	4633      	mov	r3, r6
 8002426:	4622      	mov	r2, r4
 8002428:	2102      	movs	r1, #2
 800242a:	2001      	movs	r0, #1
 800242c:	f000 f8ee 	bl	800260c <log_event_auto>
 8002430:	e000      	b.n	8002434 <led_on_led_ctrl+0x1b8>
        return;
 8002432:	bf00      	nop
              (unsigned long)(g_leds[0].frequency_centi_hz / 100u),
              (unsigned long)(g_leds[0].frequency_centi_hz % 100u),
              g_leds[0].is_on,
              (unsigned long)(__HAL_TIM_GET_AUTORELOAD(&htim15) + 1u),
              (unsigned long)__HAL_TIM_GET_COMPARE(&htim15, TIM_CHANNEL_1));
 8002434:	3734      	adds	r7, #52	@ 0x34
 8002436:	46bd      	mov	sp, r7
 8002438:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800243a:	bf00      	nop
 800243c:	08010c68 	.word	0x08010c68
 8002440:	08010d40 	.word	0x08010d40
 8002444:	08010d5c 	.word	0x08010d5c
 8002448:	08010d60 	.word	0x08010d60
 800244c:	08010d84 	.word	0x08010d84
 8002450:	20000000 	.word	0x20000000
 8002454:	51eb851f 	.word	0x51eb851f
 8002458:	200031d0 	.word	0x200031d0
 800245c:	08010d8c 	.word	0x08010d8c
 8002460:	08010ddc 	.word	0x08010ddc

08002464 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800246c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002470:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	2b00      	cmp	r3, #0
 800247a:	d013      	beq.n	80024a4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800247c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002480:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002484:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002488:	2b00      	cmp	r3, #0
 800248a:	d00b      	beq.n	80024a4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800248c:	e000      	b.n	8002490 <ITM_SendChar+0x2c>
    {
      __NOP();
 800248e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002490:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d0f9      	beq.n	800248e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800249a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	b2d2      	uxtb	r2, r2
 80024a2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80024a4:	687b      	ldr	r3, [r7, #4]
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	370c      	adds	r7, #12
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
	...

080024b4 <log_service_init>:
// mesmo quando o SWO estiver habilitado.
#ifndef LOG_FORCE_UART
#define LOG_FORCE_UART 0
#endif

void log_service_init(void){
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
    // Garante stdout sem buffer para que o printf descarregue imediatamente na UART.
    setvbuf(stdout, NULL, _IONBF, 0);
 80024b8:	4b04      	ldr	r3, [pc, #16]	@ (80024cc <log_service_init+0x18>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	6898      	ldr	r0, [r3, #8]
 80024be:	2300      	movs	r3, #0
 80024c0:	2202      	movs	r2, #2
 80024c2:	2100      	movs	r1, #0
 80024c4:	f00d fb58 	bl	800fb78 <setvbuf>
}
 80024c8:	bf00      	nop
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	2000002c 	.word	0x2000002c

080024d0 <log_event_ids>:

void log_poll(void){
    // No-op: a transmissão é síncrona via _write/HAL_UART_Transmit.
}

void log_event_ids(uint8_t service_id, uint8_t state_id, int32_t status){
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	4603      	mov	r3, r0
 80024d8:	603a      	str	r2, [r7, #0]
 80024da:	71fb      	strb	r3, [r7, #7]
 80024dc:	460b      	mov	r3, r1
 80024de:	71bb      	strb	r3, [r7, #6]
    printf("L:svc=%u,state=%u,status=%ld\r\n", (unsigned)service_id, (unsigned)state_id, (long)status);
 80024e0:	79f9      	ldrb	r1, [r7, #7]
 80024e2:	79ba      	ldrb	r2, [r7, #6]
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	4803      	ldr	r0, [pc, #12]	@ (80024f4 <log_event_ids+0x24>)
 80024e8:	f00d fb34 	bl	800fb54 <iprintf>
}
 80024ec:	bf00      	nop
 80024ee:	3708      	adds	r7, #8
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	08010de4 	.word	0x08010de4

080024f8 <log_event_names>:

void log_event_names(const char* service_name, const char* state_name, const char* status_text){
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	60b9      	str	r1, [r7, #8]
 8002502:	607a      	str	r2, [r7, #4]
    if(!service_name) service_name = "?";
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <log_event_names+0x16>
 800250a:	4b0b      	ldr	r3, [pc, #44]	@ (8002538 <log_event_names+0x40>)
 800250c:	60fb      	str	r3, [r7, #12]
    if(!state_name) state_name = "?";
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d101      	bne.n	8002518 <log_event_names+0x20>
 8002514:	4b08      	ldr	r3, [pc, #32]	@ (8002538 <log_event_names+0x40>)
 8002516:	60bb      	str	r3, [r7, #8]
    if(!status_text) status_text = "?";
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d101      	bne.n	8002522 <log_event_names+0x2a>
 800251e:	4b06      	ldr	r3, [pc, #24]	@ (8002538 <log_event_names+0x40>)
 8002520:	607b      	str	r3, [r7, #4]
    printf("LOG:service=%s,state=%s,status=%s\r\n", service_name, state_name, status_text);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	68ba      	ldr	r2, [r7, #8]
 8002526:	68f9      	ldr	r1, [r7, #12]
 8002528:	4804      	ldr	r0, [pc, #16]	@ (800253c <log_event_names+0x44>)
 800252a:	f00d fb13 	bl	800fb54 <iprintf>
}
 800252e:	bf00      	nop
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	08010e04 	.word	0x08010e04
 800253c:	08010e08 	.word	0x08010e08

08002540 <log_swo_enabled>:

// Verifica em tempo de execução se o SWO/ITM está habilitado (porta 0).
static inline int log_swo_enabled(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8002544:	4b11      	ldr	r3, [pc, #68]	@ (800258c <log_swo_enabled+0x4c>)
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 800254c:	2b00      	cmp	r3, #0
 800254e:	d017      	beq.n	8002580 <log_swo_enabled+0x40>
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 8002550:	4b0f      	ldr	r3, [pc, #60]	@ (8002590 <log_swo_enabled+0x50>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f003 0320 	and.w	r3, r3, #32
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8002558:	2b00      	cmp	r3, #0
 800255a:	d011      	beq.n	8002580 <log_swo_enabled+0x40>
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 800255c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002560:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002564:	f003 0301 	and.w	r3, r3, #1
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 8002568:	2b00      	cmp	r3, #0
 800256a:	d009      	beq.n	8002580 <log_swo_enabled+0x40>
            (ITM->TER & (1UL << 0)));
 800256c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002570:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002574:	f003 0301 	and.w	r3, r3, #1
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002578:	2b00      	cmp	r3, #0
 800257a:	d001      	beq.n	8002580 <log_swo_enabled+0x40>
 800257c:	2301      	movs	r3, #1
 800257e:	e000      	b.n	8002582 <log_swo_enabled+0x42>
 8002580:	2300      	movs	r3, #0
}
 8002582:	4618      	mov	r0, r3
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr
 800258c:	e000edf0 	.word	0xe000edf0
 8002590:	e0042000 	.word	0xe0042000

08002594 <_write>:

// Retarget de printf: usa SWO quando disponível; senão, USART1.
int _write(int fd, char *ptr, int len)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
    if (fd != 1 && fd != 2)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d005      	beq.n	80025b2 <_write+0x1e>
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d002      	beq.n	80025b2 <_write+0x1e>
        return -1;
 80025ac:	f04f 33ff 	mov.w	r3, #4294967295
 80025b0:	e026      	b.n	8002600 <_write+0x6c>

    if (!LOG_FORCE_UART && log_swo_enabled()) {
 80025b2:	f7ff ffc5 	bl	8002540 <log_swo_enabled>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d012      	beq.n	80025e2 <_write+0x4e>
        // Envia sem desabilitar interrupções para não afetar o tempo do TIM6
        for (int i = 0; i < len; ++i) {
 80025bc:	2300      	movs	r3, #0
 80025be:	617b      	str	r3, [r7, #20]
 80025c0:	e009      	b.n	80025d6 <_write+0x42>
            ITM_SendChar((uint32_t)ptr[i]);
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	68ba      	ldr	r2, [r7, #8]
 80025c6:	4413      	add	r3, r2
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7ff ff4a 	bl	8002464 <ITM_SendChar>
        for (int i = 0; i < len; ++i) {
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	3301      	adds	r3, #1
 80025d4:	617b      	str	r3, [r7, #20]
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	429a      	cmp	r2, r3
 80025dc:	dbf1      	blt.n	80025c2 <_write+0x2e>
        }
        return len;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	e00e      	b.n	8002600 <_write+0x6c>
    }

    // Fallback: UART1 síncrona
    if (HAL_UART_Transmit(&huart1, (uint8_t *)ptr, (uint16_t)len, HAL_MAX_DELAY) == HAL_OK)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	b29a      	uxth	r2, r3
 80025e6:	f04f 33ff 	mov.w	r3, #4294967295
 80025ea:	68b9      	ldr	r1, [r7, #8]
 80025ec:	4806      	ldr	r0, [pc, #24]	@ (8002608 <_write+0x74>)
 80025ee:	f00c fa53 	bl	800ea98 <HAL_UART_Transmit>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d101      	bne.n	80025fc <_write+0x68>
        return len;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	e001      	b.n	8002600 <_write+0x6c>
    return -1;
 80025fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002600:	4618      	mov	r0, r3
 8002602:	3718      	adds	r7, #24
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	2000321c 	.word	0x2000321c

0800260c <log_event_auto>:

void log_event_auto(log_service_id_t service_id, log_state_id_t state_id, int32_t status,
                    const char* service_name, const char* state_name,
                    const char* fmt, ...){
 800260c:	b580      	push	{r7, lr}
 800260e:	b0a8      	sub	sp, #160	@ 0xa0
 8002610:	af00      	add	r7, sp, #0
 8002612:	60ba      	str	r2, [r7, #8]
 8002614:	607b      	str	r3, [r7, #4]
 8002616:	4603      	mov	r3, r0
 8002618:	73fb      	strb	r3, [r7, #15]
 800261a:	460b      	mov	r3, r1
 800261c:	73bb      	strb	r3, [r7, #14]
    (void)service_id;
    (void)state_id;
    (void)status;

    char text[128];
    if(fmt && fmt[0]){
 800261e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002622:	2b00      	cmp	r3, #0
 8002624:	d010      	beq.n	8002648 <log_event_auto+0x3c>
 8002626:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d00b      	beq.n	8002648 <log_event_auto+0x3c>
        va_list ap;
        va_start(ap, fmt);
 8002630:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8002634:	617b      	str	r3, [r7, #20]
        (void)vsnprintf(text, sizeof text, fmt, ap);
 8002636:	f107 0018 	add.w	r0, r7, #24
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002640:	2180      	movs	r1, #128	@ 0x80
 8002642:	f00d fbbf 	bl	800fdc4 <vsniprintf>
    if(fmt && fmt[0]){
 8002646:	e003      	b.n	8002650 <log_event_auto+0x44>
        va_end(ap);
    }else{
        text[0] = '?';
 8002648:	233f      	movs	r3, #63	@ 0x3f
 800264a:	763b      	strb	r3, [r7, #24]
        text[1] = '\0';
 800264c:	2300      	movs	r3, #0
 800264e:	767b      	strb	r3, [r7, #25]
    }
    const char* svc = service_name ? service_name : "?";
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <log_event_auto+0x4e>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	e000      	b.n	800265c <log_event_auto+0x50>
 800265a:	4b0d      	ldr	r3, [pc, #52]	@ (8002690 <log_event_auto+0x84>)
 800265c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    const char* stn = state_name ? state_name : "?";
 8002660:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002664:	2b00      	cmp	r3, #0
 8002666:	d002      	beq.n	800266e <log_event_auto+0x62>
 8002668:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800266c:	e000      	b.n	8002670 <log_event_auto+0x64>
 800266e:	4b08      	ldr	r3, [pc, #32]	@ (8002690 <log_event_auto+0x84>)
 8002670:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    printf("LOG:service=%s,state=%s,status=%s\r\n", svc, stn, text);
 8002674:	f107 0318 	add.w	r3, r7, #24
 8002678:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800267c:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8002680:	4804      	ldr	r0, [pc, #16]	@ (8002694 <log_event_auto+0x88>)
 8002682:	f00d fa67 	bl	800fb54 <iprintf>
}
 8002686:	bf00      	nop
 8002688:	37a0      	adds	r7, #160	@ 0xa0
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	08010e04 	.word	0x08010e04
 8002694:	08010e08 	.word	0x08010e08

08002698 <gpio_bsrr_set>:
    { GPIOB, GPIO_PIN_1, GPIOA, GPIO_PIN_2, GPIOD, GPIO_PIN_14,
      MOTION_ENCODER_TYPE_TIM, &htim5, NULL, 32u },
};

static inline void gpio_bsrr_set(GPIO_TypeDef *port, uint16_t pin)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	460b      	mov	r3, r1
 80026a2:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d003      	beq.n	80026b2 <gpio_bsrr_set+0x1a>
    port->BSRR = pin;
 80026aa:	887a      	ldrh	r2, [r7, #2]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	619a      	str	r2, [r3, #24]
 80026b0:	e000      	b.n	80026b4 <gpio_bsrr_set+0x1c>
    if (!port) return;
 80026b2:	bf00      	nop
}
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr

080026be <gpio_bsrr_reset>:
static inline void gpio_bsrr_reset(GPIO_TypeDef *port, uint16_t pin)
{
 80026be:	b480      	push	{r7}
 80026c0:	b083      	sub	sp, #12
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
 80026c6:	460b      	mov	r3, r1
 80026c8:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d004      	beq.n	80026da <gpio_bsrr_reset+0x1c>
    port->BSRR = ((uint32_t)pin) << 16u;
 80026d0:	887b      	ldrh	r3, [r7, #2]
 80026d2:	041a      	lsls	r2, r3, #16
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	619a      	str	r2, [r3, #24]
 80026d8:	e000      	b.n	80026dc <gpio_bsrr_reset+0x1e>
    if (!port) return;
 80026da:	bf00      	nop
}
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
	...

080026e8 <motion_hw_init>:

void motion_hw_init(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
    // Garante STEP baixo e drivers desabilitados
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 80026ee:	2300      	movs	r3, #0
 80026f0:	71fb      	strb	r3, [r7, #7]
 80026f2:	e02b      	b.n	800274c <motion_hw_init+0x64>
        gpio_bsrr_reset(g_axis[i].step_port, g_axis[i].step_pin);
 80026f4:	79fa      	ldrb	r2, [r7, #7]
 80026f6:	493d      	ldr	r1, [pc, #244]	@ (80027ec <motion_hw_init+0x104>)
 80026f8:	4613      	mov	r3, r2
 80026fa:	00db      	lsls	r3, r3, #3
 80026fc:	4413      	add	r3, r2
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	440b      	add	r3, r1
 8002702:	6818      	ldr	r0, [r3, #0]
 8002704:	79fa      	ldrb	r2, [r7, #7]
 8002706:	4939      	ldr	r1, [pc, #228]	@ (80027ec <motion_hw_init+0x104>)
 8002708:	4613      	mov	r3, r2
 800270a:	00db      	lsls	r3, r3, #3
 800270c:	4413      	add	r3, r2
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	440b      	add	r3, r1
 8002712:	3304      	adds	r3, #4
 8002714:	881b      	ldrh	r3, [r3, #0]
 8002716:	4619      	mov	r1, r3
 8002718:	f7ff ffd1 	bl	80026be <gpio_bsrr_reset>
        // Enable ativo em baixo: mantém alto (desabilitado)
        gpio_bsrr_set(g_axis[i].ena_port, g_axis[i].ena_pin);
 800271c:	79fa      	ldrb	r2, [r7, #7]
 800271e:	4933      	ldr	r1, [pc, #204]	@ (80027ec <motion_hw_init+0x104>)
 8002720:	4613      	mov	r3, r2
 8002722:	00db      	lsls	r3, r3, #3
 8002724:	4413      	add	r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	440b      	add	r3, r1
 800272a:	3310      	adds	r3, #16
 800272c:	6818      	ldr	r0, [r3, #0]
 800272e:	79fa      	ldrb	r2, [r7, #7]
 8002730:	492e      	ldr	r1, [pc, #184]	@ (80027ec <motion_hw_init+0x104>)
 8002732:	4613      	mov	r3, r2
 8002734:	00db      	lsls	r3, r3, #3
 8002736:	4413      	add	r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	440b      	add	r3, r1
 800273c:	3314      	adds	r3, #20
 800273e:	881b      	ldrh	r3, [r3, #0]
 8002740:	4619      	mov	r1, r3
 8002742:	f7ff ffa9 	bl	8002698 <gpio_bsrr_set>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	3301      	adds	r3, #1
 800274a:	71fb      	strb	r3, [r7, #7]
 800274c:	79fb      	ldrb	r3, [r7, #7]
 800274e:	2b02      	cmp	r3, #2
 8002750:	d9d0      	bls.n	80026f4 <motion_hw_init+0xc>
    }

    // Zera contadores e inicia encoders conforme o tipo de periférico
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002752:	2300      	movs	r3, #0
 8002754:	71bb      	strb	r3, [r7, #6]
 8002756:	e034      	b.n	80027c2 <motion_hw_init+0xda>
        const motion_axis_hw_t *axis = &g_axis[i];
 8002758:	79ba      	ldrb	r2, [r7, #6]
 800275a:	4613      	mov	r3, r2
 800275c:	00db      	lsls	r3, r3, #3
 800275e:	4413      	add	r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	4a22      	ldr	r2, [pc, #136]	@ (80027ec <motion_hw_init+0x104>)
 8002764:	4413      	add	r3, r2
 8002766:	603b      	str	r3, [r7, #0]
        if (axis->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	7d9b      	ldrb	r3, [r3, #22]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d110      	bne.n	8002792 <motion_hw_init+0xaa>
            __HAL_TIM_SET_COUNTER(axis->tim, 0u);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	2200      	movs	r2, #0
 8002778:	625a      	str	r2, [r3, #36]	@ 0x24
            if (HAL_TIM_Encoder_Start(axis->tim, TIM_CHANNEL_ALL) != HAL_OK) {
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	699b      	ldr	r3, [r3, #24]
 800277e:	213c      	movs	r1, #60	@ 0x3c
 8002780:	4618      	mov	r0, r3
 8002782:	f00a f913 	bl	800c9ac <HAL_TIM_Encoder_Start>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d017      	beq.n	80027bc <motion_hw_init+0xd4>
                Error_Handler();
 800278c:	f003 ff24 	bl	80065d8 <Error_Handler>
 8002790:	e014      	b.n	80027bc <motion_hw_init+0xd4>
            }
        } else if (axis->encoder_type == MOTION_ENCODER_TYPE_LPTIM) {
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	7d9b      	ldrb	r3, [r3, #22]
 8002796:	2b01      	cmp	r3, #1
 8002798:	d110      	bne.n	80027bc <motion_hw_init+0xd4>
            (void)HAL_LPTIM_Encoder_Stop(axis->lptim);
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	69db      	ldr	r3, [r3, #28]
 800279e:	4618      	mov	r0, r3
 80027a0:	f005 ff94 	bl	80086cc <HAL_LPTIM_Encoder_Stop>
            if (HAL_LPTIM_Encoder_Start(axis->lptim, LPTIM_ENCODER_PERIOD) != HAL_OK) {
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	69db      	ldr	r3, [r3, #28]
 80027a8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80027ac:	4618      	mov	r0, r3
 80027ae:	f005 ff03 	bl	80085b8 <HAL_LPTIM_Encoder_Start>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d001      	beq.n	80027bc <motion_hw_init+0xd4>
                Error_Handler();
 80027b8:	f003 ff0e 	bl	80065d8 <Error_Handler>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 80027bc:	79bb      	ldrb	r3, [r7, #6]
 80027be:	3301      	adds	r3, #1
 80027c0:	71bb      	strb	r3, [r7, #6]
 80027c2:	79bb      	ldrb	r3, [r7, #6]
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d9c7      	bls.n	8002758 <motion_hw_init+0x70>
#endif
        }
    }

    // Mantém os EN dos eixos Y (1) e Z (2) ativados (nível baixo) conforme solicitado
    gpio_bsrr_reset(g_axis[1].ena_port, g_axis[1].ena_pin);
 80027c8:	4b09      	ldr	r3, [pc, #36]	@ (80027f0 <motion_hw_init+0x108>)
 80027ca:	2220      	movs	r2, #32
 80027cc:	4611      	mov	r1, r2
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7ff ff75 	bl	80026be <gpio_bsrr_reset>
    gpio_bsrr_reset(g_axis[2].ena_port, g_axis[2].ena_pin);
 80027d4:	4b07      	ldr	r3, [pc, #28]	@ (80027f4 <motion_hw_init+0x10c>)
 80027d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80027da:	4611      	mov	r1, r2
 80027dc:	4618      	mov	r0, r3
 80027de:	f7ff ff6e 	bl	80026be <gpio_bsrr_reset>
}
 80027e2:	bf00      	nop
 80027e4:	3708      	adds	r7, #8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	080112b0 	.word	0x080112b0
 80027f0:	48000800 	.word	0x48000800
 80027f4:	48000c00 	.word	0x48000c00

080027f8 <motion_hw_set_dir>:

void motion_hw_set_dir(uint8_t axis, uint8_t dir)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	4603      	mov	r3, r0
 8002800:	460a      	mov	r2, r1
 8002802:	71fb      	strb	r3, [r7, #7]
 8002804:	4613      	mov	r3, r2
 8002806:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002808:	79fb      	ldrb	r3, [r7, #7]
 800280a:	2b02      	cmp	r3, #2
 800280c:	d82e      	bhi.n	800286c <motion_hw_set_dir+0x74>
    if (dir) gpio_bsrr_set(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 800280e:	79bb      	ldrb	r3, [r7, #6]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d015      	beq.n	8002840 <motion_hw_set_dir+0x48>
 8002814:	79fa      	ldrb	r2, [r7, #7]
 8002816:	4917      	ldr	r1, [pc, #92]	@ (8002874 <motion_hw_set_dir+0x7c>)
 8002818:	4613      	mov	r3, r2
 800281a:	00db      	lsls	r3, r3, #3
 800281c:	4413      	add	r3, r2
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	440b      	add	r3, r1
 8002822:	3308      	adds	r3, #8
 8002824:	6818      	ldr	r0, [r3, #0]
 8002826:	79fa      	ldrb	r2, [r7, #7]
 8002828:	4912      	ldr	r1, [pc, #72]	@ (8002874 <motion_hw_set_dir+0x7c>)
 800282a:	4613      	mov	r3, r2
 800282c:	00db      	lsls	r3, r3, #3
 800282e:	4413      	add	r3, r2
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	440b      	add	r3, r1
 8002834:	330c      	adds	r3, #12
 8002836:	881b      	ldrh	r3, [r3, #0]
 8002838:	4619      	mov	r1, r3
 800283a:	f7ff ff2d 	bl	8002698 <gpio_bsrr_set>
 800283e:	e016      	b.n	800286e <motion_hw_set_dir+0x76>
    else     gpio_bsrr_reset(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 8002840:	79fa      	ldrb	r2, [r7, #7]
 8002842:	490c      	ldr	r1, [pc, #48]	@ (8002874 <motion_hw_set_dir+0x7c>)
 8002844:	4613      	mov	r3, r2
 8002846:	00db      	lsls	r3, r3, #3
 8002848:	4413      	add	r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	440b      	add	r3, r1
 800284e:	3308      	adds	r3, #8
 8002850:	6818      	ldr	r0, [r3, #0]
 8002852:	79fa      	ldrb	r2, [r7, #7]
 8002854:	4907      	ldr	r1, [pc, #28]	@ (8002874 <motion_hw_set_dir+0x7c>)
 8002856:	4613      	mov	r3, r2
 8002858:	00db      	lsls	r3, r3, #3
 800285a:	4413      	add	r3, r2
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	440b      	add	r3, r1
 8002860:	330c      	adds	r3, #12
 8002862:	881b      	ldrh	r3, [r3, #0]
 8002864:	4619      	mov	r1, r3
 8002866:	f7ff ff2a 	bl	80026be <gpio_bsrr_reset>
 800286a:	e000      	b.n	800286e <motion_hw_set_dir+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 800286c:	bf00      	nop
}
 800286e:	3708      	adds	r7, #8
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	080112b0 	.word	0x080112b0

08002878 <motion_hw_enable>:

void motion_hw_enable(uint8_t axis, uint8_t enable)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	4603      	mov	r3, r0
 8002880:	460a      	mov	r2, r1
 8002882:	71fb      	strb	r3, [r7, #7]
 8002884:	4613      	mov	r3, r2
 8002886:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002888:	79fb      	ldrb	r3, [r7, #7]
 800288a:	2b02      	cmp	r3, #2
 800288c:	d82e      	bhi.n	80028ec <motion_hw_enable+0x74>
    // Enable ativo em baixo: enable=1 -> força baixo
    if (enable) gpio_bsrr_reset(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 800288e:	79bb      	ldrb	r3, [r7, #6]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d015      	beq.n	80028c0 <motion_hw_enable+0x48>
 8002894:	79fa      	ldrb	r2, [r7, #7]
 8002896:	4917      	ldr	r1, [pc, #92]	@ (80028f4 <motion_hw_enable+0x7c>)
 8002898:	4613      	mov	r3, r2
 800289a:	00db      	lsls	r3, r3, #3
 800289c:	4413      	add	r3, r2
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	440b      	add	r3, r1
 80028a2:	3310      	adds	r3, #16
 80028a4:	6818      	ldr	r0, [r3, #0]
 80028a6:	79fa      	ldrb	r2, [r7, #7]
 80028a8:	4912      	ldr	r1, [pc, #72]	@ (80028f4 <motion_hw_enable+0x7c>)
 80028aa:	4613      	mov	r3, r2
 80028ac:	00db      	lsls	r3, r3, #3
 80028ae:	4413      	add	r3, r2
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	440b      	add	r3, r1
 80028b4:	3314      	adds	r3, #20
 80028b6:	881b      	ldrh	r3, [r3, #0]
 80028b8:	4619      	mov	r1, r3
 80028ba:	f7ff ff00 	bl	80026be <gpio_bsrr_reset>
 80028be:	e016      	b.n	80028ee <motion_hw_enable+0x76>
    else        gpio_bsrr_set(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 80028c0:	79fa      	ldrb	r2, [r7, #7]
 80028c2:	490c      	ldr	r1, [pc, #48]	@ (80028f4 <motion_hw_enable+0x7c>)
 80028c4:	4613      	mov	r3, r2
 80028c6:	00db      	lsls	r3, r3, #3
 80028c8:	4413      	add	r3, r2
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	440b      	add	r3, r1
 80028ce:	3310      	adds	r3, #16
 80028d0:	6818      	ldr	r0, [r3, #0]
 80028d2:	79fa      	ldrb	r2, [r7, #7]
 80028d4:	4907      	ldr	r1, [pc, #28]	@ (80028f4 <motion_hw_enable+0x7c>)
 80028d6:	4613      	mov	r3, r2
 80028d8:	00db      	lsls	r3, r3, #3
 80028da:	4413      	add	r3, r2
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	440b      	add	r3, r1
 80028e0:	3314      	adds	r3, #20
 80028e2:	881b      	ldrh	r3, [r3, #0]
 80028e4:	4619      	mov	r1, r3
 80028e6:	f7ff fed7 	bl	8002698 <gpio_bsrr_set>
 80028ea:	e000      	b.n	80028ee <motion_hw_enable+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 80028ec:	bf00      	nop
}
 80028ee:	3708      	adds	r7, #8
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	080112b0 	.word	0x080112b0

080028f8 <motion_hw_step_high>:

void motion_hw_step_high(uint8_t axis)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	4603      	mov	r3, r0
 8002900:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002902:	79fb      	ldrb	r3, [r7, #7]
 8002904:	2b02      	cmp	r3, #2
 8002906:	d814      	bhi.n	8002932 <motion_hw_step_high+0x3a>
    gpio_bsrr_set(g_axis[axis].step_port, g_axis[axis].step_pin);
 8002908:	79fa      	ldrb	r2, [r7, #7]
 800290a:	490c      	ldr	r1, [pc, #48]	@ (800293c <motion_hw_step_high+0x44>)
 800290c:	4613      	mov	r3, r2
 800290e:	00db      	lsls	r3, r3, #3
 8002910:	4413      	add	r3, r2
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	440b      	add	r3, r1
 8002916:	6818      	ldr	r0, [r3, #0]
 8002918:	79fa      	ldrb	r2, [r7, #7]
 800291a:	4908      	ldr	r1, [pc, #32]	@ (800293c <motion_hw_step_high+0x44>)
 800291c:	4613      	mov	r3, r2
 800291e:	00db      	lsls	r3, r3, #3
 8002920:	4413      	add	r3, r2
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	440b      	add	r3, r1
 8002926:	3304      	adds	r3, #4
 8002928:	881b      	ldrh	r3, [r3, #0]
 800292a:	4619      	mov	r1, r3
 800292c:	f7ff feb4 	bl	8002698 <gpio_bsrr_set>
 8002930:	e000      	b.n	8002934 <motion_hw_step_high+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002932:	bf00      	nop
}
 8002934:	3708      	adds	r7, #8
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	080112b0 	.word	0x080112b0

08002940 <motion_hw_step_low>:
void motion_hw_step_low(uint8_t axis)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	4603      	mov	r3, r0
 8002948:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 800294a:	79fb      	ldrb	r3, [r7, #7]
 800294c:	2b02      	cmp	r3, #2
 800294e:	d814      	bhi.n	800297a <motion_hw_step_low+0x3a>
    gpio_bsrr_reset(g_axis[axis].step_port, g_axis[axis].step_pin);
 8002950:	79fa      	ldrb	r2, [r7, #7]
 8002952:	490c      	ldr	r1, [pc, #48]	@ (8002984 <motion_hw_step_low+0x44>)
 8002954:	4613      	mov	r3, r2
 8002956:	00db      	lsls	r3, r3, #3
 8002958:	4413      	add	r3, r2
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	440b      	add	r3, r1
 800295e:	6818      	ldr	r0, [r3, #0]
 8002960:	79fa      	ldrb	r2, [r7, #7]
 8002962:	4908      	ldr	r1, [pc, #32]	@ (8002984 <motion_hw_step_low+0x44>)
 8002964:	4613      	mov	r3, r2
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	4413      	add	r3, r2
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	440b      	add	r3, r1
 800296e:	3304      	adds	r3, #4
 8002970:	881b      	ldrh	r3, [r3, #0]
 8002972:	4619      	mov	r1, r3
 8002974:	f7ff fea3 	bl	80026be <gpio_bsrr_reset>
 8002978:	e000      	b.n	800297c <motion_hw_step_low+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 800297a:	bf00      	nop
}
 800297c:	3708      	adds	r7, #8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	080112b0 	.word	0x080112b0

08002988 <motion_hw_encoder_read_raw>:

uint32_t motion_hw_encoder_read_raw(uint8_t axis)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	4603      	mov	r3, r0
 8002990:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0;
 8002992:	79fb      	ldrb	r3, [r7, #7]
 8002994:	2b02      	cmp	r3, #2
 8002996:	d901      	bls.n	800299c <motion_hw_encoder_read_raw+0x14>
 8002998:	2300      	movs	r3, #0
 800299a:	e015      	b.n	80029c8 <motion_hw_encoder_read_raw+0x40>
    const motion_axis_hw_t *hw = &g_axis[axis];
 800299c:	79fa      	ldrb	r2, [r7, #7]
 800299e:	4613      	mov	r3, r2
 80029a0:	00db      	lsls	r3, r3, #3
 80029a2:	4413      	add	r3, r2
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	4a0b      	ldr	r2, [pc, #44]	@ (80029d4 <motion_hw_encoder_read_raw+0x4c>)
 80029a8:	4413      	add	r3, r2
 80029aa:	60fb      	str	r3, [r7, #12]
    if (hw->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	7d9b      	ldrb	r3, [r3, #22]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d104      	bne.n	80029be <motion_hw_encoder_read_raw+0x36>
        return (uint32_t)__HAL_TIM_GET_COUNTER(hw->tim);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	699b      	ldr	r3, [r3, #24]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029bc:	e004      	b.n	80029c8 <motion_hw_encoder_read_raw+0x40>
    } else {
        return (uint32_t)(hw->lptim->Instance->CNT & 0xFFFFu);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	69db      	ldr	r3, [r3, #28]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	69db      	ldr	r3, [r3, #28]
 80029c6:	b29b      	uxth	r3, r3
    }
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3714      	adds	r7, #20
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr
 80029d4:	080112b0 	.word	0x080112b0

080029d8 <motion_hw_encoder_bits>:

uint8_t motion_hw_encoder_bits(uint8_t axis)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	4603      	mov	r3, r0
 80029e0:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0u;
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d901      	bls.n	80029ec <motion_hw_encoder_bits+0x14>
 80029e8:	2300      	movs	r3, #0
 80029ea:	e008      	b.n	80029fe <motion_hw_encoder_bits+0x26>
    return g_axis[axis].counter_bits;
 80029ec:	79fa      	ldrb	r2, [r7, #7]
 80029ee:	4907      	ldr	r1, [pc, #28]	@ (8002a0c <motion_hw_encoder_bits+0x34>)
 80029f0:	4613      	mov	r3, r2
 80029f2:	00db      	lsls	r3, r3, #3
 80029f4:	4413      	add	r3, r2
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	440b      	add	r3, r1
 80029fa:	3320      	adds	r3, #32
 80029fc:	781b      	ldrb	r3, [r3, #0]
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	080112b0 	.word	0x080112b0

08002a10 <dda_steps_per_rev>:
#define STEPS_PER_REV_BASE   400u
#define DDA_STEPS_PER_REV    (STEPS_PER_REV_BASE * MICROSTEP_FACTOR)
/* Encoders por rotação (fornecido): X/Z = 40000, Y = 5000 */
static const uint32_t ENC_COUNTS_PER_REV[3] = { 40000u, 5000u, 40000u}; // X,Y,Z 
static volatile uint16_t g_microstep_factor = MICROSTEP_FACTOR;
static inline uint32_t dda_steps_per_rev(void) { return STEPS_PER_REV_BASE * (uint32_t)g_microstep_factor; }
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	4b06      	ldr	r3, [pc, #24]	@ (8002a30 <dda_steps_per_rev+0x20>)
 8002a16:	881b      	ldrh	r3, [r3, #0]
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8002a20:	fb02 f303 	mul.w	r3, r2, r3
 8002a24:	4618      	mov	r0, r3
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop
 8002a30:	20000010 	.word	0x20000010

08002a34 <motion_csv_print>:
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
            (ITM->TER & (1UL << 0)));
}

static inline void motion_csv_print(uint8_t axis, uint32_t id, uint32_t t_val, int32_t rel, uint32_t steps)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b086      	sub	sp, #24
 8002a38:	af02      	add	r7, sp, #8
 8002a3a:	60b9      	str	r1, [r7, #8]
 8002a3c:	607a      	str	r2, [r7, #4]
 8002a3e:	603b      	str	r3, [r7, #0]
 8002a40:	4603      	mov	r3, r0
 8002a42:	73fb      	strb	r3, [r7, #15]
           (unsigned long)t_val,
           (int)rel,
           (unsigned long)steps);
#else
    // Compatibilidade: axis,time,rel,steps
    printf("%u,%lu,%d,%lu\r\n",
 8002a44:	7bf9      	ldrb	r1, [r7, #15]
 8002a46:	69bb      	ldr	r3, [r7, #24]
 8002a48:	9300      	str	r3, [sp, #0]
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	4803      	ldr	r0, [pc, #12]	@ (8002a5c <motion_csv_print+0x28>)
 8002a50:	f00d f880 	bl	800fb54 <iprintf>
           (unsigned)axis,
           (unsigned long)t_val,
           (int)rel,
           (unsigned long)steps);
#endif
}
 8002a54:	bf00      	nop
 8002a56:	3710      	adds	r7, #16
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	08010e34 	.word	0x08010e34

08002a60 <motion_lock>:
static volatile uint8_t g_demo_speed_idx = 1u;

/* =======================
 *  Helpers de lock
 * ======================= */
static inline uint32_t motion_lock(void) {
 8002a60:	b480      	push	{r7}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a66:	f3ef 8310 	mrs	r3, PRIMASK
 8002a6a:	603b      	str	r3, [r7, #0]
  return(result);
 8002a6c:	683b      	ldr	r3, [r7, #0]
    uint32_t primask = __get_PRIMASK();
 8002a6e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8002a70:	b672      	cpsid	i
}
 8002a72:	bf00      	nop
    __disable_irq();
    return primask;
 8002a74:	687b      	ldr	r3, [r7, #4]
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr

08002a82 <motion_unlock>:
static inline void motion_unlock(uint32_t primask) {
 8002a82:	b480      	push	{r7}
 8002a84:	b085      	sub	sp, #20
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	6078      	str	r0, [r7, #4]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	f383 8810 	msr	PRIMASK, r3
}
 8002a94:	bf00      	nop
    __set_PRIMASK(primask);
}
 8002a96:	bf00      	nop
 8002a98:	3714      	adds	r7, #20
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
	...

08002aa4 <motion_select_master_axis_progress>:
/* =======================
 *  Seleção de Mestre (modo progress)
 * ======================= */
#if MOTION_PROGRESS_MODE
static inline int8_t motion_select_master_axis_progress(void)
{
 8002aa4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002aa8:	b092      	sub	sp, #72	@ 0x48
 8002aaa:	af00      	add	r7, sp, #0
    int8_t master = -1;
 8002aac:	23ff      	movs	r3, #255	@ 0xff
 8002aae:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint32_t m_num = 0u, m_den = 1u;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	643b      	str	r3, [r7, #64]	@ 0x40
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* 1) Preferir o menor progresso ENTRE eixos que ainda têm trabalho (ativo+fila)
          e que participam do segmento atual (total_steps>0). */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002aba:	2300      	movs	r3, #0
 8002abc:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8002ac0:	e075      	b.n	8002bae <motion_select_master_axis_progress+0x10a>
        /* total restante (ativo + fila) em O(1) */
        const motion_axis_state_t *ax = &g_axis_state[axis];
 8002ac2:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	005b      	lsls	r3, r3, #1
 8002aca:	4413      	add	r3, r2
 8002acc:	011b      	lsls	r3, r3, #4
 8002ace:	4a5c      	ldr	r2, [pc, #368]	@ (8002c40 <motion_select_master_axis_progress+0x19c>)
 8002ad0:	4413      	add	r3, r2
 8002ad2:	623b      	str	r3, [r7, #32]
        uint32_t active = (ax->total_steps > ax->emitted_steps)
 8002ad4:	6a3b      	ldr	r3, [r7, #32]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	6a3b      	ldr	r3, [r7, #32]
 8002ada:	689b      	ldr	r3, [r3, #8]
                          ? (ax->total_steps - ax->emitted_steps) : 0u;
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d905      	bls.n	8002aec <motion_select_master_axis_progress+0x48>
 8002ae0:	6a3b      	ldr	r3, [r7, #32]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	6a3b      	ldr	r3, [r7, #32]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	e000      	b.n	8002aee <motion_select_master_axis_progress+0x4a>
 8002aec:	2300      	movs	r3, #0
        uint32_t active = (ax->total_steps > ax->emitted_steps)
 8002aee:	61fb      	str	r3, [r7, #28]
        uint32_t rem_total = active + g_queue_rem_steps[axis];
 8002af0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002af4:	4a53      	ldr	r2, [pc, #332]	@ (8002c44 <motion_select_master_axis_progress+0x1a0>)
 8002af6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002afa:	69fa      	ldr	r2, [r7, #28]
 8002afc:	4413      	add	r3, r2
 8002afe:	61bb      	str	r3, [r7, #24]
        if (rem_total == 0u) continue; /* não escolher quem já acabou de vez */
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d04b      	beq.n	8002b9e <motion_select_master_axis_progress+0xfa>
        if (ax->total_steps == 0u) continue; /* não participa do segmento atual */
 8002b06:	6a3b      	ldr	r3, [r7, #32]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d049      	beq.n	8002ba2 <motion_select_master_axis_progress+0xfe>

        uint32_t num = ax->emitted_steps; /* progresso acumulado */
 8002b0e:	6a3b      	ldr	r3, [r7, #32]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	617b      	str	r3, [r7, #20]
        uint32_t den = ax->total_steps;   /* tamanho do segmento */
 8002b14:	6a3b      	ldr	r3, [r7, #32]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	613b      	str	r3, [r7, #16]
        if (master < 0) { master = (int8_t)axis; m_num = num; m_den = den; }
 8002b1a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	da08      	bge.n	8002b34 <motion_select_master_axis_progress+0x90>
 8002b22:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002b26:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b32:	e037      	b.n	8002ba4 <motion_select_master_axis_progress+0x100>
        else if ((uint64_t)num * (uint64_t)m_den < (uint64_t)m_num * (uint64_t)den) {
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	2200      	movs	r2, #0
 8002b38:	4698      	mov	r8, r3
 8002b3a:	4691      	mov	r9, r2
 8002b3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b3e:	2200      	movs	r2, #0
 8002b40:	469a      	mov	sl, r3
 8002b42:	4693      	mov	fp, r2
 8002b44:	fb0a f209 	mul.w	r2, sl, r9
 8002b48:	fb08 f30b 	mul.w	r3, r8, fp
 8002b4c:	4413      	add	r3, r2
 8002b4e:	fba8 010a 	umull	r0, r1, r8, sl
 8002b52:	440b      	add	r3, r1
 8002b54:	4619      	mov	r1, r3
 8002b56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b58:	2200      	movs	r2, #0
 8002b5a:	60bb      	str	r3, [r7, #8]
 8002b5c:	60fa      	str	r2, [r7, #12]
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	2200      	movs	r2, #0
 8002b62:	603b      	str	r3, [r7, #0]
 8002b64:	607a      	str	r2, [r7, #4]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	fb02 f203 	mul.w	r2, r2, r3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	68be      	ldr	r6, [r7, #8]
 8002b72:	fb06 f303 	mul.w	r3, r6, r3
 8002b76:	4413      	add	r3, r2
 8002b78:	68ba      	ldr	r2, [r7, #8]
 8002b7a:	683e      	ldr	r6, [r7, #0]
 8002b7c:	fba2 4506 	umull	r4, r5, r2, r6
 8002b80:	442b      	add	r3, r5
 8002b82:	461d      	mov	r5, r3
 8002b84:	42a0      	cmp	r0, r4
 8002b86:	eb71 0305 	sbcs.w	r3, r1, r5
 8002b8a:	d20b      	bcs.n	8002ba4 <motion_select_master_axis_progress+0x100>
            master = (int8_t)axis; m_num = num; m_den = den;
 8002b8c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002b90:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	643b      	str	r3, [r7, #64]	@ 0x40
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b9c:	e002      	b.n	8002ba4 <motion_select_master_axis_progress+0x100>
        if (rem_total == 0u) continue; /* não escolher quem já acabou de vez */
 8002b9e:	bf00      	nop
 8002ba0:	e000      	b.n	8002ba4 <motion_select_master_axis_progress+0x100>
        if (ax->total_steps == 0u) continue; /* não participa do segmento atual */
 8002ba2:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002ba4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002ba8:	3301      	adds	r3, #1
 8002baa:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8002bae:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d985      	bls.n	8002ac2 <motion_select_master_axis_progress+0x1e>
        }
    }

    /* 2) Fallback: se ninguém do segmento atual tem rem_total>0, escolha
          o eixo com MAIOR rem_total geral (apontando para o próximo da fila). */
    if (master < 0) {
 8002bb6:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	da37      	bge.n	8002c2e <motion_select_master_axis_progress+0x18a>
        uint32_t best_rem = 0u;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	637b      	str	r3, [r7, #52]	@ 0x34
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8002bc8:	e02d      	b.n	8002c26 <motion_select_master_axis_progress+0x182>
            const motion_axis_state_t *ax = &g_axis_state[axis];
 8002bca:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8002bce:	4613      	mov	r3, r2
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	4413      	add	r3, r2
 8002bd4:	011b      	lsls	r3, r3, #4
 8002bd6:	4a1a      	ldr	r2, [pc, #104]	@ (8002c40 <motion_select_master_axis_progress+0x19c>)
 8002bd8:	4413      	add	r3, r2
 8002bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
            uint32_t active = (ax->total_steps > ax->emitted_steps)
 8002bdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002be2:	689b      	ldr	r3, [r3, #8]
                              ? (ax->total_steps - ax->emitted_steps) : 0u;
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d905      	bls.n	8002bf4 <motion_select_master_axis_progress+0x150>
 8002be8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	e000      	b.n	8002bf6 <motion_select_master_axis_progress+0x152>
 8002bf4:	2300      	movs	r3, #0
            uint32_t active = (ax->total_steps > ax->emitted_steps)
 8002bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
            uint32_t rem_total = active + g_queue_rem_steps[axis];
 8002bf8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002bfc:	4a11      	ldr	r2, [pc, #68]	@ (8002c44 <motion_select_master_axis_progress+0x1a0>)
 8002bfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c04:	4413      	add	r3, r2
 8002c06:	627b      	str	r3, [r7, #36]	@ 0x24
            if (rem_total > best_rem) { best_rem = rem_total; master = (int8_t)axis; }
 8002c08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d905      	bls.n	8002c1c <motion_select_master_axis_progress+0x178>
 8002c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c12:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c14:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002c18:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002c1c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002c20:	3301      	adds	r3, #1
 8002c22:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8002c26:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d9cd      	bls.n	8002bca <motion_select_master_axis_progress+0x126>
        }
    }

    return master;
 8002c2e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3748      	adds	r7, #72	@ 0x48
 8002c36:	46bd      	mov	sp, r7
 8002c38:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	200000dc 	.word	0x200000dc
 8002c44:	20002d78 	.word	0x20002d78

08002c48 <motion_total_for_axis>:
#endif /* MOTION_PROGRESS_MODE */
/* =======================
 *  Helpers de acesso por eixo
 * ======================= */
static inline uint32_t motion_total_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	460b      	mov	r3, r1
 8002c52:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002c54:	78fb      	ldrb	r3, [r7, #3]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d002      	beq.n	8002c60 <motion_total_for_axis+0x18>
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d003      	beq.n	8002c66 <motion_total_for_axis+0x1e>
 8002c5e:	e005      	b.n	8002c6c <motion_total_for_axis+0x24>
        case AXIS_X: return req->sx;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	e004      	b.n	8002c70 <motion_total_for_axis+0x28>
        case AXIS_Y: return req->sy;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	68db      	ldr	r3, [r3, #12]
 8002c6a:	e001      	b.n	8002c70 <motion_total_for_axis+0x28>
        case AXIS_Z:
        default:     return req->sz;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	695b      	ldr	r3, [r3, #20]
    }
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	370c      	adds	r7, #12
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr

08002c7c <motion_velocity_for_axis>:

static inline uint16_t motion_velocity_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	460b      	mov	r3, r1
 8002c86:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002c88:	78fb      	ldrb	r3, [r7, #3]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d002      	beq.n	8002c94 <motion_velocity_for_axis+0x18>
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d003      	beq.n	8002c9a <motion_velocity_for_axis+0x1e>
 8002c92:	e005      	b.n	8002ca0 <motion_velocity_for_axis+0x24>
        case AXIS_X: return req->vx;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	885b      	ldrh	r3, [r3, #2]
 8002c98:	e004      	b.n	8002ca4 <motion_velocity_for_axis+0x28>
        case AXIS_Y: return req->vy;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	891b      	ldrh	r3, [r3, #8]
 8002c9e:	e001      	b.n	8002ca4 <motion_velocity_for_axis+0x28>
        case AXIS_Z:
        default:     return req->vz;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	8a1b      	ldrh	r3, [r3, #16]
    }
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	370c      	adds	r7, #12
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr

08002cb0 <motion_kp_for_axis>:

static inline uint16_t motion_kp_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002cb0:	b480      	push	{r7}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	460b      	mov	r3, r1
 8002cba:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002cbc:	78fb      	ldrb	r3, [r7, #3]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d002      	beq.n	8002cc8 <motion_kp_for_axis+0x18>
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d003      	beq.n	8002cce <motion_kp_for_axis+0x1e>
 8002cc6:	e005      	b.n	8002cd4 <motion_kp_for_axis+0x24>
        case AXIS_X: return req->kp_x;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	8b1b      	ldrh	r3, [r3, #24]
 8002ccc:	e004      	b.n	8002cd8 <motion_kp_for_axis+0x28>
        case AXIS_Y: return req->kp_y;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	8bdb      	ldrh	r3, [r3, #30]
 8002cd2:	e001      	b.n	8002cd8 <motion_kp_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kp_z;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    }
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr

08002ce4 <motion_ki_for_axis>:

static inline uint16_t motion_ki_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	460b      	mov	r3, r1
 8002cee:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002cf0:	78fb      	ldrb	r3, [r7, #3]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d002      	beq.n	8002cfc <motion_ki_for_axis+0x18>
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d003      	beq.n	8002d02 <motion_ki_for_axis+0x1e>
 8002cfa:	e005      	b.n	8002d08 <motion_ki_for_axis+0x24>
        case AXIS_X: return req->ki_x;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	8b5b      	ldrh	r3, [r3, #26]
 8002d00:	e004      	b.n	8002d0c <motion_ki_for_axis+0x28>
        case AXIS_Y: return req->ki_y;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	8c1b      	ldrh	r3, [r3, #32]
 8002d06:	e001      	b.n	8002d0c <motion_ki_for_axis+0x28>
        case AXIS_Z:
        default:     return req->ki_z;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
    }
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	370c      	adds	r7, #12
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr

08002d18 <motion_kd_for_axis>:

static inline uint16_t motion_kd_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	460b      	mov	r3, r1
 8002d22:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002d24:	78fb      	ldrb	r3, [r7, #3]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d002      	beq.n	8002d30 <motion_kd_for_axis+0x18>
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d003      	beq.n	8002d36 <motion_kd_for_axis+0x1e>
 8002d2e:	e005      	b.n	8002d3c <motion_kd_for_axis+0x24>
        case AXIS_X: return req->kd_x;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	8b9b      	ldrh	r3, [r3, #28]
 8002d34:	e004      	b.n	8002d40 <motion_kd_for_axis+0x28>
        case AXIS_Y: return req->kd_y;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8002d3a:	e001      	b.n	8002d40 <motion_kd_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kd_z;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    }
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr

08002d4c <motion_clamp_error>:

static inline int8_t motion_clamp_error(int32_t value) {
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
    if (value > 127)  return 127;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2b7f      	cmp	r3, #127	@ 0x7f
 8002d58:	dd01      	ble.n	8002d5e <motion_clamp_error+0x12>
 8002d5a:	237f      	movs	r3, #127	@ 0x7f
 8002d5c:	e008      	b.n	8002d70 <motion_clamp_error+0x24>
    if (value < -128) return -128;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8002d64:	da02      	bge.n	8002d6c <motion_clamp_error+0x20>
 8002d66:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8002d6a:	e001      	b.n	8002d70 <motion_clamp_error+0x24>
    return (int8_t)value;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	b25b      	sxtb	r3, r3
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <motion_refresh_status_locked>:
}

/* =======================
 *  Status e fila
 * ======================= */
static void motion_refresh_status_locked(void) {
 8002d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d80:	b0ab      	sub	sp, #172	@ 0xac
 8002d82:	af00      	add	r7, sp, #0
    /* depth reportado cabe em 8 bits; faz clamp para 255 */
    uint32_t depth32 = (uint32_t)g_queue_count + (uint32_t)(g_has_active_segment ? 1u : 0u);
 8002d84:	4bbb      	ldr	r3, [pc, #748]	@ (8003074 <motion_refresh_status_locked+0x2f8>)
 8002d86:	881b      	ldrh	r3, [r3, #0]
 8002d88:	461a      	mov	r2, r3
 8002d8a:	4bbb      	ldr	r3, [pc, #748]	@ (8003078 <motion_refresh_status_locked+0x2fc>)
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <motion_refresh_status_locked+0x1c>
 8002d94:	2301      	movs	r3, #1
 8002d96:	e000      	b.n	8002d9a <motion_refresh_status_locked+0x1e>
 8002d98:	2300      	movs	r3, #0
 8002d9a:	4413      	add	r3, r2
 8002d9c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (depth32 > 255u) depth32 = 255u;
 8002da0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002da4:	2bff      	cmp	r3, #255	@ 0xff
 8002da6:	d902      	bls.n	8002dae <motion_refresh_status_locked+0x32>
 8002da8:	23ff      	movs	r3, #255	@ 0xff
 8002daa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    g_status.queue_depth = (uint8_t)depth32;
 8002dae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	4ab1      	ldr	r2, [pc, #708]	@ (800307c <motion_refresh_status_locked+0x300>)
 8002db6:	7053      	strb	r3, [r2, #1]

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002db8:	2300      	movs	r3, #0
 8002dba:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 8002dbe:	e175      	b.n	80030ac <motion_refresh_status_locked+0x330>
        const motion_axis_state_t *ax = &g_axis_state[axis];
 8002dc0:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	005b      	lsls	r3, r3, #1
 8002dc8:	4413      	add	r3, r2
 8002dca:	011b      	lsls	r3, r3, #4
 8002dcc:	4aac      	ldr	r2, [pc, #688]	@ (8003080 <motion_refresh_status_locked+0x304>)
 8002dce:	4413      	add	r3, r2
 8002dd0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        uint32_t total = ax->total_steps;
 8002dd4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        uint32_t emitted = ax->emitted_steps;
 8002dde:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        uint8_t pct = 0u;
 8002de8:	2300      	movs	r3, #0
 8002dea:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

        if (g_has_active_segment && total > 0u) {
 8002dee:	4ba2      	ldr	r3, [pc, #648]	@ (8003078 <motion_refresh_status_locked+0x2fc>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d04c      	beq.n	8002e92 <motion_refresh_status_locked+0x116>
 8002df8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d048      	beq.n	8002e92 <motion_refresh_status_locked+0x116>
            uint64_t scaled = (uint64_t)emitted * 100u;
 8002e00:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e04:	2200      	movs	r2, #0
 8002e06:	663b      	str	r3, [r7, #96]	@ 0x60
 8002e08:	667a      	str	r2, [r7, #100]	@ 0x64
 8002e0a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002e0e:	1891      	adds	r1, r2, r2
 8002e10:	6239      	str	r1, [r7, #32]
 8002e12:	415b      	adcs	r3, r3
 8002e14:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e1a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8002e1c:	eb12 0801 	adds.w	r8, r2, r1
 8002e20:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8002e22:	eb43 0901 	adc.w	r9, r3, r1
 8002e26:	f04f 0200 	mov.w	r2, #0
 8002e2a:	f04f 0300 	mov.w	r3, #0
 8002e2e:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8002e32:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8002e36:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8002e3a:	eb18 0102 	adds.w	r1, r8, r2
 8002e3e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002e40:	eb49 0303 	adc.w	r3, r9, r3
 8002e44:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e48:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	189b      	adds	r3, r3, r2
 8002e50:	61bb      	str	r3, [r7, #24]
 8002e52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e54:	460a      	mov	r2, r1
 8002e56:	4153      	adcs	r3, r2
 8002e58:	61fb      	str	r3, [r7, #28]
 8002e5a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e5e:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
            pct = (uint8_t)(scaled / total);
 8002e62:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e66:	2200      	movs	r2, #0
 8002e68:	643b      	str	r3, [r7, #64]	@ 0x40
 8002e6a:	647a      	str	r2, [r7, #68]	@ 0x44
 8002e6c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002e70:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002e74:	f7fd fa4c 	bl	8000310 <__aeabi_uldivmod>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
            if (pct > 100u) pct = 100u;
 8002e82:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8002e86:	2b64      	cmp	r3, #100	@ 0x64
 8002e88:	d95a      	bls.n	8002f40 <motion_refresh_status_locked+0x1c4>
 8002e8a:	2364      	movs	r3, #100	@ 0x64
 8002e8c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
        if (g_has_active_segment && total > 0u) {
 8002e90:	e056      	b.n	8002f40 <motion_refresh_status_locked+0x1c4>
        } else if (total == 0u && g_has_active_segment) {
 8002e92:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d108      	bne.n	8002eac <motion_refresh_status_locked+0x130>
 8002e9a:	4b77      	ldr	r3, [pc, #476]	@ (8003078 <motion_refresh_status_locked+0x2fc>)
 8002e9c:	781b      	ldrb	r3, [r3, #0]
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d003      	beq.n	8002eac <motion_refresh_status_locked+0x130>
            pct = 100u;
 8002ea4:	2364      	movs	r3, #100	@ 0x64
 8002ea6:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8002eaa:	e04a      	b.n	8002f42 <motion_refresh_status_locked+0x1c6>
        } else if (!g_has_active_segment && total > 0u) {
 8002eac:	4b72      	ldr	r3, [pc, #456]	@ (8003078 <motion_refresh_status_locked+0x2fc>)
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d145      	bne.n	8002f42 <motion_refresh_status_locked+0x1c6>
 8002eb6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d041      	beq.n	8002f42 <motion_refresh_status_locked+0x1c6>
            pct = (emitted >= total) ? 100u : (uint8_t)(((uint64_t)emitted * 100u) / total);
 8002ebe:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8002ec2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d236      	bcs.n	8002f38 <motion_refresh_status_locked+0x1bc>
 8002eca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ece:	2200      	movs	r2, #0
 8002ed0:	469a      	mov	sl, r3
 8002ed2:	4693      	mov	fp, r2
 8002ed4:	4652      	mov	r2, sl
 8002ed6:	465b      	mov	r3, fp
 8002ed8:	1891      	adds	r1, r2, r2
 8002eda:	6139      	str	r1, [r7, #16]
 8002edc:	415b      	adcs	r3, r3
 8002ede:	617b      	str	r3, [r7, #20]
 8002ee0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002ee4:	eb12 040a 	adds.w	r4, r2, sl
 8002ee8:	eb43 050b 	adc.w	r5, r3, fp
 8002eec:	f04f 0200 	mov.w	r2, #0
 8002ef0:	f04f 0300 	mov.w	r3, #0
 8002ef4:	016b      	lsls	r3, r5, #5
 8002ef6:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8002efa:	0162      	lsls	r2, r4, #5
 8002efc:	18a1      	adds	r1, r4, r2
 8002efe:	60b9      	str	r1, [r7, #8]
 8002f00:	eb45 0303 	adc.w	r3, r5, r3
 8002f04:	60fb      	str	r3, [r7, #12]
 8002f06:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8002f0a:	460b      	mov	r3, r1
 8002f0c:	eb13 030a 	adds.w	r3, r3, sl
 8002f10:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f12:	4613      	mov	r3, r2
 8002f14:	eb43 030b 	adc.w	r3, r3, fp
 8002f18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f1a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f1e:	2200      	movs	r2, #0
 8002f20:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f22:	637a      	str	r2, [r7, #52]	@ 0x34
 8002f24:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002f28:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8002f2c:	f7fd f9f0 	bl	8000310 <__aeabi_uldivmod>
 8002f30:	4602      	mov	r2, r0
 8002f32:	460b      	mov	r3, r1
 8002f34:	b2d3      	uxtb	r3, r2
 8002f36:	e000      	b.n	8002f3a <motion_refresh_status_locked+0x1be>
 8002f38:	2364      	movs	r3, #100	@ 0x64
 8002f3a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8002f3e:	e000      	b.n	8002f42 <motion_refresh_status_locked+0x1c6>
        if (g_has_active_segment && total > 0u) {
 8002f40:	bf00      	nop

        /* Erro em UNIDADES DE PASSOS (alinhado ao PI de posição)
         * desired_steps = passos emitidos no segmento (target_steps)
         * actual_steps  = encoder_rel convertido para passos DDA
         */
        int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 8002f42:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002f46:	4a4f      	ldr	r2, [pc, #316]	@ (8003084 <motion_refresh_status_locked+0x308>)
 8002f48:	00db      	lsls	r3, r3, #3
 8002f4a:	4413      	add	r3, r2
 8002f4c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f50:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002f54:	4a4c      	ldr	r2, [pc, #304]	@ (8003088 <motion_refresh_status_locked+0x30c>)
 8002f56:	00db      	lsls	r3, r3, #3
 8002f58:	4413      	add	r3, r2
 8002f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f5e:	1a86      	subs	r6, r0, r2
 8002f60:	603e      	str	r6, [r7, #0]
 8002f62:	eb61 0303 	sbc.w	r3, r1, r3
 8002f66:	607b      	str	r3, [r7, #4]
 8002f68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f6c:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
        if (enc_rel > (int64_t)INT32_MAX) enc_rel = INT32_MAX;
 8002f70:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8002f74:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8002f78:	f173 0300 	sbcs.w	r3, r3, #0
 8002f7c:	db06      	blt.n	8002f8c <motion_refresh_status_locked+0x210>
 8002f7e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8002f82:	f04f 0300 	mov.w	r3, #0
 8002f86:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
 8002f8a:	e00c      	b.n	8002fa6 <motion_refresh_status_locked+0x22a>
        else if (enc_rel < (int64_t)INT32_MIN) enc_rel = INT32_MIN;
 8002f8c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8002f90:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8002f94:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8002f98:	da05      	bge.n	8002fa6 <motion_refresh_status_locked+0x22a>
 8002f9a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8002fa2:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
        int64_t num = enc_rel * (int64_t)dda_steps_per_rev();
 8002fa6:	f7ff fd33 	bl	8002a10 <dda_steps_per_rev>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2200      	movs	r2, #0
 8002fae:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002fb0:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002fb2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002fb6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8002fba:	4602      	mov	r2, r0
 8002fbc:	fb02 f203 	mul.w	r2, r2, r3
 8002fc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002fc4:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
 8002fc8:	fb01 f303 	mul.w	r3, r1, r3
 8002fcc:	441a      	add	r2, r3
 8002fce:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002fd2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8002fd4:	fba3 1301 	umull	r1, r3, r3, r1
 8002fd8:	657b      	str	r3, [r7, #84]	@ 0x54
 8002fda:	460b      	mov	r3, r1
 8002fdc:	653b      	str	r3, [r7, #80]	@ 0x50
 8002fde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fe0:	18d3      	adds	r3, r2, r3
 8002fe2:	657b      	str	r3, [r7, #84]	@ 0x54
 8002fe4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002fe8:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
 8002fec:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
        int32_t actual_steps = (ENC_COUNTS_PER_REV[axis]
 8002ff0:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8002ff4:	4b25      	ldr	r3, [pc, #148]	@ (800308c <motion_refresh_status_locked+0x310>)
 8002ff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
                                ? (int32_t)(num / (int64_t)ENC_COUNTS_PER_REV[axis])
                                : 0);
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d011      	beq.n	8003022 <motion_refresh_status_locked+0x2a6>
                                ? (int32_t)(num / (int64_t)ENC_COUNTS_PER_REV[axis])
 8002ffe:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8003002:	4b22      	ldr	r3, [pc, #136]	@ (800308c <motion_refresh_status_locked+0x310>)
 8003004:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003008:	2200      	movs	r2, #0
 800300a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800300c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800300e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003012:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8003016:	f7fd f92b 	bl	8000270 <__aeabi_ldivmod>
 800301a:	4602      	mov	r2, r0
 800301c:	460b      	mov	r3, r1
                                : 0);
 800301e:	4613      	mov	r3, r2
 8003020:	e000      	b.n	8003024 <motion_refresh_status_locked+0x2a8>
 8003022:	2300      	movs	r3, #0
        int32_t actual_steps = (ENC_COUNTS_PER_REV[axis]
 8003024:	677b      	str	r3, [r7, #116]	@ 0x74
        int32_t desired_steps = (int32_t)ax->target_steps;
 8003026:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	673b      	str	r3, [r7, #112]	@ 0x70
        int32_t err = desired_steps - actual_steps;
 800302e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003030:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	66fb      	str	r3, [r7, #108]	@ 0x6c
        int8_t  err8 = motion_clamp_error(err);
 8003036:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003038:	f7ff fe88 	bl	8002d4c <motion_clamp_error>
 800303c:	4603      	mov	r3, r0
 800303e:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

        switch (axis) {
 8003042:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003046:	2b00      	cmp	r3, #0
 8003048:	d002      	beq.n	8003050 <motion_refresh_status_locked+0x2d4>
 800304a:	2b01      	cmp	r3, #1
 800304c:	d009      	beq.n	8003062 <motion_refresh_status_locked+0x2e6>
 800304e:	e01f      	b.n	8003090 <motion_refresh_status_locked+0x314>
            case AXIS_X: g_status.pctX = pct; g_status.pidErrX = err8; break;
 8003050:	4a0a      	ldr	r2, [pc, #40]	@ (800307c <motion_refresh_status_locked+0x300>)
 8003052:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8003056:	7093      	strb	r3, [r2, #2]
 8003058:	4a08      	ldr	r2, [pc, #32]	@ (800307c <motion_refresh_status_locked+0x300>)
 800305a:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800305e:	7153      	strb	r3, [r2, #5]
 8003060:	e01f      	b.n	80030a2 <motion_refresh_status_locked+0x326>
            case AXIS_Y: g_status.pctY = pct; g_status.pidErrY = err8; break;
 8003062:	4a06      	ldr	r2, [pc, #24]	@ (800307c <motion_refresh_status_locked+0x300>)
 8003064:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8003068:	70d3      	strb	r3, [r2, #3]
 800306a:	4a04      	ldr	r2, [pc, #16]	@ (800307c <motion_refresh_status_locked+0x300>)
 800306c:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8003070:	7193      	strb	r3, [r2, #6]
 8003072:	e016      	b.n	80030a2 <motion_refresh_status_locked+0x326>
 8003074:	20002d72 	.word	0x20002d72
 8003078:	2000016c 	.word	0x2000016c
 800307c:	200000d4 	.word	0x200000d4
 8003080:	200000dc 	.word	0x200000dc
 8003084:	20002d88 	.word	0x20002d88
 8003088:	20002db0 	.word	0x20002db0
 800308c:	0801131c 	.word	0x0801131c
            case AXIS_Z:
            default:     g_status.pctZ = pct; g_status.pidErrZ = err8; break;
 8003090:	4a0c      	ldr	r2, [pc, #48]	@ (80030c4 <motion_refresh_status_locked+0x348>)
 8003092:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8003096:	7113      	strb	r3, [r2, #4]
 8003098:	4a0a      	ldr	r2, [pc, #40]	@ (80030c4 <motion_refresh_status_locked+0x348>)
 800309a:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800309e:	71d3      	strb	r3, [r2, #7]
 80030a0:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80030a2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80030a6:	3301      	adds	r3, #1
 80030a8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 80030ac:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	f67f ae85 	bls.w	8002dc0 <motion_refresh_status_locked+0x44>
        }
    }
}
 80030b6:	bf00      	nop
 80030b8:	bf00      	nop
 80030ba:	37ac      	adds	r7, #172	@ 0xac
 80030bc:	46bd      	mov	sp, r7
 80030be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030c2:	bf00      	nop
 80030c4:	200000d4 	.word	0x200000d4

080030c8 <motion_stop_all_axes_locked>:


static void motion_stop_all_axes_locked(void) {
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b082      	sub	sp, #8
 80030cc:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80030ce:	2300      	movs	r3, #0
 80030d0:	71fb      	strb	r3, [r7, #7]
 80030d2:	e045      	b.n	8003160 <motion_stop_all_axes_locked+0x98>
        motion_hw_step_low(axis);
 80030d4:	79fb      	ldrb	r3, [r7, #7]
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7ff fc32 	bl	8002940 <motion_hw_step_low>
        motion_hw_enable(axis, 0u);
 80030dc:	79fb      	ldrb	r3, [r7, #7]
 80030de:	2100      	movs	r1, #0
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7ff fbc9 	bl	8002878 <motion_hw_enable>

        motion_axis_state_t *ax = &g_axis_state[axis];
 80030e6:	79fa      	ldrb	r2, [r7, #7]
 80030e8:	4613      	mov	r3, r2
 80030ea:	005b      	lsls	r3, r3, #1
 80030ec:	4413      	add	r3, r2
 80030ee:	011b      	lsls	r3, r3, #4
 80030f0:	4a1f      	ldr	r2, [pc, #124]	@ (8003170 <motion_stop_all_axes_locked+0xa8>)
 80030f2:	4413      	add	r3, r2
 80030f4:	603b      	str	r3, [r7, #0]
        ax->total_steps       = 0u;
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	2200      	movs	r2, #0
 80030fa:	601a      	str	r2, [r3, #0]
        ax->target_steps      = 0u;
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	2200      	movs	r2, #0
 8003100:	605a      	str	r2, [r3, #4]
        ax->emitted_steps     = 0u;
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	2200      	movs	r2, #0
 8003106:	609a      	str	r2, [r3, #8]

        ax->velocity_per_tick = 0u;
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	2200      	movs	r2, #0
 800310c:	819a      	strh	r2, [r3, #12]
        ax->kp = 0u; ax->ki = 0u; ax->kd = 0u;
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	2200      	movs	r2, #0
 8003112:	81da      	strh	r2, [r3, #14]
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	2200      	movs	r2, #0
 8003118:	821a      	strh	r2, [r3, #16]
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	2200      	movs	r2, #0
 800311e:	825a      	strh	r2, [r3, #18]

        /* limpa controle de pulso/guardas */
        ax->step_high         = 0u;
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	2200      	movs	r2, #0
 8003124:	751a      	strb	r2, [r3, #20]
        ax->step_low          = 0u;
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	2200      	movs	r2, #0
 800312a:	755a      	strb	r2, [r3, #21]
        ax->en_settle_ticks   = 0u;
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	2200      	movs	r2, #0
 8003130:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = 0u;
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        /* limpa DDA/rampa */
        ax->dda_accum_q16     = 0u;
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	2200      	movs	r2, #0
 8003140:	619a      	str	r2, [r3, #24]
        ax->dda_inc_q16       = 0u;
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	2200      	movs	r2, #0
 8003146:	61da      	str	r2, [r3, #28]
        ax->v_target_sps      = 0u;
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	2200      	movs	r2, #0
 800314c:	621a      	str	r2, [r3, #32]
        ax->v_actual_sps      = 0u;
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	2200      	movs	r2, #0
 8003152:	625a      	str	r2, [r3, #36]	@ 0x24
        ax->accel_sps2        = 0u;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	2200      	movs	r2, #0
 8003158:	629a      	str	r2, [r3, #40]	@ 0x28
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800315a:	79fb      	ldrb	r3, [r7, #7]
 800315c:	3301      	adds	r3, #1
 800315e:	71fb      	strb	r3, [r7, #7]
 8003160:	79fb      	ldrb	r3, [r7, #7]
 8003162:	2b02      	cmp	r3, #2
 8003164:	d9b6      	bls.n	80030d4 <motion_stop_all_axes_locked+0xc>
    }
}
 8003166:	bf00      	nop
 8003168:	bf00      	nop
 800316a:	3708      	adds	r7, #8
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	200000dc 	.word	0x200000dc

08003174 <motion_queue_clear_locked>:


static void motion_queue_clear_locked(void) {
 8003174:	b480      	push	{r7}
 8003176:	b083      	sub	sp, #12
 8003178:	af00      	add	r7, sp, #0
    g_queue_head = 0u;
 800317a:	4b0f      	ldr	r3, [pc, #60]	@ (80031b8 <motion_queue_clear_locked+0x44>)
 800317c:	2200      	movs	r2, #0
 800317e:	701a      	strb	r2, [r3, #0]
    g_queue_tail = 0u;
 8003180:	4b0e      	ldr	r3, [pc, #56]	@ (80031bc <motion_queue_clear_locked+0x48>)
 8003182:	2200      	movs	r2, #0
 8003184:	701a      	strb	r2, [r3, #0]
    g_queue_count = 0u;
 8003186:	4b0e      	ldr	r3, [pc, #56]	@ (80031c0 <motion_queue_clear_locked+0x4c>)
 8003188:	2200      	movs	r2, #0
 800318a:	801a      	strh	r2, [r3, #0]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_queue_rem_steps[a] = 0u;
 800318c:	2300      	movs	r3, #0
 800318e:	71fb      	strb	r3, [r7, #7]
 8003190:	e007      	b.n	80031a2 <motion_queue_clear_locked+0x2e>
 8003192:	79fb      	ldrb	r3, [r7, #7]
 8003194:	4a0b      	ldr	r2, [pc, #44]	@ (80031c4 <motion_queue_clear_locked+0x50>)
 8003196:	2100      	movs	r1, #0
 8003198:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800319c:	79fb      	ldrb	r3, [r7, #7]
 800319e:	3301      	adds	r3, #1
 80031a0:	71fb      	strb	r3, [r7, #7]
 80031a2:	79fb      	ldrb	r3, [r7, #7]
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	d9f4      	bls.n	8003192 <motion_queue_clear_locked+0x1e>
}
 80031a8:	bf00      	nop
 80031aa:	bf00      	nop
 80031ac:	370c      	adds	r7, #12
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop
 80031b8:	20002d70 	.word	0x20002d70
 80031bc:	20002d71 	.word	0x20002d71
 80031c0:	20002d72 	.word	0x20002d72
 80031c4:	20002d78 	.word	0x20002d78

080031c8 <motion_queue_push_locked>:

static proto_result_t motion_queue_push_locked(const move_queue_add_req_t *req) {
 80031c8:	b5b0      	push	{r4, r5, r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
    if (g_queue_count >= MOTION_QUEUE_CAPACITY)
 80031d0:	4b22      	ldr	r3, [pc, #136]	@ (800325c <motion_queue_push_locked+0x94>)
 80031d2:	881b      	ldrh	r3, [r3, #0]
 80031d4:	2bff      	cmp	r3, #255	@ 0xff
 80031d6:	d902      	bls.n	80031de <motion_queue_push_locked+0x16>
        return PROTO_ERR_RANGE;
 80031d8:	f06f 0303 	mvn.w	r3, #3
 80031dc:	e039      	b.n	8003252 <motion_queue_push_locked+0x8a>
    g_queue[g_queue_tail].req = *req;
 80031de:	4b20      	ldr	r3, [pc, #128]	@ (8003260 <motion_queue_push_locked+0x98>)
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	4619      	mov	r1, r3
 80031e4:	4a1f      	ldr	r2, [pc, #124]	@ (8003264 <motion_queue_push_locked+0x9c>)
 80031e6:	232c      	movs	r3, #44	@ 0x2c
 80031e8:	fb01 f303 	mul.w	r3, r1, r3
 80031ec:	441a      	add	r2, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4614      	mov	r4, r2
 80031f2:	461d      	mov	r5, r3
 80031f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80031f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80031f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80031fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80031fc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003200:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    g_queue_tail = (uint8_t)((g_queue_tail + 1u) % MOTION_QUEUE_CAPACITY);
 8003204:	4b16      	ldr	r3, [pc, #88]	@ (8003260 <motion_queue_push_locked+0x98>)
 8003206:	781b      	ldrb	r3, [r3, #0]
 8003208:	3301      	adds	r3, #1
 800320a:	b2da      	uxtb	r2, r3
 800320c:	4b14      	ldr	r3, [pc, #80]	@ (8003260 <motion_queue_push_locked+0x98>)
 800320e:	701a      	strb	r2, [r3, #0]
    ++g_queue_count;
 8003210:	4b12      	ldr	r3, [pc, #72]	@ (800325c <motion_queue_push_locked+0x94>)
 8003212:	881b      	ldrh	r3, [r3, #0]
 8003214:	3301      	adds	r3, #1
 8003216:	b29a      	uxth	r2, r3
 8003218:	4b10      	ldr	r3, [pc, #64]	@ (800325c <motion_queue_push_locked+0x94>)
 800321a:	801a      	strh	r2, [r3, #0]
    /* Atualiza soma de passos restantes na FILA (por eixo) */
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 800321c:	2300      	movs	r3, #0
 800321e:	73fb      	strb	r3, [r7, #15]
 8003220:	e011      	b.n	8003246 <motion_queue_push_locked+0x7e>
        g_queue_rem_steps[a] += motion_total_for_axis(req, a);
 8003222:	7bfb      	ldrb	r3, [r7, #15]
 8003224:	4619      	mov	r1, r3
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f7ff fd0e 	bl	8002c48 <motion_total_for_axis>
 800322c:	4601      	mov	r1, r0
 800322e:	7bfb      	ldrb	r3, [r7, #15]
 8003230:	4a0d      	ldr	r2, [pc, #52]	@ (8003268 <motion_queue_push_locked+0xa0>)
 8003232:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003236:	7bfb      	ldrb	r3, [r7, #15]
 8003238:	440a      	add	r2, r1
 800323a:	490b      	ldr	r1, [pc, #44]	@ (8003268 <motion_queue_push_locked+0xa0>)
 800323c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8003240:	7bfb      	ldrb	r3, [r7, #15]
 8003242:	3301      	adds	r3, #1
 8003244:	73fb      	strb	r3, [r7, #15]
 8003246:	7bfb      	ldrb	r3, [r7, #15]
 8003248:	2b02      	cmp	r3, #2
 800324a:	d9ea      	bls.n	8003222 <motion_queue_push_locked+0x5a>
    }
    motion_refresh_status_locked();
 800324c:	f7ff fd96 	bl	8002d7c <motion_refresh_status_locked>
    return PROTO_OK;
 8003250:	2300      	movs	r3, #0
}
 8003252:	4618      	mov	r0, r3
 8003254:	3710      	adds	r7, #16
 8003256:	46bd      	mov	sp, r7
 8003258:	bdb0      	pop	{r4, r5, r7, pc}
 800325a:	bf00      	nop
 800325c:	20002d72 	.word	0x20002d72
 8003260:	20002d71 	.word	0x20002d71
 8003264:	20000170 	.word	0x20000170
 8003268:	20002d78 	.word	0x20002d78

0800326c <motion_queue_pop_locked>:

static int motion_queue_pop_locked(move_queue_add_req_t *out) {
 800326c:	b5b0      	push	{r4, r5, r7, lr}
 800326e:	b090      	sub	sp, #64	@ 0x40
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
    if (g_queue_count == 0u) return 0;
 8003274:	4b34      	ldr	r3, [pc, #208]	@ (8003348 <motion_queue_pop_locked+0xdc>)
 8003276:	881b      	ldrh	r3, [r3, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d101      	bne.n	8003280 <motion_queue_pop_locked+0x14>
 800327c:	2300      	movs	r3, #0
 800327e:	e05f      	b.n	8003340 <motion_queue_pop_locked+0xd4>
    move_queue_add_req_t tmp = g_queue[g_queue_head].req;
 8003280:	4b32      	ldr	r3, [pc, #200]	@ (800334c <motion_queue_pop_locked+0xe0>)
 8003282:	781b      	ldrb	r3, [r3, #0]
 8003284:	4619      	mov	r1, r3
 8003286:	4a32      	ldr	r2, [pc, #200]	@ (8003350 <motion_queue_pop_locked+0xe4>)
 8003288:	232c      	movs	r3, #44	@ 0x2c
 800328a:	fb01 f303 	mul.w	r3, r1, r3
 800328e:	4413      	add	r3, r2
 8003290:	f107 040c 	add.w	r4, r7, #12
 8003294:	461d      	mov	r5, r3
 8003296:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003298:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800329a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800329c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800329e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80032a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    if (out) *out = tmp;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d00b      	beq.n	80032c4 <motion_queue_pop_locked+0x58>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	461d      	mov	r5, r3
 80032b0:	f107 040c 	add.w	r4, r7, #12
 80032b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80032b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80032b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80032ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80032bc:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80032c0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    g_queue_head = (uint8_t)((g_queue_head + 1u) % MOTION_QUEUE_CAPACITY);
 80032c4:	4b21      	ldr	r3, [pc, #132]	@ (800334c <motion_queue_pop_locked+0xe0>)
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	3301      	adds	r3, #1
 80032ca:	b2da      	uxtb	r2, r3
 80032cc:	4b1f      	ldr	r3, [pc, #124]	@ (800334c <motion_queue_pop_locked+0xe0>)
 80032ce:	701a      	strb	r2, [r3, #0]
    --g_queue_count;
 80032d0:	4b1d      	ldr	r3, [pc, #116]	@ (8003348 <motion_queue_pop_locked+0xdc>)
 80032d2:	881b      	ldrh	r3, [r3, #0]
 80032d4:	3b01      	subs	r3, #1
 80032d6:	b29a      	uxth	r2, r3
 80032d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003348 <motion_queue_pop_locked+0xdc>)
 80032da:	801a      	strh	r2, [r3, #0]
    /* Remove da soma de fila aquilo que saiu da fila */
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 80032dc:	2300      	movs	r3, #0
 80032de:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80032e2:	e028      	b.n	8003336 <motion_queue_pop_locked+0xca>
        uint32_t s = motion_total_for_axis(&tmp, a);
 80032e4:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80032e8:	f107 030c 	add.w	r3, r7, #12
 80032ec:	4611      	mov	r1, r2
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7ff fcaa 	bl	8002c48 <motion_total_for_axis>
 80032f4:	63b8      	str	r0, [r7, #56]	@ 0x38
        if (g_queue_rem_steps[a] >= s) g_queue_rem_steps[a] -= s;
 80032f6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80032fa:	4a16      	ldr	r2, [pc, #88]	@ (8003354 <motion_queue_pop_locked+0xe8>)
 80032fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003300:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003302:	429a      	cmp	r2, r3
 8003304:	d80c      	bhi.n	8003320 <motion_queue_pop_locked+0xb4>
 8003306:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800330a:	4a12      	ldr	r2, [pc, #72]	@ (8003354 <motion_queue_pop_locked+0xe8>)
 800330c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003310:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003314:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003316:	1a8a      	subs	r2, r1, r2
 8003318:	490e      	ldr	r1, [pc, #56]	@ (8003354 <motion_queue_pop_locked+0xe8>)
 800331a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800331e:	e005      	b.n	800332c <motion_queue_pop_locked+0xc0>
        else g_queue_rem_steps[a] = 0u;
 8003320:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003324:	4a0b      	ldr	r2, [pc, #44]	@ (8003354 <motion_queue_pop_locked+0xe8>)
 8003326:	2100      	movs	r1, #0
 8003328:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 800332c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003330:	3301      	adds	r3, #1
 8003332:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8003336:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800333a:	2b02      	cmp	r3, #2
 800333c:	d9d2      	bls.n	80032e4 <motion_queue_pop_locked+0x78>
    }
    return 1;
 800333e:	2301      	movs	r3, #1
}
 8003340:	4618      	mov	r0, r3
 8003342:	3740      	adds	r7, #64	@ 0x40
 8003344:	46bd      	mov	sp, r7
 8003346:	bdb0      	pop	{r4, r5, r7, pc}
 8003348:	20002d72 	.word	0x20002d72
 800334c:	20002d70 	.word	0x20002d70
 8003350:	20000170 	.word	0x20000170
 8003354:	20002d78 	.word	0x20002d78

08003358 <motion_begin_segment_locked>:

static void motion_begin_segment_locked(const move_queue_add_req_t *seg) {
 8003358:	b580      	push	{r7, lr}
 800335a:	b086      	sub	sp, #24
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
    if (!seg) return;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2b00      	cmp	r3, #0
 8003364:	f000 80af 	beq.w	80034c6 <motion_begin_segment_locked+0x16e>

    g_has_active_segment = 1u;
 8003368:	4b59      	ldr	r3, [pc, #356]	@ (80034d0 <motion_begin_segment_locked+0x178>)
 800336a:	2201      	movs	r2, #1
 800336c:	701a      	strb	r2, [r3, #0]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800336e:	2300      	movs	r3, #0
 8003370:	75fb      	strb	r3, [r7, #23]
 8003372:	e0a3      	b.n	80034bc <motion_begin_segment_locked+0x164>
        motion_axis_state_t *ax = &g_axis_state[axis];
 8003374:	7dfa      	ldrb	r2, [r7, #23]
 8003376:	4613      	mov	r3, r2
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	4413      	add	r3, r2
 800337c:	011b      	lsls	r3, r3, #4
 800337e:	4a55      	ldr	r2, [pc, #340]	@ (80034d4 <motion_begin_segment_locked+0x17c>)
 8003380:	4413      	add	r3, r2
 8003382:	613b      	str	r3, [r7, #16]
        uint32_t total   = motion_total_for_axis(seg, axis);
 8003384:	7dfb      	ldrb	r3, [r7, #23]
 8003386:	4619      	mov	r1, r3
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f7ff fc5d 	bl	8002c48 <motion_total_for_axis>
 800338e:	60f8      	str	r0, [r7, #12]
        uint16_t velTick = motion_velocity_for_axis(seg, axis);
 8003390:	7dfb      	ldrb	r3, [r7, #23]
 8003392:	4619      	mov	r1, r3
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	f7ff fc71 	bl	8002c7c <motion_velocity_for_axis>
 800339a:	4603      	mov	r3, r0
 800339c:	817b      	strh	r3, [r7, #10]

        ax->total_steps       = total;
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	68fa      	ldr	r2, [r7, #12]
 80033a2:	601a      	str	r2, [r3, #0]
        ax->target_steps      = 0u;
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	2200      	movs	r2, #0
 80033a8:	605a      	str	r2, [r3, #4]
        ax->emitted_steps     = 0u;
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	2200      	movs	r2, #0
 80033ae:	609a      	str	r2, [r3, #8]

        ax->velocity_per_tick = velTick;
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	897a      	ldrh	r2, [r7, #10]
 80033b4:	819a      	strh	r2, [r3, #12]
        ax->kp = motion_kp_for_axis(seg, axis);
 80033b6:	7dfb      	ldrb	r3, [r7, #23]
 80033b8:	4619      	mov	r1, r3
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f7ff fc78 	bl	8002cb0 <motion_kp_for_axis>
 80033c0:	4603      	mov	r3, r0
 80033c2:	461a      	mov	r2, r3
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	81da      	strh	r2, [r3, #14]
        ax->ki = motion_ki_for_axis(seg, axis);
 80033c8:	7dfb      	ldrb	r3, [r7, #23]
 80033ca:	4619      	mov	r1, r3
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	f7ff fc89 	bl	8002ce4 <motion_ki_for_axis>
 80033d2:	4603      	mov	r3, r0
 80033d4:	461a      	mov	r2, r3
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	821a      	strh	r2, [r3, #16]
        ax->kd = motion_kd_for_axis(seg, axis);
 80033da:	7dfb      	ldrb	r3, [r7, #23]
 80033dc:	4619      	mov	r1, r3
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f7ff fc9a 	bl	8002d18 <motion_kd_for_axis>
 80033e4:	4603      	mov	r3, r0
 80033e6:	461a      	mov	r2, r3
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	825a      	strh	r2, [r3, #18]

        /* guardas para atender DIR/ENABLE timings do TMC5160 */
        ax->step_high         = 0u;
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	2200      	movs	r2, #0
 80033f0:	751a      	strb	r2, [r3, #20]
        ax->step_low          = 0u; 
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	2200      	movs	r2, #0
 80033f6:	755a      	strb	r2, [r3, #21]
        ax->en_settle_ticks   = (total > 0u) ? MOTION_ENABLE_SETTLE_TICKS : 0u;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d001      	beq.n	8003402 <motion_begin_segment_locked+0xaa>
 80033fe:	2202      	movs	r2, #2
 8003400:	e000      	b.n	8003404 <motion_begin_segment_locked+0xac>
 8003402:	2200      	movs	r2, #0
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = MOTION_DIR_SETUP_TICKS;
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	2201      	movs	r2, #1
 800340e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        ax->dda_accum_q16     = 0u;
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	2200      	movs	r2, #0
 8003416:	619a      	str	r2, [r3, #24]
        ax->dda_inc_q16       = 0u;
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	2200      	movs	r2, #0
 800341c:	61da      	str	r2, [r3, #28]
        ax->v_target_sps      = ((uint32_t)velTick) * 1000u;  /* steps/s alvo (derivado do seu campo) */
 800341e:	897b      	ldrh	r3, [r7, #10]
 8003420:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003424:	fb03 f202 	mul.w	r2, r3, r2
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	621a      	str	r2, [r3, #32]
        if (ax->v_target_sps > MOTION_MAX_SPS) ax->v_target_sps = MOTION_MAX_SPS;
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8003434:	4293      	cmp	r3, r2
 8003436:	d903      	bls.n	8003440 <motion_begin_segment_locked+0xe8>
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 800343e:	621a      	str	r2, [r3, #32]
        /* Preserva v_actual_sps ao encadear segmentos (rampa só no início da lista) */
        if (g_status.state != MOTION_RUNNING) {
 8003440:	4b25      	ldr	r3, [pc, #148]	@ (80034d8 <motion_begin_segment_locked+0x180>)
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b02      	cmp	r3, #2
 8003448:	d002      	beq.n	8003450 <motion_begin_segment_locked+0xf8>
            ax->v_actual_sps  = 0u;
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	2200      	movs	r2, #0
 800344e:	625a      	str	r2, [r3, #36]	@ 0x24
        }
        ax->accel_sps2        = DEMO_ACCEL_SPS2;
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	4a22      	ldr	r2, [pc, #136]	@ (80034dc <motion_begin_segment_locked+0x184>)
 8003454:	629a      	str	r2, [r3, #40]	@ 0x28

        motion_hw_step_low(axis);
 8003456:	7dfb      	ldrb	r3, [r7, #23]
 8003458:	4618      	mov	r0, r3
 800345a:	f7ff fa71 	bl	8002940 <motion_hw_step_low>
        motion_hw_set_dir(axis, (uint8_t)((seg->dirMask >> axis) & 0x1u));
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	785b      	ldrb	r3, [r3, #1]
 8003462:	461a      	mov	r2, r3
 8003464:	7dfb      	ldrb	r3, [r7, #23]
 8003466:	fa42 f303 	asr.w	r3, r2, r3
 800346a:	b2db      	uxtb	r3, r3
 800346c:	f003 0301 	and.w	r3, r3, #1
 8003470:	b2da      	uxtb	r2, r3
 8003472:	7dfb      	ldrb	r3, [r7, #23]
 8003474:	4611      	mov	r1, r2
 8003476:	4618      	mov	r0, r3
 8003478:	f7ff f9be 	bl	80027f8 <motion_hw_set_dir>

        if (total > 0u) motion_hw_enable(axis, 1u);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d005      	beq.n	800348e <motion_begin_segment_locked+0x136>
 8003482:	7dfb      	ldrb	r3, [r7, #23]
 8003484:	2101      	movs	r1, #1
 8003486:	4618      	mov	r0, r3
 8003488:	f7ff f9f6 	bl	8002878 <motion_hw_enable>
 800348c:	e004      	b.n	8003498 <motion_begin_segment_locked+0x140>
        else            motion_hw_enable(axis, 0u);
 800348e:	7dfb      	ldrb	r3, [r7, #23]
 8003490:	2100      	movs	r1, #0
 8003492:	4618      	mov	r0, r3
 8003494:	f7ff f9f0 	bl	8002878 <motion_hw_enable>

        /* Não zera origem automaticamente; mantém a referência definida via set_origin */
        g_encoder_delta_tick[axis] = 0;
 8003498:	7dfb      	ldrb	r3, [r7, #23]
 800349a:	4a11      	ldr	r2, [pc, #68]	@ (80034e0 <motion_begin_segment_locked+0x188>)
 800349c:	2100      	movs	r1, #0
 800349e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_i_accum[axis] = 0;
 80034a2:	7dfb      	ldrb	r3, [r7, #23]
 80034a4:	4a0f      	ldr	r2, [pc, #60]	@ (80034e4 <motion_begin_segment_locked+0x18c>)
 80034a6:	2100      	movs	r1, #0
 80034a8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_prev_err[axis] = 0;
 80034ac:	7dfb      	ldrb	r3, [r7, #23]
 80034ae:	4a0e      	ldr	r2, [pc, #56]	@ (80034e8 <motion_begin_segment_locked+0x190>)
 80034b0:	2100      	movs	r1, #0
 80034b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80034b6:	7dfb      	ldrb	r3, [r7, #23]
 80034b8:	3301      	adds	r3, #1
 80034ba:	75fb      	strb	r3, [r7, #23]
 80034bc:	7dfb      	ldrb	r3, [r7, #23]
 80034be:	2b02      	cmp	r3, #2
 80034c0:	f67f af58 	bls.w	8003374 <motion_begin_segment_locked+0x1c>
 80034c4:	e000      	b.n	80034c8 <motion_begin_segment_locked+0x170>
    if (!seg) return;
 80034c6:	bf00      	nop
           (unsigned)seg->vx, (unsigned)seg->vy, (unsigned)seg->vz,
           (unsigned long)motion_total_for_axis(seg, AXIS_X),
           (unsigned long)motion_total_for_axis(seg, AXIS_Y),
           (unsigned long)motion_total_for_axis(seg, AXIS_Z));
#endif
}
 80034c8:	3718      	adds	r7, #24
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	2000016c 	.word	0x2000016c
 80034d4:	200000dc 	.word	0x200000dc
 80034d8:	200000d4 	.word	0x200000d4
 80034dc:	00030d40 	.word	0x00030d40
 80034e0:	20002dc8 	.word	0x20002dc8
 80034e4:	20002df8 	.word	0x20002df8
 80034e8:	20002e04 	.word	0x20002e04

080034ec <motion_try_start_next_locked>:

static uint8_t motion_try_start_next_locked(void) {
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b08c      	sub	sp, #48	@ 0x30
 80034f0:	af00      	add	r7, sp, #0
    move_queue_add_req_t next;
    if (!motion_queue_pop_locked(&next))
 80034f2:	1d3b      	adds	r3, r7, #4
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7ff feb9 	bl	800326c <motion_queue_pop_locked>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d101      	bne.n	8003504 <motion_try_start_next_locked+0x18>
        return 0u;
 8003500:	2300      	movs	r3, #0
 8003502:	e007      	b.n	8003514 <motion_try_start_next_locked+0x28>
    motion_begin_segment_locked(&next);
 8003504:	1d3b      	adds	r3, r7, #4
 8003506:	4618      	mov	r0, r3
 8003508:	f7ff ff26 	bl	8003358 <motion_begin_segment_locked>
    g_active_frame_id = next.frameId;
 800350c:	793a      	ldrb	r2, [r7, #4]
 800350e:	4b03      	ldr	r3, [pc, #12]	@ (800351c <motion_try_start_next_locked+0x30>)
 8003510:	701a      	strb	r2, [r3, #0]
#if MOTION_DEBUG_FLOW
    printf("[FLOW pop_next id=%u remaining=%u]\\r\\n", (unsigned)g_active_frame_id, (unsigned)g_queue_count);
#endif
    return 1u;
 8003512:	2301      	movs	r3, #1
}
 8003514:	4618      	mov	r0, r3
 8003516:	3730      	adds	r7, #48	@ 0x30
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	20002d74 	.word	0x20002d74

08003520 <motion_update_encoders>:

/* =======================
 *  Encoders
 * ======================= */
static void motion_update_encoders(void) {
 8003520:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003524:	b088      	sub	sp, #32
 8003526:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003528:	2300      	movs	r3, #0
 800352a:	77fb      	strb	r3, [r7, #31]
 800352c:	e067      	b.n	80035fe <motion_update_encoders+0xde>
        uint32_t now = motion_hw_encoder_read_raw(axis);
 800352e:	7ffb      	ldrb	r3, [r7, #31]
 8003530:	4618      	mov	r0, r3
 8003532:	f7ff fa29 	bl	8002988 <motion_hw_encoder_read_raw>
 8003536:	61b8      	str	r0, [r7, #24]
        uint8_t bits = motion_hw_encoder_bits(axis);
 8003538:	7ffb      	ldrb	r3, [r7, #31]
 800353a:	4618      	mov	r0, r3
 800353c:	f7ff fa4c 	bl	80029d8 <motion_hw_encoder_bits>
 8003540:	4603      	mov	r3, r0
 8003542:	75fb      	strb	r3, [r7, #23]
        if (bits == 16u) {
 8003544:	7dfb      	ldrb	r3, [r7, #23]
 8003546:	2b10      	cmp	r3, #16
 8003548:	d12d      	bne.n	80035a6 <motion_update_encoders+0x86>
            uint16_t prev = (uint16_t)g_encoder_last_raw[axis];
 800354a:	7ffb      	ldrb	r3, [r7, #31]
 800354c:	4a30      	ldr	r2, [pc, #192]	@ (8003610 <motion_update_encoders+0xf0>)
 800354e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003552:	81fb      	strh	r3, [r7, #14]
            int16_t delta = (int16_t)((uint16_t)now - prev);
 8003554:	69bb      	ldr	r3, [r7, #24]
 8003556:	b29a      	uxth	r2, r3
 8003558:	89fb      	ldrh	r3, [r7, #14]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	b29b      	uxth	r3, r3
 800355e:	81bb      	strh	r3, [r7, #12]
            g_encoder_last_raw[axis] = (uint16_t)now;
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	b29a      	uxth	r2, r3
 8003564:	7ffb      	ldrb	r3, [r7, #31]
 8003566:	4611      	mov	r1, r2
 8003568:	4a29      	ldr	r2, [pc, #164]	@ (8003610 <motion_update_encoders+0xf0>)
 800356a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_encoder_position[axis] += delta;
 800356e:	7ffb      	ldrb	r3, [r7, #31]
 8003570:	4a28      	ldr	r2, [pc, #160]	@ (8003614 <motion_update_encoders+0xf4>)
 8003572:	00db      	lsls	r3, r3, #3
 8003574:	4413      	add	r3, r2
 8003576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800357a:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 800357e:	17c8      	asrs	r0, r1, #31
 8003580:	460c      	mov	r4, r1
 8003582:	4605      	mov	r5, r0
 8003584:	7ff9      	ldrb	r1, [r7, #31]
 8003586:	eb12 0a04 	adds.w	sl, r2, r4
 800358a:	eb43 0b05 	adc.w	fp, r3, r5
 800358e:	4a21      	ldr	r2, [pc, #132]	@ (8003614 <motion_update_encoders+0xf4>)
 8003590:	00cb      	lsls	r3, r1, #3
 8003592:	4413      	add	r3, r2
 8003594:	e9c3 ab00 	strd	sl, fp, [r3]
            g_encoder_delta_tick[axis] = (int32_t)delta;
 8003598:	7ffb      	ldrb	r3, [r7, #31]
 800359a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800359e:	491e      	ldr	r1, [pc, #120]	@ (8003618 <motion_update_encoders+0xf8>)
 80035a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80035a4:	e028      	b.n	80035f8 <motion_update_encoders+0xd8>
#if MOTION_DEBUG_ENCODERS
            // Prints antigos removidos; CSV emitido no TIM7
#endif
        } else {
            int32_t delta = (int32_t)(now - g_encoder_last_raw[axis]);
 80035a6:	7ffb      	ldrb	r3, [r7, #31]
 80035a8:	4a19      	ldr	r2, [pc, #100]	@ (8003610 <motion_update_encoders+0xf0>)
 80035aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035ae:	69ba      	ldr	r2, [r7, #24]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	613b      	str	r3, [r7, #16]
            g_encoder_last_raw[axis] = now;
 80035b4:	7ffb      	ldrb	r3, [r7, #31]
 80035b6:	4916      	ldr	r1, [pc, #88]	@ (8003610 <motion_update_encoders+0xf0>)
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_encoder_position[axis] += delta;
 80035be:	7ffb      	ldrb	r3, [r7, #31]
 80035c0:	4a14      	ldr	r2, [pc, #80]	@ (8003614 <motion_update_encoders+0xf4>)
 80035c2:	00db      	lsls	r3, r3, #3
 80035c4:	4413      	add	r3, r2
 80035c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ca:	6939      	ldr	r1, [r7, #16]
 80035cc:	17c8      	asrs	r0, r1, #31
 80035ce:	4688      	mov	r8, r1
 80035d0:	4681      	mov	r9, r0
 80035d2:	7ff9      	ldrb	r1, [r7, #31]
 80035d4:	eb12 0008 	adds.w	r0, r2, r8
 80035d8:	6038      	str	r0, [r7, #0]
 80035da:	eb43 0309 	adc.w	r3, r3, r9
 80035de:	607b      	str	r3, [r7, #4]
 80035e0:	4a0c      	ldr	r2, [pc, #48]	@ (8003614 <motion_update_encoders+0xf4>)
 80035e2:	00cb      	lsls	r3, r1, #3
 80035e4:	4413      	add	r3, r2
 80035e6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80035ea:	e9c3 1200 	strd	r1, r2, [r3]
            g_encoder_delta_tick[axis] = delta;
 80035ee:	7ffb      	ldrb	r3, [r7, #31]
 80035f0:	4909      	ldr	r1, [pc, #36]	@ (8003618 <motion_update_encoders+0xf8>)
 80035f2:	693a      	ldr	r2, [r7, #16]
 80035f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80035f8:	7ffb      	ldrb	r3, [r7, #31]
 80035fa:	3301      	adds	r3, #1
 80035fc:	77fb      	strb	r3, [r7, #31]
 80035fe:	7ffb      	ldrb	r3, [r7, #31]
 8003600:	2b02      	cmp	r3, #2
 8003602:	d994      	bls.n	800352e <motion_update_encoders+0xe>
#if MOTION_DEBUG_ENCODERS
            // Prints antigos removidos; CSV emitido no TIM7
#endif
        }
    }
}
 8003604:	bf00      	nop
 8003606:	bf00      	nop
 8003608:	3720      	adds	r7, #32
 800360a:	46bd      	mov	sp, r7
 800360c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003610:	20002da0 	.word	0x20002da0
 8003614:	20002d88 	.word	0x20002d88
 8003618:	20002dc8 	.word	0x20002dc8

0800361c <motion_send_queue_add_ack>:

/* =======================
 *  Envio de respostas
 * ======================= */
static void motion_send_queue_add_ack(uint8_t frame_id, uint8_t status) {
 800361c:	b580      	push	{r7, lr}
 800361e:	b088      	sub	sp, #32
 8003620:	af02      	add	r7, sp, #8
 8003622:	4603      	mov	r3, r0
 8003624:	460a      	mov	r2, r1
 8003626:	71fb      	strb	r3, [r7, #7]
 8003628:	4613      	mov	r3, r2
 800362a:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[6];
    move_queue_add_ack_resp_t resp = { frame_id, status };
 800362c:	79fb      	ldrb	r3, [r7, #7]
 800362e:	733b      	strb	r3, [r7, #12]
 8003630:	79bb      	ldrb	r3, [r7, #6]
 8003632:	737b      	strb	r3, [r7, #13]
    if (move_queue_add_ack_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8003634:	f107 0110 	add.w	r1, r7, #16
 8003638:	f107 030c 	add.w	r3, r7, #12
 800363c:	2206      	movs	r2, #6
 800363e:	4618      	mov	r0, r3
 8003640:	f7fd feaf 	bl	80013a2 <move_queue_add_ack_resp_encoder>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d00c      	beq.n	8003664 <motion_send_queue_add_ack+0x48>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "ack", "encode_fail");
 800364a:	4a12      	ldr	r2, [pc, #72]	@ (8003694 <motion_send_queue_add_ack+0x78>)
 800364c:	4b12      	ldr	r3, [pc, #72]	@ (8003698 <motion_send_queue_add_ack+0x7c>)
 800364e:	9301      	str	r3, [sp, #4]
 8003650:	4b12      	ldr	r3, [pc, #72]	@ (800369c <motion_send_queue_add_ack+0x80>)
 8003652:	9300      	str	r3, [sp, #0]
 8003654:	4613      	mov	r3, r2
 8003656:	f06f 0201 	mvn.w	r2, #1
 800365a:	2164      	movs	r1, #100	@ 0x64
 800365c:	2002      	movs	r0, #2
 800365e:	f7fe ffd5 	bl	800260c <log_event_auto>
 8003662:	e014      	b.n	800368e <motion_send_queue_add_ack+0x72>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8003664:	f107 0310 	add.w	r3, r7, #16
 8003668:	2106      	movs	r1, #6
 800366a:	4618      	mov	r0, r3
 800366c:	f002 fbe8 	bl	8005e40 <app_resp_push>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d00b      	beq.n	800368e <motion_send_queue_add_ack+0x72>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "ack", "queue_full");
 8003676:	4a07      	ldr	r2, [pc, #28]	@ (8003694 <motion_send_queue_add_ack+0x78>)
 8003678:	4b09      	ldr	r3, [pc, #36]	@ (80036a0 <motion_send_queue_add_ack+0x84>)
 800367a:	9301      	str	r3, [sp, #4]
 800367c:	4b07      	ldr	r3, [pc, #28]	@ (800369c <motion_send_queue_add_ack+0x80>)
 800367e:	9300      	str	r3, [sp, #0]
 8003680:	4613      	mov	r3, r2
 8003682:	f06f 0203 	mvn.w	r2, #3
 8003686:	2164      	movs	r1, #100	@ 0x64
 8003688:	2002      	movs	r0, #2
 800368a:	f7fe ffbf 	bl	800260c <log_event_auto>
    }
}
 800368e:	3718      	adds	r7, #24
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	08010e2c 	.word	0x08010e2c
 8003698:	08010e44 	.word	0x08010e44
 800369c:	08010e50 	.word	0x08010e50
 80036a0:	08010e54 	.word	0x08010e54

080036a4 <motion_send_queue_status_response>:

static void motion_send_queue_status_response(uint8_t frame_id) {
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b08a      	sub	sp, #40	@ 0x28
 80036a8:	af02      	add	r7, sp, #8
 80036aa:	4603      	mov	r3, r0
 80036ac:	71fb      	strb	r3, [r7, #7]
    uint8_t raw[12];
    move_queue_status_resp_t resp = {
 80036ae:	79fb      	ldrb	r3, [r7, #7]
 80036b0:	733b      	strb	r3, [r7, #12]
        .frameId = frame_id,
        .status  = (uint8_t)g_status.state,
 80036b2:	4b27      	ldr	r3, [pc, #156]	@ (8003750 <motion_send_queue_status_response+0xac>)
 80036b4:	781b      	ldrb	r3, [r3, #0]
 80036b6:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80036b8:	737b      	strb	r3, [r7, #13]
        .pidErrX = (uint8_t)g_status.pidErrX,
 80036ba:	4b25      	ldr	r3, [pc, #148]	@ (8003750 <motion_send_queue_status_response+0xac>)
 80036bc:	795b      	ldrb	r3, [r3, #5]
 80036be:	b25b      	sxtb	r3, r3
 80036c0:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80036c2:	73bb      	strb	r3, [r7, #14]
        .pidErrY = (uint8_t)g_status.pidErrY,
 80036c4:	4b22      	ldr	r3, [pc, #136]	@ (8003750 <motion_send_queue_status_response+0xac>)
 80036c6:	799b      	ldrb	r3, [r3, #6]
 80036c8:	b25b      	sxtb	r3, r3
 80036ca:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80036cc:	73fb      	strb	r3, [r7, #15]
        .pidErrZ = (uint8_t)g_status.pidErrZ,
 80036ce:	4b20      	ldr	r3, [pc, #128]	@ (8003750 <motion_send_queue_status_response+0xac>)
 80036d0:	79db      	ldrb	r3, [r3, #7]
 80036d2:	b25b      	sxtb	r3, r3
 80036d4:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80036d6:	743b      	strb	r3, [r7, #16]
        .pctX    = g_status.pctX,
 80036d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003750 <motion_send_queue_status_response+0xac>)
 80036da:	789b      	ldrb	r3, [r3, #2]
 80036dc:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80036de:	747b      	strb	r3, [r7, #17]
        .pctY    = g_status.pctY,
 80036e0:	4b1b      	ldr	r3, [pc, #108]	@ (8003750 <motion_send_queue_status_response+0xac>)
 80036e2:	78db      	ldrb	r3, [r3, #3]
 80036e4:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80036e6:	74bb      	strb	r3, [r7, #18]
        .pctZ    = g_status.pctZ,
 80036e8:	4b19      	ldr	r3, [pc, #100]	@ (8003750 <motion_send_queue_status_response+0xac>)
 80036ea:	791b      	ldrb	r3, [r3, #4]
 80036ec:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80036ee:	74fb      	strb	r3, [r7, #19]
    };
    if (move_queue_status_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 80036f0:	f107 0114 	add.w	r1, r7, #20
 80036f4:	f107 030c 	add.w	r3, r7, #12
 80036f8:	220c      	movs	r2, #12
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7fd ff09 	bl	8001512 <move_queue_status_resp_encoder>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d00c      	beq.n	8003720 <motion_send_queue_status_response+0x7c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "status", "encode_fail");
 8003706:	4a13      	ldr	r2, [pc, #76]	@ (8003754 <motion_send_queue_status_response+0xb0>)
 8003708:	4b13      	ldr	r3, [pc, #76]	@ (8003758 <motion_send_queue_status_response+0xb4>)
 800370a:	9301      	str	r3, [sp, #4]
 800370c:	4b13      	ldr	r3, [pc, #76]	@ (800375c <motion_send_queue_status_response+0xb8>)
 800370e:	9300      	str	r3, [sp, #0]
 8003710:	4613      	mov	r3, r2
 8003712:	f06f 0201 	mvn.w	r2, #1
 8003716:	2164      	movs	r1, #100	@ 0x64
 8003718:	2002      	movs	r0, #2
 800371a:	f7fe ff77 	bl	800260c <log_event_auto>
 800371e:	e014      	b.n	800374a <motion_send_queue_status_response+0xa6>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8003720:	f107 0314 	add.w	r3, r7, #20
 8003724:	210c      	movs	r1, #12
 8003726:	4618      	mov	r0, r3
 8003728:	f002 fb8a 	bl	8005e40 <app_resp_push>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d00b      	beq.n	800374a <motion_send_queue_status_response+0xa6>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "status", "queue_full");
 8003732:	4a08      	ldr	r2, [pc, #32]	@ (8003754 <motion_send_queue_status_response+0xb0>)
 8003734:	4b0a      	ldr	r3, [pc, #40]	@ (8003760 <motion_send_queue_status_response+0xbc>)
 8003736:	9301      	str	r3, [sp, #4]
 8003738:	4b08      	ldr	r3, [pc, #32]	@ (800375c <motion_send_queue_status_response+0xb8>)
 800373a:	9300      	str	r3, [sp, #0]
 800373c:	4613      	mov	r3, r2
 800373e:	f06f 0203 	mvn.w	r2, #3
 8003742:	2164      	movs	r1, #100	@ 0x64
 8003744:	2002      	movs	r0, #2
 8003746:	f7fe ff61 	bl	800260c <log_event_auto>
    }
}
 800374a:	3720      	adds	r7, #32
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}
 8003750:	200000d4 	.word	0x200000d4
 8003754:	08010e2c 	.word	0x08010e2c
 8003758:	08010e44 	.word	0x08010e44
 800375c:	08010e60 	.word	0x08010e60
 8003760:	08010e54 	.word	0x08010e54

08003764 <motion_send_start_response>:

static void motion_send_start_response(uint8_t frame_id, uint8_t status, uint8_t depth) {
 8003764:	b580      	push	{r7, lr}
 8003766:	b088      	sub	sp, #32
 8003768:	af02      	add	r7, sp, #8
 800376a:	4603      	mov	r3, r0
 800376c:	71fb      	strb	r3, [r7, #7]
 800376e:	460b      	mov	r3, r1
 8003770:	71bb      	strb	r3, [r7, #6]
 8003772:	4613      	mov	r3, r2
 8003774:	717b      	strb	r3, [r7, #5]
    uint8_t raw[6];
    start_move_resp_t resp; resp.frameId = frame_id; resp.status = status; resp.depth = depth;
 8003776:	79fb      	ldrb	r3, [r7, #7]
 8003778:	733b      	strb	r3, [r7, #12]
 800377a:	79bb      	ldrb	r3, [r7, #6]
 800377c:	737b      	strb	r3, [r7, #13]
 800377e:	797b      	ldrb	r3, [r7, #5]
 8003780:	73bb      	strb	r3, [r7, #14]
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8003782:	f107 0110 	add.w	r1, r7, #16
 8003786:	f107 030c 	add.w	r3, r7, #12
 800378a:	2206      	movs	r2, #6
 800378c:	4618      	mov	r0, r3
 800378e:	f7fd ffb0 	bl	80016f2 <start_move_resp_encoder>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d115      	bne.n	80037c4 <motion_send_start_response+0x60>
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8003798:	f107 0310 	add.w	r3, r7, #16
 800379c:	2106      	movs	r1, #6
 800379e:	4618      	mov	r0, r3
 80037a0:	f002 fb4e 	bl	8005e40 <app_resp_push>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d00d      	beq.n	80037c6 <motion_send_start_response+0x62>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "start", "resp_queue_full");
 80037aa:	4a08      	ldr	r2, [pc, #32]	@ (80037cc <motion_send_start_response+0x68>)
 80037ac:	4b08      	ldr	r3, [pc, #32]	@ (80037d0 <motion_send_start_response+0x6c>)
 80037ae:	9301      	str	r3, [sp, #4]
 80037b0:	4b08      	ldr	r3, [pc, #32]	@ (80037d4 <motion_send_start_response+0x70>)
 80037b2:	9300      	str	r3, [sp, #0]
 80037b4:	4613      	mov	r3, r2
 80037b6:	f06f 0203 	mvn.w	r2, #3
 80037ba:	2164      	movs	r1, #100	@ 0x64
 80037bc:	2002      	movs	r0, #2
 80037be:	f7fe ff25 	bl	800260c <log_event_auto>
 80037c2:	e000      	b.n	80037c6 <motion_send_start_response+0x62>
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 80037c4:	bf00      	nop
    }
}
 80037c6:	3718      	adds	r7, #24
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	08010e2c 	.word	0x08010e2c
 80037d0:	08010e68 	.word	0x08010e68
 80037d4:	08010e78 	.word	0x08010e78

080037d8 <motion_send_move_end_response>:

static void motion_send_move_end_response(uint8_t frame_id, uint8_t status) {
 80037d8:	b580      	push	{r7, lr}
 80037da:	b088      	sub	sp, #32
 80037dc:	af02      	add	r7, sp, #8
 80037de:	4603      	mov	r3, r0
 80037e0:	460a      	mov	r2, r1
 80037e2:	71fb      	strb	r3, [r7, #7]
 80037e4:	4613      	mov	r3, r2
 80037e6:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[5];
    move_end_resp_t resp; resp.frameId = frame_id; resp.status = status;
 80037e8:	79fb      	ldrb	r3, [r7, #7]
 80037ea:	733b      	strb	r3, [r7, #12]
 80037ec:	79bb      	ldrb	r3, [r7, #6]
 80037ee:	737b      	strb	r3, [r7, #13]
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 80037f0:	f107 0110 	add.w	r1, r7, #16
 80037f4:	f107 030c 	add.w	r3, r7, #12
 80037f8:	2205      	movs	r2, #5
 80037fa:	4618      	mov	r0, r3
 80037fc:	f7fd fd1e 	bl	800123c <move_end_resp_encoder>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d115      	bne.n	8003832 <motion_send_move_end_response+0x5a>
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8003806:	f107 0310 	add.w	r3, r7, #16
 800380a:	2105      	movs	r1, #5
 800380c:	4618      	mov	r0, r3
 800380e:	f002 fb17 	bl	8005e40 <app_resp_push>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d00d      	beq.n	8003834 <motion_send_move_end_response+0x5c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "move_end", "resp_queue_full");
 8003818:	4a08      	ldr	r2, [pc, #32]	@ (800383c <motion_send_move_end_response+0x64>)
 800381a:	4b09      	ldr	r3, [pc, #36]	@ (8003840 <motion_send_move_end_response+0x68>)
 800381c:	9301      	str	r3, [sp, #4]
 800381e:	4b09      	ldr	r3, [pc, #36]	@ (8003844 <motion_send_move_end_response+0x6c>)
 8003820:	9300      	str	r3, [sp, #0]
 8003822:	4613      	mov	r3, r2
 8003824:	f06f 0203 	mvn.w	r2, #3
 8003828:	2164      	movs	r1, #100	@ 0x64
 800382a:	2002      	movs	r0, #2
 800382c:	f7fe feee 	bl	800260c <log_event_auto>
 8003830:	e000      	b.n	8003834 <motion_send_move_end_response+0x5c>
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8003832:	bf00      	nop
    }
}
 8003834:	3718      	adds	r7, #24
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	08010e2c 	.word	0x08010e2c
 8003840:	08010e68 	.word	0x08010e68
 8003844:	08010e80 	.word	0x08010e80

08003848 <motion_service_init>:


/* =======================
 *  Init
 * ======================= */
void motion_service_init(void) {
 8003848:	b580      	push	{r7, lr}
 800384a:	b088      	sub	sp, #32
 800384c:	af04      	add	r7, sp, #16
    uint32_t primask = motion_lock();
 800384e:	f7ff f907 	bl	8002a60 <motion_lock>
 8003852:	60b8      	str	r0, [r7, #8]

    memset(&g_status, 0, sizeof g_status);
 8003854:	2208      	movs	r2, #8
 8003856:	2100      	movs	r1, #0
 8003858:	4867      	ldr	r0, [pc, #412]	@ (80039f8 <motion_service_init+0x1b0>)
 800385a:	f00c fac1 	bl	800fde0 <memset>
    memset(g_axis_state, 0, sizeof g_axis_state);
 800385e:	2290      	movs	r2, #144	@ 0x90
 8003860:	2100      	movs	r1, #0
 8003862:	4866      	ldr	r0, [pc, #408]	@ (80039fc <motion_service_init+0x1b4>)
 8003864:	f00c fabc 	bl	800fde0 <memset>
    memset(g_queue, 0, sizeof g_queue);
 8003868:	f44f 5230 	mov.w	r2, #11264	@ 0x2c00
 800386c:	2100      	movs	r1, #0
 800386e:	4864      	ldr	r0, [pc, #400]	@ (8003a00 <motion_service_init+0x1b8>)
 8003870:	f00c fab6 	bl	800fde0 <memset>
    memset(g_encoder_position, 0, sizeof g_encoder_position);
 8003874:	2218      	movs	r2, #24
 8003876:	2100      	movs	r1, #0
 8003878:	4862      	ldr	r0, [pc, #392]	@ (8003a04 <motion_service_init+0x1bc>)
 800387a:	f00c fab1 	bl	800fde0 <memset>
    memset(g_encoder_last_raw, 0, sizeof g_encoder_last_raw);
 800387e:	220c      	movs	r2, #12
 8003880:	2100      	movs	r1, #0
 8003882:	4861      	ldr	r0, [pc, #388]	@ (8003a08 <motion_service_init+0x1c0>)
 8003884:	f00c faac 	bl	800fde0 <memset>
    memset(g_encoder_origin, 0, sizeof g_encoder_origin);
 8003888:	2218      	movs	r2, #24
 800388a:	2100      	movs	r1, #0
 800388c:	485f      	ldr	r0, [pc, #380]	@ (8003a0c <motion_service_init+0x1c4>)
 800388e:	f00c faa7 	bl	800fde0 <memset>
    memset(g_encoder_delta_tick, 0, sizeof g_encoder_delta_tick);
 8003892:	220c      	movs	r2, #12
 8003894:	2100      	movs	r1, #0
 8003896:	485e      	ldr	r0, [pc, #376]	@ (8003a10 <motion_service_init+0x1c8>)
 8003898:	f00c faa2 	bl	800fde0 <memset>
    memset(g_pi_i_accum, 0, sizeof g_pi_i_accum);
 800389c:	220c      	movs	r2, #12
 800389e:	2100      	movs	r1, #0
 80038a0:	485c      	ldr	r0, [pc, #368]	@ (8003a14 <motion_service_init+0x1cc>)
 80038a2:	f00c fa9d 	bl	800fde0 <memset>
    memset(g_pi_prev_err, 0, sizeof g_pi_prev_err);
 80038a6:	220c      	movs	r2, #12
 80038a8:	2100      	movs	r1, #0
 80038aa:	485b      	ldr	r0, [pc, #364]	@ (8003a18 <motion_service_init+0x1d0>)
 80038ac:	f00c fa98 	bl	800fde0 <memset>
    memset(g_origin_base32, 0, sizeof g_origin_base32);
 80038b0:	220c      	movs	r2, #12
 80038b2:	2100      	movs	r1, #0
 80038b4:	4859      	ldr	r0, [pc, #356]	@ (8003a1c <motion_service_init+0x1d4>)
 80038b6:	f00c fa93 	bl	800fde0 <memset>
    memset(g_pi_d_filt, 0, sizeof g_pi_d_filt);
 80038ba:	220c      	movs	r2, #12
 80038bc:	2100      	movs	r1, #0
 80038be:	4858      	ldr	r0, [pc, #352]	@ (8003a20 <motion_service_init+0x1d8>)
 80038c0:	f00c fa8e 	bl	800fde0 <memset>
    memset(g_v_accum, 0, sizeof g_v_accum);
 80038c4:	220c      	movs	r2, #12
 80038c6:	2100      	movs	r1, #0
 80038c8:	4856      	ldr	r0, [pc, #344]	@ (8003a24 <motion_service_init+0x1dc>)
 80038ca:	f00c fa89 	bl	800fde0 <memset>
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_queue_rem_steps[a] = 0u;
 80038ce:	2300      	movs	r3, #0
 80038d0:	73fb      	strb	r3, [r7, #15]
 80038d2:	e007      	b.n	80038e4 <motion_service_init+0x9c>
 80038d4:	7bfb      	ldrb	r3, [r7, #15]
 80038d6:	4a54      	ldr	r2, [pc, #336]	@ (8003a28 <motion_service_init+0x1e0>)
 80038d8:	2100      	movs	r1, #0
 80038da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80038de:	7bfb      	ldrb	r3, [r7, #15]
 80038e0:	3301      	adds	r3, #1
 80038e2:	73fb      	strb	r3, [r7, #15]
 80038e4:	7bfb      	ldrb	r3, [r7, #15]
 80038e6:	2b02      	cmp	r3, #2
 80038e8:	d9f4      	bls.n	80038d4 <motion_service_init+0x8c>
    memset((void*)g_csv_active, 0, sizeof g_csv_active);
 80038ea:	2203      	movs	r2, #3
 80038ec:	2100      	movs	r1, #0
 80038ee:	484f      	ldr	r0, [pc, #316]	@ (8003a2c <motion_service_init+0x1e4>)
 80038f0:	f00c fa76 	bl	800fde0 <memset>
    memset((void*)g_csv_t0_ms, 0, sizeof g_csv_t0_ms);
 80038f4:	220c      	movs	r2, #12
 80038f6:	2100      	movs	r1, #0
 80038f8:	484d      	ldr	r0, [pc, #308]	@ (8003a30 <motion_service_init+0x1e8>)
 80038fa:	f00c fa71 	bl	800fde0 <memset>
    memset((void*)g_csv_stepcount, 0, sizeof g_csv_stepcount);
 80038fe:	220c      	movs	r2, #12
 8003900:	2100      	movs	r1, #0
 8003902:	484c      	ldr	r0, [pc, #304]	@ (8003a34 <motion_service_init+0x1ec>)
 8003904:	f00c fa6c 	bl	800fde0 <memset>
    memset((void*)g_csv_next_ms, 0, sizeof g_csv_next_ms);
 8003908:	220c      	movs	r2, #12
 800390a:	2100      	movs	r1, #0
 800390c:	484a      	ldr	r0, [pc, #296]	@ (8003a38 <motion_service_init+0x1f0>)
 800390e:	f00c fa67 	bl	800fde0 <memset>
    memset((void*)g_csv_armed, 0, sizeof g_csv_armed);
 8003912:	2203      	movs	r2, #3
 8003914:	2100      	movs	r1, #0
 8003916:	4849      	ldr	r0, [pc, #292]	@ (8003a3c <motion_service_init+0x1f4>)
 8003918:	f00c fa62 	bl	800fde0 <memset>
    memset((void*)g_csv_t0_t6, 0, sizeof g_csv_t0_t6);
 800391c:	220c      	movs	r2, #12
 800391e:	2100      	movs	r1, #0
 8003920:	4847      	ldr	r0, [pc, #284]	@ (8003a40 <motion_service_init+0x1f8>)
 8003922:	f00c fa5d 	bl	800fde0 <memset>
    memset((void*)g_csv_next_t6, 0, sizeof g_csv_next_t6);
 8003926:	220c      	movs	r2, #12
 8003928:	2100      	movs	r1, #0
 800392a:	4846      	ldr	r0, [pc, #280]	@ (8003a44 <motion_service_init+0x1fc>)
 800392c:	f00c fa58 	bl	800fde0 <memset>
    memset((void*)g_csv_seq, 0, sizeof g_csv_seq);
 8003930:	220c      	movs	r2, #12
 8003932:	2100      	movs	r1, #0
 8003934:	4844      	ldr	r0, [pc, #272]	@ (8003a48 <motion_service_init+0x200>)
 8003936:	f00c fa53 	bl	800fde0 <memset>
    g_tim6_ticks = 0u;
 800393a:	4b44      	ldr	r3, [pc, #272]	@ (8003a4c <motion_service_init+0x204>)
 800393c:	2200      	movs	r2, #0
 800393e:	601a      	str	r2, [r3, #0]
#if MOTION_CSV_PRODUCE_IN_TIM6
    csv_ring_reset();
#endif

    g_status.state = MOTION_IDLE;
 8003940:	4b2d      	ldr	r3, [pc, #180]	@ (80039f8 <motion_service_init+0x1b0>)
 8003942:	2200      	movs	r2, #0
 8003944:	701a      	strb	r2, [r3, #0]
    g_queue_head = g_queue_tail = g_queue_count = 0u;
 8003946:	4b42      	ldr	r3, [pc, #264]	@ (8003a50 <motion_service_init+0x208>)
 8003948:	2200      	movs	r2, #0
 800394a:	801a      	strh	r2, [r3, #0]
 800394c:	4b41      	ldr	r3, [pc, #260]	@ (8003a54 <motion_service_init+0x20c>)
 800394e:	2200      	movs	r2, #0
 8003950:	701a      	strb	r2, [r3, #0]
 8003952:	4b40      	ldr	r3, [pc, #256]	@ (8003a54 <motion_service_init+0x20c>)
 8003954:	781a      	ldrb	r2, [r3, #0]
 8003956:	4b40      	ldr	r3, [pc, #256]	@ (8003a58 <motion_service_init+0x210>)
 8003958:	701a      	strb	r2, [r3, #0]
    g_has_active_segment = 0u;
 800395a:	4b40      	ldr	r3, [pc, #256]	@ (8003a5c <motion_service_init+0x214>)
 800395c:	2200      	movs	r2, #0
 800395e:	701a      	strb	r2, [r3, #0]

    motion_stop_all_axes_locked();
 8003960:	f7ff fbb2 	bl	80030c8 <motion_stop_all_axes_locked>
    motion_refresh_status_locked();
 8003964:	f7ff fa0a 	bl	8002d7c <motion_refresh_status_locked>
    motion_unlock(primask);
 8003968:	68b8      	ldr	r0, [r7, #8]
 800396a:	f7ff f88a 	bl	8002a82 <motion_unlock>

    motion_hw_init();
 800396e:	f7fe febb 	bl	80026e8 <motion_hw_init>

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003972:	2300      	movs	r3, #0
 8003974:	73bb      	strb	r3, [r7, #14]
 8003976:	e01a      	b.n	80039ae <motion_service_init+0x166>
        uint32_t raw = motion_hw_encoder_read_raw(axis);
 8003978:	7bbb      	ldrb	r3, [r7, #14]
 800397a:	4618      	mov	r0, r3
 800397c:	f7ff f804 	bl	8002988 <motion_hw_encoder_read_raw>
 8003980:	6078      	str	r0, [r7, #4]
        if (motion_hw_encoder_bits(axis) == 16u) {
 8003982:	7bbb      	ldrb	r3, [r7, #14]
 8003984:	4618      	mov	r0, r3
 8003986:	f7ff f827 	bl	80029d8 <motion_hw_encoder_bits>
 800398a:	4603      	mov	r3, r0
 800398c:	2b10      	cmp	r3, #16
 800398e:	d106      	bne.n	800399e <motion_service_init+0x156>
            g_encoder_last_raw[axis] = raw & 0xFFFFu;
 8003990:	7bbb      	ldrb	r3, [r7, #14]
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	b292      	uxth	r2, r2
 8003996:	491c      	ldr	r1, [pc, #112]	@ (8003a08 <motion_service_init+0x1c0>)
 8003998:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800399c:	e004      	b.n	80039a8 <motion_service_init+0x160>
        } else {
            g_encoder_last_raw[axis] = raw;
 800399e:	7bbb      	ldrb	r3, [r7, #14]
 80039a0:	4919      	ldr	r1, [pc, #100]	@ (8003a08 <motion_service_init+0x1c0>)
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80039a8:	7bbb      	ldrb	r3, [r7, #14]
 80039aa:	3301      	adds	r3, #1
 80039ac:	73bb      	strb	r3, [r7, #14]
 80039ae:	7bbb      	ldrb	r3, [r7, #14]
 80039b0:	2b02      	cmp	r3, #2
 80039b2:	d9e1      	bls.n	8003978 <motion_service_init+0x130>
        }
    }

    if (HAL_TIM_Base_Start_IT(&htim6) != HAL_OK) Error_Handler();
 80039b4:	482a      	ldr	r0, [pc, #168]	@ (8003a60 <motion_service_init+0x218>)
 80039b6:	f008 f90b 	bl	800bbd0 <HAL_TIM_Base_Start_IT>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <motion_service_init+0x17c>
 80039c0:	f002 fe0a 	bl	80065d8 <Error_Handler>
    if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK) Error_Handler();
 80039c4:	4827      	ldr	r0, [pc, #156]	@ (8003a64 <motion_service_init+0x21c>)
 80039c6:	f008 f903 	bl	800bbd0 <HAL_TIM_Base_Start_IT>
 80039ca:	4603      	mov	r3, r0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d001      	beq.n	80039d4 <motion_service_init+0x18c>
 80039d0:	f002 fe02 	bl	80065d8 <Error_Handler>

    LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "timers_ready");
 80039d4:	4a24      	ldr	r2, [pc, #144]	@ (8003a68 <motion_service_init+0x220>)
 80039d6:	4b25      	ldr	r3, [pc, #148]	@ (8003a6c <motion_service_init+0x224>)
 80039d8:	9302      	str	r3, [sp, #8]
 80039da:	4b25      	ldr	r3, [pc, #148]	@ (8003a70 <motion_service_init+0x228>)
 80039dc:	9301      	str	r3, [sp, #4]
 80039de:	4b25      	ldr	r3, [pc, #148]	@ (8003a74 <motion_service_init+0x22c>)
 80039e0:	9300      	str	r3, [sp, #0]
 80039e2:	4613      	mov	r3, r2
 80039e4:	2200      	movs	r2, #0
 80039e6:	2100      	movs	r1, #0
 80039e8:	2002      	movs	r0, #2
 80039ea:	f7fe fe0f 	bl	800260c <log_event_auto>
}
 80039ee:	bf00      	nop
 80039f0:	3710      	adds	r7, #16
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	200000d4 	.word	0x200000d4
 80039fc:	200000dc 	.word	0x200000dc
 8003a00:	20000170 	.word	0x20000170
 8003a04:	20002d88 	.word	0x20002d88
 8003a08:	20002da0 	.word	0x20002da0
 8003a0c:	20002db0 	.word	0x20002db0
 8003a10:	20002dc8 	.word	0x20002dc8
 8003a14:	20002df8 	.word	0x20002df8
 8003a18:	20002e04 	.word	0x20002e04
 8003a1c:	20002dd4 	.word	0x20002dd4
 8003a20:	20002de0 	.word	0x20002de0
 8003a24:	20002dec 	.word	0x20002dec
 8003a28:	20002d78 	.word	0x20002d78
 8003a2c:	20002e28 	.word	0x20002e28
 8003a30:	20002e2c 	.word	0x20002e2c
 8003a34:	20002e38 	.word	0x20002e38
 8003a38:	20002e44 	.word	0x20002e44
 8003a3c:	20002e50 	.word	0x20002e50
 8003a40:	20002e54 	.word	0x20002e54
 8003a44:	20002e60 	.word	0x20002e60
 8003a48:	20002e6c 	.word	0x20002e6c
 8003a4c:	200000d0 	.word	0x200000d0
 8003a50:	20002d72 	.word	0x20002d72
 8003a54:	20002d71 	.word	0x20002d71
 8003a58:	20002d70 	.word	0x20002d70
 8003a5c:	2000016c 	.word	0x2000016c
 8003a60:	20003138 	.word	0x20003138
 8003a64:	20003184 	.word	0x20003184
 8003a68:	08010e2c 	.word	0x08010e2c
 8003a6c:	08010e8c 	.word	0x08010e8c
 8003a70:	08010e9c 	.word	0x08010e9c
 8003a74:	08010ea0 	.word	0x08010ea0

08003a78 <motion_on_tim6_tick>:
 *  - fecha largura de pulso
 *  - DEMO: DDA suave
 *  - Fila: caminho original
 * ======================= */
void motion_on_tim6_tick(void)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b09a      	sub	sp, #104	@ 0x68
 8003a7c:	af02      	add	r7, sp, #8
    // Incrementa base de tempo de 50 kHz para telemetria
    g_tim6_ticks++;
 8003a7e:	4ba0      	ldr	r3, [pc, #640]	@ (8003d00 <motion_on_tim6_tick+0x288>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	3301      	adds	r3, #1
 8003a84:	4a9e      	ldr	r2, [pc, #632]	@ (8003d00 <motion_on_tim6_tick+0x288>)
 8003a86:	6013      	str	r3, [r2, #0]
    if (g_status.state != MOTION_RUNNING || !g_has_active_segment)
 8003a88:	4b9e      	ldr	r3, [pc, #632]	@ (8003d04 <motion_on_tim6_tick+0x28c>)
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	f040 831b 	bne.w	80040ca <motion_on_tim6_tick+0x652>
 8003a94:	4b9c      	ldr	r3, [pc, #624]	@ (8003d08 <motion_on_tim6_tick+0x290>)
 8003a96:	781b      	ldrb	r3, [r3, #0]
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	f000 8315 	beq.w	80040ca <motion_on_tim6_tick+0x652>
        return;

    /* 1) Fecha pulsos altos pendentes (garante largura do STEP) */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8003aa6:	e02e      	b.n	8003b06 <motion_on_tim6_tick+0x8e>
        motion_axis_state_t *ax = &g_axis_state[axis];
 8003aa8:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8003aac:	4613      	mov	r3, r2
 8003aae:	005b      	lsls	r3, r3, #1
 8003ab0:	4413      	add	r3, r2
 8003ab2:	011b      	lsls	r3, r3, #4
 8003ab4:	4a95      	ldr	r2, [pc, #596]	@ (8003d0c <motion_on_tim6_tick+0x294>)
 8003ab6:	4413      	add	r3, r2
 8003ab8:	607b      	str	r3, [r7, #4]
        if (ax->step_high) {
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	7d1b      	ldrb	r3, [r3, #20]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d012      	beq.n	8003ae8 <motion_on_tim6_tick+0x70>
            if (--ax->step_high == 0u) {
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	7d1b      	ldrb	r3, [r3, #20]
 8003ac6:	3b01      	subs	r3, #1
 8003ac8:	b2da      	uxtb	r2, r3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	751a      	strb	r2, [r3, #20]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	7d1b      	ldrb	r3, [r3, #20]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d112      	bne.n	8003afc <motion_on_tim6_tick+0x84>
                motion_hw_step_low(axis);
 8003ad6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003ada:	4618      	mov	r0, r3
 8003adc:	f7fe ff30 	bl	8002940 <motion_hw_step_low>
                ax->step_low = MOTION_STEP_LOW_TICKS; /* Para voltar ao comportamento anterior, defina MOTION_STEP_LOW_TICKS=0u */
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	755a      	strb	r2, [r3, #21]
 8003ae6:	e009      	b.n	8003afc <motion_on_tim6_tick+0x84>
            }
        } else if (ax->step_low) {
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	7d5b      	ldrb	r3, [r3, #21]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d005      	beq.n	8003afc <motion_on_tim6_tick+0x84>
            --ax->step_low;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	7d5b      	ldrb	r3, [r3, #21]
 8003af4:	3b01      	subs	r3, #1
 8003af6:	b2da      	uxtb	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	755a      	strb	r2, [r3, #21]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003afc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003b00:	3301      	adds	r3, #1
 8003b02:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8003b06:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d9cc      	bls.n	8003aa8 <motion_on_tim6_tick+0x30>
        }
    }

    if (g_demo_continuous) {
 8003b0e:	4b80      	ldr	r3, [pc, #512]	@ (8003d10 <motion_on_tim6_tick+0x298>)
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	f000 80ef 	beq.w	8003cf8 <motion_on_tim6_tick+0x280>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 8003b20:	e0e4      	b.n	8003cec <motion_on_tim6_tick+0x274>
            motion_axis_state_t *ax = &g_axis_state[axis];
 8003b22:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8003b26:	4613      	mov	r3, r2
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	4413      	add	r3, r2
 8003b2c:	011b      	lsls	r3, r3, #4
 8003b2e:	4a77      	ldr	r2, [pc, #476]	@ (8003d0c <motion_on_tim6_tick+0x294>)
 8003b30:	4413      	add	r3, r2
 8003b32:	633b      	str	r3, [r7, #48]	@ 0x30

            if (ax->emitted_steps >= ax->total_steps) continue;
 8003b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b36:	689a      	ldr	r2, [r3, #8]
 8003b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	f080 80cb 	bcs.w	8003cd8 <motion_on_tim6_tick+0x260>

            /* guardas de ENABLE e DIR (atendem setup/hold do TMC5160) */
            if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 8003b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b44:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d008      	beq.n	8003b5e <motion_on_tim6_tick+0xe6>
 8003b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b4e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003b52:	3b01      	subs	r3, #1
 8003b54:	b2da      	uxtb	r2, r3
 8003b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b58:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8003b5c:	e0c1      	b.n	8003ce2 <motion_on_tim6_tick+0x26a>
            if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 8003b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b60:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d008      	beq.n	8003b7a <motion_on_tim6_tick+0x102>
 8003b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b6a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003b6e:	3b01      	subs	r3, #1
 8003b70:	b2da      	uxtb	r2, r3
 8003b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b74:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 8003b78:	e0b3      	b.n	8003ce2 <motion_on_tim6_tick+0x26a>

            if (ax->step_high) continue; /* ainda segurando pulso ALTO */
 8003b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b7c:	7d1b      	ldrb	r3, [r3, #20]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	f040 80ac 	bne.w	8003cdc <motion_on_tim6_tick+0x264>
            if (ax->step_low)  continue; 
 8003b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b86:	7d5b      	ldrb	r3, [r3, #21]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	f040 80a9 	bne.w	8003ce0 <motion_on_tim6_tick+0x268>

            /* DDA: acumula fase e emite STEP ao cruzar 1.0 */
            ax->dda_accum_q16 += ax->dda_inc_q16;
 8003b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b90:	699a      	ldr	r2, [r3, #24]
 8003b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b94:	69db      	ldr	r3, [r3, #28]
 8003b96:	441a      	add	r2, r3
 8003b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b9a:	619a      	str	r2, [r3, #24]
            if (ax->dda_accum_q16 >= Q16_1) {
 8003b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b9e:	699b      	ldr	r3, [r3, #24]
 8003ba0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ba4:	f0c0 809d 	bcc.w	8003ce2 <motion_on_tim6_tick+0x26a>
                ax->dda_accum_q16 -= Q16_1;
 8003ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003baa:	699b      	ldr	r3, [r3, #24]
 8003bac:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 8003bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bb2:	619a      	str	r2, [r3, #24]

                motion_hw_step_high(axis);
 8003bb4:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7fe fe9d 	bl	80028f8 <motion_hw_step_high>
                ax->step_high = MOTION_STEP_HIGH_TICKS;
 8003bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	751a      	strb	r2, [r3, #20]
                ++ax->emitted_steps;
 8003bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	1c5a      	adds	r2, r3, #1
 8003bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bcc:	609a      	str	r2, [r3, #8]
                g_csv_stepcount[axis]++;
 8003bce:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003bd2:	4a50      	ldr	r2, [pc, #320]	@ (8003d14 <motion_on_tim6_tick+0x29c>)
 8003bd4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003bd8:	3201      	adds	r2, #1
 8003bda:	494e      	ldr	r1, [pc, #312]	@ (8003d14 <motion_on_tim6_tick+0x29c>)
 8003bdc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (!g_csv_active[axis]) {
 8003be0:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003be4:	4a4c      	ldr	r2, [pc, #304]	@ (8003d18 <motion_on_tim6_tick+0x2a0>)
 8003be6:	5cd3      	ldrb	r3, [r2, r3]
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d118      	bne.n	8003c20 <motion_on_tim6_tick+0x1a8>
                    g_csv_active[axis] = 1u;
 8003bee:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003bf2:	4a49      	ldr	r2, [pc, #292]	@ (8003d18 <motion_on_tim6_tick+0x2a0>)
 8003bf4:	2101      	movs	r1, #1
 8003bf6:	54d1      	strb	r1, [r2, r3]
                    g_csv_armed[axis]  = 0u;
 8003bf8:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003bfc:	4a47      	ldr	r2, [pc, #284]	@ (8003d1c <motion_on_tim6_tick+0x2a4>)
 8003bfe:	2100      	movs	r1, #0
 8003c00:	54d1      	strb	r1, [r2, r3]
                    uint32_t now_t6 = g_tim6_ticks;
 8003c02:	4b3f      	ldr	r3, [pc, #252]	@ (8003d00 <motion_on_tim6_tick+0x288>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    g_csv_t0_t6[axis] = now_t6;
 8003c08:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003c0c:	4944      	ldr	r1, [pc, #272]	@ (8003d20 <motion_on_tim6_tick+0x2a8>)
 8003c0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    g_csv_next_t6[axis] = now_t6;
 8003c14:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003c18:	4942      	ldr	r1, [pc, #264]	@ (8003d24 <motion_on_tim6_tick+0x2ac>)
 8003c1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                }
#if MOTION_CSV_AT_STEP && !MOTION_CSV_PRODUCE_IN_TIM6
                if (g_csv_active[axis]) {
 8003c20:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003c24:	4a3c      	ldr	r2, [pc, #240]	@ (8003d18 <motion_on_tim6_tick+0x2a0>)
 8003c26:	5cd3      	ldrb	r3, [r2, r3]
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d059      	beq.n	8003ce2 <motion_on_tim6_tick+0x26a>
                    uint32_t dt_t6 = g_tim6_ticks - g_csv_t0_t6[axis];
 8003c2e:	4b34      	ldr	r3, [pc, #208]	@ (8003d00 <motion_on_tim6_tick+0x288>)
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003c36:	493a      	ldr	r1, [pc, #232]	@ (8003d20 <motion_on_tim6_tick+0x2a8>)
 8003c38:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
#if MOTION_CSV_TIME_IN_TICKS
                    uint32_t t_val = dt_t6;
#else
                    uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 8003c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c42:	4a39      	ldr	r2, [pc, #228]	@ (8003d28 <motion_on_tim6_tick+0x2b0>)
 8003c44:	fba2 2303 	umull	r2, r3, r2, r3
 8003c48:	091b      	lsrs	r3, r3, #4
 8003c4a:	627b      	str	r3, [r7, #36]	@ 0x24
#endif
                    int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8003c4c:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003c50:	4a36      	ldr	r2, [pc, #216]	@ (8003d2c <motion_on_tim6_tick+0x2b4>)
 8003c52:	00db      	lsls	r3, r3, #3
 8003c54:	4413      	add	r3, r2
 8003c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c5a:	4611      	mov	r1, r2
 8003c5c:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003c60:	4a33      	ldr	r2, [pc, #204]	@ (8003d30 <motion_on_tim6_tick+0x2b8>)
 8003c62:	00db      	lsls	r3, r3, #3
 8003c64:	4413      	add	r3, r2
 8003c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c6a:	4613      	mov	r3, r2
 8003c6c:	1acb      	subs	r3, r1, r3
 8003c6e:	623b      	str	r3, [r7, #32]
                    if (g_csv_stepcount[axis] == 1u || (g_csv_stepcount[axis] % MOTION_CSV_STEP_DECIM) == 0u) {
 8003c70:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003c74:	4a27      	ldr	r2, [pc, #156]	@ (8003d14 <motion_on_tim6_tick+0x29c>)
 8003c76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d00e      	beq.n	8003c9c <motion_on_tim6_tick+0x224>
 8003c7e:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003c82:	4a24      	ldr	r2, [pc, #144]	@ (8003d14 <motion_on_tim6_tick+0x29c>)
 8003c84:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003c88:	4b27      	ldr	r3, [pc, #156]	@ (8003d28 <motion_on_tim6_tick+0x2b0>)
 8003c8a:	fba3 1302 	umull	r1, r3, r3, r2
 8003c8e:	095b      	lsrs	r3, r3, #5
 8003c90:	2164      	movs	r1, #100	@ 0x64
 8003c92:	fb01 f303 	mul.w	r3, r1, r3
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d122      	bne.n	8003ce2 <motion_on_tim6_tick+0x26a>
                        uint32_t pm = motion_lock();
 8003c9c:	f7fe fee0 	bl	8002a60 <motion_lock>
 8003ca0:	61f8      	str	r0, [r7, #28]
                        uint32_t id = ++g_csv_seq[axis];
 8003ca2:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8003ca6:	4b23      	ldr	r3, [pc, #140]	@ (8003d34 <motion_on_tim6_tick+0x2bc>)
 8003ca8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cac:	3301      	adds	r3, #1
 8003cae:	4921      	ldr	r1, [pc, #132]	@ (8003d34 <motion_on_tim6_tick+0x2bc>)
 8003cb0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003cb4:	61bb      	str	r3, [r7, #24]
                        motion_unlock(pm);
 8003cb6:	69f8      	ldr	r0, [r7, #28]
 8003cb8:	f7fe fee3 	bl	8002a82 <motion_unlock>
                        motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 8003cbc:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003cc0:	4a14      	ldr	r2, [pc, #80]	@ (8003d14 <motion_on_tim6_tick+0x29c>)
 8003cc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cc6:	f897 005e 	ldrb.w	r0, [r7, #94]	@ 0x5e
 8003cca:	9300      	str	r3, [sp, #0]
 8003ccc:	6a3b      	ldr	r3, [r7, #32]
 8003cce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cd0:	69b9      	ldr	r1, [r7, #24]
 8003cd2:	f7fe feaf 	bl	8002a34 <motion_csv_print>
 8003cd6:	e004      	b.n	8003ce2 <motion_on_tim6_tick+0x26a>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8003cd8:	bf00      	nop
 8003cda:	e002      	b.n	8003ce2 <motion_on_tim6_tick+0x26a>
            if (ax->step_high) continue; /* ainda segurando pulso ALTO */
 8003cdc:	bf00      	nop
 8003cde:	e000      	b.n	8003ce2 <motion_on_tim6_tick+0x26a>
            if (ax->step_low)  continue; 
 8003ce0:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003ce2:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003ce6:	3301      	adds	r3, #1
 8003ce8:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 8003cec:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	f67f af16 	bls.w	8003b22 <motion_on_tim6_tick+0xaa>
 8003cf6:	e122      	b.n	8003f3e <motion_on_tim6_tick+0x4c6>
            }
        }
    }
    else {
        /* 3) Caminho original (fila): preservado */
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
 8003cfe:	e119      	b.n	8003f34 <motion_on_tim6_tick+0x4bc>
 8003d00:	200000d0 	.word	0x200000d0
 8003d04:	200000d4 	.word	0x200000d4
 8003d08:	2000016c 	.word	0x2000016c
 8003d0c:	200000dc 	.word	0x200000dc
 8003d10:	20002e78 	.word	0x20002e78
 8003d14:	20002e38 	.word	0x20002e38
 8003d18:	20002e28 	.word	0x20002e28
 8003d1c:	20002e50 	.word	0x20002e50
 8003d20:	20002e54 	.word	0x20002e54
 8003d24:	20002e60 	.word	0x20002e60
 8003d28:	51eb851f 	.word	0x51eb851f
 8003d2c:	20002d88 	.word	0x20002d88
 8003d30:	20002db0 	.word	0x20002db0
 8003d34:	20002e6c 	.word	0x20002e6c
            motion_axis_state_t *ax = &g_axis_state[axis];
 8003d38:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	005b      	lsls	r3, r3, #1
 8003d40:	4413      	add	r3, r2
 8003d42:	011b      	lsls	r3, r3, #4
 8003d44:	4aa5      	ldr	r2, [pc, #660]	@ (8003fdc <motion_on_tim6_tick+0x564>)
 8003d46:	4413      	add	r3, r2
 8003d48:	64fb      	str	r3, [r7, #76]	@ 0x4c

            if (ax->step_high) continue;
 8003d4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d4c:	7d1b      	ldrb	r3, [r3, #20]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	f040 80e6 	bne.w	8003f20 <motion_on_tim6_tick+0x4a8>
            if (ax->step_low)  continue; 
 8003d54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d56:	7d5b      	ldrb	r3, [r3, #21]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	f040 80e3 	bne.w	8003f24 <motion_on_tim6_tick+0x4ac>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8003d5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d60:	689a      	ldr	r2, [r3, #8]
 8003d62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	f080 80de 	bcs.w	8003f28 <motion_on_tim6_tick+0x4b0>

            if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 8003d6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d6e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d008      	beq.n	8003d88 <motion_on_tim6_tick+0x310>
 8003d76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d78:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	b2da      	uxtb	r2, r3
 8003d80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d82:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8003d86:	e0d0      	b.n	8003f2a <motion_on_tim6_tick+0x4b2>
            if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 8003d88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d8a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d008      	beq.n	8003da4 <motion_on_tim6_tick+0x32c>
 8003d92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d94:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	b2da      	uxtb	r2, r3
 8003d9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d9e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 8003da2:	e0c2      	b.n	8003f2a <motion_on_tim6_tick+0x4b2>

            /* DDA (fila): acumula fase e emite STEP no cruzamento de 1.0 */
            ax->dda_accum_q16 += ax->dda_inc_q16;
 8003da4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003da6:	699a      	ldr	r2, [r3, #24]
 8003da8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003daa:	69db      	ldr	r3, [r3, #28]
 8003dac:	441a      	add	r2, r3
 8003dae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003db0:	619a      	str	r2, [r3, #24]
            if (ax->dda_accum_q16 >= Q16_1) {
 8003db2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dba:	f0c0 80b6 	bcc.w	8003f2a <motion_on_tim6_tick+0x4b2>
                ax->dda_accum_q16 -= Q16_1;
 8003dbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 8003dc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003dc8:	619a      	str	r2, [r3, #24]
                if (ax->emitted_steps < ax->total_steps) {
 8003dca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003dcc:	689a      	ldr	r2, [r3, #8]
 8003dce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	f080 80a9 	bcs.w	8003f2a <motion_on_tim6_tick+0x4b2>
                    motion_hw_step_high(axis);
 8003dd8:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f7fe fd8b 	bl	80028f8 <motion_hw_step_high>
                    ax->step_high = MOTION_STEP_HIGH_TICKS;
 8003de2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003de4:	2201      	movs	r2, #1
 8003de6:	751a      	strb	r2, [r3, #20]
                    ++ax->emitted_steps;
 8003de8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	1c5a      	adds	r2, r3, #1
 8003dee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003df0:	609a      	str	r2, [r3, #8]
                    g_csv_stepcount[axis]++;
 8003df2:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003df6:	4a7a      	ldr	r2, [pc, #488]	@ (8003fe0 <motion_on_tim6_tick+0x568>)
 8003df8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003dfc:	3201      	adds	r2, #1
 8003dfe:	4978      	ldr	r1, [pc, #480]	@ (8003fe0 <motion_on_tim6_tick+0x568>)
 8003e00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    ax->target_steps = ax->emitted_steps;
 8003e04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e06:	689a      	ldr	r2, [r3, #8]
 8003e08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e0a:	605a      	str	r2, [r3, #4]
                    /* Garanta ativação no primeiro STEP mesmo se o "arming" atrasar */
                    if ((g_csv_armed[axis] || g_csv_stepcount[axis] == 1u) && !g_csv_active[axis]) {
 8003e0c:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003e10:	4a74      	ldr	r2, [pc, #464]	@ (8003fe4 <motion_on_tim6_tick+0x56c>)
 8003e12:	5cd3      	ldrb	r3, [r2, r3]
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d106      	bne.n	8003e28 <motion_on_tim6_tick+0x3b0>
 8003e1a:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003e1e:	4a70      	ldr	r2, [pc, #448]	@ (8003fe0 <motion_on_tim6_tick+0x568>)
 8003e20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d11f      	bne.n	8003e68 <motion_on_tim6_tick+0x3f0>
 8003e28:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003e2c:	4a6e      	ldr	r2, [pc, #440]	@ (8003fe8 <motion_on_tim6_tick+0x570>)
 8003e2e:	5cd3      	ldrb	r3, [r2, r3]
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d118      	bne.n	8003e68 <motion_on_tim6_tick+0x3f0>
                        g_csv_active[axis] = 1u;
 8003e36:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003e3a:	4a6b      	ldr	r2, [pc, #428]	@ (8003fe8 <motion_on_tim6_tick+0x570>)
 8003e3c:	2101      	movs	r1, #1
 8003e3e:	54d1      	strb	r1, [r2, r3]
                        g_csv_armed[axis]  = 0u;
 8003e40:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003e44:	4a67      	ldr	r2, [pc, #412]	@ (8003fe4 <motion_on_tim6_tick+0x56c>)
 8003e46:	2100      	movs	r1, #0
 8003e48:	54d1      	strb	r1, [r2, r3]
                        uint32_t now_t6 = g_tim6_ticks;
 8003e4a:	4b68      	ldr	r3, [pc, #416]	@ (8003fec <motion_on_tim6_tick+0x574>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	64bb      	str	r3, [r7, #72]	@ 0x48
                        g_csv_t0_t6[axis] = now_t6;
 8003e50:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003e54:	4966      	ldr	r1, [pc, #408]	@ (8003ff0 <motion_on_tim6_tick+0x578>)
 8003e56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        g_csv_next_t6[axis] = now_t6;
 8003e5c:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003e60:	4964      	ldr	r1, [pc, #400]	@ (8003ff4 <motion_on_tim6_tick+0x57c>)
 8003e62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    }
#if MOTION_CSV_AT_STEP && !MOTION_CSV_PRODUCE_IN_TIM6
                    if (g_csv_active[axis]) {
 8003e68:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003e6c:	4a5e      	ldr	r2, [pc, #376]	@ (8003fe8 <motion_on_tim6_tick+0x570>)
 8003e6e:	5cd3      	ldrb	r3, [r2, r3]
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d059      	beq.n	8003f2a <motion_on_tim6_tick+0x4b2>
                        uint32_t dt_t6 = g_tim6_ticks - g_csv_t0_t6[axis];
 8003e76:	4b5d      	ldr	r3, [pc, #372]	@ (8003fec <motion_on_tim6_tick+0x574>)
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003e7e:	495c      	ldr	r1, [pc, #368]	@ (8003ff0 <motion_on_tim6_tick+0x578>)
 8003e80:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	647b      	str	r3, [r7, #68]	@ 0x44
#if MOTION_CSV_TIME_IN_TICKS
                        uint32_t t_val = dt_t6;
#else
                        uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 8003e88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e8a:	4a5b      	ldr	r2, [pc, #364]	@ (8003ff8 <motion_on_tim6_tick+0x580>)
 8003e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e90:	091b      	lsrs	r3, r3, #4
 8003e92:	643b      	str	r3, [r7, #64]	@ 0x40
#endif
                        int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8003e94:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003e98:	4a58      	ldr	r2, [pc, #352]	@ (8003ffc <motion_on_tim6_tick+0x584>)
 8003e9a:	00db      	lsls	r3, r3, #3
 8003e9c:	4413      	add	r3, r2
 8003e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ea2:	4611      	mov	r1, r2
 8003ea4:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003ea8:	4a55      	ldr	r2, [pc, #340]	@ (8004000 <motion_on_tim6_tick+0x588>)
 8003eaa:	00db      	lsls	r3, r3, #3
 8003eac:	4413      	add	r3, r2
 8003eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	1acb      	subs	r3, r1, r3
 8003eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
                        if (g_csv_stepcount[axis] == 1u || (g_csv_stepcount[axis] % MOTION_CSV_STEP_DECIM) == 0u) {
 8003eb8:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003ebc:	4a48      	ldr	r2, [pc, #288]	@ (8003fe0 <motion_on_tim6_tick+0x568>)
 8003ebe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d00e      	beq.n	8003ee4 <motion_on_tim6_tick+0x46c>
 8003ec6:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003eca:	4a45      	ldr	r2, [pc, #276]	@ (8003fe0 <motion_on_tim6_tick+0x568>)
 8003ecc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003ed0:	4b49      	ldr	r3, [pc, #292]	@ (8003ff8 <motion_on_tim6_tick+0x580>)
 8003ed2:	fba3 1302 	umull	r1, r3, r3, r2
 8003ed6:	095b      	lsrs	r3, r3, #5
 8003ed8:	2164      	movs	r1, #100	@ 0x64
 8003eda:	fb01 f303 	mul.w	r3, r1, r3
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d122      	bne.n	8003f2a <motion_on_tim6_tick+0x4b2>
                            uint32_t pm = motion_lock();
 8003ee4:	f7fe fdbc 	bl	8002a60 <motion_lock>
 8003ee8:	63b8      	str	r0, [r7, #56]	@ 0x38
                            uint32_t id = ++g_csv_seq[axis];
 8003eea:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8003eee:	4b45      	ldr	r3, [pc, #276]	@ (8004004 <motion_on_tim6_tick+0x58c>)
 8003ef0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	4943      	ldr	r1, [pc, #268]	@ (8004004 <motion_on_tim6_tick+0x58c>)
 8003ef8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003efc:	637b      	str	r3, [r7, #52]	@ 0x34
                            motion_unlock(pm);
 8003efe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003f00:	f7fe fdbf 	bl	8002a82 <motion_unlock>
                            motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 8003f04:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003f08:	4a35      	ldr	r2, [pc, #212]	@ (8003fe0 <motion_on_tim6_tick+0x568>)
 8003f0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f0e:	f897 005d 	ldrb.w	r0, [r7, #93]	@ 0x5d
 8003f12:	9300      	str	r3, [sp, #0]
 8003f14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f18:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003f1a:	f7fe fd8b 	bl	8002a34 <motion_csv_print>
 8003f1e:	e004      	b.n	8003f2a <motion_on_tim6_tick+0x4b2>
            if (ax->step_high) continue;
 8003f20:	bf00      	nop
 8003f22:	e002      	b.n	8003f2a <motion_on_tim6_tick+0x4b2>
            if (ax->step_low)  continue; 
 8003f24:	bf00      	nop
 8003f26:	e000      	b.n	8003f2a <motion_on_tim6_tick+0x4b2>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8003f28:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003f2a:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003f2e:	3301      	adds	r3, #1
 8003f30:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
 8003f34:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	f67f aefd 	bls.w	8003d38 <motion_on_tim6_tick+0x2c0>
            } while ((int32_t)(now_t6 - g_csv_next_prod_t6) >= 0);
        }
    }
#endif

    uint32_t primask = motion_lock();
 8003f3e:	f7fe fd8f 	bl	8002a60 <motion_lock>
 8003f42:	6178      	str	r0, [r7, #20]
    if (g_has_active_segment) {
 8003f44:	4b30      	ldr	r3, [pc, #192]	@ (8004008 <motion_on_tim6_tick+0x590>)
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	f000 80b9 	beq.w	80040c2 <motion_on_tim6_tick+0x64a>
        uint8_t confirm = 1u;
 8003f50:	2301      	movs	r3, #1
 8003f52:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003f56:	2300      	movs	r3, #0
 8003f58:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8003f5c:	e01b      	b.n	8003f96 <motion_on_tim6_tick+0x51e>
            const motion_axis_state_t *ax = &g_axis_state[axis];
 8003f5e:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 8003f62:	4613      	mov	r3, r2
 8003f64:	005b      	lsls	r3, r3, #1
 8003f66:	4413      	add	r3, r2
 8003f68:	011b      	lsls	r3, r3, #4
 8003f6a:	4a1c      	ldr	r2, [pc, #112]	@ (8003fdc <motion_on_tim6_tick+0x564>)
 8003f6c:	4413      	add	r3, r2
 8003f6e:	613b      	str	r3, [r7, #16]
            if (ax->emitted_steps < ax->total_steps || ax->step_high) {
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	689a      	ldr	r2, [r3, #8]
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d303      	bcc.n	8003f84 <motion_on_tim6_tick+0x50c>
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	7d1b      	ldrb	r3, [r3, #20]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d003      	beq.n	8003f8c <motion_on_tim6_tick+0x514>
                confirm = 0u; break;
 8003f84:	2300      	movs	r3, #0
 8003f86:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
 8003f8a:	e008      	b.n	8003f9e <motion_on_tim6_tick+0x526>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003f8c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8003f90:	3301      	adds	r3, #1
 8003f92:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8003f96:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d9df      	bls.n	8003f5e <motion_on_tim6_tick+0x4e6>
            }
        }
#if MOTION_PROGRESS_MODE
        /* Confirmar término apenas quando não houver trabalho (ativo+fila)
           em NENHUM eixo. Usa soma O(1) por eixo (ativo + fila acumulada). */
        if (!confirm) {
 8003f9e:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d14d      	bne.n	8004042 <motion_on_tim6_tick+0x5ca>
            uint32_t rem_all = 0u;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	657b      	str	r3, [r7, #84]	@ 0x54
            for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8003faa:	2300      	movs	r3, #0
 8003fac:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8003fb0:	e03d      	b.n	800402e <motion_on_tim6_tick+0x5b6>
                const motion_axis_state_t *ax = &g_axis_state[a];
 8003fb2:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 8003fb6:	4613      	mov	r3, r2
 8003fb8:	005b      	lsls	r3, r3, #1
 8003fba:	4413      	add	r3, r2
 8003fbc:	011b      	lsls	r3, r3, #4
 8003fbe:	4a07      	ldr	r2, [pc, #28]	@ (8003fdc <motion_on_tim6_tick+0x564>)
 8003fc0:	4413      	add	r3, r2
 8003fc2:	60fb      	str	r3, [r7, #12]
                uint32_t active = (ax->total_steps > ax->emitted_steps)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	689b      	ldr	r3, [r3, #8]
                                  ? (ax->total_steps - ax->emitted_steps) : 0u;
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d91d      	bls.n	800400c <motion_on_tim6_tick+0x594>
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	e018      	b.n	800400e <motion_on_tim6_tick+0x596>
 8003fdc:	200000dc 	.word	0x200000dc
 8003fe0:	20002e38 	.word	0x20002e38
 8003fe4:	20002e50 	.word	0x20002e50
 8003fe8:	20002e28 	.word	0x20002e28
 8003fec:	200000d0 	.word	0x200000d0
 8003ff0:	20002e54 	.word	0x20002e54
 8003ff4:	20002e60 	.word	0x20002e60
 8003ff8:	51eb851f 	.word	0x51eb851f
 8003ffc:	20002d88 	.word	0x20002d88
 8004000:	20002db0 	.word	0x20002db0
 8004004:	20002e6c 	.word	0x20002e6c
 8004008:	2000016c 	.word	0x2000016c
 800400c:	2300      	movs	r3, #0
                uint32_t active = (ax->total_steps > ax->emitted_steps)
 800400e:	60bb      	str	r3, [r7, #8]
                rem_all += active + g_queue_rem_steps[a];
 8004010:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8004014:	4a2f      	ldr	r2, [pc, #188]	@ (80040d4 <motion_on_tim6_tick+0x65c>)
 8004016:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	4413      	add	r3, r2
 800401e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004020:	4413      	add	r3, r2
 8004022:	657b      	str	r3, [r7, #84]	@ 0x54
            for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004024:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8004028:	3301      	adds	r3, #1
 800402a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800402e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8004032:	2b02      	cmp	r3, #2
 8004034:	d9bd      	bls.n	8003fb2 <motion_on_tim6_tick+0x53a>
            }
            if (rem_all == 0u) {
 8004036:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004038:	2b00      	cmp	r3, #0
 800403a:	d102      	bne.n	8004042 <motion_on_tim6_tick+0x5ca>
                confirm = 1u;
 800403c:	2301      	movs	r3, #1
 800403e:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
            }
        }
#endif
        if (confirm) {
 8004042:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8004046:	2b00      	cmp	r3, #0
 8004048:	d03b      	beq.n	80040c2 <motion_on_tim6_tick+0x64a>
            if (motion_try_start_next_locked()) {
 800404a:	f7ff fa4f 	bl	80034ec <motion_try_start_next_locked>
 800404e:	4603      	mov	r3, r0
 8004050:	2b00      	cmp	r3, #0
 8004052:	d003      	beq.n	800405c <motion_on_tim6_tick+0x5e4>
                g_status.state = MOTION_RUNNING;
 8004054:	4b20      	ldr	r3, [pc, #128]	@ (80040d8 <motion_on_tim6_tick+0x660>)
 8004056:	2202      	movs	r2, #2
 8004058:	701a      	strb	r2, [r3, #0]
 800405a:	e030      	b.n	80040be <motion_on_tim6_tick+0x646>
#if MOTION_DEBUG_FLOW
                printf("[FLOW next_segment started]\r\n");
#endif
            } else {
                g_has_active_segment = 0u;
 800405c:	4b1f      	ldr	r3, [pc, #124]	@ (80040dc <motion_on_tim6_tick+0x664>)
 800405e:	2200      	movs	r2, #0
 8004060:	701a      	strb	r2, [r3, #0]
                motion_stop_all_axes_locked();
 8004062:	f7ff f831 	bl	80030c8 <motion_stop_all_axes_locked>
                g_status.state = MOTION_DONE;
 8004066:	4b1c      	ldr	r3, [pc, #112]	@ (80040d8 <motion_on_tim6_tick+0x660>)
 8004068:	2205      	movs	r2, #5
 800406a:	701a      	strb	r2, [r3, #0]
                motion_send_move_end_response(g_active_frame_id, 0u /* natural_done */);
 800406c:	4b1c      	ldr	r3, [pc, #112]	@ (80040e0 <motion_on_tim6_tick+0x668>)
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	2100      	movs	r1, #0
 8004072:	4618      	mov	r0, r3
 8004074:	f7ff fbb0 	bl	80037d8 <motion_send_move_end_response>
                // Fim do movimento: encerrar sessão CSV e zerar contadores
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004078:	2300      	movs	r3, #0
 800407a:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800407e:	e01a      	b.n	80040b6 <motion_on_tim6_tick+0x63e>
            g_csv_active[a] = 0u;
 8004080:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8004084:	4a17      	ldr	r2, [pc, #92]	@ (80040e4 <motion_on_tim6_tick+0x66c>)
 8004086:	2100      	movs	r1, #0
 8004088:	54d1      	strb	r1, [r2, r3]
            g_csv_armed[a]  = 0u;
 800408a:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800408e:	4a16      	ldr	r2, [pc, #88]	@ (80040e8 <motion_on_tim6_tick+0x670>)
 8004090:	2100      	movs	r1, #0
 8004092:	54d1      	strb	r1, [r2, r3]
            g_csv_stepcount[a] = 0u;
 8004094:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8004098:	4a14      	ldr	r2, [pc, #80]	@ (80040ec <motion_on_tim6_tick+0x674>)
 800409a:	2100      	movs	r1, #0
 800409c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_seq[a] = 0u;
 80040a0:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80040a4:	4a12      	ldr	r2, [pc, #72]	@ (80040f0 <motion_on_tim6_tick+0x678>)
 80040a6:	2100      	movs	r1, #0
 80040a8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 80040ac:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80040b0:	3301      	adds	r3, #1
 80040b2:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 80040b6:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80040ba:	2b02      	cmp	r3, #2
 80040bc:	d9e0      	bls.n	8004080 <motion_on_tim6_tick+0x608>
        }
            }
            motion_refresh_status_locked();
 80040be:	f7fe fe5d 	bl	8002d7c <motion_refresh_status_locked>
        }
    }
    motion_unlock(primask);
 80040c2:	6978      	ldr	r0, [r7, #20]
 80040c4:	f7fe fcdd 	bl	8002a82 <motion_unlock>
 80040c8:	e000      	b.n	80040cc <motion_on_tim6_tick+0x654>
        return;
 80040ca:	bf00      	nop
}
 80040cc:	3760      	adds	r7, #96	@ 0x60
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	20002d78 	.word	0x20002d78
 80040d8:	200000d4 	.word	0x200000d4
 80040dc:	2000016c 	.word	0x2000016c
 80040e0:	20002d74 	.word	0x20002d74
 80040e4:	20002e28 	.word	0x20002e28
 80040e8:	20002e50 	.word	0x20002e50
 80040ec:	20002e38 	.word	0x20002e38
 80040f0:	20002e6c 	.word	0x20002e6c

080040f4 <motion_on_tim7_tick>:
 *  - Atualiza encoders
 *  - DEMO: rampa e dda_inc
 *  - Fila: sua original de target_steps
 * ======================= */
void motion_on_tim7_tick(void)
{
 80040f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040f8:	b0e2      	sub	sp, #392	@ 0x188
 80040fa:	af02      	add	r7, sp, #8
    motion_update_encoders();
 80040fc:	f7ff fa10 	bl	8003520 <motion_update_encoders>

#if (MOTION_CSV_SAMPLE_MS + 0u) > 0u && !MOTION_CSV_PRODUCE_IN_TIM6
    // Emite CSV (axis,time,rel,steps) periodicamente usando base de tempo do TIM6
    uint32_t now_t6 = g_tim6_ticks;
 8004100:	4bba      	ldr	r3, [pc, #744]	@ (80043ec <motion_on_tim7_tick+0x2f8>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004108:	2300      	movs	r3, #0
 800410a:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
 800410e:	e079      	b.n	8004204 <motion_on_tim7_tick+0x110>
        if (!g_csv_active[axis]) continue;
 8004110:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 8004114:	4bb6      	ldr	r3, [pc, #728]	@ (80043f0 <motion_on_tim7_tick+0x2fc>)
 8004116:	5c9b      	ldrb	r3, [r3, r2]
 8004118:	b2db      	uxtb	r3, r3
 800411a:	2b00      	cmp	r3, #0
 800411c:	d06c      	beq.n	80041f8 <motion_on_tim7_tick+0x104>
        if ((int32_t)(now_t6 - g_csv_next_t6[axis]) >= 0) {
 800411e:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 8004122:	4bb4      	ldr	r3, [pc, #720]	@ (80043f4 <motion_on_tim7_tick+0x300>)
 8004124:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004128:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800412c:	1a9b      	subs	r3, r3, r2
 800412e:	2b00      	cmp	r3, #0
 8004130:	db63      	blt.n	80041fa <motion_on_tim7_tick+0x106>
            int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8004132:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 8004136:	4ab0      	ldr	r2, [pc, #704]	@ (80043f8 <motion_on_tim7_tick+0x304>)
 8004138:	00db      	lsls	r3, r3, #3
 800413a:	4413      	add	r3, r2
 800413c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004140:	4611      	mov	r1, r2
 8004142:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 8004146:	4aad      	ldr	r2, [pc, #692]	@ (80043fc <motion_on_tim7_tick+0x308>)
 8004148:	00db      	lsls	r3, r3, #3
 800414a:	4413      	add	r3, r2
 800414c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004150:	4613      	mov	r3, r2
 8004152:	1acb      	subs	r3, r1, r3
 8004154:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
            uint32_t dt_t6 = now_t6 - g_csv_t0_t6[axis];
 8004158:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 800415c:	4ba8      	ldr	r3, [pc, #672]	@ (8004400 <motion_on_tim7_tick+0x30c>)
 800415e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004162:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004166:	1a9b      	subs	r3, r3, r2
 8004168:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
#if MOTION_CSV_TIME_IN_TICKS
            uint32_t t_val = dt_t6;
#else
            uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 800416c:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004170:	4ba4      	ldr	r3, [pc, #656]	@ (8004404 <motion_on_tim7_tick+0x310>)
 8004172:	fba3 2302 	umull	r2, r3, r3, r2
 8004176:	091b      	lsrs	r3, r3, #4
 8004178:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
#endif
            uint32_t pm = motion_lock();
 800417c:	f7fe fc70 	bl	8002a60 <motion_lock>
 8004180:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
            uint32_t id = ++g_csv_seq[axis];
 8004184:	f897 117f 	ldrb.w	r1, [r7, #383]	@ 0x17f
 8004188:	4b9f      	ldr	r3, [pc, #636]	@ (8004408 <motion_on_tim7_tick+0x314>)
 800418a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800418e:	1c5a      	adds	r2, r3, #1
 8004190:	4b9d      	ldr	r3, [pc, #628]	@ (8004408 <motion_on_tim7_tick+0x314>)
 8004192:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8004196:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
            motion_unlock(pm);
 800419a:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 800419e:	f7fe fc70 	bl	8002a82 <motion_unlock>
            motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 80041a2:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 80041a6:	4b99      	ldr	r3, [pc, #612]	@ (800440c <motion_on_tim7_tick+0x318>)
 80041a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041ac:	f897 017f 	ldrb.w	r0, [r7, #383]	@ 0x17f
 80041b0:	9300      	str	r3, [sp, #0]
 80041b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80041b6:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80041ba:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 80041be:	f7fe fc39 	bl	8002a34 <motion_csv_print>
            uint32_t inc_ticks = ((uint32_t)MOTION_CSV_SAMPLE_MS) * (uint32_t)T6_TICKS_PER_MS;
 80041c2:	2332      	movs	r3, #50	@ 0x32
 80041c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
            do { g_csv_next_t6[axis] += inc_ticks; } while ((int32_t)(now_t6 - g_csv_next_t6[axis]) >= 0);
 80041c8:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 80041cc:	4b89      	ldr	r3, [pc, #548]	@ (80043f4 <motion_on_tim7_tick+0x300>)
 80041ce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80041d2:	f897 117f 	ldrb.w	r1, [r7, #383]	@ 0x17f
 80041d6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80041da:	441a      	add	r2, r3
 80041dc:	4b85      	ldr	r3, [pc, #532]	@ (80043f4 <motion_on_tim7_tick+0x300>)
 80041de:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 80041e2:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 80041e6:	4b83      	ldr	r3, [pc, #524]	@ (80043f4 <motion_on_tim7_tick+0x300>)
 80041e8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80041ec:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80041f0:	1a9b      	subs	r3, r3, r2
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	dae8      	bge.n	80041c8 <motion_on_tim7_tick+0xd4>
 80041f6:	e000      	b.n	80041fa <motion_on_tim7_tick+0x106>
        if (!g_csv_active[axis]) continue;
 80041f8:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80041fa:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 80041fe:	3301      	adds	r3, #1
 8004200:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
 8004204:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 8004208:	2b02      	cmp	r3, #2
 800420a:	d981      	bls.n	8004110 <motion_on_tim7_tick+0x1c>
        }
    }
#endif

    // Atualiza sombras 32-bit para SWV/Data Trace (4 bytes por amostra)
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800420c:	2300      	movs	r3, #0
 800420e:	f887 317e 	strb.w	r3, [r7, #382]	@ 0x17e
 8004212:	e027      	b.n	8004264 <motion_on_tim7_tick+0x170>
        g_enc_abs32[axis] = (int32_t)g_encoder_position[axis];
 8004214:	f897 317e 	ldrb.w	r3, [r7, #382]	@ 0x17e
 8004218:	4a77      	ldr	r2, [pc, #476]	@ (80043f8 <motion_on_tim7_tick+0x304>)
 800421a:	00db      	lsls	r3, r3, #3
 800421c:	4413      	add	r3, r2
 800421e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004222:	f897 117e 	ldrb.w	r1, [r7, #382]	@ 0x17e
 8004226:	4b7a      	ldr	r3, [pc, #488]	@ (8004410 <motion_on_tim7_tick+0x31c>)
 8004228:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        g_enc_rel32[axis] = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 800422c:	f897 317e 	ldrb.w	r3, [r7, #382]	@ 0x17e
 8004230:	4a71      	ldr	r2, [pc, #452]	@ (80043f8 <motion_on_tim7_tick+0x304>)
 8004232:	00db      	lsls	r3, r3, #3
 8004234:	4413      	add	r3, r2
 8004236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800423a:	4611      	mov	r1, r2
 800423c:	f897 317e 	ldrb.w	r3, [r7, #382]	@ 0x17e
 8004240:	4a6e      	ldr	r2, [pc, #440]	@ (80043fc <motion_on_tim7_tick+0x308>)
 8004242:	00db      	lsls	r3, r3, #3
 8004244:	4413      	add	r3, r2
 8004246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800424a:	4613      	mov	r3, r2
 800424c:	1acb      	subs	r3, r1, r3
 800424e:	f897 217e 	ldrb.w	r2, [r7, #382]	@ 0x17e
 8004252:	4619      	mov	r1, r3
 8004254:	4b6f      	ldr	r3, [pc, #444]	@ (8004414 <motion_on_tim7_tick+0x320>)
 8004256:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800425a:	f897 317e 	ldrb.w	r3, [r7, #382]	@ 0x17e
 800425e:	3301      	adds	r3, #1
 8004260:	f887 317e 	strb.w	r3, [r7, #382]	@ 0x17e
 8004264:	f897 317e 	ldrb.w	r3, [r7, #382]	@ 0x17e
 8004268:	2b02      	cmp	r3, #2
 800426a:	d9d3      	bls.n	8004214 <motion_on_tim7_tick+0x120>
    }

    /* DEMO: aplica rampa e calcula incremento do DDA */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && g_demo_continuous) {
 800426c:	4b6a      	ldr	r3, [pc, #424]	@ (8004418 <motion_on_tim7_tick+0x324>)
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	b2db      	uxtb	r3, r3
 8004272:	2b02      	cmp	r3, #2
 8004274:	f040 80e5 	bne.w	8004442 <motion_on_tim7_tick+0x34e>
 8004278:	4b68      	ldr	r3, [pc, #416]	@ (800441c <motion_on_tim7_tick+0x328>)
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b00      	cmp	r3, #0
 8004280:	f000 80df 	beq.w	8004442 <motion_on_tim7_tick+0x34e>
 8004284:	4b66      	ldr	r3, [pc, #408]	@ (8004420 <motion_on_tim7_tick+0x32c>)
 8004286:	781b      	ldrb	r3, [r3, #0]
 8004288:	b2db      	uxtb	r3, r3
 800428a:	2b00      	cmp	r3, #0
 800428c:	f000 80d9 	beq.w	8004442 <motion_on_tim7_tick+0x34e>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004290:	2300      	movs	r3, #0
 8004292:	f887 317d 	strb.w	r3, [r7, #381]	@ 0x17d
 8004296:	e0cf      	b.n	8004438 <motion_on_tim7_tick+0x344>
            motion_axis_state_t *ax = &g_axis_state[axis];
 8004298:	f897 217d 	ldrb.w	r2, [r7, #381]	@ 0x17d
 800429c:	4613      	mov	r3, r2
 800429e:	005b      	lsls	r3, r3, #1
 80042a0:	4413      	add	r3, r2
 80042a2:	011b      	lsls	r3, r3, #4
 80042a4:	4a5f      	ldr	r2, [pc, #380]	@ (8004424 <motion_on_tim7_tick+0x330>)
 80042a6:	4413      	add	r3, r2
 80042a8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
            if (ax->emitted_steps >= ax->total_steps) continue;
 80042ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80042b0:	689a      	ldr	r2, [r3, #8]
 80042b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	429a      	cmp	r2, r3
 80042ba:	f080 80b7 	bcs.w	800442c <motion_on_tim7_tick+0x338>

            /* Aceleração integrada: acumula a/1000 e aplica passos discretos em v */
            g_v_accum[axis] += ax->accel_sps2; /* steps/s^2 * 1ms */
 80042be:	f897 217d 	ldrb.w	r2, [r7, #381]	@ 0x17d
 80042c2:	4b59      	ldr	r3, [pc, #356]	@ (8004428 <motion_on_tim7_tick+0x334>)
 80042c4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80042c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80042cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ce:	f897 117d 	ldrb.w	r1, [r7, #381]	@ 0x17d
 80042d2:	441a      	add	r2, r3
 80042d4:	4b54      	ldr	r3, [pc, #336]	@ (8004428 <motion_on_tim7_tick+0x334>)
 80042d6:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            uint32_t steps_avail = 0u;
 80042da:	2300      	movs	r3, #0
 80042dc:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
            while (g_v_accum[axis] >= 1000u) { g_v_accum[axis] -= 1000u; steps_avail++; }
 80042e0:	e010      	b.n	8004304 <motion_on_tim7_tick+0x210>
 80042e2:	f897 217d 	ldrb.w	r2, [r7, #381]	@ 0x17d
 80042e6:	4b50      	ldr	r3, [pc, #320]	@ (8004428 <motion_on_tim7_tick+0x334>)
 80042e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042ec:	f897 117d 	ldrb.w	r1, [r7, #381]	@ 0x17d
 80042f0:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 80042f4:	4b4c      	ldr	r3, [pc, #304]	@ (8004428 <motion_on_tim7_tick+0x334>)
 80042f6:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 80042fa:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 80042fe:	3301      	adds	r3, #1
 8004300:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8004304:	f897 217d 	ldrb.w	r2, [r7, #381]	@ 0x17d
 8004308:	4b47      	ldr	r3, [pc, #284]	@ (8004428 <motion_on_tim7_tick+0x334>)
 800430a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800430e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004312:	d2e6      	bcs.n	80042e2 <motion_on_tim7_tick+0x1ee>
            while (steps_avail--) {
 8004314:	e03f      	b.n	8004396 <motion_on_tim7_tick+0x2a2>
                if (ax->v_actual_sps < ax->v_target_sps) {
 8004316:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800431a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800431c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004320:	6a1b      	ldr	r3, [r3, #32]
 8004322:	429a      	cmp	r2, r3
 8004324:	d215      	bcs.n	8004352 <motion_on_tim7_tick+0x25e>
                    ax->v_actual_sps++;
 8004326:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800432a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432c:	1c5a      	adds	r2, r3, #1
 800432e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004332:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps > ax->v_target_sps) ax->v_actual_sps = ax->v_target_sps;
 8004334:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004338:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800433a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800433e:	6a1b      	ldr	r3, [r3, #32]
 8004340:	429a      	cmp	r2, r3
 8004342:	d928      	bls.n	8004396 <motion_on_tim7_tick+0x2a2>
 8004344:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004348:	6a1a      	ldr	r2, [r3, #32]
 800434a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800434e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004350:	e021      	b.n	8004396 <motion_on_tim7_tick+0x2a2>
                } else if (ax->v_actual_sps > ax->v_target_sps) {
 8004352:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004356:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004358:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800435c:	6a1b      	ldr	r3, [r3, #32]
 800435e:	429a      	cmp	r2, r3
 8004360:	d919      	bls.n	8004396 <motion_on_tim7_tick+0x2a2>
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 8004362:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004368:	2b00      	cmp	r3, #0
 800436a:	d006      	beq.n	800437a <motion_on_tim7_tick+0x286>
 800436c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004372:	1e5a      	subs	r2, r3, #1
 8004374:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004378:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps < ax->v_target_sps) ax->v_actual_sps = ax->v_target_sps;
 800437a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800437e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004380:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004384:	6a1b      	ldr	r3, [r3, #32]
 8004386:	429a      	cmp	r2, r3
 8004388:	d205      	bcs.n	8004396 <motion_on_tim7_tick+0x2a2>
 800438a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800438e:	6a1a      	ldr	r2, [r3, #32]
 8004390:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004394:	625a      	str	r2, [r3, #36]	@ 0x24
            while (steps_avail--) {
 8004396:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800439a:	1e53      	subs	r3, r2, #1
 800439c:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 80043a0:	2a00      	cmp	r2, #0
 80043a2:	d1b8      	bne.n	8004316 <motion_on_tim7_tick+0x222>
                }
            }
            if (ax->v_actual_sps > MOTION_MAX_SPS) ax->v_actual_sps = MOTION_MAX_SPS;
 80043a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80043a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80043aa:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d904      	bls.n	80043bc <motion_on_tim7_tick+0x2c8>
 80043b2:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80043b6:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80043ba:	6253      	str	r3, [r2, #36]	@ 0x24
            ax->dda_inc_q16 = Q16_DIV_UINT(ax->v_actual_sps, MOTION_TIM6_HZ);
 80043bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80043c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c2:	2200      	movs	r2, #0
 80043c4:	461c      	mov	r4, r3
 80043c6:	4615      	mov	r5, r2
 80043c8:	ea4f 4914 	mov.w	r9, r4, lsr #16
 80043cc:	ea4f 4804 	mov.w	r8, r4, lsl #16
 80043d0:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80043d4:	f04f 0300 	mov.w	r3, #0
 80043d8:	4640      	mov	r0, r8
 80043da:	4649      	mov	r1, r9
 80043dc:	f7fb ff98 	bl	8000310 <__aeabi_uldivmod>
 80043e0:	4602      	mov	r2, r0
 80043e2:	460b      	mov	r3, r1
 80043e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80043e8:	61da      	str	r2, [r3, #28]
 80043ea:	e020      	b.n	800442e <motion_on_tim7_tick+0x33a>
 80043ec:	200000d0 	.word	0x200000d0
 80043f0:	20002e28 	.word	0x20002e28
 80043f4:	20002e60 	.word	0x20002e60
 80043f8:	20002d88 	.word	0x20002d88
 80043fc:	20002db0 	.word	0x20002db0
 8004400:	20002e54 	.word	0x20002e54
 8004404:	51eb851f 	.word	0x51eb851f
 8004408:	20002e6c 	.word	0x20002e6c
 800440c:	20002e38 	.word	0x20002e38
 8004410:	20002e10 	.word	0x20002e10
 8004414:	20002e1c 	.word	0x20002e1c
 8004418:	200000d4 	.word	0x200000d4
 800441c:	2000016c 	.word	0x2000016c
 8004420:	20002e78 	.word	0x20002e78
 8004424:	200000dc 	.word	0x200000dc
 8004428:	20002dec 	.word	0x20002dec
            if (ax->emitted_steps >= ax->total_steps) continue;
 800442c:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800442e:	f897 317d 	ldrb.w	r3, [r7, #381]	@ 0x17d
 8004432:	3301      	adds	r3, #1
 8004434:	f887 317d 	strb.w	r3, [r7, #381]	@ 0x17d
 8004438:	f897 317d 	ldrb.w	r3, [r7, #381]	@ 0x17d
 800443c:	2b02      	cmp	r3, #2
 800443e:	f67f af2b 	bls.w	8004298 <motion_on_tim7_tick+0x1a4>
        }
    }
    /* Caminho da fila: rampa trapezoidal (acelera/cruza/desacelera) e define incremento DDA */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && !g_demo_continuous) {
 8004442:	4b7b      	ldr	r3, [pc, #492]	@ (8004630 <motion_on_tim7_tick+0x53c>)
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	b2db      	uxtb	r3, r3
 8004448:	2b02      	cmp	r3, #2
 800444a:	f040 842c 	bne.w	8004ca6 <motion_on_tim7_tick+0xbb2>
 800444e:	4b79      	ldr	r3, [pc, #484]	@ (8004634 <motion_on_tim7_tick+0x540>)
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	b2db      	uxtb	r3, r3
 8004454:	2b00      	cmp	r3, #0
 8004456:	f000 8426 	beq.w	8004ca6 <motion_on_tim7_tick+0xbb2>
 800445a:	4b77      	ldr	r3, [pc, #476]	@ (8004638 <motion_on_tim7_tick+0x544>)
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	b2db      	uxtb	r3, r3
 8004460:	2b00      	cmp	r3, #0
 8004462:	f040 8420 	bne.w	8004ca6 <motion_on_tim7_tick+0xbb2>
#if MOTION_PROGRESS_MODE
        int8_t master_axis = motion_select_master_axis_progress();
 8004466:	f7fe fb1d 	bl	8002aa4 <motion_select_master_axis_progress>
 800446a:	4603      	mov	r3, r0
 800446c:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
        uint32_t rem_master = 0u;
 8004470:	2300      	movs	r3, #0
 8004472:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
        if (master_axis >= 0) {
 8004476:	f997 312b 	ldrsb.w	r3, [r7, #299]	@ 0x12b
 800447a:	2b00      	cmp	r3, #0
 800447c:	db28      	blt.n	80044d0 <motion_on_tim7_tick+0x3dc>
            const motion_axis_state_t *am = &g_axis_state[(uint8_t)master_axis];
 800447e:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 8004482:	461a      	mov	r2, r3
 8004484:	4613      	mov	r3, r2
 8004486:	005b      	lsls	r3, r3, #1
 8004488:	4413      	add	r3, r2
 800448a:	011b      	lsls	r3, r3, #4
 800448c:	4a6b      	ldr	r2, [pc, #428]	@ (800463c <motion_on_tim7_tick+0x548>)
 800448e:	4413      	add	r3, r2
 8004490:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
            uint32_t active_m = (am->total_steps > am->emitted_steps)
 8004494:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800449e:	689b      	ldr	r3, [r3, #8]
                                ? (am->total_steps - am->emitted_steps) : 0u;
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d907      	bls.n	80044b4 <motion_on_tim7_tick+0x3c0>
 80044a4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	e000      	b.n	80044b6 <motion_on_tim7_tick+0x3c2>
 80044b4:	2300      	movs	r3, #0
            uint32_t active_m = (am->total_steps > am->emitted_steps)
 80044b6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
            rem_master = active_m + g_queue_rem_steps[(uint8_t)master_axis];
 80044ba:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 80044be:	461a      	mov	r2, r3
 80044c0:	4b5f      	ldr	r3, [pc, #380]	@ (8004640 <motion_on_tim7_tick+0x54c>)
 80044c2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80044c6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80044ca:	4413      	add	r3, r2
 80044cc:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
        }
#endif
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80044d0:	2300      	movs	r3, #0
 80044d2:	f887 3173 	strb.w	r3, [r7, #371]	@ 0x173
 80044d6:	e3e1      	b.n	8004c9c <motion_on_tim7_tick+0xba8>
            motion_axis_state_t *ax = &g_axis_state[axis];
 80044d8:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 80044dc:	4613      	mov	r3, r2
 80044de:	005b      	lsls	r3, r3, #1
 80044e0:	4413      	add	r3, r2
 80044e2:	011b      	lsls	r3, r3, #4
 80044e4:	4a55      	ldr	r2, [pc, #340]	@ (800463c <motion_on_tim7_tick+0x548>)
 80044e6:	4413      	add	r3, r2
 80044e8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
            /* Mesmo que o segmento ativo para este eixo tenha zerado, podemos ter
               passos remanescentes na fila — mantemos a rampa global da lista. */

            uint32_t v_cmd_sps = ((uint32_t)ax->velocity_per_tick) * 1000u; /* alvo/cruzeiro */
 80044ec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80044f0:	899b      	ldrh	r3, [r3, #12]
 80044f2:	461a      	mov	r2, r3
 80044f4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80044f8:	fb02 f303 	mul.w	r3, r2, r3
 80044fc:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c

#if MOTION_PROGRESS_MODE && MOTION_ERR_THROTTLE_ENABLE
            /* Throttle por erro (apenas eixos não-mestres):
               - Usa erro posicional baseado em encoder (mesmo usado no PI)
               - Ajusta v_cmd antes de aplicar correção PI */
            if (master_axis >= 0 && (int8_t)axis != master_axis) {
 8004500:	f997 312b 	ldrsb.w	r3, [r7, #299]	@ 0x12b
 8004504:	2b00      	cmp	r3, #0
 8004506:	f2c0 811b 	blt.w	8004740 <motion_on_tim7_tick+0x64c>
 800450a:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800450e:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8004512:	4293      	cmp	r3, r2
 8004514:	f000 8114 	beq.w	8004740 <motion_on_tim7_tick+0x64c>
                int32_t desired = (int32_t)ax->target_steps;
 8004518:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
                int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 8004522:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8004526:	4a47      	ldr	r2, [pc, #284]	@ (8004644 <motion_on_tim7_tick+0x550>)
 8004528:	00db      	lsls	r3, r3, #3
 800452a:	4413      	add	r3, r2
 800452c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004530:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8004534:	4a44      	ldr	r2, [pc, #272]	@ (8004648 <motion_on_tim7_tick+0x554>)
 8004536:	00db      	lsls	r3, r3, #3
 8004538:	4413      	add	r3, r2
 800453a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800453e:	1a84      	subs	r4, r0, r2
 8004540:	613c      	str	r4, [r7, #16]
 8004542:	eb61 0303 	sbc.w	r3, r1, r3
 8004546:	617b      	str	r3, [r7, #20]
 8004548:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800454c:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
                int64_t num = enc_rel * (int64_t)dda_steps_per_rev();
 8004550:	f7fe fa5e 	bl	8002a10 <dda_steps_per_rev>
 8004554:	4603      	mov	r3, r0
 8004556:	2200      	movs	r2, #0
 8004558:	673b      	str	r3, [r7, #112]	@ 0x70
 800455a:	677a      	str	r2, [r7, #116]	@ 0x74
 800455c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004560:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8004564:	4622      	mov	r2, r4
 8004566:	fb02 f203 	mul.w	r2, r2, r3
 800456a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800456e:	4629      	mov	r1, r5
 8004570:	fb01 f303 	mul.w	r3, r1, r3
 8004574:	441a      	add	r2, r3
 8004576:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800457a:	4621      	mov	r1, r4
 800457c:	fba3 ab01 	umull	sl, fp, r3, r1
 8004580:	eb02 030b 	add.w	r3, r2, fp
 8004584:	469b      	mov	fp, r3
 8004586:	e9c7 ab42 	strd	sl, fp, [r7, #264]	@ 0x108
 800458a:	e9c7 ab42 	strd	sl, fp, [r7, #264]	@ 0x108
                int32_t actual = 0;
 800458e:	2300      	movs	r3, #0
 8004590:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
                if (ENC_COUNTS_PER_REV[axis] > 0u) {
 8004594:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004598:	4b2c      	ldr	r3, [pc, #176]	@ (800464c <motion_on_tim7_tick+0x558>)
 800459a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d030      	beq.n	8004604 <motion_on_tim7_tick+0x510>
                    int64_t q = num / (int64_t)ENC_COUNTS_PER_REV[axis];
 80045a2:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 80045a6:	4b29      	ldr	r3, [pc, #164]	@ (800464c <motion_on_tim7_tick+0x558>)
 80045a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045ac:	2200      	movs	r2, #0
 80045ae:	66bb      	str	r3, [r7, #104]	@ 0x68
 80045b0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80045b2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80045b6:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
 80045ba:	f7fb fe59 	bl	8000270 <__aeabi_ldivmod>
 80045be:	4602      	mov	r2, r0
 80045c0:	460b      	mov	r3, r1
 80045c2:	e9c7 2358 	strd	r2, r3, [r7, #352]	@ 0x160
                    if (q > INT32_MAX) q = INT32_MAX; else if (q < INT32_MIN) q = INT32_MIN;
 80045c6:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	@ 0x160
 80045ca:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80045ce:	f173 0300 	sbcs.w	r3, r3, #0
 80045d2:	db06      	blt.n	80045e2 <motion_on_tim7_tick+0x4ee>
 80045d4:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80045d8:	f04f 0300 	mov.w	r3, #0
 80045dc:	e9c7 2358 	strd	r2, r3, [r7, #352]	@ 0x160
 80045e0:	e00c      	b.n	80045fc <motion_on_tim7_tick+0x508>
 80045e2:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	@ 0x160
 80045e6:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80045ea:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 80045ee:	da05      	bge.n	80045fc <motion_on_tim7_tick+0x508>
 80045f0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80045f4:	f04f 33ff 	mov.w	r3, #4294967295
 80045f8:	e9c7 2358 	strd	r2, r3, [r7, #352]	@ 0x160
                    actual = (int32_t)q;
 80045fc:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8004600:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
                }
                int32_t err = desired - actual;
 8004604:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8004608:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
                uint32_t err_abs = (err < 0) ? (uint32_t)(-err) : (uint32_t)err;
 8004612:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004616:	2b00      	cmp	r3, #0
 8004618:	bfb8      	it	lt
 800461a:	425b      	neglt	r3, r3
 800461c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100

                uint32_t scale_pm;
                if (err_abs >= (uint32_t)MOTION_ERR_THROTTLE_THRESHOLD) {
 8004620:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004624:	2bc7      	cmp	r3, #199	@ 0xc7
 8004626:	d913      	bls.n	8004650 <motion_on_tim7_tick+0x55c>
                    scale_pm = (uint32_t)MOTION_ERR_THROTTLE_MIN_PERMILLE; /* piso */
 8004628:	23fa      	movs	r3, #250	@ 0xfa
 800462a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 800462e:	e04b      	b.n	80046c8 <motion_on_tim7_tick+0x5d4>
 8004630:	200000d4 	.word	0x200000d4
 8004634:	2000016c 	.word	0x2000016c
 8004638:	20002e78 	.word	0x20002e78
 800463c:	200000dc 	.word	0x200000dc
 8004640:	20002d78 	.word	0x20002d78
 8004644:	20002d88 	.word	0x20002d88
 8004648:	20002db0 	.word	0x20002db0
 800464c:	0801131c 	.word	0x0801131c
                } else {
                    uint32_t range = 1000u - (uint32_t)MOTION_ERR_THROTTLE_MIN_PERMILLE; /* 0..750 */
 8004650:	f240 23ee 	movw	r3, #750	@ 0x2ee
 8004654:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
                    uint32_t dec = (uint32_t)(((uint64_t)range * (uint64_t)err_abs) / (uint32_t)MOTION_ERR_THROTTLE_THRESHOLD);
 8004658:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800465c:	2200      	movs	r2, #0
 800465e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004660:	667a      	str	r2, [r7, #100]	@ 0x64
 8004662:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004666:	2200      	movs	r2, #0
 8004668:	65bb      	str	r3, [r7, #88]	@ 0x58
 800466a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800466c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004670:	462b      	mov	r3, r5
 8004672:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8004676:	4642      	mov	r2, r8
 8004678:	fb02 f203 	mul.w	r2, r2, r3
 800467c:	464b      	mov	r3, r9
 800467e:	4621      	mov	r1, r4
 8004680:	fb01 f303 	mul.w	r3, r1, r3
 8004684:	4413      	add	r3, r2
 8004686:	4622      	mov	r2, r4
 8004688:	4641      	mov	r1, r8
 800468a:	fba2 1201 	umull	r1, r2, r2, r1
 800468e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004692:	460a      	mov	r2, r1
 8004694:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8004698:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800469c:	4413      	add	r3, r2
 800469e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80046a2:	f04f 02c8 	mov.w	r2, #200	@ 0xc8
 80046a6:	f04f 0300 	mov.w	r3, #0
 80046aa:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 80046ae:	f7fb fe2f 	bl	8000310 <__aeabi_uldivmod>
 80046b2:	4602      	mov	r2, r0
 80046b4:	460b      	mov	r3, r1
 80046b6:	4613      	mov	r3, r2
 80046b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
                    scale_pm = 1000u - dec; /* 1000..min_permille */
 80046bc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80046c0:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 80046c4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
                }
                v_cmd_sps = (uint32_t)(((uint64_t)v_cmd_sps * (uint64_t)scale_pm) / 1000u);
 80046c8:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80046cc:	2200      	movs	r2, #0
 80046ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80046d0:	657a      	str	r2, [r7, #84]	@ 0x54
 80046d2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80046d6:	2200      	movs	r2, #0
 80046d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046da:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80046dc:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80046e0:	462b      	mov	r3, r5
 80046e2:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 80046e6:	4642      	mov	r2, r8
 80046e8:	fb02 f203 	mul.w	r2, r2, r3
 80046ec:	464b      	mov	r3, r9
 80046ee:	4621      	mov	r1, r4
 80046f0:	fb01 f303 	mul.w	r3, r1, r3
 80046f4:	4413      	add	r3, r2
 80046f6:	4622      	mov	r2, r4
 80046f8:	4641      	mov	r1, r8
 80046fa:	fba2 1201 	umull	r1, r2, r2, r1
 80046fe:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004702:	460a      	mov	r2, r1
 8004704:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8004708:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800470c:	4413      	add	r3, r2
 800470e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004712:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004716:	f04f 0300 	mov.w	r3, #0
 800471a:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 800471e:	f7fb fdf7 	bl	8000310 <__aeabi_uldivmod>
 8004722:	4602      	mov	r2, r0
 8004724:	460b      	mov	r3, r1
 8004726:	4613      	mov	r3, r2
 8004728:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
                if (v_cmd_sps > MOTION_MAX_SPS) v_cmd_sps = MOTION_MAX_SPS;
 800472c:	f8d7 216c 	ldr.w	r2, [r7, #364]	@ 0x16c
 8004730:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004734:	429a      	cmp	r2, r3
 8004736:	d903      	bls.n	8004740 <motion_on_tim7_tick+0x64c>
 8004738:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 800473c:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
            }
#endif /* MOTION_PROGRESS_MODE && MOTION_ERR_THROTTLE_ENABLE */
            /* PI de posição: ajusta v_cmd_sps com base no erro posicional */
#if MOTION_PI_ENABLE
            if ((ax->kp | ax->ki | ax->kd) != 0u) {
 8004740:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004744:	89da      	ldrh	r2, [r3, #14]
 8004746:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800474a:	8a1b      	ldrh	r3, [r3, #16]
 800474c:	4313      	orrs	r3, r2
 800474e:	b29a      	uxth	r2, r3
 8004750:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004754:	8a5b      	ldrh	r3, [r3, #18]
 8004756:	4313      	orrs	r3, r2
 8004758:	b29b      	uxth	r3, r3
 800475a:	2b00      	cmp	r3, #0
 800475c:	f000 814d 	beq.w	80049fa <motion_on_tim7_tick+0x906>
                /* desired (em passos DDA) vs actual convertido de contagens do encoder para passos DDA */
                int32_t desired = (int32_t)ax->target_steps;
 8004760:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
                int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 800476a:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 800476e:	4ab1      	ldr	r2, [pc, #708]	@ (8004a34 <motion_on_tim7_tick+0x940>)
 8004770:	00db      	lsls	r3, r3, #3
 8004772:	4413      	add	r3, r2
 8004774:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004778:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 800477c:	4aae      	ldr	r2, [pc, #696]	@ (8004a38 <motion_on_tim7_tick+0x944>)
 800477e:	00db      	lsls	r3, r3, #3
 8004780:	4413      	add	r3, r2
 8004782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004786:	1a84      	subs	r4, r0, r2
 8004788:	60bc      	str	r4, [r7, #8]
 800478a:	eb61 0303 	sbc.w	r3, r1, r3
 800478e:	60fb      	str	r3, [r7, #12]
 8004790:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004794:	e9c7 343a 	strd	r3, r4, [r7, #232]	@ 0xe8
                /* actual_steps ≈ enc_rel * (DDA_STEPS_PER_REV / ENC_COUNTS_PER_REV) */
                int64_t num = enc_rel * (int64_t)dda_steps_per_rev();
 8004798:	f7fe f93a 	bl	8002a10 <dda_steps_per_rev>
 800479c:	4603      	mov	r3, r0
 800479e:	2200      	movs	r2, #0
 80047a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80047a2:	647a      	str	r2, [r7, #68]	@ 0x44
 80047a4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80047a8:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 80047ac:	4622      	mov	r2, r4
 80047ae:	fb02 f203 	mul.w	r2, r2, r3
 80047b2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80047b6:	4629      	mov	r1, r5
 80047b8:	fb01 f303 	mul.w	r3, r1, r3
 80047bc:	441a      	add	r2, r3
 80047be:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80047c2:	4621      	mov	r1, r4
 80047c4:	fba3 1301 	umull	r1, r3, r3, r1
 80047c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80047cc:	460b      	mov	r3, r1
 80047ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80047d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80047d6:	18d3      	adds	r3, r2, r3
 80047d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80047dc:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	@ 0x80
 80047e0:	e9c7 3438 	strd	r3, r4, [r7, #224]	@ 0xe0
 80047e4:	e9c7 3438 	strd	r3, r4, [r7, #224]	@ 0xe0
                int32_t actual = 0;
 80047e8:	2300      	movs	r3, #0
 80047ea:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
                if (ENC_COUNTS_PER_REV[axis] > 0u) {
 80047ee:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 80047f2:	4b92      	ldr	r3, [pc, #584]	@ (8004a3c <motion_on_tim7_tick+0x948>)
 80047f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d030      	beq.n	800485e <motion_on_tim7_tick+0x76a>
                    int64_t q = num / (int64_t)ENC_COUNTS_PER_REV[axis];
 80047fc:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004800:	4b8e      	ldr	r3, [pc, #568]	@ (8004a3c <motion_on_tim7_tick+0x948>)
 8004802:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004806:	2200      	movs	r2, #0
 8004808:	63bb      	str	r3, [r7, #56]	@ 0x38
 800480a:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800480c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004810:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004814:	f7fb fd2c 	bl	8000270 <__aeabi_ldivmod>
 8004818:	4602      	mov	r2, r0
 800481a:	460b      	mov	r3, r1
 800481c:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
                    if (q > INT32_MAX) q = INT32_MAX; else if (q < INT32_MIN) q = INT32_MIN;
 8004820:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 8004824:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004828:	f173 0300 	sbcs.w	r3, r3, #0
 800482c:	db06      	blt.n	800483c <motion_on_tim7_tick+0x748>
 800482e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8004832:	f04f 0300 	mov.w	r3, #0
 8004836:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
 800483a:	e00c      	b.n	8004856 <motion_on_tim7_tick+0x762>
 800483c:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 8004840:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004844:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8004848:	da05      	bge.n	8004856 <motion_on_tim7_tick+0x762>
 800484a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800484e:	f04f 33ff 	mov.w	r3, #4294967295
 8004852:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
                    actual = (int32_t)q;
 8004856:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800485a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
                }
                int32_t err = desired - actual;
 800485e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8004862:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8004866:	1ad3      	subs	r3, r2, r3
 8004868:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
                /* Deadband simples */
                if (err > -((int32_t)MOTION_PI_DEADBAND_STEPS) && err < (int32_t)MOTION_PI_DEADBAND_STEPS) {
 800486c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004870:	f113 0f09 	cmn.w	r3, #9
 8004874:	db06      	blt.n	8004884 <motion_on_tim7_tick+0x790>
 8004876:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800487a:	2b09      	cmp	r3, #9
 800487c:	dc02      	bgt.n	8004884 <motion_on_tim7_tick+0x790>
                    err = 0;
 800487e:	2300      	movs	r3, #0
 8004880:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
                }
                /* Integral com anti-windup (em unidades de passos) */
                int32_t iacc = g_pi_i_accum[axis] + err;
 8004884:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004888:	4b6d      	ldr	r3, [pc, #436]	@ (8004a40 <motion_on_tim7_tick+0x94c>)
 800488a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800488e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004892:	4413      	add	r3, r2
 8004894:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
                if (iacc > MOTION_PI_I_CLAMP) iacc = MOTION_PI_I_CLAMP;
 8004898:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800489c:	4b69      	ldr	r3, [pc, #420]	@ (8004a44 <motion_on_tim7_tick+0x950>)
 800489e:	429a      	cmp	r2, r3
 80048a0:	dd03      	ble.n	80048aa <motion_on_tim7_tick+0x7b6>
 80048a2:	4b68      	ldr	r3, [pc, #416]	@ (8004a44 <motion_on_tim7_tick+0x950>)
 80048a4:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 80048a8:	e007      	b.n	80048ba <motion_on_tim7_tick+0x7c6>
                else if (iacc < -MOTION_PI_I_CLAMP) iacc = -MOTION_PI_I_CLAMP;
 80048aa:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80048ae:	4b66      	ldr	r3, [pc, #408]	@ (8004a48 <motion_on_tim7_tick+0x954>)
 80048b0:	429a      	cmp	r2, r3
 80048b2:	da02      	bge.n	80048ba <motion_on_tim7_tick+0x7c6>
 80048b4:	4b64      	ldr	r3, [pc, #400]	@ (8004a48 <motion_on_tim7_tick+0x954>)
 80048b6:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
                int32_t draw = err - g_pi_prev_err[axis];
 80048ba:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 80048be:	4b63      	ldr	r3, [pc, #396]	@ (8004a4c <motion_on_tim7_tick+0x958>)
 80048c0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80048c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048c8:	1a9b      	subs	r3, r3, r2
 80048ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                g_pi_prev_err[axis] = err;
 80048ce:	f897 1173 	ldrb.w	r1, [r7, #371]	@ 0x173
 80048d2:	4a5e      	ldr	r2, [pc, #376]	@ (8004a4c <motion_on_tim7_tick+0x958>)
 80048d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048d8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
                /* Derivada filtrada: g_pi_d_filt += (draw - g_pi_d_filt) >> alpha */
                const int32_t alpha = 8; /* filtro leve (1..16) */
 80048dc:	2308      	movs	r3, #8
 80048de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
                g_pi_d_filt[axis] = g_pi_d_filt[axis] + ((draw - g_pi_d_filt[axis]) >> alpha);
 80048e2:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 80048e6:	4b5a      	ldr	r3, [pc, #360]	@ (8004a50 <motion_on_tim7_tick+0x95c>)
 80048e8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80048ec:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 80048f0:	4b57      	ldr	r3, [pc, #348]	@ (8004a50 <motion_on_tim7_tick+0x95c>)
 80048f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80048f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048fa:	1a9a      	subs	r2, r3, r2
 80048fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004900:	fa42 f303 	asr.w	r3, r2, r3
 8004904:	f897 1173 	ldrb.w	r1, [r7, #371]	@ 0x173
 8004908:	18c2      	adds	r2, r0, r3
 800490a:	4b51      	ldr	r3, [pc, #324]	@ (8004a50 <motion_on_tim7_tick+0x95c>)
 800490c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
                int32_t pterm = ((int32_t)ax->kp * err) >> MOTION_PI_SHIFT;      /* steps/s */
 8004910:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004914:	89db      	ldrh	r3, [r3, #14]
 8004916:	461a      	mov	r2, r3
 8004918:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800491c:	fb02 f303 	mul.w	r3, r2, r3
 8004920:	121b      	asrs	r3, r3, #8
 8004922:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                int32_t iterm = ((int32_t)ax->ki * iacc) >> MOTION_PI_SHIFT;     /* steps/s */
 8004926:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800492a:	8a1b      	ldrh	r3, [r3, #16]
 800492c:	461a      	mov	r2, r3
 800492e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8004932:	fb02 f303 	mul.w	r3, r2, r3
 8004936:	121b      	asrs	r3, r3, #8
 8004938:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
                int32_t dterm = (ax->kd != 0u) ? (((int32_t)ax->kd * g_pi_d_filt[axis]) >> MOTION_PI_SHIFT) : 0; /* steps/s */
 800493c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004940:	8a5b      	ldrh	r3, [r3, #18]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d00c      	beq.n	8004960 <motion_on_tim7_tick+0x86c>
 8004946:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800494a:	8a5b      	ldrh	r3, [r3, #18]
 800494c:	4619      	mov	r1, r3
 800494e:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004952:	4b3f      	ldr	r3, [pc, #252]	@ (8004a50 <motion_on_tim7_tick+0x95c>)
 8004954:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004958:	fb01 f303 	mul.w	r3, r1, r3
 800495c:	121b      	asrs	r3, r3, #8
 800495e:	e000      	b.n	8004962 <motion_on_tim7_tick+0x86e>
 8004960:	2300      	movs	r3, #0
 8004962:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                int32_t corr = pterm + iterm + dterm; /* correção em steps/s */
 8004966:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800496a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800496e:	441a      	add	r2, r3
 8004970:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004974:	4413      	add	r3, r2
 8004976:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
                if (corr > (int32_t)MOTION_PI_CORR_MAX_SPS) corr = (int32_t)MOTION_PI_CORR_MAX_SPS;
 800497a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800497e:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004982:	429a      	cmp	r2, r3
 8004984:	dd04      	ble.n	8004990 <motion_on_tim7_tick+0x89c>
 8004986:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 800498a:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800498e:	e007      	b.n	80049a0 <motion_on_tim7_tick+0x8ac>
                else if (corr < -(int32_t)MOTION_PI_CORR_MAX_SPS) corr = -(int32_t)MOTION_PI_CORR_MAX_SPS;
 8004990:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8004994:	4b2f      	ldr	r3, [pc, #188]	@ (8004a54 <motion_on_tim7_tick+0x960>)
 8004996:	429a      	cmp	r2, r3
 8004998:	da02      	bge.n	80049a0 <motion_on_tim7_tick+0x8ac>
 800499a:	4b2e      	ldr	r3, [pc, #184]	@ (8004a54 <motion_on_tim7_tick+0x960>)
 800499c:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
                int32_t v_adj = (int32_t)v_cmd_sps + corr;
 80049a0:	f8d7 216c 	ldr.w	r2, [r7, #364]	@ 0x16c
 80049a4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80049a8:	4413      	add	r3, r2
 80049aa:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
                if (v_adj < 0) v_adj = 0;
 80049ae:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	da02      	bge.n	80049bc <motion_on_tim7_tick+0x8c8>
 80049b6:	2300      	movs	r3, #0
 80049b8:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
                if (v_adj > (int32_t)MOTION_MAX_SPS) v_adj = (int32_t)MOTION_MAX_SPS; /* limite físico */
 80049bc:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 80049c0:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80049c4:	429a      	cmp	r2, r3
 80049c6:	dd03      	ble.n	80049d0 <motion_on_tim7_tick+0x8dc>
 80049c8:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80049cc:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
                v_cmd_sps = (uint32_t)v_adj;
 80049d0:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80049d4:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
                /* Anti-windup por saturação: só aceita a integral quando não saturou */
                if (!(v_adj == 0 || v_adj == (int32_t)MOTION_MAX_SPS)) {
 80049d8:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d00c      	beq.n	80049fa <motion_on_tim7_tick+0x906>
 80049e0:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 80049e4:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d006      	beq.n	80049fa <motion_on_tim7_tick+0x906>
                    g_pi_i_accum[axis] = iacc;
 80049ec:	f897 1173 	ldrb.w	r1, [r7, #371]	@ 0x173
 80049f0:	4a13      	ldr	r2, [pc, #76]	@ (8004a40 <motion_on_tim7_tick+0x94c>)
 80049f2:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 80049f6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
                }
            }
#endif
            uint32_t a_sps2    = (ax->accel_sps2 > 0u) ? ax->accel_sps2 : DEMO_ACCEL_SPS2;
 80049fa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80049fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d003      	beq.n	8004a0c <motion_on_tim7_tick+0x918>
 8004a04:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004a08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a0a:	e000      	b.n	8004a0e <motion_on_tim7_tick+0x91a>
 8004a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8004a44 <motion_on_tim7_tick+0x950>)
 8004a0e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

            /* Distância restante total (ativo + fila) em passos (O(1)) */
            uint32_t active_rem = (ax->total_steps > ax->emitted_steps)
 8004a12:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004a1c:	689b      	ldr	r3, [r3, #8]
                                  ? (ax->total_steps - ax->emitted_steps) : 0u;
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d91a      	bls.n	8004a58 <motion_on_tim7_tick+0x964>
 8004a22:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	1ad3      	subs	r3, r2, r3
 8004a30:	e013      	b.n	8004a5a <motion_on_tim7_tick+0x966>
 8004a32:	bf00      	nop
 8004a34:	20002d88 	.word	0x20002d88
 8004a38:	20002db0 	.word	0x20002db0
 8004a3c:	0801131c 	.word	0x0801131c
 8004a40:	20002df8 	.word	0x20002df8
 8004a44:	00030d40 	.word	0x00030d40
 8004a48:	fffcf2c0 	.word	0xfffcf2c0
 8004a4c:	20002e04 	.word	0x20002e04
 8004a50:	20002de0 	.word	0x20002de0
 8004a54:	ffff9e58 	.word	0xffff9e58
 8004a58:	2300      	movs	r3, #0
            uint32_t active_rem = (ax->total_steps > ax->emitted_steps)
 8004a5a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
            uint32_t rem_steps = active_rem + g_queue_rem_steps[axis];
 8004a5e:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004a62:	4b94      	ldr	r3, [pc, #592]	@ (8004cb4 <motion_on_tim7_tick+0xbc0>)
 8004a64:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004a68:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004a6c:	4413      	add	r3, r2
 8004a6e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
#if MOTION_PROGRESS_MODE
            /* Só impõe o restante do mestre se ele tiver trabalho pendente */
            if (master_axis >= 0 && rem_master > 0u) {
 8004a72:	f997 312b 	ldrsb.w	r3, [r7, #299]	@ 0x12b
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	db07      	blt.n	8004a8a <motion_on_tim7_tick+0x996>
 8004a7a:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d003      	beq.n	8004a8a <motion_on_tim7_tick+0x996>
                rem_steps = rem_master;
 8004a82:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8004a86:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
            /* caso contrário, mantém o rem_steps do próprio eixo
               para não “matar” a rampa dos demais */
#endif

            /* Distância necessária para frear de v para 0: s = v^2 / (2a) */
            uint32_t v_now = ax->v_actual_sps;
 8004a8a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
            uint32_t s_brake = 0u;
 8004a94:	2300      	movs	r3, #0
 8004a96:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
            if (a_sps2 > 0u && v_now > 0u) {
 8004a9a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d03f      	beq.n	8004b22 <motion_on_tim7_tick+0xa2e>
 8004aa2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d03b      	beq.n	8004b22 <motion_on_tim7_tick+0xa2e>
                uint64_t vv = (uint64_t)v_now * (uint64_t)v_now;
 8004aaa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004aae:	2200      	movs	r2, #0
 8004ab0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ab2:	637a      	str	r2, [r7, #52]	@ 0x34
 8004ab4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004ab8:	2200      	movs	r2, #0
 8004aba:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004abc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004abe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004ac2:	462b      	mov	r3, r5
 8004ac4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004ac8:	4642      	mov	r2, r8
 8004aca:	fb02 f203 	mul.w	r2, r2, r3
 8004ace:	464b      	mov	r3, r9
 8004ad0:	4621      	mov	r1, r4
 8004ad2:	fb01 f303 	mul.w	r3, r1, r3
 8004ad6:	4413      	add	r3, r2
 8004ad8:	4622      	mov	r2, r4
 8004ada:	4641      	mov	r1, r8
 8004adc:	fba2 1201 	umull	r1, r2, r2, r1
 8004ae0:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004ae2:	460a      	mov	r2, r1
 8004ae4:	67ba      	str	r2, [r7, #120]	@ 0x78
 8004ae6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004ae8:	4413      	add	r3, r2
 8004aea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004aec:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 8004af0:	e9c7 342e 	strd	r3, r4, [r7, #184]	@ 0xb8
 8004af4:	e9c7 342e 	strd	r3, r4, [r7, #184]	@ 0xb8
                uint64_t denom = (uint64_t)(2u * a_sps2);
 8004af8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004afc:	005b      	lsls	r3, r3, #1
 8004afe:	2200      	movs	r2, #0
 8004b00:	603b      	str	r3, [r7, #0]
 8004b02:	607a      	str	r2, [r7, #4]
 8004b04:	e9d7 3400 	ldrd	r3, r4, [r7]
 8004b08:	e9c7 342c 	strd	r3, r4, [r7, #176]	@ 0xb0
                s_brake = (uint32_t)(vv / denom);
 8004b0c:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8004b10:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8004b14:	f7fb fbfc 	bl	8000310 <__aeabi_uldivmod>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	460b      	mov	r3, r1
 8004b1c:	4613      	mov	r3, r2
 8004b1e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

            /* Política de rampa:
             * - Se já estamos perto do final (rem_steps <= s_brake): desacelera.
             * - Caso contrário, acelera até v_cmd_sps; se passou, reduz até v_cmd_sps. */
            /* Aceleração integrada: usa g_v_accum para passos discretos de v */
            g_v_accum[axis] += a_sps2; /* steps/s^2 * 1ms */
 8004b22:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004b26:	4b64      	ldr	r3, [pc, #400]	@ (8004cb8 <motion_on_tim7_tick+0xbc4>)
 8004b28:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004b2c:	f897 1173 	ldrb.w	r1, [r7, #371]	@ 0x173
 8004b30:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004b34:	441a      	add	r2, r3
 8004b36:	4b60      	ldr	r3, [pc, #384]	@ (8004cb8 <motion_on_tim7_tick+0xbc4>)
 8004b38:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            uint32_t steps_avail = 0u;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
            while (g_v_accum[axis] >= 1000u) { g_v_accum[axis] -= 1000u; steps_avail++; }
 8004b42:	e010      	b.n	8004b66 <motion_on_tim7_tick+0xa72>
 8004b44:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004b48:	4b5b      	ldr	r3, [pc, #364]	@ (8004cb8 <motion_on_tim7_tick+0xbc4>)
 8004b4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b4e:	f897 1173 	ldrb.w	r1, [r7, #371]	@ 0x173
 8004b52:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 8004b56:	4b58      	ldr	r3, [pc, #352]	@ (8004cb8 <motion_on_tim7_tick+0xbc4>)
 8004b58:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8004b5c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004b60:	3301      	adds	r3, #1
 8004b62:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8004b66:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004b6a:	4b53      	ldr	r3, [pc, #332]	@ (8004cb8 <motion_on_tim7_tick+0xbc4>)
 8004b6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b70:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004b74:	d2e6      	bcs.n	8004b44 <motion_on_tim7_tick+0xa50>
            while (steps_avail--) {
 8004b76:	e04c      	b.n	8004c12 <motion_on_tim7_tick+0xb1e>
                if (rem_steps <= s_brake) {
 8004b78:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8004b7c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d80c      	bhi.n	8004b9e <motion_on_tim7_tick+0xaaa>
                    /* Desacelera */
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 8004b84:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d041      	beq.n	8004c12 <motion_on_tim7_tick+0xb1e>
 8004b8e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b94:	1e5a      	subs	r2, r3, #1
 8004b96:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004b9a:	625a      	str	r2, [r3, #36]	@ 0x24
 8004b9c:	e039      	b.n	8004c12 <motion_on_tim7_tick+0xb1e>
                } else if (ax->v_actual_sps < v_cmd_sps) {
 8004b9e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004ba2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ba4:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d913      	bls.n	8004bd4 <motion_on_tim7_tick+0xae0>
                    ax->v_actual_sps++;
 8004bac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb2:	1c5a      	adds	r2, r3, #1
 8004bb4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004bb8:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps > v_cmd_sps) ax->v_actual_sps = v_cmd_sps;
 8004bba:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004bbe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004bc0:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d224      	bcs.n	8004c12 <motion_on_tim7_tick+0xb1e>
 8004bc8:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8004bcc:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004bd0:	6253      	str	r3, [r2, #36]	@ 0x24
 8004bd2:	e01e      	b.n	8004c12 <motion_on_tim7_tick+0xb1e>
                } else if (ax->v_actual_sps > v_cmd_sps) {
 8004bd4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004bd8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004bda:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d217      	bcs.n	8004c12 <motion_on_tim7_tick+0xb1e>
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 8004be2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d006      	beq.n	8004bfa <motion_on_tim7_tick+0xb06>
 8004bec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf2:	1e5a      	subs	r2, r3, #1
 8004bf4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004bf8:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps < v_cmd_sps) ax->v_actual_sps = v_cmd_sps;
 8004bfa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004bfe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004c00:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d904      	bls.n	8004c12 <motion_on_tim7_tick+0xb1e>
 8004c08:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8004c0c:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004c10:	6253      	str	r3, [r2, #36]	@ 0x24
            while (steps_avail--) {
 8004c12:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8004c16:	1e53      	subs	r3, r2, #1
 8004c18:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8004c1c:	2a00      	cmp	r2, #0
 8004c1e:	d1ab      	bne.n	8004b78 <motion_on_tim7_tick+0xa84>
                }
            }

            /* Se não há mais nada a emitir neste eixo, força zero */
            if (rem_steps == 0u) ax->v_actual_sps = 0u;
 8004c20:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d103      	bne.n	8004c30 <motion_on_tim7_tick+0xb3c>
 8004c28:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	6253      	str	r3, [r2, #36]	@ 0x24
            if (v_cmd_sps > MOTION_MAX_SPS) v_cmd_sps = MOTION_MAX_SPS;
 8004c30:	f8d7 216c 	ldr.w	r2, [r7, #364]	@ 0x16c
 8004c34:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d903      	bls.n	8004c44 <motion_on_tim7_tick+0xb50>
 8004c3c:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004c40:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
            if (ax->v_actual_sps > MOTION_MAX_SPS) ax->v_actual_sps = MOTION_MAX_SPS;
 8004c44:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004c48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004c4a:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d904      	bls.n	8004c5c <motion_on_tim7_tick+0xb68>
 8004c52:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8004c56:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004c5a:	6253      	str	r3, [r2, #36]	@ 0x24

            /* Incremento do DDA a 50 kHz */
            ax->dda_inc_q16 = Q16_DIV_UINT(ax->v_actual_sps, MOTION_TIM6_HZ);
 8004c5c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c62:	2200      	movs	r2, #0
 8004c64:	623b      	str	r3, [r7, #32]
 8004c66:	627a      	str	r2, [r7, #36]	@ 0x24
 8004c68:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004c6c:	460b      	mov	r3, r1
 8004c6e:	0c1b      	lsrs	r3, r3, #16
 8004c70:	61fb      	str	r3, [r7, #28]
 8004c72:	460b      	mov	r3, r1
 8004c74:	041b      	lsls	r3, r3, #16
 8004c76:	61bb      	str	r3, [r7, #24]
 8004c78:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8004c7c:	f04f 0300 	mov.w	r3, #0
 8004c80:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004c84:	f7fb fb44 	bl	8000310 <__aeabi_uldivmod>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	460b      	mov	r3, r1
 8004c8c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004c90:	61da      	str	r2, [r3, #28]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004c92:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8004c96:	3301      	adds	r3, #1
 8004c98:	f887 3173 	strb.w	r3, [r7, #371]	@ 0x173
 8004c9c:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8004ca0:	2b02      	cmp	r3, #2
 8004ca2:	f67f ac19 	bls.w	80044d8 <motion_on_tim7_tick+0x3e4>
        }
    }

}
 8004ca6:	bf00      	nop
 8004ca8:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8004cac:	46bd      	mov	sp, r7
 8004cae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cb2:	bf00      	nop
 8004cb4:	20002d78 	.word	0x20002d78
 8004cb8:	20002dec 	.word	0x20002dec

08004cbc <motion_on_move_queue_add>:

/* =======================
 *  Handlers de protocolo
 * ======================= */
void motion_on_move_queue_add(const uint8_t *frame, uint32_t len) {
 8004cbc:	b590      	push	{r4, r7, lr}
 8004cbe:	b097      	sub	sp, #92	@ 0x5c
 8004cc0:	af06      	add	r7, sp, #24
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]

    move_queue_add_req_t req;
    uint8_t ack_status = MOTION_ACK_INVALID;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    uint8_t frame_id = 0u;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    if (!frame) return;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	f000 8087 	beq.w	8004de8 <motion_on_move_queue_add+0x12c>
    proto_result_t decode_status = move_queue_add_req_decoder(frame, len, &req);
 8004cda:	f107 0308 	add.w	r3, r7, #8
 8004cde:	461a      	mov	r2, r3
 8004ce0:	6839      	ldr	r1, [r7, #0]
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f7fb feb9 	bl	8000a5a <move_queue_add_req_decoder>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (decode_status != PROTO_OK) {
 8004cee:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d014      	beq.n	8004d20 <motion_on_move_queue_add+0x64>
        motion_send_queue_add_ack(frame_id, ack_status);
 8004cf6:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8004cfa:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004cfe:	4611      	mov	r1, r2
 8004d00:	4618      	mov	r0, r3
 8004d02:	f7fe fc8b 	bl	800361c <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "queue_add", "decode_fail");
 8004d06:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 8004d0a:	4939      	ldr	r1, [pc, #228]	@ (8004df0 <motion_on_move_queue_add+0x134>)
 8004d0c:	4b39      	ldr	r3, [pc, #228]	@ (8004df4 <motion_on_move_queue_add+0x138>)
 8004d0e:	9301      	str	r3, [sp, #4]
 8004d10:	4b39      	ldr	r3, [pc, #228]	@ (8004df8 <motion_on_move_queue_add+0x13c>)
 8004d12:	9300      	str	r3, [sp, #0]
 8004d14:	460b      	mov	r3, r1
 8004d16:	2164      	movs	r1, #100	@ 0x64
 8004d18:	2002      	movs	r0, #2
 8004d1a:	f7fd fc77 	bl	800260c <log_event_auto>
        return;
 8004d1e:	e064      	b.n	8004dea <motion_on_move_queue_add+0x12e>
    }
    frame_id = req.frameId;
 8004d20:	7a3b      	ldrb	r3, [r7, #8]
 8004d22:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    if (!safety_is_safe()) {
 8004d26:	f000 fe13 	bl	8005950 <safety_is_safe>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d114      	bne.n	8004d5a <motion_on_move_queue_add+0x9e>
        motion_send_queue_add_ack(frame_id, ack_status);
 8004d30:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8004d34:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004d38:	4611      	mov	r1, r2
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f7fe fc6e 	bl	800361c <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "queue_add", "blocked_safety");
 8004d40:	4a2b      	ldr	r2, [pc, #172]	@ (8004df0 <motion_on_move_queue_add+0x134>)
 8004d42:	4b2e      	ldr	r3, [pc, #184]	@ (8004dfc <motion_on_move_queue_add+0x140>)
 8004d44:	9301      	str	r3, [sp, #4]
 8004d46:	4b2c      	ldr	r3, [pc, #176]	@ (8004df8 <motion_on_move_queue_add+0x13c>)
 8004d48:	9300      	str	r3, [sp, #0]
 8004d4a:	4613      	mov	r3, r2
 8004d4c:	f06f 0203 	mvn.w	r2, #3
 8004d50:	2164      	movs	r1, #100	@ 0x64
 8004d52:	2002      	movs	r0, #2
 8004d54:	f7fd fc5a 	bl	800260c <log_event_auto>
        return;
 8004d58:	e047      	b.n	8004dea <motion_on_move_queue_add+0x12e>
    }

    uint32_t primask = motion_lock();
 8004d5a:	f7fd fe81 	bl	8002a60 <motion_lock>
 8004d5e:	63b8      	str	r0, [r7, #56]	@ 0x38
    proto_result_t push_status = motion_queue_push_locked(&req);
 8004d60:	f107 0308 	add.w	r3, r7, #8
 8004d64:	4618      	mov	r0, r3
 8004d66:	f7fe fa2f 	bl	80031c8 <motion_queue_push_locked>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (push_status == PROTO_OK) {
 8004d70:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d112      	bne.n	8004d9e <motion_on_move_queue_add+0xe2>
        ack_status = MOTION_ACK_OK;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (g_status.state == MOTION_IDLE || g_status.state == MOTION_DONE)
 8004d7e:	4b20      	ldr	r3, [pc, #128]	@ (8004e00 <motion_on_move_queue_add+0x144>)
 8004d80:	781b      	ldrb	r3, [r3, #0]
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d004      	beq.n	8004d92 <motion_on_move_queue_add+0xd6>
 8004d88:	4b1d      	ldr	r3, [pc, #116]	@ (8004e00 <motion_on_move_queue_add+0x144>)
 8004d8a:	781b      	ldrb	r3, [r3, #0]
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	2b05      	cmp	r3, #5
 8004d90:	d102      	bne.n	8004d98 <motion_on_move_queue_add+0xdc>
            g_status.state = MOTION_QUEUED;
 8004d92:	4b1b      	ldr	r3, [pc, #108]	@ (8004e00 <motion_on_move_queue_add+0x144>)
 8004d94:	2201      	movs	r2, #1
 8004d96:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 8004d98:	f7fd fff0 	bl	8002d7c <motion_refresh_status_locked>
 8004d9c:	e002      	b.n	8004da4 <motion_on_move_queue_add+0xe8>
               (unsigned)req.vx, (unsigned)req.vy, (unsigned)req.vz,
               (unsigned long)req.sx, (unsigned long)req.sy, (unsigned long)req.sz,
               (unsigned)g_status.queue_depth);
#endif
    } else {
        ack_status = MOTION_ACK_QUEUE_FULL;
 8004d9e:	2302      	movs	r3, #2
 8004da0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    motion_unlock(primask);
 8004da4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004da6:	f7fd fe6c 	bl	8002a82 <motion_unlock>

    motion_send_queue_add_ack(frame_id, ack_status);
 8004daa:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8004dae:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004db2:	4611      	mov	r1, r2
 8004db4:	4618      	mov	r0, r3
 8004db6:	f7fe fc31 	bl	800361c <motion_send_queue_add_ack>
    LOGA_THIS(LOG_STATE_RECEIVED, ack_status, "queue_add",
 8004dba:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8004dbe:	480c      	ldr	r0, [pc, #48]	@ (8004df0 <motion_on_move_queue_add+0x134>)
 8004dc0:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004dc4:	7a79      	ldrb	r1, [r7, #9]
 8004dc6:	460c      	mov	r4, r1
 8004dc8:	490d      	ldr	r1, [pc, #52]	@ (8004e00 <motion_on_move_queue_add+0x144>)
 8004dca:	7849      	ldrb	r1, [r1, #1]
 8004dcc:	b2c9      	uxtb	r1, r1
 8004dce:	9104      	str	r1, [sp, #16]
 8004dd0:	9403      	str	r4, [sp, #12]
 8004dd2:	9302      	str	r3, [sp, #8]
 8004dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8004e04 <motion_on_move_queue_add+0x148>)
 8004dd6:	9301      	str	r3, [sp, #4]
 8004dd8:	4b07      	ldr	r3, [pc, #28]	@ (8004df8 <motion_on_move_queue_add+0x13c>)
 8004dda:	9300      	str	r3, [sp, #0]
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2101      	movs	r1, #1
 8004de0:	2002      	movs	r0, #2
 8004de2:	f7fd fc13 	bl	800260c <log_event_auto>
 8004de6:	e000      	b.n	8004dea <motion_on_move_queue_add+0x12e>
    if (!frame) return;
 8004de8:	bf00      	nop
              "frame=%u dirMask=0x%02X queue=%u",
              (unsigned)frame_id, (unsigned)req.dirMask, (unsigned)g_status.queue_depth);
}
 8004dea:	3744      	adds	r7, #68	@ 0x44
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd90      	pop	{r4, r7, pc}
 8004df0:	08010e2c 	.word	0x08010e2c
 8004df4:	08010ea8 	.word	0x08010ea8
 8004df8:	08010eb4 	.word	0x08010eb4
 8004dfc:	08010ec0 	.word	0x08010ec0
 8004e00:	200000d4 	.word	0x200000d4
 8004e04:	08010ed0 	.word	0x08010ed0

08004e08 <motion_on_move_queue_status>:

void motion_on_move_queue_status(const uint8_t *frame, uint32_t len) {
 8004e08:	b5b0      	push	{r4, r5, r7, lr}
 8004e0a:	b08c      	sub	sp, #48	@ 0x30
 8004e0c:	af08      	add	r7, sp, #32
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
    move_queue_status_req_t req;
    if (move_queue_status_req_decoder(frame, len, &req) != PROTO_OK) {
 8004e12:	f107 0308 	add.w	r3, r7, #8
 8004e16:	461a      	mov	r2, r3
 8004e18:	6839      	ldr	r1, [r7, #0]
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f7fb ff1b 	bl	8000c56 <move_queue_status_req_decoder>
 8004e20:	4603      	mov	r3, r0
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d00c      	beq.n	8004e40 <motion_on_move_queue_status+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "queue_status", "decode_fail");
 8004e26:	4a1f      	ldr	r2, [pc, #124]	@ (8004ea4 <motion_on_move_queue_status+0x9c>)
 8004e28:	4b1f      	ldr	r3, [pc, #124]	@ (8004ea8 <motion_on_move_queue_status+0xa0>)
 8004e2a:	9301      	str	r3, [sp, #4]
 8004e2c:	4b1f      	ldr	r3, [pc, #124]	@ (8004eac <motion_on_move_queue_status+0xa4>)
 8004e2e:	9300      	str	r3, [sp, #0]
 8004e30:	4613      	mov	r3, r2
 8004e32:	f06f 0201 	mvn.w	r2, #1
 8004e36:	2164      	movs	r1, #100	@ 0x64
 8004e38:	2002      	movs	r0, #2
 8004e3a:	f7fd fbe7 	bl	800260c <log_event_auto>
 8004e3e:	e02e      	b.n	8004e9e <motion_on_move_queue_status+0x96>
        return;
    }
    uint32_t primask = motion_lock();
 8004e40:	f7fd fe0e 	bl	8002a60 <motion_lock>
 8004e44:	60f8      	str	r0, [r7, #12]
    motion_refresh_status_locked();
 8004e46:	f7fd ff99 	bl	8002d7c <motion_refresh_status_locked>
    motion_unlock(primask);
 8004e4a:	68f8      	ldr	r0, [r7, #12]
 8004e4c:	f7fd fe19 	bl	8002a82 <motion_unlock>

    motion_send_queue_status_response(req.frameId);
 8004e50:	7a3b      	ldrb	r3, [r7, #8]
 8004e52:	4618      	mov	r0, r3
 8004e54:	f7fe fc26 	bl	80036a4 <motion_send_queue_status_response>
    LOGA_THIS(LOG_STATE_RECEIVED, PROTO_OK, "queue_status",
 8004e58:	4a12      	ldr	r2, [pc, #72]	@ (8004ea4 <motion_on_move_queue_status+0x9c>)
 8004e5a:	4b15      	ldr	r3, [pc, #84]	@ (8004eb0 <motion_on_move_queue_status+0xa8>)
 8004e5c:	781b      	ldrb	r3, [r3, #0]
 8004e5e:	b2db      	uxtb	r3, r3
 8004e60:	4619      	mov	r1, r3
 8004e62:	4b13      	ldr	r3, [pc, #76]	@ (8004eb0 <motion_on_move_queue_status+0xa8>)
 8004e64:	785b      	ldrb	r3, [r3, #1]
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	4618      	mov	r0, r3
 8004e6a:	4b11      	ldr	r3, [pc, #68]	@ (8004eb0 <motion_on_move_queue_status+0xa8>)
 8004e6c:	789b      	ldrb	r3, [r3, #2]
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	461c      	mov	r4, r3
 8004e72:	4b0f      	ldr	r3, [pc, #60]	@ (8004eb0 <motion_on_move_queue_status+0xa8>)
 8004e74:	78db      	ldrb	r3, [r3, #3]
 8004e76:	b2db      	uxtb	r3, r3
 8004e78:	461d      	mov	r5, r3
 8004e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004eb0 <motion_on_move_queue_status+0xa8>)
 8004e7c:	791b      	ldrb	r3, [r3, #4]
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	9306      	str	r3, [sp, #24]
 8004e82:	9505      	str	r5, [sp, #20]
 8004e84:	9404      	str	r4, [sp, #16]
 8004e86:	9003      	str	r0, [sp, #12]
 8004e88:	9102      	str	r1, [sp, #8]
 8004e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8004eb4 <motion_on_move_queue_status+0xac>)
 8004e8c:	9301      	str	r3, [sp, #4]
 8004e8e:	4b07      	ldr	r3, [pc, #28]	@ (8004eac <motion_on_move_queue_status+0xa4>)
 8004e90:	9300      	str	r3, [sp, #0]
 8004e92:	4613      	mov	r3, r2
 8004e94:	2200      	movs	r2, #0
 8004e96:	2101      	movs	r1, #1
 8004e98:	2002      	movs	r0, #2
 8004e9a:	f7fd fbb7 	bl	800260c <log_event_auto>
              "state=%u depth=%u pct=(%u,%u,%u)",
              (unsigned)g_status.state, (unsigned)g_status.queue_depth,
              (unsigned)g_status.pctX, (unsigned)g_status.pctY, (unsigned)g_status.pctZ);
}
 8004e9e:	3710      	adds	r7, #16
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bdb0      	pop	{r4, r5, r7, pc}
 8004ea4:	08010e2c 	.word	0x08010e2c
 8004ea8:	08010ea8 	.word	0x08010ea8
 8004eac:	08010ef4 	.word	0x08010ef4
 8004eb0:	200000d4 	.word	0x200000d4
 8004eb4:	08010f04 	.word	0x08010f04

08004eb8 <motion_on_start_move>:

void motion_on_start_move(const uint8_t *frame, uint32_t len) {
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b088      	sub	sp, #32
 8004ebc:	af02      	add	r7, sp, #8
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
    start_move_req_t req;
    if (start_move_req_decoder(frame, len, &req) != PROTO_OK) {
 8004ec2:	f107 0308 	add.w	r3, r7, #8
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	6839      	ldr	r1, [r7, #0]
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f7fc f835 	bl	8000f3a <start_move_req_decoder>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00c      	beq.n	8004ef0 <motion_on_start_move+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "start_move", "decode_fail");
 8004ed6:	4a49      	ldr	r2, [pc, #292]	@ (8004ffc <motion_on_start_move+0x144>)
 8004ed8:	4b49      	ldr	r3, [pc, #292]	@ (8005000 <motion_on_start_move+0x148>)
 8004eda:	9301      	str	r3, [sp, #4]
 8004edc:	4b49      	ldr	r3, [pc, #292]	@ (8005004 <motion_on_start_move+0x14c>)
 8004ede:	9300      	str	r3, [sp, #0]
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	f06f 0201 	mvn.w	r2, #1
 8004ee6:	2164      	movs	r1, #100	@ 0x64
 8004ee8:	2002      	movs	r0, #2
 8004eea:	f7fd fb8f 	bl	800260c <log_event_auto>
 8004eee:	e082      	b.n	8004ff6 <motion_on_start_move+0x13e>
        return;
    }
    uint8_t started = 0u;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	75fb      	strb	r3, [r7, #23]
    uint32_t primask = motion_lock();
 8004ef4:	f7fd fdb4 	bl	8002a60 <motion_lock>
 8004ef8:	6138      	str	r0, [r7, #16]
        }
        printf(") ]\r\n");
    }
#endif

    if (!safety_is_safe()) {
 8004efa:	f000 fd29 	bl	8005950 <safety_is_safe>
 8004efe:	4603      	mov	r3, r0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d102      	bne.n	8004f0a <motion_on_start_move+0x52>
        started = 0u;
 8004f04:	2300      	movs	r3, #0
 8004f06:	75fb      	strb	r3, [r7, #23]
 8004f08:	e014      	b.n	8004f34 <motion_on_start_move+0x7c>
    } else if (!g_has_active_segment) {
 8004f0a:	4b3f      	ldr	r3, [pc, #252]	@ (8005008 <motion_on_start_move+0x150>)
 8004f0c:	781b      	ldrb	r3, [r3, #0]
 8004f0e:	b2db      	uxtb	r3, r3
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d10a      	bne.n	8004f2a <motion_on_start_move+0x72>
        if (motion_try_start_next_locked()) {
 8004f14:	f7fe faea 	bl	80034ec <motion_try_start_next_locked>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d00a      	beq.n	8004f34 <motion_on_start_move+0x7c>
            g_status.state = MOTION_RUNNING;
 8004f1e:	4b3b      	ldr	r3, [pc, #236]	@ (800500c <motion_on_start_move+0x154>)
 8004f20:	2202      	movs	r2, #2
 8004f22:	701a      	strb	r2, [r3, #0]
            started = 1u;
 8004f24:	2301      	movs	r3, #1
 8004f26:	75fb      	strb	r3, [r7, #23]
 8004f28:	e004      	b.n	8004f34 <motion_on_start_move+0x7c>
        }
    } else {
        g_status.state = MOTION_RUNNING;
 8004f2a:	4b38      	ldr	r3, [pc, #224]	@ (800500c <motion_on_start_move+0x154>)
 8004f2c:	2202      	movs	r2, #2
 8004f2e:	701a      	strb	r2, [r3, #0]
        started = 1u;
 8004f30:	2301      	movs	r3, #1
 8004f32:	75fb      	strb	r3, [r7, #23]
    }

    motion_refresh_status_locked();
 8004f34:	f7fd ff22 	bl	8002d7c <motion_refresh_status_locked>
    motion_unlock(primask);
 8004f38:	6938      	ldr	r0, [r7, #16]
 8004f3a:	f7fd fda2 	bl	8002a82 <motion_unlock>

    (void)HAL_TIM_Base_Start_IT(&htim6);
 8004f3e:	4834      	ldr	r0, [pc, #208]	@ (8005010 <motion_on_start_move+0x158>)
 8004f40:	f006 fe46 	bl	800bbd0 <HAL_TIM_Base_Start_IT>
    (void)HAL_TIM_Base_Start_IT(&htim7);
 8004f44:	4833      	ldr	r0, [pc, #204]	@ (8005014 <motion_on_start_move+0x15c>)
 8004f46:	f006 fe43 	bl	800bbd0 <HAL_TIM_Base_Start_IT>

    // Arma sessões CSV para iniciarem no primeiro STEP; zera contadores
    if (started) {
 8004f4a:	7dfb      	ldrb	r3, [r7, #23]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d034      	beq.n	8004fba <motion_on_start_move+0x102>
        uint32_t pm = motion_lock();
 8004f50:	f7fd fd86 	bl	8002a60 <motion_lock>
 8004f54:	60f8      	str	r0, [r7, #12]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004f56:	2300      	movs	r3, #0
 8004f58:	75bb      	strb	r3, [r7, #22]
 8004f5a:	e028      	b.n	8004fae <motion_on_start_move+0xf6>
            g_csv_armed[a] = 1u;             // iniciar ao primeiro STEP
 8004f5c:	7dbb      	ldrb	r3, [r7, #22]
 8004f5e:	4a2e      	ldr	r2, [pc, #184]	@ (8005018 <motion_on_start_move+0x160>)
 8004f60:	2101      	movs	r1, #1
 8004f62:	54d1      	strb	r1, [r2, r3]
            g_csv_active[a] = 0u;            // ainda não iniciou
 8004f64:	7dbb      	ldrb	r3, [r7, #22]
 8004f66:	4a2d      	ldr	r2, [pc, #180]	@ (800501c <motion_on_start_move+0x164>)
 8004f68:	2100      	movs	r1, #0
 8004f6a:	54d1      	strb	r1, [r2, r3]
            g_csv_t0_ms[a]  = 0u;
 8004f6c:	7dbb      	ldrb	r3, [r7, #22]
 8004f6e:	4a2c      	ldr	r2, [pc, #176]	@ (8005020 <motion_on_start_move+0x168>)
 8004f70:	2100      	movs	r1, #0
 8004f72:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_stepcount[a] = 0u;         // zera contador de passos
 8004f76:	7dbb      	ldrb	r3, [r7, #22]
 8004f78:	4a2a      	ldr	r2, [pc, #168]	@ (8005024 <motion_on_start_move+0x16c>)
 8004f7a:	2100      	movs	r1, #0
 8004f7c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_next_ms[a] = 0u;           // será setado no primeiro STEP
 8004f80:	7dbb      	ldrb	r3, [r7, #22]
 8004f82:	4a29      	ldr	r2, [pc, #164]	@ (8005028 <motion_on_start_move+0x170>)
 8004f84:	2100      	movs	r1, #0
 8004f86:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_t0_t6[a] = 0u;
 8004f8a:	7dbb      	ldrb	r3, [r7, #22]
 8004f8c:	4a27      	ldr	r2, [pc, #156]	@ (800502c <motion_on_start_move+0x174>)
 8004f8e:	2100      	movs	r1, #0
 8004f90:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_next_t6[a] = 0u;
 8004f94:	7dbb      	ldrb	r3, [r7, #22]
 8004f96:	4a26      	ldr	r2, [pc, #152]	@ (8005030 <motion_on_start_move+0x178>)
 8004f98:	2100      	movs	r1, #0
 8004f9a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_seq[a] = 0u;               // reinicia id incremental por start_move
 8004f9e:	7dbb      	ldrb	r3, [r7, #22]
 8004fa0:	4a24      	ldr	r2, [pc, #144]	@ (8005034 <motion_on_start_move+0x17c>)
 8004fa2:	2100      	movs	r1, #0
 8004fa4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004fa8:	7dbb      	ldrb	r3, [r7, #22]
 8004faa:	3301      	adds	r3, #1
 8004fac:	75bb      	strb	r3, [r7, #22]
 8004fae:	7dbb      	ldrb	r3, [r7, #22]
 8004fb0:	2b02      	cmp	r3, #2
 8004fb2:	d9d3      	bls.n	8004f5c <motion_on_start_move+0xa4>
        }
        motion_unlock(pm);
 8004fb4:	68f8      	ldr	r0, [r7, #12]
 8004fb6:	f7fd fd64 	bl	8002a82 <motion_unlock>
        /* agenda primeira produção 1ms à frente do tempo atual */
        g_csv_next_prod_t6 = g_tim6_ticks + (uint32_t)T6_TICKS_PER_MS;
#endif
    }

    motion_send_start_response(req.frameId, started ? 0u : 1u, g_status.queue_depth);
 8004fba:	7a38      	ldrb	r0, [r7, #8]
 8004fbc:	7dfb      	ldrb	r3, [r7, #23]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	bf0c      	ite	eq
 8004fc2:	2301      	moveq	r3, #1
 8004fc4:	2300      	movne	r3, #0
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	4619      	mov	r1, r3
 8004fca:	4b10      	ldr	r3, [pc, #64]	@ (800500c <motion_on_start_move+0x154>)
 8004fcc:	785b      	ldrb	r3, [r3, #1]
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	461a      	mov	r2, r3
 8004fd2:	f7fe fbc7 	bl	8003764 <motion_send_start_response>
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "start_move", started ? "running" : "ignored");
 8004fd6:	4a09      	ldr	r2, [pc, #36]	@ (8004ffc <motion_on_start_move+0x144>)
 8004fd8:	7dfb      	ldrb	r3, [r7, #23]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d001      	beq.n	8004fe2 <motion_on_start_move+0x12a>
 8004fde:	4b16      	ldr	r3, [pc, #88]	@ (8005038 <motion_on_start_move+0x180>)
 8004fe0:	e000      	b.n	8004fe4 <motion_on_start_move+0x12c>
 8004fe2:	4b16      	ldr	r3, [pc, #88]	@ (800503c <motion_on_start_move+0x184>)
 8004fe4:	9301      	str	r3, [sp, #4]
 8004fe6:	4b07      	ldr	r3, [pc, #28]	@ (8005004 <motion_on_start_move+0x14c>)
 8004fe8:	9300      	str	r3, [sp, #0]
 8004fea:	4613      	mov	r3, r2
 8004fec:	2200      	movs	r2, #0
 8004fee:	2102      	movs	r1, #2
 8004ff0:	2002      	movs	r0, #2
 8004ff2:	f7fd fb0b 	bl	800260c <log_event_auto>
#if MOTION_DEBUG_FLOW
    printf("[FLOW start_move %s]\r\n", started ? "running" : "ignored");
#endif
}
 8004ff6:	3718      	adds	r7, #24
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}
 8004ffc:	08010e2c 	.word	0x08010e2c
 8005000:	08010ea8 	.word	0x08010ea8
 8005004:	08010f28 	.word	0x08010f28
 8005008:	2000016c 	.word	0x2000016c
 800500c:	200000d4 	.word	0x200000d4
 8005010:	20003138 	.word	0x20003138
 8005014:	20003184 	.word	0x20003184
 8005018:	20002e50 	.word	0x20002e50
 800501c:	20002e28 	.word	0x20002e28
 8005020:	20002e2c 	.word	0x20002e2c
 8005024:	20002e38 	.word	0x20002e38
 8005028:	20002e44 	.word	0x20002e44
 800502c:	20002e54 	.word	0x20002e54
 8005030:	20002e60 	.word	0x20002e60
 8005034:	20002e6c 	.word	0x20002e6c
 8005038:	08010f34 	.word	0x08010f34
 800503c:	08010f3c 	.word	0x08010f3c

08005040 <motion_on_move_end>:

void motion_on_move_end(const uint8_t *frame, uint32_t len) {
 8005040:	b580      	push	{r7, lr}
 8005042:	b088      	sub	sp, #32
 8005044:	af04      	add	r7, sp, #16
 8005046:	6078      	str	r0, [r7, #4]
 8005048:	6039      	str	r1, [r7, #0]
    move_end_req_t req;
    if (move_end_req_decoder(frame, len, &req) != PROTO_OK) {
 800504a:	f107 0308 	add.w	r3, r7, #8
 800504e:	461a      	mov	r2, r3
 8005050:	6839      	ldr	r1, [r7, #0]
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	f7fb fc5b 	bl	800090e <move_end_req_decoder>
 8005058:	4603      	mov	r3, r0
 800505a:	2b00      	cmp	r3, #0
 800505c:	d00c      	beq.n	8005078 <motion_on_move_end+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "move_end", "decode_fail");
 800505e:	4a1f      	ldr	r2, [pc, #124]	@ (80050dc <motion_on_move_end+0x9c>)
 8005060:	4b1f      	ldr	r3, [pc, #124]	@ (80050e0 <motion_on_move_end+0xa0>)
 8005062:	9301      	str	r3, [sp, #4]
 8005064:	4b1f      	ldr	r3, [pc, #124]	@ (80050e4 <motion_on_move_end+0xa4>)
 8005066:	9300      	str	r3, [sp, #0]
 8005068:	4613      	mov	r3, r2
 800506a:	f06f 0201 	mvn.w	r2, #1
 800506e:	2164      	movs	r1, #100	@ 0x64
 8005070:	2002      	movs	r0, #2
 8005072:	f7fd facb 	bl	800260c <log_event_auto>
 8005076:	e02e      	b.n	80050d6 <motion_on_move_end+0x96>
        return;
    }
    uint32_t primask = motion_lock();
 8005078:	f7fd fcf2 	bl	8002a60 <motion_lock>
 800507c:	60f8      	str	r0, [r7, #12]
    motion_stop_all_axes_locked();
 800507e:	f7fe f823 	bl	80030c8 <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 8005082:	f7fe f877 	bl	8003174 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 8005086:	4b18      	ldr	r3, [pc, #96]	@ (80050e8 <motion_on_move_end+0xa8>)
 8005088:	2200      	movs	r2, #0
 800508a:	701a      	strb	r2, [r3, #0]
    g_status.state = MOTION_STOPPING;
 800508c:	4b17      	ldr	r3, [pc, #92]	@ (80050ec <motion_on_move_end+0xac>)
 800508e:	2204      	movs	r2, #4
 8005090:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8005092:	f7fd fe73 	bl	8002d7c <motion_refresh_status_locked>
    motion_unlock(primask);
 8005096:	68f8      	ldr	r0, [r7, #12]
 8005098:	f7fd fcf3 	bl	8002a82 <motion_unlock>

    motion_send_move_end_response(req.frameId, 1u /* stopped by host */);
 800509c:	7a3b      	ldrb	r3, [r7, #8]
 800509e:	2101      	movs	r1, #1
 80050a0:	4618      	mov	r0, r3
 80050a2:	f7fe fb99 	bl	80037d8 <motion_send_move_end_response>

    primask = motion_lock();
 80050a6:	f7fd fcdb 	bl	8002a60 <motion_lock>
 80050aa:	60f8      	str	r0, [r7, #12]
    g_status.state = MOTION_IDLE;
 80050ac:	4b0f      	ldr	r3, [pc, #60]	@ (80050ec <motion_on_move_end+0xac>)
 80050ae:	2200      	movs	r2, #0
 80050b0:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80050b2:	f7fd fe63 	bl	8002d7c <motion_refresh_status_locked>
    motion_unlock(primask);
 80050b6:	68f8      	ldr	r0, [r7, #12]
 80050b8:	f7fd fce3 	bl	8002a82 <motion_unlock>

    LOGT_THIS(LOG_STATE_APPLIED, PROTO_OK, "move_end", "stopped");
 80050bc:	4a07      	ldr	r2, [pc, #28]	@ (80050dc <motion_on_move_end+0x9c>)
 80050be:	4b0c      	ldr	r3, [pc, #48]	@ (80050f0 <motion_on_move_end+0xb0>)
 80050c0:	9302      	str	r3, [sp, #8]
 80050c2:	4b0c      	ldr	r3, [pc, #48]	@ (80050f4 <motion_on_move_end+0xb4>)
 80050c4:	9301      	str	r3, [sp, #4]
 80050c6:	4b07      	ldr	r3, [pc, #28]	@ (80050e4 <motion_on_move_end+0xa4>)
 80050c8:	9300      	str	r3, [sp, #0]
 80050ca:	4613      	mov	r3, r2
 80050cc:	2200      	movs	r2, #0
 80050ce:	2102      	movs	r1, #2
 80050d0:	2002      	movs	r0, #2
 80050d2:	f7fd fa9b 	bl	800260c <log_event_auto>
}
 80050d6:	3710      	adds	r7, #16
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}
 80050dc:	08010e2c 	.word	0x08010e2c
 80050e0:	08010ea8 	.word	0x08010ea8
 80050e4:	08010e80 	.word	0x08010e80
 80050e8:	2000016c 	.word	0x2000016c
 80050ec:	200000d4 	.word	0x200000d4
 80050f0:	08010f44 	.word	0x08010f44
 80050f4:	08010e9c 	.word	0x08010e9c

080050f8 <motion_on_set_origin>:

/* =======================
 *  set_origin e encoder_status (telemetria)
 * ======================= */
void motion_on_set_origin(const uint8_t *frame, uint32_t len) {
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b094      	sub	sp, #80	@ 0x50
 80050fc:	af04      	add	r7, sp, #16
 80050fe:	6078      	str	r0, [r7, #4]
 8005100:	6039      	str	r1, [r7, #0]
    set_origin_req_t req;
    if (set_origin_req_decoder(frame, len, &req) != PROTO_OK) {
 8005102:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005106:	461a      	mov	r2, r3
 8005108:	6839      	ldr	r1, [r7, #0]
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f7fb fe93 	bl	8000e36 <set_origin_req_decoder>
 8005110:	4603      	mov	r3, r0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d00c      	beq.n	8005130 <motion_on_set_origin+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_origin", "decode_fail");
 8005116:	4a49      	ldr	r2, [pc, #292]	@ (800523c <motion_on_set_origin+0x144>)
 8005118:	4b49      	ldr	r3, [pc, #292]	@ (8005240 <motion_on_set_origin+0x148>)
 800511a:	9301      	str	r3, [sp, #4]
 800511c:	4b49      	ldr	r3, [pc, #292]	@ (8005244 <motion_on_set_origin+0x14c>)
 800511e:	9300      	str	r3, [sp, #0]
 8005120:	4613      	mov	r3, r2
 8005122:	f06f 0201 	mvn.w	r2, #1
 8005126:	2164      	movs	r1, #100	@ 0x64
 8005128:	2002      	movs	r0, #2
 800512a:	f7fd fa6f 	bl	800260c <log_event_auto>
 800512e:	e082      	b.n	8005236 <motion_on_set_origin+0x13e>
        return;
    }
    uint8_t m = req.mask & 0x07u;
 8005130:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005134:	f003 0307 	and.w	r3, r3, #7
 8005138:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800513c:	2300      	movs	r3, #0
 800513e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8005142:	e046      	b.n	80051d2 <motion_on_set_origin+0xda>
        if (m & (1u << axis)) {
 8005144:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005148:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800514c:	fa22 f303 	lsr.w	r3, r2, r3
 8005150:	f003 0301 	and.w	r3, r3, #1
 8005154:	2b00      	cmp	r3, #0
 8005156:	d037      	beq.n	80051c8 <motion_on_set_origin+0xd0>
            /* Define base externa como a posição absoluta atual e zera relativo */
            int64_t pos = g_encoder_position[axis];
 8005158:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800515c:	4a3a      	ldr	r2, [pc, #232]	@ (8005248 <motion_on_set_origin+0x150>)
 800515e:	00db      	lsls	r3, r3, #3
 8005160:	4413      	add	r3, r2
 8005162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005166:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            if (pos > INT32_MAX) pos = INT32_MAX; else if (pos < INT32_MIN) pos = INT32_MIN;
 800516a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800516e:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8005172:	f173 0300 	sbcs.w	r3, r3, #0
 8005176:	db06      	blt.n	8005186 <motion_on_set_origin+0x8e>
 8005178:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800517c:	f04f 0300 	mov.w	r3, #0
 8005180:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8005184:	e00c      	b.n	80051a0 <motion_on_set_origin+0xa8>
 8005186:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800518a:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800518e:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8005192:	da05      	bge.n	80051a0 <motion_on_set_origin+0xa8>
 8005194:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005198:	f04f 33ff 	mov.w	r3, #4294967295
 800519c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            g_origin_base32[axis] = (int32_t)pos;
 80051a0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80051a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051a6:	4929      	ldr	r1, [pc, #164]	@ (800524c <motion_on_set_origin+0x154>)
 80051a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_encoder_origin[axis] = g_encoder_position[axis];
 80051ac:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80051b0:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80051b4:	4a24      	ldr	r2, [pc, #144]	@ (8005248 <motion_on_set_origin+0x150>)
 80051b6:	00db      	lsls	r3, r3, #3
 80051b8:	4413      	add	r3, r2
 80051ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051be:	4824      	ldr	r0, [pc, #144]	@ (8005250 <motion_on_set_origin+0x158>)
 80051c0:	00c9      	lsls	r1, r1, #3
 80051c2:	4401      	add	r1, r0
 80051c4:	e9c1 2300 	strd	r2, r3, [r1]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80051c8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80051cc:	3301      	adds	r3, #1
 80051ce:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80051d2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d9b4      	bls.n	8005144 <motion_on_set_origin+0x4c>
        }
    }
    set_origin_resp_t resp;
    resp.frameId = req.frameId;
 80051da:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80051de:	773b      	strb	r3, [r7, #28]
    resp.x0 = g_origin_base32[AXIS_X];
 80051e0:	4b1a      	ldr	r3, [pc, #104]	@ (800524c <motion_on_set_origin+0x154>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	623b      	str	r3, [r7, #32]
    resp.y0 = g_origin_base32[AXIS_Y];
 80051e6:	4b19      	ldr	r3, [pc, #100]	@ (800524c <motion_on_set_origin+0x154>)
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	627b      	str	r3, [r7, #36]	@ 0x24
    resp.z0 = g_origin_base32[AXIS_Z];
 80051ec:	4b17      	ldr	r3, [pc, #92]	@ (800524c <motion_on_set_origin+0x154>)
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t raw[16];
    if (set_origin_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 80051f2:	f107 010c 	add.w	r1, r7, #12
 80051f6:	f107 031c 	add.w	r3, r7, #28
 80051fa:	2210      	movs	r2, #16
 80051fc:	4618      	mov	r0, r3
 80051fe:	f7fc fa18 	bl	8001632 <set_origin_resp_encoder>
 8005202:	4603      	mov	r3, r0
 8005204:	2b00      	cmp	r3, #0
 8005206:	d105      	bne.n	8005214 <motion_on_set_origin+0x11c>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8005208:	f107 030c 	add.w	r3, r7, #12
 800520c:	2110      	movs	r1, #16
 800520e:	4618      	mov	r0, r3
 8005210:	f000 fe16 	bl	8005e40 <app_resp_push>
    }
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_origin", "mask=0x%02X mode=%u", (unsigned)req.mask, (unsigned)req.mode);
 8005214:	4a09      	ldr	r2, [pc, #36]	@ (800523c <motion_on_set_origin+0x144>)
 8005216:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800521a:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 800521e:	9103      	str	r1, [sp, #12]
 8005220:	9302      	str	r3, [sp, #8]
 8005222:	4b0c      	ldr	r3, [pc, #48]	@ (8005254 <motion_on_set_origin+0x15c>)
 8005224:	9301      	str	r3, [sp, #4]
 8005226:	4b07      	ldr	r3, [pc, #28]	@ (8005244 <motion_on_set_origin+0x14c>)
 8005228:	9300      	str	r3, [sp, #0]
 800522a:	4613      	mov	r3, r2
 800522c:	2200      	movs	r2, #0
 800522e:	2102      	movs	r1, #2
 8005230:	2002      	movs	r0, #2
 8005232:	f7fd f9eb 	bl	800260c <log_event_auto>
}
 8005236:	3740      	adds	r7, #64	@ 0x40
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}
 800523c:	08010e2c 	.word	0x08010e2c
 8005240:	08010ea8 	.word	0x08010ea8
 8005244:	08010f4c 	.word	0x08010f4c
 8005248:	20002d88 	.word	0x20002d88
 800524c:	20002dd4 	.word	0x20002dd4
 8005250:	20002db0 	.word	0x20002db0
 8005254:	08010f58 	.word	0x08010f58

08005258 <motion_on_encoder_status>:

void motion_on_encoder_status(const uint8_t *frame, uint32_t len) {
 8005258:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800525c:	b09e      	sub	sp, #120	@ 0x78
 800525e:	af02      	add	r7, sp, #8
 8005260:	60f8      	str	r0, [r7, #12]
 8005262:	60b9      	str	r1, [r7, #8]
    encoder_status_req_t req;
    if (encoder_status_req_decoder(frame, len, &req) != PROTO_OK) {
 8005264:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005268:	461a      	mov	r2, r3
 800526a:	68b9      	ldr	r1, [r7, #8]
 800526c:	68f8      	ldr	r0, [r7, #12]
 800526e:	f7fb fa35 	bl	80006dc <encoder_status_req_decoder>
 8005272:	4603      	mov	r3, r0
 8005274:	2b00      	cmp	r3, #0
 8005276:	d00c      	beq.n	8005292 <motion_on_encoder_status+0x3a>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "enc_status", "decode_fail");
 8005278:	4a65      	ldr	r2, [pc, #404]	@ (8005410 <motion_on_encoder_status+0x1b8>)
 800527a:	4b66      	ldr	r3, [pc, #408]	@ (8005414 <motion_on_encoder_status+0x1bc>)
 800527c:	9301      	str	r3, [sp, #4]
 800527e:	4b66      	ldr	r3, [pc, #408]	@ (8005418 <motion_on_encoder_status+0x1c0>)
 8005280:	9300      	str	r3, [sp, #0]
 8005282:	4613      	mov	r3, r2
 8005284:	f06f 0201 	mvn.w	r2, #1
 8005288:	2164      	movs	r1, #100	@ 0x64
 800528a:	2002      	movs	r0, #2
 800528c:	f7fd f9be 	bl	800260c <log_event_auto>
 8005290:	e0b9      	b.n	8005406 <motion_on_encoder_status+0x1ae>
        return;
    }
    /* posição_rel = position - origin; posição_abs = origin_base + posição_rel */
    int32_t rel[3];
    int32_t abs[3];
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005292:	2300      	movs	r3, #0
 8005294:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8005298:	e080      	b.n	800539c <motion_on_encoder_status+0x144>
        int64_t r = g_encoder_position[axis] - g_encoder_origin[axis];
 800529a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800529e:	4a5f      	ldr	r2, [pc, #380]	@ (800541c <motion_on_encoder_status+0x1c4>)
 80052a0:	00db      	lsls	r3, r3, #3
 80052a2:	4413      	add	r3, r2
 80052a4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80052a8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80052ac:	4a5c      	ldr	r2, [pc, #368]	@ (8005420 <motion_on_encoder_status+0x1c8>)
 80052ae:	00db      	lsls	r3, r3, #3
 80052b0:	4413      	add	r3, r2
 80052b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b6:	ebb0 0a02 	subs.w	sl, r0, r2
 80052ba:	eb61 0b03 	sbc.w	fp, r1, r3
 80052be:	e9c7 ab18 	strd	sl, fp, [r7, #96]	@ 0x60
        if (r > INT32_MAX) r = INT32_MAX; else if (r < INT32_MIN) r = INT32_MIN;
 80052c2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80052c6:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80052ca:	f173 0300 	sbcs.w	r3, r3, #0
 80052ce:	db06      	blt.n	80052de <motion_on_encoder_status+0x86>
 80052d0:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80052d4:	f04f 0300 	mov.w	r3, #0
 80052d8:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
 80052dc:	e00c      	b.n	80052f8 <motion_on_encoder_status+0xa0>
 80052de:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80052e2:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80052e6:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 80052ea:	da05      	bge.n	80052f8 <motion_on_encoder_status+0xa0>
 80052ec:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80052f0:	f04f 33ff 	mov.w	r3, #4294967295
 80052f4:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
        rel[axis] = (int32_t)r;
 80052f8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80052fc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	3368      	adds	r3, #104	@ 0x68
 8005302:	f107 0108 	add.w	r1, r7, #8
 8005306:	440b      	add	r3, r1
 8005308:	f843 2c28 	str.w	r2, [r3, #-40]
        int64_t a = (int64_t)g_origin_base32[axis] + (int64_t)rel[axis];
 800530c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8005310:	4a44      	ldr	r2, [pc, #272]	@ (8005424 <motion_on_encoder_status+0x1cc>)
 8005312:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005316:	17da      	asrs	r2, r3, #31
 8005318:	461c      	mov	r4, r3
 800531a:	4615      	mov	r5, r2
 800531c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	3368      	adds	r3, #104	@ 0x68
 8005324:	f107 0208 	add.w	r2, r7, #8
 8005328:	4413      	add	r3, r2
 800532a:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800532e:	17da      	asrs	r2, r3, #31
 8005330:	4698      	mov	r8, r3
 8005332:	4691      	mov	r9, r2
 8005334:	eb14 0308 	adds.w	r3, r4, r8
 8005338:	603b      	str	r3, [r7, #0]
 800533a:	eb45 0309 	adc.w	r3, r5, r9
 800533e:	607b      	str	r3, [r7, #4]
 8005340:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005344:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        if (a > INT32_MAX) a = INT32_MAX; else if (a < INT32_MIN) a = INT32_MIN;
 8005348:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800534c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8005350:	f173 0300 	sbcs.w	r3, r3, #0
 8005354:	db06      	blt.n	8005364 <motion_on_encoder_status+0x10c>
 8005356:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800535a:	f04f 0300 	mov.w	r3, #0
 800535e:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 8005362:	e00c      	b.n	800537e <motion_on_encoder_status+0x126>
 8005364:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005368:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800536c:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8005370:	da05      	bge.n	800537e <motion_on_encoder_status+0x126>
 8005372:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005376:	f04f 33ff 	mov.w	r3, #4294967295
 800537a:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        abs[axis] = (int32_t)a;
 800537e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8005382:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	3368      	adds	r3, #104	@ 0x68
 8005388:	f107 0108 	add.w	r1, r7, #8
 800538c:	440b      	add	r3, r1
 800538e:	f843 2c34 	str.w	r2, [r3, #-52]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005392:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8005396:	3301      	adds	r3, #1
 8005398:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800539c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80053a0:	2b02      	cmp	r3, #2
 80053a2:	f67f af7a 	bls.w	800529a <motion_on_encoder_status+0x42>
    }
    encoder_status_resp_t resp;
    resp.frameId = req.frameId;
 80053a6:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80053aa:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    resp.pidErrX = (uint8_t)g_status.pidErrX;
 80053ae:	4b1e      	ldr	r3, [pc, #120]	@ (8005428 <motion_on_encoder_status+0x1d0>)
 80053b0:	795b      	ldrb	r3, [r3, #5]
 80053b2:	b25b      	sxtb	r3, r3
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    resp.pidErrY = (uint8_t)g_status.pidErrY;
 80053ba:	4b1b      	ldr	r3, [pc, #108]	@ (8005428 <motion_on_encoder_status+0x1d0>)
 80053bc:	799b      	ldrb	r3, [r3, #6]
 80053be:	b25b      	sxtb	r3, r3
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    resp.pidErrZ = (uint8_t)g_status.pidErrZ;
 80053c6:	4b18      	ldr	r3, [pc, #96]	@ (8005428 <motion_on_encoder_status+0x1d0>)
 80053c8:	79db      	ldrb	r3, [r3, #7]
 80053ca:	b25b      	sxtb	r3, r3
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    resp.delta = 0; /* opcional */
 80053d2:	2300      	movs	r3, #0
 80053d4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    resp.absX = abs[AXIS_X];
 80053d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053da:	633b      	str	r3, [r7, #48]	@ 0x30
    resp.absY = abs[AXIS_Y];
 80053dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80053de:	637b      	str	r3, [r7, #52]	@ 0x34
    resp.absZ = abs[AXIS_Z];
 80053e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053e2:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint8_t raw[20];
    if (encoder_status_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 80053e4:	f107 0114 	add.w	r1, r7, #20
 80053e8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80053ec:	2214      	movs	r2, #20
 80053ee:	4618      	mov	r0, r3
 80053f0:	f7fb fe0c 	bl	800100c <encoder_status_resp_encoder>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d105      	bne.n	8005406 <motion_on_encoder_status+0x1ae>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 80053fa:	f107 0314 	add.w	r3, r7, #20
 80053fe:	2114      	movs	r1, #20
 8005400:	4618      	mov	r0, r3
 8005402:	f000 fd1d 	bl	8005e40 <app_resp_push>
    }
}
 8005406:	3770      	adds	r7, #112	@ 0x70
 8005408:	46bd      	mov	sp, r7
 800540a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800540e:	bf00      	nop
 8005410:	08010e2c 	.word	0x08010e2c
 8005414:	08010ea8 	.word	0x08010ea8
 8005418:	08010f6c 	.word	0x08010f6c
 800541c:	20002d88 	.word	0x20002d88
 8005420:	20002db0 	.word	0x20002db0
 8005424:	20002dd4 	.word	0x20002dd4
 8005428:	200000d4 	.word	0x200000d4

0800542c <motion_on_set_microsteps>:

void motion_on_set_microsteps(const uint8_t *frame, uint32_t len) {
 800542c:	b580      	push	{r7, lr}
 800542e:	b088      	sub	sp, #32
 8005430:	af04      	add	r7, sp, #16
 8005432:	6078      	str	r0, [r7, #4]
 8005434:	6039      	str	r1, [r7, #0]
    set_microsteps_req_t req;
    if (set_microsteps_req_decoder(frame, len, &req) != PROTO_OK) {
 8005436:	f107 0308 	add.w	r3, r7, #8
 800543a:	461a      	mov	r2, r3
 800543c:	6839      	ldr	r1, [r7, #0]
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f7fb fc7e 	bl	8000d40 <set_microsteps_req_decoder>
 8005444:	4603      	mov	r3, r0
 8005446:	2b00      	cmp	r3, #0
 8005448:	d00c      	beq.n	8005464 <motion_on_set_microsteps+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_microsteps", "decode_fail");
 800544a:	4a20      	ldr	r2, [pc, #128]	@ (80054cc <motion_on_set_microsteps+0xa0>)
 800544c:	4b20      	ldr	r3, [pc, #128]	@ (80054d0 <motion_on_set_microsteps+0xa4>)
 800544e:	9301      	str	r3, [sp, #4]
 8005450:	4b20      	ldr	r3, [pc, #128]	@ (80054d4 <motion_on_set_microsteps+0xa8>)
 8005452:	9300      	str	r3, [sp, #0]
 8005454:	4613      	mov	r3, r2
 8005456:	f06f 0201 	mvn.w	r2, #1
 800545a:	2164      	movs	r1, #100	@ 0x64
 800545c:	2002      	movs	r0, #2
 800545e:	f7fd f8d5 	bl	800260c <log_event_auto>
        return;
 8005462:	e02f      	b.n	80054c4 <motion_on_set_microsteps+0x98>
    }
    if (g_status.state == MOTION_RUNNING) {
 8005464:	4b1c      	ldr	r3, [pc, #112]	@ (80054d8 <motion_on_set_microsteps+0xac>)
 8005466:	781b      	ldrb	r3, [r3, #0]
 8005468:	b2db      	uxtb	r3, r3
 800546a:	2b02      	cmp	r3, #2
 800546c:	d10c      	bne.n	8005488 <motion_on_set_microsteps+0x5c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps", "busy_running");
 800546e:	4a17      	ldr	r2, [pc, #92]	@ (80054cc <motion_on_set_microsteps+0xa0>)
 8005470:	4b1a      	ldr	r3, [pc, #104]	@ (80054dc <motion_on_set_microsteps+0xb0>)
 8005472:	9301      	str	r3, [sp, #4]
 8005474:	4b17      	ldr	r3, [pc, #92]	@ (80054d4 <motion_on_set_microsteps+0xa8>)
 8005476:	9300      	str	r3, [sp, #0]
 8005478:	4613      	mov	r3, r2
 800547a:	f06f 0203 	mvn.w	r2, #3
 800547e:	2164      	movs	r1, #100	@ 0x64
 8005480:	2002      	movs	r0, #2
 8005482:	f7fd f8c3 	bl	800260c <log_event_auto>
        return;
 8005486:	e01d      	b.n	80054c4 <motion_on_set_microsteps+0x98>
    }
    uint16_t ms = (req.microsteps == 0u) ? 1u : req.microsteps;
 8005488:	897b      	ldrh	r3, [r7, #10]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d001      	beq.n	8005492 <motion_on_set_microsteps+0x66>
 800548e:	897b      	ldrh	r3, [r7, #10]
 8005490:	e000      	b.n	8005494 <motion_on_set_microsteps+0x68>
 8005492:	2301      	movs	r3, #1
 8005494:	81fb      	strh	r3, [r7, #14]
    if (ms > 256u) ms = 256u;
 8005496:	89fb      	ldrh	r3, [r7, #14]
 8005498:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800549c:	d902      	bls.n	80054a4 <motion_on_set_microsteps+0x78>
 800549e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80054a2:	81fb      	strh	r3, [r7, #14]
    g_microstep_factor = ms;
 80054a4:	4a0e      	ldr	r2, [pc, #56]	@ (80054e0 <motion_on_set_microsteps+0xb4>)
 80054a6:	89fb      	ldrh	r3, [r7, #14]
 80054a8:	8013      	strh	r3, [r2, #0]
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_microsteps", "ms=%u", (unsigned)ms);
 80054aa:	4a08      	ldr	r2, [pc, #32]	@ (80054cc <motion_on_set_microsteps+0xa0>)
 80054ac:	89fb      	ldrh	r3, [r7, #14]
 80054ae:	9302      	str	r3, [sp, #8]
 80054b0:	4b0c      	ldr	r3, [pc, #48]	@ (80054e4 <motion_on_set_microsteps+0xb8>)
 80054b2:	9301      	str	r3, [sp, #4]
 80054b4:	4b07      	ldr	r3, [pc, #28]	@ (80054d4 <motion_on_set_microsteps+0xa8>)
 80054b6:	9300      	str	r3, [sp, #0]
 80054b8:	4613      	mov	r3, r2
 80054ba:	2200      	movs	r2, #0
 80054bc:	2102      	movs	r1, #2
 80054be:	2002      	movs	r0, #2
 80054c0:	f7fd f8a4 	bl	800260c <log_event_auto>
}
 80054c4:	3710      	adds	r7, #16
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	08010e2c 	.word	0x08010e2c
 80054d0:	08010ea8 	.word	0x08010ea8
 80054d4:	08010f78 	.word	0x08010f78
 80054d8:	200000d4 	.word	0x200000d4
 80054dc:	08010f88 	.word	0x08010f88
 80054e0:	20000010 	.word	0x20000010
 80054e4:	08010f98 	.word	0x08010f98

080054e8 <motion_demo_set_continuous>:
    }
    motion_unlock(primask);
}

void motion_demo_set_continuous(uint8_t enable)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b086      	sub	sp, #24
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	4603      	mov	r3, r0
 80054f0:	71fb      	strb	r3, [r7, #7]
    uint32_t primask = motion_lock();
 80054f2:	f7fd fab5 	bl	8002a60 <motion_lock>
 80054f6:	6138      	str	r0, [r7, #16]
    g_demo_continuous = (enable ? 1u : 0u);
 80054f8:	79fb      	ldrb	r3, [r7, #7]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d001      	beq.n	8005502 <motion_demo_set_continuous+0x1a>
 80054fe:	2201      	movs	r2, #1
 8005500:	e000      	b.n	8005504 <motion_demo_set_continuous+0x1c>
 8005502:	2200      	movs	r2, #0
 8005504:	4b48      	ldr	r3, [pc, #288]	@ (8005628 <motion_demo_set_continuous+0x140>)
 8005506:	701a      	strb	r2, [r3, #0]

    if (g_demo_continuous) {
 8005508:	4b47      	ldr	r3, [pc, #284]	@ (8005628 <motion_demo_set_continuous+0x140>)
 800550a:	781b      	ldrb	r3, [r3, #0]
 800550c:	b2db      	uxtb	r3, r3
 800550e:	2b00      	cmp	r3, #0
 8005510:	d077      	beq.n	8005602 <motion_demo_set_continuous+0x11a>
        g_has_active_segment = 1u;
 8005512:	4b46      	ldr	r3, [pc, #280]	@ (800562c <motion_demo_set_continuous+0x144>)
 8005514:	2201      	movs	r2, #1
 8005516:	701a      	strb	r2, [r3, #0]

        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005518:	2300      	movs	r3, #0
 800551a:	75fb      	strb	r3, [r7, #23]
 800551c:	e068      	b.n	80055f0 <motion_demo_set_continuous+0x108>
            motion_axis_state_t *ax = &g_axis_state[axis];
 800551e:	7dfa      	ldrb	r2, [r7, #23]
 8005520:	4613      	mov	r3, r2
 8005522:	005b      	lsls	r3, r3, #1
 8005524:	4413      	add	r3, r2
 8005526:	011b      	lsls	r3, r3, #4
 8005528:	4a41      	ldr	r2, [pc, #260]	@ (8005630 <motion_demo_set_continuous+0x148>)
 800552a:	4413      	add	r3, r2
 800552c:	60fb      	str	r3, [r7, #12]

            ax->total_steps       = 0xFFFFFFFFu; 
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f04f 32ff 	mov.w	r2, #4294967295
 8005534:	601a      	str	r2, [r3, #0]
            ax->target_steps      = 0u;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2200      	movs	r2, #0
 800553a:	605a      	str	r2, [r3, #4]
            ax->emitted_steps     = 0u;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2200      	movs	r2, #0
 8005540:	609a      	str	r2, [r3, #8]

            /* tabela em "k steps/s" (~1 kHz) -> converte para steps/s */
            uint16_t vtab         = g_demo_speed_table[g_demo_speed_idx & 0x3u];
 8005542:	4b3c      	ldr	r3, [pc, #240]	@ (8005634 <motion_demo_set_continuous+0x14c>)
 8005544:	781b      	ldrb	r3, [r3, #0]
 8005546:	b2db      	uxtb	r3, r3
 8005548:	f003 0303 	and.w	r3, r3, #3
 800554c:	4a3a      	ldr	r2, [pc, #232]	@ (8005638 <motion_demo_set_continuous+0x150>)
 800554e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005552:	817b      	strh	r3, [r7, #10]
            ax->velocity_per_tick = vtab;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	897a      	ldrh	r2, [r7, #10]
 8005558:	819a      	strh	r2, [r3, #12]
            ax->v_target_sps      = ((uint32_t)vtab) * 1000u;
 800555a:	897b      	ldrh	r3, [r7, #10]
 800555c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005560:	fb03 f202 	mul.w	r2, r3, r2
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	621a      	str	r2, [r3, #32]
            if (ax->v_target_sps > MOTION_MAX_SPS) ax->v_target_sps = MOTION_MAX_SPS;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6a1b      	ldr	r3, [r3, #32]
 800556c:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8005570:	4293      	cmp	r3, r2
 8005572:	d903      	bls.n	800557c <motion_demo_set_continuous+0x94>
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 800557a:	621a      	str	r2, [r3, #32]
            ax->v_actual_sps      = 0u;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	625a      	str	r2, [r3, #36]	@ 0x24
            ax->accel_sps2        = DEMO_ACCEL_SPS2;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	4a2d      	ldr	r2, [pc, #180]	@ (800563c <motion_demo_set_continuous+0x154>)
 8005586:	629a      	str	r2, [r3, #40]	@ 0x28

            ax->dda_accum_q16     = 0u;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2200      	movs	r2, #0
 800558c:	619a      	str	r2, [r3, #24]
            ax->dda_inc_q16       = 0u;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2200      	movs	r2, #0
 8005592:	61da      	str	r2, [r3, #28]

            ax->step_high         = 0u;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2200      	movs	r2, #0
 8005598:	751a      	strb	r2, [r3, #20]
            ax->step_low          = 0u;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2200      	movs	r2, #0
 800559e:	755a      	strb	r2, [r3, #21]
            ax->en_settle_ticks   = MOTION_ENABLE_SETTLE_TICKS;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2202      	movs	r2, #2
 80055a4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
            ax->dir_settle_ticks  = MOTION_DIR_SETUP_TICKS;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

            motion_hw_step_low(axis);
 80055b0:	7dfb      	ldrb	r3, [r7, #23]
 80055b2:	4618      	mov	r0, r3
 80055b4:	f7fd f9c4 	bl	8002940 <motion_hw_step_low>
            motion_hw_set_dir(axis, 1u);     /* forward */
 80055b8:	7dfb      	ldrb	r3, [r7, #23]
 80055ba:	2101      	movs	r1, #1
 80055bc:	4618      	mov	r0, r3
 80055be:	f7fd f91b 	bl	80027f8 <motion_hw_set_dir>
            motion_hw_enable(axis, 1u);      /* ativo em baixo no TMC5160 */
 80055c2:	7dfb      	ldrb	r3, [r7, #23]
 80055c4:	2101      	movs	r1, #1
 80055c6:	4618      	mov	r0, r3
 80055c8:	f7fd f956 	bl	8002878 <motion_hw_enable>
            /* Não zera origem automaticamente; mantém a referência definida via set_origin */
            g_encoder_delta_tick[axis] = 0;
 80055cc:	7dfb      	ldrb	r3, [r7, #23]
 80055ce:	4a1c      	ldr	r2, [pc, #112]	@ (8005640 <motion_demo_set_continuous+0x158>)
 80055d0:	2100      	movs	r1, #0
 80055d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_pi_i_accum[axis] = 0;
 80055d6:	7dfb      	ldrb	r3, [r7, #23]
 80055d8:	4a1a      	ldr	r2, [pc, #104]	@ (8005644 <motion_demo_set_continuous+0x15c>)
 80055da:	2100      	movs	r1, #0
 80055dc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_pi_prev_err[axis] = 0;
 80055e0:	7dfb      	ldrb	r3, [r7, #23]
 80055e2:	4a19      	ldr	r2, [pc, #100]	@ (8005648 <motion_demo_set_continuous+0x160>)
 80055e4:	2100      	movs	r1, #0
 80055e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80055ea:	7dfb      	ldrb	r3, [r7, #23]
 80055ec:	3301      	adds	r3, #1
 80055ee:	75fb      	strb	r3, [r7, #23]
 80055f0:	7dfb      	ldrb	r3, [r7, #23]
 80055f2:	2b02      	cmp	r3, #2
 80055f4:	d993      	bls.n	800551e <motion_demo_set_continuous+0x36>
        }
        g_status.state = MOTION_RUNNING;
 80055f6:	4b15      	ldr	r3, [pc, #84]	@ (800564c <motion_demo_set_continuous+0x164>)
 80055f8:	2202      	movs	r2, #2
 80055fa:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 80055fc:	f7fd fbbe 	bl	8002d7c <motion_refresh_status_locked>
 8005600:	e00b      	b.n	800561a <motion_demo_set_continuous+0x132>
    } else {
        motion_stop_all_axes_locked();
 8005602:	f7fd fd61 	bl	80030c8 <motion_stop_all_axes_locked>
        motion_queue_clear_locked();
 8005606:	f7fd fdb5 	bl	8003174 <motion_queue_clear_locked>
        g_has_active_segment = 0u;
 800560a:	4b08      	ldr	r3, [pc, #32]	@ (800562c <motion_demo_set_continuous+0x144>)
 800560c:	2200      	movs	r2, #0
 800560e:	701a      	strb	r2, [r3, #0]
        g_status.state = MOTION_IDLE;
 8005610:	4b0e      	ldr	r3, [pc, #56]	@ (800564c <motion_demo_set_continuous+0x164>)
 8005612:	2200      	movs	r2, #0
 8005614:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 8005616:	f7fd fbb1 	bl	8002d7c <motion_refresh_status_locked>
    }
    motion_unlock(primask);
 800561a:	6938      	ldr	r0, [r7, #16]
 800561c:	f7fd fa31 	bl	8002a82 <motion_unlock>
}
 8005620:	bf00      	nop
 8005622:	3718      	adds	r7, #24
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}
 8005628:	20002e78 	.word	0x20002e78
 800562c:	2000016c 	.word	0x2000016c
 8005630:	200000dc 	.word	0x200000dc
 8005634:	20000012 	.word	0x20000012
 8005638:	08011328 	.word	0x08011328
 800563c:	00030d40 	.word	0x00030d40
 8005640:	20002dc8 	.word	0x20002dc8
 8005644:	20002df8 	.word	0x20002df8
 8005648:	20002e04 	.word	0x20002e04
 800564c:	200000d4 	.word	0x200000d4

08005650 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8005650:	b580      	push	{r7, lr}
 8005652:	b082      	sub	sp, #8
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
    if (!htim) return;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d00f      	beq.n	800567e <HAL_TIM_PeriodElapsedCallback+0x2e>
    if (htim->Instance == TIM6) {
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a09      	ldr	r2, [pc, #36]	@ (8005688 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d102      	bne.n	800566e <HAL_TIM_PeriodElapsedCallback+0x1e>
        motion_on_tim6_tick();
 8005668:	f7fe fa06 	bl	8003a78 <motion_on_tim6_tick>
 800566c:	e008      	b.n	8005680 <HAL_TIM_PeriodElapsedCallback+0x30>
    } else if (htim->Instance == TIM7) {
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a06      	ldr	r2, [pc, #24]	@ (800568c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d103      	bne.n	8005680 <HAL_TIM_PeriodElapsedCallback+0x30>
        motion_on_tim7_tick();
 8005678:	f7fe fd3c 	bl	80040f4 <motion_on_tim7_tick>
 800567c:	e000      	b.n	8005680 <HAL_TIM_PeriodElapsedCallback+0x30>
    if (!htim) return;
 800567e:	bf00      	nop
    } else {
        (void)htim;
    }
}
 8005680:	3708      	adds	r7, #8
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
 8005686:	bf00      	nop
 8005688:	40001000 	.word	0x40001000
 800568c:	40001400 	.word	0x40001400

08005690 <motion_emergency_stop>:

void motion_emergency_stop(void)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b082      	sub	sp, #8
 8005694:	af00      	add	r7, sp, #0
    uint32_t primask = motion_lock();
 8005696:	f7fd f9e3 	bl	8002a60 <motion_lock>
 800569a:	6078      	str	r0, [r7, #4]

    g_demo_continuous = 0u;
 800569c:	4b15      	ldr	r3, [pc, #84]	@ (80056f4 <motion_emergency_stop+0x64>)
 800569e:	2200      	movs	r2, #0
 80056a0:	701a      	strb	r2, [r3, #0]
    motion_stop_all_axes_locked();
 80056a2:	f7fd fd11 	bl	80030c8 <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 80056a6:	f7fd fd65 	bl	8003174 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 80056aa:	4b13      	ldr	r3, [pc, #76]	@ (80056f8 <motion_emergency_stop+0x68>)
 80056ac:	2200      	movs	r2, #0
 80056ae:	701a      	strb	r2, [r3, #0]

    g_status.state = MOTION_STOPPING;
 80056b0:	4b12      	ldr	r3, [pc, #72]	@ (80056fc <motion_emergency_stop+0x6c>)
 80056b2:	2204      	movs	r2, #4
 80056b4:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80056b6:	f7fd fb61 	bl	8002d7c <motion_refresh_status_locked>
    motion_unlock(primask);
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f7fd f9e1 	bl	8002a82 <motion_unlock>

    primask = motion_lock();
 80056c0:	f7fd f9ce 	bl	8002a60 <motion_lock>
 80056c4:	6078      	str	r0, [r7, #4]
    g_status.state = MOTION_IDLE;
 80056c6:	4b0d      	ldr	r3, [pc, #52]	@ (80056fc <motion_emergency_stop+0x6c>)
 80056c8:	2200      	movs	r2, #0
 80056ca:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80056cc:	f7fd fb56 	bl	8002d7c <motion_refresh_status_locked>
    motion_unlock(primask);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f7fd f9d6 	bl	8002a82 <motion_unlock>
    /* Notifica término por emergência (se houver frame ativo) */
    if (g_active_frame_id) {
 80056d6:	4b0a      	ldr	r3, [pc, #40]	@ (8005700 <motion_emergency_stop+0x70>)
 80056d8:	781b      	ldrb	r3, [r3, #0]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d005      	beq.n	80056ea <motion_emergency_stop+0x5a>
        motion_send_move_end_response(g_active_frame_id, 2u /* emergency */);
 80056de:	4b08      	ldr	r3, [pc, #32]	@ (8005700 <motion_emergency_stop+0x70>)
 80056e0:	781b      	ldrb	r3, [r3, #0]
 80056e2:	2102      	movs	r1, #2
 80056e4:	4618      	mov	r0, r3
 80056e6:	f7fe f877 	bl	80037d8 <motion_send_move_end_response>
    }
}
 80056ea:	bf00      	nop
 80056ec:	3708      	adds	r7, #8
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	20002e78 	.word	0x20002e78
 80056f8:	2000016c 	.word	0x2000016c
 80056fc:	200000d4 	.word	0x200000d4
 8005700:	20002d74 	.word	0x20002d74

08005704 <motion_demo_is_active>:

uint8_t motion_demo_is_active(void)
{
 8005704:	b480      	push	{r7}
 8005706:	af00      	add	r7, sp, #0
    return g_demo_continuous ? 1u : 0u;
 8005708:	4b06      	ldr	r3, [pc, #24]	@ (8005724 <motion_demo_is_active+0x20>)
 800570a:	781b      	ldrb	r3, [r3, #0]
 800570c:	b2db      	uxtb	r3, r3
 800570e:	2b00      	cmp	r3, #0
 8005710:	d001      	beq.n	8005716 <motion_demo_is_active+0x12>
 8005712:	2301      	movs	r3, #1
 8005714:	e000      	b.n	8005718 <motion_demo_is_active+0x14>
 8005716:	2300      	movs	r3, #0
}
 8005718:	4618      	mov	r0, r3
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr
 8005722:	bf00      	nop
 8005724:	20002e78 	.word	0x20002e78

08005728 <motion_demo_cycle_speed>:

void motion_demo_cycle_speed(void)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b082      	sub	sp, #8
 800572c:	af00      	add	r7, sp, #0
    g_demo_speed_idx = (uint8_t)((g_demo_speed_idx + 1u) & 0x3u);
 800572e:	4b2d      	ldr	r3, [pc, #180]	@ (80057e4 <motion_demo_cycle_speed+0xbc>)
 8005730:	781b      	ldrb	r3, [r3, #0]
 8005732:	b2db      	uxtb	r3, r3
 8005734:	3301      	adds	r3, #1
 8005736:	b2db      	uxtb	r3, r3
 8005738:	f003 0303 	and.w	r3, r3, #3
 800573c:	b2da      	uxtb	r2, r3
 800573e:	4b29      	ldr	r3, [pc, #164]	@ (80057e4 <motion_demo_cycle_speed+0xbc>)
 8005740:	701a      	strb	r2, [r3, #0]

    /* Se demo  ativo, atualiza v_target_sps imediatamente (rampa cuida do resto) */
    if (g_demo_continuous) {
 8005742:	4b29      	ldr	r3, [pc, #164]	@ (80057e8 <motion_demo_cycle_speed+0xc0>)
 8005744:	781b      	ldrb	r3, [r3, #0]
 8005746:	b2db      	uxtb	r3, r3
 8005748:	2b00      	cmp	r3, #0
 800574a:	d047      	beq.n	80057dc <motion_demo_cycle_speed+0xb4>
        uint16_t vtab = g_demo_speed_table[g_demo_speed_idx & 0x3u];
 800574c:	4b25      	ldr	r3, [pc, #148]	@ (80057e4 <motion_demo_cycle_speed+0xbc>)
 800574e:	781b      	ldrb	r3, [r3, #0]
 8005750:	b2db      	uxtb	r3, r3
 8005752:	f003 0303 	and.w	r3, r3, #3
 8005756:	4a25      	ldr	r2, [pc, #148]	@ (80057ec <motion_demo_cycle_speed+0xc4>)
 8005758:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800575c:	80bb      	strh	r3, [r7, #4]
        uint32_t primask = motion_lock();
 800575e:	f7fd f97f 	bl	8002a60 <motion_lock>
 8005762:	6038      	str	r0, [r7, #0]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005764:	2300      	movs	r3, #0
 8005766:	71fb      	strb	r3, [r7, #7]
 8005768:	e032      	b.n	80057d0 <motion_demo_cycle_speed+0xa8>
            g_axis_state[axis].velocity_per_tick = vtab;
 800576a:	79fa      	ldrb	r2, [r7, #7]
 800576c:	4920      	ldr	r1, [pc, #128]	@ (80057f0 <motion_demo_cycle_speed+0xc8>)
 800576e:	4613      	mov	r3, r2
 8005770:	005b      	lsls	r3, r3, #1
 8005772:	4413      	add	r3, r2
 8005774:	011b      	lsls	r3, r3, #4
 8005776:	440b      	add	r3, r1
 8005778:	330c      	adds	r3, #12
 800577a:	88ba      	ldrh	r2, [r7, #4]
 800577c:	801a      	strh	r2, [r3, #0]
            g_axis_state[axis].v_target_sps      = ((uint32_t)vtab) * 1000u;
 800577e:	88bb      	ldrh	r3, [r7, #4]
 8005780:	79fa      	ldrb	r2, [r7, #7]
 8005782:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005786:	fb03 f101 	mul.w	r1, r3, r1
 800578a:	4819      	ldr	r0, [pc, #100]	@ (80057f0 <motion_demo_cycle_speed+0xc8>)
 800578c:	4613      	mov	r3, r2
 800578e:	005b      	lsls	r3, r3, #1
 8005790:	4413      	add	r3, r2
 8005792:	011b      	lsls	r3, r3, #4
 8005794:	4403      	add	r3, r0
 8005796:	3320      	adds	r3, #32
 8005798:	6019      	str	r1, [r3, #0]
            if (g_axis_state[axis].v_target_sps > MOTION_MAX_SPS) g_axis_state[axis].v_target_sps = MOTION_MAX_SPS;
 800579a:	79fa      	ldrb	r2, [r7, #7]
 800579c:	4914      	ldr	r1, [pc, #80]	@ (80057f0 <motion_demo_cycle_speed+0xc8>)
 800579e:	4613      	mov	r3, r2
 80057a0:	005b      	lsls	r3, r3, #1
 80057a2:	4413      	add	r3, r2
 80057a4:	011b      	lsls	r3, r3, #4
 80057a6:	440b      	add	r3, r1
 80057a8:	3320      	adds	r3, #32
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d90a      	bls.n	80057ca <motion_demo_cycle_speed+0xa2>
 80057b4:	79fa      	ldrb	r2, [r7, #7]
 80057b6:	490e      	ldr	r1, [pc, #56]	@ (80057f0 <motion_demo_cycle_speed+0xc8>)
 80057b8:	4613      	mov	r3, r2
 80057ba:	005b      	lsls	r3, r3, #1
 80057bc:	4413      	add	r3, r2
 80057be:	011b      	lsls	r3, r3, #4
 80057c0:	440b      	add	r3, r1
 80057c2:	3320      	adds	r3, #32
 80057c4:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80057c8:	601a      	str	r2, [r3, #0]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80057ca:	79fb      	ldrb	r3, [r7, #7]
 80057cc:	3301      	adds	r3, #1
 80057ce:	71fb      	strb	r3, [r7, #7]
 80057d0:	79fb      	ldrb	r3, [r7, #7]
 80057d2:	2b02      	cmp	r3, #2
 80057d4:	d9c9      	bls.n	800576a <motion_demo_cycle_speed+0x42>
        }
        motion_unlock(primask);
 80057d6:	6838      	ldr	r0, [r7, #0]
 80057d8:	f7fd f953 	bl	8002a82 <motion_unlock>
    }
}
 80057dc:	bf00      	nop
 80057de:	3708      	adds	r7, #8
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}
 80057e4:	20000012 	.word	0x20000012
 80057e8:	20002e78 	.word	0x20002e78
 80057ec:	08011328 	.word	0x08011328
 80057f0:	200000dc 	.word	0x200000dc

080057f4 <probe_service_init>:

LOG_SVC_DEFINE(LOG_SVC_PROBE, "probe");

static probe_status_t g_probe;

void probe_service_init(void) {
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b084      	sub	sp, #16
 80057f8:	af04      	add	r7, sp, #16
	g_probe.axis_done_mask = 0;
 80057fa:	4b0e      	ldr	r3, [pc, #56]	@ (8005834 <probe_service_init+0x40>)
 80057fc:	2200      	movs	r2, #0
 80057fe:	701a      	strb	r2, [r3, #0]
	g_probe.error_flags = 0;
 8005800:	4b0c      	ldr	r3, [pc, #48]	@ (8005834 <probe_service_init+0x40>)
 8005802:	2200      	movs	r2, #0
 8005804:	705a      	strb	r2, [r3, #1]
	g_probe.latched_pos_x = g_probe.latched_pos_y = g_probe.latched_pos_z = 0;
 8005806:	2300      	movs	r3, #0
 8005808:	4a0a      	ldr	r2, [pc, #40]	@ (8005834 <probe_service_init+0x40>)
 800580a:	60d3      	str	r3, [r2, #12]
 800580c:	4a09      	ldr	r2, [pc, #36]	@ (8005834 <probe_service_init+0x40>)
 800580e:	6093      	str	r3, [r2, #8]
 8005810:	4a08      	ldr	r2, [pc, #32]	@ (8005834 <probe_service_init+0x40>)
 8005812:	6053      	str	r3, [r2, #4]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 8005814:	4a08      	ldr	r2, [pc, #32]	@ (8005838 <probe_service_init+0x44>)
 8005816:	4b09      	ldr	r3, [pc, #36]	@ (800583c <probe_service_init+0x48>)
 8005818:	9302      	str	r3, [sp, #8]
 800581a:	4b09      	ldr	r3, [pc, #36]	@ (8005840 <probe_service_init+0x4c>)
 800581c:	9301      	str	r3, [sp, #4]
 800581e:	4b09      	ldr	r3, [pc, #36]	@ (8005844 <probe_service_init+0x50>)
 8005820:	9300      	str	r3, [sp, #0]
 8005822:	4613      	mov	r3, r2
 8005824:	2200      	movs	r2, #0
 8005826:	2100      	movs	r1, #0
 8005828:	2004      	movs	r0, #4
 800582a:	f7fc feef 	bl	800260c <log_event_auto>
}
 800582e:	bf00      	nop
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}
 8005834:	20002e7c 	.word	0x20002e7c
 8005838:	08010fa0 	.word	0x08010fa0
 800583c:	08010fa8 	.word	0x08010fa8
 8005840:	08010fac 	.word	0x08010fac
 8005844:	08010fb0 	.word	0x08010fb0

08005848 <probe_on_move_probe_level>:
const probe_status_t* probe_status_get(void) {
	return &g_probe;
}

void probe_on_move_probe_level(const uint8_t *frame, uint32_t len) {
 8005848:	b580      	push	{r7, lr}
 800584a:	b086      	sub	sp, #24
 800584c:	af04      	add	r7, sp, #16
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de probe */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_probe_level", "not_implemented");
 8005852:	4a08      	ldr	r2, [pc, #32]	@ (8005874 <probe_on_move_probe_level+0x2c>)
 8005854:	4b08      	ldr	r3, [pc, #32]	@ (8005878 <probe_on_move_probe_level+0x30>)
 8005856:	9302      	str	r3, [sp, #8]
 8005858:	4b08      	ldr	r3, [pc, #32]	@ (800587c <probe_on_move_probe_level+0x34>)
 800585a:	9301      	str	r3, [sp, #4]
 800585c:	4b08      	ldr	r3, [pc, #32]	@ (8005880 <probe_on_move_probe_level+0x38>)
 800585e:	9300      	str	r3, [sp, #0]
 8005860:	4613      	mov	r3, r2
 8005862:	2200      	movs	r2, #0
 8005864:	2101      	movs	r1, #1
 8005866:	2004      	movs	r0, #4
 8005868:	f7fc fed0 	bl	800260c <log_event_auto>
}
 800586c:	bf00      	nop
 800586e:	3708      	adds	r7, #8
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}
 8005874:	08010fa0 	.word	0x08010fa0
 8005878:	08010fb8 	.word	0x08010fb8
 800587c:	08010fac 	.word	0x08010fac
 8005880:	08010fc8 	.word	0x08010fc8

08005884 <safety_service_init>:

LOG_SVC_DEFINE(LOG_SVC_SAFETY, "safety");

static volatile safety_state_t g_state = SAFETY_NORMAL;

void safety_service_init(void) {
 8005884:	b580      	push	{r7, lr}
 8005886:	b084      	sub	sp, #16
 8005888:	af04      	add	r7, sp, #16
	g_state = SAFETY_NORMAL;
 800588a:	4b09      	ldr	r3, [pc, #36]	@ (80058b0 <safety_service_init+0x2c>)
 800588c:	2200      	movs	r2, #0
 800588e:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "normal");
 8005890:	4a08      	ldr	r2, [pc, #32]	@ (80058b4 <safety_service_init+0x30>)
 8005892:	4b09      	ldr	r3, [pc, #36]	@ (80058b8 <safety_service_init+0x34>)
 8005894:	9302      	str	r3, [sp, #8]
 8005896:	4b09      	ldr	r3, [pc, #36]	@ (80058bc <safety_service_init+0x38>)
 8005898:	9301      	str	r3, [sp, #4]
 800589a:	4b09      	ldr	r3, [pc, #36]	@ (80058c0 <safety_service_init+0x3c>)
 800589c:	9300      	str	r3, [sp, #0]
 800589e:	4613      	mov	r3, r2
 80058a0:	2200      	movs	r2, #0
 80058a2:	2100      	movs	r1, #0
 80058a4:	2005      	movs	r0, #5
 80058a6:	f7fc feb1 	bl	800260c <log_event_auto>
}
 80058aa:	bf00      	nop
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	20002e8c 	.word	0x20002e8c
 80058b4:	08010fdc 	.word	0x08010fdc
 80058b8:	08010fe4 	.word	0x08010fe4
 80058bc:	08010fec 	.word	0x08010fec
 80058c0:	08010ff0 	.word	0x08010ff0

080058c4 <safety_estop_assert>:
void safety_estop_assert(void) {
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af04      	add	r7, sp, #16
	g_state = SAFETY_ESTOP;
 80058ca:	4b09      	ldr	r3, [pc, #36]	@ (80058f0 <safety_estop_assert+0x2c>)
 80058cc:	2201      	movs	r2, #1
 80058ce:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_ESTOP_ASSERT, PROTO_OK, "estop", "assert");
 80058d0:	4a08      	ldr	r2, [pc, #32]	@ (80058f4 <safety_estop_assert+0x30>)
 80058d2:	4b09      	ldr	r3, [pc, #36]	@ (80058f8 <safety_estop_assert+0x34>)
 80058d4:	9302      	str	r3, [sp, #8]
 80058d6:	4b09      	ldr	r3, [pc, #36]	@ (80058fc <safety_estop_assert+0x38>)
 80058d8:	9301      	str	r3, [sp, #4]
 80058da:	4b09      	ldr	r3, [pc, #36]	@ (8005900 <safety_estop_assert+0x3c>)
 80058dc:	9300      	str	r3, [sp, #0]
 80058de:	4613      	mov	r3, r2
 80058e0:	2200      	movs	r2, #0
 80058e2:	210a      	movs	r1, #10
 80058e4:	2005      	movs	r0, #5
 80058e6:	f7fc fe91 	bl	800260c <log_event_auto>
}
 80058ea:	bf00      	nop
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	20002e8c 	.word	0x20002e8c
 80058f4:	08010fdc 	.word	0x08010fdc
 80058f8:	08010ff8 	.word	0x08010ff8
 80058fc:	08010fec 	.word	0x08010fec
 8005900:	08011000 	.word	0x08011000

08005904 <safety_estop_release>:
void safety_estop_release(void) {
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af04      	add	r7, sp, #16
	if (g_state == SAFETY_ESTOP)
 800590a:	4b0c      	ldr	r3, [pc, #48]	@ (800593c <safety_estop_release+0x38>)
 800590c:	781b      	ldrb	r3, [r3, #0]
 800590e:	b2db      	uxtb	r3, r3
 8005910:	2b01      	cmp	r3, #1
 8005912:	d102      	bne.n	800591a <safety_estop_release+0x16>
		g_state = SAFETY_RECOVERY_WAIT;
 8005914:	4b09      	ldr	r3, [pc, #36]	@ (800593c <safety_estop_release+0x38>)
 8005916:	2202      	movs	r2, #2
 8005918:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_ESTOP_RELEASE, PROTO_OK, "estop", "release");
 800591a:	4a09      	ldr	r2, [pc, #36]	@ (8005940 <safety_estop_release+0x3c>)
 800591c:	4b09      	ldr	r3, [pc, #36]	@ (8005944 <safety_estop_release+0x40>)
 800591e:	9302      	str	r3, [sp, #8]
 8005920:	4b09      	ldr	r3, [pc, #36]	@ (8005948 <safety_estop_release+0x44>)
 8005922:	9301      	str	r3, [sp, #4]
 8005924:	4b09      	ldr	r3, [pc, #36]	@ (800594c <safety_estop_release+0x48>)
 8005926:	9300      	str	r3, [sp, #0]
 8005928:	4613      	mov	r3, r2
 800592a:	2200      	movs	r2, #0
 800592c:	210b      	movs	r1, #11
 800592e:	2005      	movs	r0, #5
 8005930:	f7fc fe6c 	bl	800260c <log_event_auto>
}
 8005934:	bf00      	nop
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	20002e8c 	.word	0x20002e8c
 8005940:	08010fdc 	.word	0x08010fdc
 8005944:	08011008 	.word	0x08011008
 8005948:	08010fec 	.word	0x08010fec
 800594c:	08011000 	.word	0x08011000

08005950 <safety_is_safe>:
int safety_is_safe(void) {
 8005950:	b480      	push	{r7}
 8005952:	af00      	add	r7, sp, #0
	return g_state == SAFETY_NORMAL;
 8005954:	4b06      	ldr	r3, [pc, #24]	@ (8005970 <safety_is_safe+0x20>)
 8005956:	781b      	ldrb	r3, [r3, #0]
 8005958:	b2db      	uxtb	r3, r3
 800595a:	2b00      	cmp	r3, #0
 800595c:	bf0c      	ite	eq
 800595e:	2301      	moveq	r3, #1
 8005960:	2300      	movne	r3, #0
 8005962:	b2db      	uxtb	r3, r3
}
 8005964:	4618      	mov	r0, r3
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr
 800596e:	bf00      	nop
 8005970:	20002e8c 	.word	0x20002e8c

08005974 <h_move_queue_add>:
#include "Services/Probe/probe_service.h"
#include "Services/Led/led_service.h"
#include "Services/Test/test_spi_service.h"

// Funções estáticas de adaptação compatíveis com os callbacks do roteador
static void h_move_queue_add(router_t *r, const uint8_t *f, uint32_t l) {
 8005974:	b580      	push	{r7, lr}
 8005976:	b084      	sub	sp, #16
 8005978:	af00      	add	r7, sp, #0
 800597a:	60f8      	str	r0, [r7, #12]
 800597c:	60b9      	str	r1, [r7, #8]
 800597e:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_add(f, l);
 8005980:	6879      	ldr	r1, [r7, #4]
 8005982:	68b8      	ldr	r0, [r7, #8]
 8005984:	f7ff f99a 	bl	8004cbc <motion_on_move_queue_add>
}
 8005988:	bf00      	nop
 800598a:	3710      	adds	r7, #16
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}

08005990 <h_move_queue_status>:
static void h_move_queue_status(router_t *r, const uint8_t *f, uint32_t l) {
 8005990:	b580      	push	{r7, lr}
 8005992:	b084      	sub	sp, #16
 8005994:	af00      	add	r7, sp, #0
 8005996:	60f8      	str	r0, [r7, #12]
 8005998:	60b9      	str	r1, [r7, #8]
 800599a:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_status(f, l);
 800599c:	6879      	ldr	r1, [r7, #4]
 800599e:	68b8      	ldr	r0, [r7, #8]
 80059a0:	f7ff fa32 	bl	8004e08 <motion_on_move_queue_status>
}
 80059a4:	bf00      	nop
 80059a6:	3710      	adds	r7, #16
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <h_start_move>:
static void h_start_move(router_t *r, const uint8_t *f, uint32_t l) {
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b084      	sub	sp, #16
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	60f8      	str	r0, [r7, #12]
 80059b4:	60b9      	str	r1, [r7, #8]
 80059b6:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_start_move(f, l);
 80059b8:	6879      	ldr	r1, [r7, #4]
 80059ba:	68b8      	ldr	r0, [r7, #8]
 80059bc:	f7ff fa7c 	bl	8004eb8 <motion_on_start_move>
}
 80059c0:	bf00      	nop
 80059c2:	3710      	adds	r7, #16
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}

080059c8 <h_move_home>:
static void h_move_home(router_t *r, const uint8_t *f, uint32_t l) {
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b084      	sub	sp, #16
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	60f8      	str	r0, [r7, #12]
 80059d0:	60b9      	str	r1, [r7, #8]
 80059d2:	607a      	str	r2, [r7, #4]
	(void) r;
	home_on_move_home(f, l);
 80059d4:	6879      	ldr	r1, [r7, #4]
 80059d6:	68b8      	ldr	r0, [r7, #8]
 80059d8:	f7fc f8ec 	bl	8001bb4 <home_on_move_home>
}
 80059dc:	bf00      	nop
 80059de:	3710      	adds	r7, #16
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <h_move_probe_level>:
static void h_move_probe_level(router_t *r, const uint8_t *f, uint32_t l) {
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	60f8      	str	r0, [r7, #12]
 80059ec:	60b9      	str	r1, [r7, #8]
 80059ee:	607a      	str	r2, [r7, #4]
	(void) r;
	probe_on_move_probe_level(f, l);
 80059f0:	6879      	ldr	r1, [r7, #4]
 80059f2:	68b8      	ldr	r0, [r7, #8]
 80059f4:	f7ff ff28 	bl	8005848 <probe_on_move_probe_level>
}
 80059f8:	bf00      	nop
 80059fa:	3710      	adds	r7, #16
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <h_move_end>:
static void h_move_end(router_t *r, const uint8_t *f, uint32_t l) {
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	60f8      	str	r0, [r7, #12]
 8005a08:	60b9      	str	r1, [r7, #8]
 8005a0a:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_end(f, l);
 8005a0c:	6879      	ldr	r1, [r7, #4]
 8005a0e:	68b8      	ldr	r0, [r7, #8]
 8005a10:	f7ff fb16 	bl	8005040 <motion_on_move_end>
}
 8005a14:	bf00      	nop
 8005a16:	3710      	adds	r7, #16
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <h_led_ctrl>:
static void h_led_ctrl(router_t *r, const uint8_t *f, uint32_t l) {
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b084      	sub	sp, #16
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	60f8      	str	r0, [r7, #12]
 8005a24:	60b9      	str	r1, [r7, #8]
 8005a26:	607a      	str	r2, [r7, #4]
	(void) r;
	led_on_led_ctrl(f, l);
 8005a28:	6879      	ldr	r1, [r7, #4]
 8005a2a:	68b8      	ldr	r0, [r7, #8]
 8005a2c:	f7fc fc26 	bl	800227c <led_on_led_ctrl>
}
 8005a30:	bf00      	nop
 8005a32:	3710      	adds	r7, #16
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}

08005a38 <h_fpga_status>:
static void h_fpga_status(router_t *r, const uint8_t *f, uint32_t l) {
 8005a38:	b480      	push	{r7}
 8005a3a:	b085      	sub	sp, #20
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	60f8      	str	r0, [r7, #12]
 8005a40:	60b9      	str	r1, [r7, #8]
 8005a42:	607a      	str	r2, [r7, #4]
    (void) r;
    (void) f;
    (void) l; /* opcional */
}
 8005a44:	bf00      	nop
 8005a46:	3714      	adds	r7, #20
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr

08005a50 <h_set_origin>:

// Novos serviços: set_origin e encoder_status (telemetria)
static void h_set_origin(router_t *r, const uint8_t *f, uint32_t l) {
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b084      	sub	sp, #16
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	60f8      	str	r0, [r7, #12]
 8005a58:	60b9      	str	r1, [r7, #8]
 8005a5a:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_origin(f, l);
 8005a5c:	6879      	ldr	r1, [r7, #4]
 8005a5e:	68b8      	ldr	r0, [r7, #8]
 8005a60:	f7ff fb4a 	bl	80050f8 <motion_on_set_origin>
}
 8005a64:	bf00      	nop
 8005a66:	3710      	adds	r7, #16
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}

08005a6c <h_encoder_status>:
static void h_encoder_status(router_t *r, const uint8_t *f, uint32_t l) {
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_encoder_status(f, l);
 8005a78:	6879      	ldr	r1, [r7, #4]
 8005a7a:	68b8      	ldr	r0, [r7, #8]
 8005a7c:	f7ff fbec 	bl	8005258 <motion_on_encoder_status>
}
 8005a80:	bf00      	nop
 8005a82:	3710      	adds	r7, #16
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <h_set_microsteps>:
static void h_set_microsteps(router_t *r, const uint8_t *f, uint32_t l) {
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b084      	sub	sp, #16
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	60f8      	str	r0, [r7, #12]
 8005a90:	60b9      	str	r1, [r7, #8]
 8005a92:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_microsteps(f, l);
 8005a94:	6879      	ldr	r1, [r7, #4]
 8005a96:	68b8      	ldr	r0, [r7, #8]
 8005a98:	f7ff fcc8 	bl	800542c <motion_on_set_microsteps>
}
 8005a9c:	bf00      	nop
 8005a9e:	3710      	adds	r7, #16
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}

08005aa4 <h_test_hello>:

static void h_test_hello(router_t *r, const uint8_t *f, uint32_t l) {
 8005aa4:	b480      	push	{r7}
 8005aa6:	b085      	sub	sp, #20
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	60f8      	str	r0, [r7, #12]
 8005aac:	60b9      	str	r1, [r7, #8]
 8005aae:	607a      	str	r2, [r7, #4]
	(void) r;
	//test_spi_on_hello(f, l);
}
 8005ab0:	bf00      	nop
 8005ab2:	3714      	adds	r7, #20
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr

08005abc <services_register_handlers>:

void services_register_handlers(router_handlers_t *h) {
 8005abc:	b480      	push	{r7}
 8005abe:	b083      	sub	sp, #12
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
	if (!h)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d024      	beq.n	8005b14 <services_register_handlers+0x58>
		return;
	h->on_move_queue_add = h_move_queue_add;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a14      	ldr	r2, [pc, #80]	@ (8005b20 <services_register_handlers+0x64>)
 8005ace:	601a      	str	r2, [r3, #0]
	h->on_move_queue_status = h_move_queue_status;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a14      	ldr	r2, [pc, #80]	@ (8005b24 <services_register_handlers+0x68>)
 8005ad4:	605a      	str	r2, [r3, #4]
	h->on_start_move = h_start_move;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	4a13      	ldr	r2, [pc, #76]	@ (8005b28 <services_register_handlers+0x6c>)
 8005ada:	609a      	str	r2, [r3, #8]
	h->on_move_home = h_move_home;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	4a13      	ldr	r2, [pc, #76]	@ (8005b2c <services_register_handlers+0x70>)
 8005ae0:	60da      	str	r2, [r3, #12]
	h->on_move_probe_level = h_move_probe_level;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a12      	ldr	r2, [pc, #72]	@ (8005b30 <services_register_handlers+0x74>)
 8005ae6:	611a      	str	r2, [r3, #16]
	h->on_move_end = h_move_end;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	4a12      	ldr	r2, [pc, #72]	@ (8005b34 <services_register_handlers+0x78>)
 8005aec:	615a      	str	r2, [r3, #20]
    h->on_led_ctrl = h_led_ctrl;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	4a11      	ldr	r2, [pc, #68]	@ (8005b38 <services_register_handlers+0x7c>)
 8005af2:	619a      	str	r2, [r3, #24]
    h->on_fpga_status = h_fpga_status;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	4a11      	ldr	r2, [pc, #68]	@ (8005b3c <services_register_handlers+0x80>)
 8005af8:	61da      	str	r2, [r3, #28]
    h->on_set_origin = h_set_origin;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a10      	ldr	r2, [pc, #64]	@ (8005b40 <services_register_handlers+0x84>)
 8005afe:	621a      	str	r2, [r3, #32]
    h->on_encoder_status = h_encoder_status;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a10      	ldr	r2, [pc, #64]	@ (8005b44 <services_register_handlers+0x88>)
 8005b04:	625a      	str	r2, [r3, #36]	@ 0x24
    h->on_set_microsteps = h_set_microsteps;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4a0f      	ldr	r2, [pc, #60]	@ (8005b48 <services_register_handlers+0x8c>)
 8005b0a:	629a      	str	r2, [r3, #40]	@ 0x28
    h->on_test_hello = h_test_hello;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	4a0f      	ldr	r2, [pc, #60]	@ (8005b4c <services_register_handlers+0x90>)
 8005b10:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005b12:	e000      	b.n	8005b16 <services_register_handlers+0x5a>
		return;
 8005b14:	bf00      	nop
}
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr
 8005b20:	08005975 	.word	0x08005975
 8005b24:	08005991 	.word	0x08005991
 8005b28:	080059ad 	.word	0x080059ad
 8005b2c:	080059c9 	.word	0x080059c9
 8005b30:	080059e5 	.word	0x080059e5
 8005b34:	08005a01 	.word	0x08005a01
 8005b38:	08005a1d 	.word	0x08005a1d
 8005b3c:	08005a39 	.word	0x08005a39
 8005b40:	08005a51 	.word	0x08005a51
 8005b44:	08005a6d 	.word	0x08005a6d
 8005b48:	08005a89 	.word	0x08005a89
 8005b4c:	08005aa5 	.word	0x08005aa5

08005b50 <tx_fill_left_zero_right_filler>:
/**
 * @brief Preenche o buffer de TX com 22×0x00 à esquerda e 20×SPI_FILL_BYTE à direita.
 * @param dst Ponteiro para o buffer de TX (tamanho = 42).
 */
static inline void tx_fill_left_zero_right_filler(uint8_t *dst)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b082      	sub	sp, #8
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
    memset(&dst[0],                 0x00,           RESP_LEFT_PAD_LEN); /* 22×0x00  */
 8005b58:	2216      	movs	r2, #22
 8005b5a:	2100      	movs	r1, #0
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f00a f93f 	bl	800fde0 <memset>
    memset(&dst[RESP_LEFT_PAD_LEN], SPI_FILL_BYTE,  RESP_RIGHT_LEN);    /* 20×filler */
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	3316      	adds	r3, #22
 8005b66:	2214      	movs	r2, #20
 8005b68:	21a5      	movs	r1, #165	@ 0xa5
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	f00a f938 	bl	800fde0 <memset>
}
 8005b70:	bf00      	nop
 8005b72:	3708      	adds	r7, #8
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <is_fill42>:
 * @param buf Buffer de entrada (tamanho = 42).
 * @param val Valor esperado em todos os bytes.
 * @return 1 se todos os bytes são 'val', 0 caso contrário.
 */
static int is_fill42(const uint8_t *buf, uint8_t val)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	460b      	mov	r3, r1
 8005b82:	70fb      	strb	r3, [r7, #3]
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 8005b84:	2300      	movs	r3, #0
 8005b86:	60fb      	str	r3, [r7, #12]
 8005b88:	e00b      	b.n	8005ba2 <is_fill42+0x2a>
        if (buf[i] != val) return 0;
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	4413      	add	r3, r2
 8005b90:	781b      	ldrb	r3, [r3, #0]
 8005b92:	78fa      	ldrb	r2, [r7, #3]
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d001      	beq.n	8005b9c <is_fill42+0x24>
 8005b98:	2300      	movs	r3, #0
 8005b9a:	e006      	b.n	8005baa <is_fill42+0x32>
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	3301      	adds	r3, #1
 8005ba0:	60fb      	str	r3, [r7, #12]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2b29      	cmp	r3, #41	@ 0x29
 8005ba6:	d9f0      	bls.n	8005b8a <is_fill42+0x12>
    return 1;
 8005ba8:	2301      	movs	r3, #1
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3714      	adds	r7, #20
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr

08005bb6 <find_frame>:
 * @param off  (out) Offset de início do quadro (REQ_HEADER).
 * @param len  (out) Comprimento do quadro (inclui REQ_TAIL).
 * @return 1 se encontrou, 0 caso contrário.
 */
static int find_frame(const uint8_t *buf, uint16_t *off, uint16_t *len)
{
 8005bb6:	b480      	push	{r7}
 8005bb8:	b087      	sub	sp, #28
 8005bba:	af00      	add	r7, sp, #0
 8005bbc:	60f8      	str	r0, [r7, #12]
 8005bbe:	60b9      	str	r1, [r7, #8]
 8005bc0:	607a      	str	r2, [r7, #4]
    uint16_t i = 0;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	82fb      	strh	r3, [r7, #22]
    while (i < APP_SPI_DMA_BUF_LEN && buf[i] != REQ_HEADER) i++;
 8005bc6:	e002      	b.n	8005bce <find_frame+0x18>
 8005bc8:	8afb      	ldrh	r3, [r7, #22]
 8005bca:	3301      	adds	r3, #1
 8005bcc:	82fb      	strh	r3, [r7, #22]
 8005bce:	8afb      	ldrh	r3, [r7, #22]
 8005bd0:	2b29      	cmp	r3, #41	@ 0x29
 8005bd2:	d805      	bhi.n	8005be0 <find_frame+0x2a>
 8005bd4:	8afb      	ldrh	r3, [r7, #22]
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	4413      	add	r3, r2
 8005bda:	781b      	ldrb	r3, [r3, #0]
 8005bdc:	2baa      	cmp	r3, #170	@ 0xaa
 8005bde:	d1f3      	bne.n	8005bc8 <find_frame+0x12>
    if (i >= APP_SPI_DMA_BUF_LEN) return 0;
 8005be0:	8afb      	ldrh	r3, [r7, #22]
 8005be2:	2b29      	cmp	r3, #41	@ 0x29
 8005be4:	d901      	bls.n	8005bea <find_frame+0x34>
 8005be6:	2300      	movs	r3, #0
 8005be8:	e01d      	b.n	8005c26 <find_frame+0x70>

    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 8005bea:	8afb      	ldrh	r3, [r7, #22]
 8005bec:	3301      	adds	r3, #1
 8005bee:	82bb      	strh	r3, [r7, #20]
 8005bf0:	e015      	b.n	8005c1e <find_frame+0x68>
        if (buf[j] == REQ_TAIL) {
 8005bf2:	8abb      	ldrh	r3, [r7, #20]
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	4413      	add	r3, r2
 8005bf8:	781b      	ldrb	r3, [r3, #0]
 8005bfa:	2b55      	cmp	r3, #85	@ 0x55
 8005bfc:	d10c      	bne.n	8005c18 <find_frame+0x62>
            *off = i;
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	8afa      	ldrh	r2, [r7, #22]
 8005c02:	801a      	strh	r2, [r3, #0]
            *len = (uint16_t)(j - i + 1u);
 8005c04:	8aba      	ldrh	r2, [r7, #20]
 8005c06:	8afb      	ldrh	r3, [r7, #22]
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	3301      	adds	r3, #1
 8005c0e:	b29a      	uxth	r2, r3
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	801a      	strh	r2, [r3, #0]
            return 1;
 8005c14:	2301      	movs	r3, #1
 8005c16:	e006      	b.n	8005c26 <find_frame+0x70>
    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 8005c18:	8abb      	ldrh	r3, [r7, #20]
 8005c1a:	3301      	adds	r3, #1
 8005c1c:	82bb      	strh	r3, [r7, #20]
 8005c1e:	8abb      	ldrh	r3, [r7, #20]
 8005c20:	2b29      	cmp	r3, #41	@ 0x29
 8005c22:	d9e6      	bls.n	8005bf2 <find_frame+0x3c>
        }
    }
    return 0;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	371c      	adds	r7, #28
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr
	...

08005c34 <prepare_next_tx>:
 *      * Se n > 20, trunca para os 20 últimos bytes.
 *  - SEM resposta:
 *      * 22×0x00 + 20×SPI_FILL_BYTE (poll).
 */
static void prepare_next_tx(void)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b08e      	sub	sp, #56	@ 0x38
 8005c38:	af00      	add	r7, sp, #0
    uint8_t tmp[APP_SPI_DMA_BUF_LEN];
    int n = 0;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	637b      	str	r3, [r7, #52]	@ 0x34

    if (!g_resp_fifo) {
 8005c3e:	4b21      	ldr	r3, [pc, #132]	@ (8005cc4 <prepare_next_tx+0x90>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d106      	bne.n	8005c54 <prepare_next_tx+0x20>
        /* Sem fila -> 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8005c46:	4820      	ldr	r0, [pc, #128]	@ (8005cc8 <prepare_next_tx+0x94>)
 8005c48:	f7ff ff82 	bl	8005b50 <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 8005c4c:	4b1f      	ldr	r3, [pc, #124]	@ (8005ccc <prepare_next_tx+0x98>)
 8005c4e:	2200      	movs	r2, #0
 8005c50:	701a      	strb	r2, [r3, #0]
 8005c52:	e034      	b.n	8005cbe <prepare_next_tx+0x8a>
        return;
    }

    n = resp_fifo_pop(g_resp_fifo, tmp, (int)APP_SPI_DMA_BUF_LEN);
 8005c54:	4b1b      	ldr	r3, [pc, #108]	@ (8005cc4 <prepare_next_tx+0x90>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	1d39      	adds	r1, r7, #4
 8005c5a:	222a      	movs	r2, #42	@ 0x2a
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f7fb fdd3 	bl	8001808 <resp_fifo_pop>
 8005c62:	6378      	str	r0, [r7, #52]	@ 0x34
    if (n > 0) {
 8005c64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	dd23      	ble.n	8005cb2 <prepare_next_tx+0x7e>
        /* Zera TODO o frame para evitar A5 antes do payload */
        memset(g_spi_tx_dma_buf, 0x00, APP_SPI_DMA_BUF_LEN);
 8005c6a:	222a      	movs	r2, #42	@ 0x2a
 8005c6c:	2100      	movs	r1, #0
 8005c6e:	4816      	ldr	r0, [pc, #88]	@ (8005cc8 <prepare_next_tx+0x94>)
 8005c70:	f00a f8b6 	bl	800fde0 <memset>

        /* Copia o payload alinhado à direita (trunca se necessário) */
        uint16_t to_copy = (uint16_t)((n > (int)RESP_RIGHT_LEN) ? RESP_RIGHT_LEN : n);
 8005c74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c76:	2b14      	cmp	r3, #20
 8005c78:	dc02      	bgt.n	8005c80 <prepare_next_tx+0x4c>
 8005c7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c7c:	b29b      	uxth	r3, r3
 8005c7e:	e000      	b.n	8005c82 <prepare_next_tx+0x4e>
 8005c80:	2314      	movs	r3, #20
 8005c82:	867b      	strh	r3, [r7, #50]	@ 0x32
        uint16_t dst_off = (uint16_t)(APP_SPI_DMA_BUF_LEN - to_copy); /* 42 - to_copy */
 8005c84:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8005c86:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 8005c8a:	863b      	strh	r3, [r7, #48]	@ 0x30
        uint16_t src_off = (uint16_t)(n - to_copy);                   /* últimos 'to_copy' bytes */
 8005c8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c8e:	b29a      	uxth	r2, r3
 8005c90:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8005c92:	1ad3      	subs	r3, r2, r3
 8005c94:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        memcpy(&g_spi_tx_dma_buf[dst_off], &tmp[src_off], to_copy);
 8005c96:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005c98:	4a0b      	ldr	r2, [pc, #44]	@ (8005cc8 <prepare_next_tx+0x94>)
 8005c9a:	1898      	adds	r0, r3, r2
 8005c9c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005c9e:	1d3a      	adds	r2, r7, #4
 8005ca0:	4413      	add	r3, r2
 8005ca2:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8005ca4:	4619      	mov	r1, r3
 8005ca6:	f00a f926 	bl	800fef6 <memcpy>
        g_state = APP_SPI_PENDING;
 8005caa:	4b08      	ldr	r3, [pc, #32]	@ (8005ccc <prepare_next_tx+0x98>)
 8005cac:	2202      	movs	r2, #2
 8005cae:	701a      	strb	r2, [r3, #0]
 8005cb0:	e005      	b.n	8005cbe <prepare_next_tx+0x8a>
    } else {
        /* Sem resposta -> mantém contrato visual: 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8005cb2:	4805      	ldr	r0, [pc, #20]	@ (8005cc8 <prepare_next_tx+0x94>)
 8005cb4:	f7ff ff4c 	bl	8005b50 <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 8005cb8:	4b04      	ldr	r3, [pc, #16]	@ (8005ccc <prepare_next_tx+0x98>)
 8005cba:	2200      	movs	r2, #0
 8005cbc:	701a      	strb	r2, [r3, #0]
    }
}
 8005cbe:	3738      	adds	r7, #56	@ 0x38
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	20002f08 	.word	0x20002f08
 8005cc8:	20002f38 	.word	0x20002f38
 8005ccc:	20002f64 	.word	0x20002f64

08005cd0 <restart_spi_dma>:
/**
 * @brief Reinicia uma transação SPI por DMA (não bloqueante).
 * Seta g_state=BUSY em caso de sucesso; seta g_spi_error_flag em erro.
 */
static void restart_spi_dma(void)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	af00      	add	r7, sp, #0
    if (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY) {
 8005cd4:	480d      	ldr	r0, [pc, #52]	@ (8005d0c <restart_spi_dma+0x3c>)
 8005cd6:	f005 fbb9 	bl	800b44c <HAL_SPI_GetState>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d003      	beq.n	8005ce8 <restart_spi_dma+0x18>
        g_spi_error_flag = 1u;
 8005ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8005d10 <restart_spi_dma+0x40>)
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	701a      	strb	r2, [r3, #0]
        return;
 8005ce6:	e00f      	b.n	8005d08 <restart_spi_dma+0x38>
    }

    if (HAL_SPI_TransmitReceive_DMA(&hspi2,
 8005ce8:	232a      	movs	r3, #42	@ 0x2a
 8005cea:	4a0a      	ldr	r2, [pc, #40]	@ (8005d14 <restart_spi_dma+0x44>)
 8005cec:	490a      	ldr	r1, [pc, #40]	@ (8005d18 <restart_spi_dma+0x48>)
 8005cee:	4807      	ldr	r0, [pc, #28]	@ (8005d0c <restart_spi_dma+0x3c>)
 8005cf0:	f005 f8ea 	bl	800aec8 <HAL_SPI_TransmitReceive_DMA>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d003      	beq.n	8005d02 <restart_spi_dma+0x32>
            g_spi_tx_dma_buf, g_spi_rx_dma_buf,
            (uint16_t)APP_SPI_DMA_BUF_LEN) != HAL_OK) {
        g_spi_error_flag = 1u;
 8005cfa:	4b05      	ldr	r3, [pc, #20]	@ (8005d10 <restart_spi_dma+0x40>)
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	701a      	strb	r2, [r3, #0]
        return;
 8005d00:	e002      	b.n	8005d08 <restart_spi_dma+0x38>
    }

    g_state = APP_SPI_BUSY;
 8005d02:	4b06      	ldr	r3, [pc, #24]	@ (8005d1c <restart_spi_dma+0x4c>)
 8005d04:	2201      	movs	r2, #1
 8005d06:	701a      	strb	r2, [r3, #0]
}
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	20002fa8 	.word	0x20002fa8
 8005d10:	20002f63 	.word	0x20002f63
 8005d14:	20002f0c 	.word	0x20002f0c
 8005d18:	20002f38 	.word	0x20002f38
 8005d1c:	20002f64 	.word	0x20002f64

08005d20 <app_init>:
/**
 * @brief Inicializa roteador, fila de respostas e a primeira rodada DMA.
 * Preenche o primeiro TX como 22×0x00 + 20×filler.
 */
void app_init(void)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	af00      	add	r7, sp, #0
    /* Registra serviços no router (o projeto deve prover os handlers) */
    memset(&g_handlers, 0, sizeof g_handlers);
 8005d24:	2230      	movs	r2, #48	@ 0x30
 8005d26:	2100      	movs	r1, #0
 8005d28:	4813      	ldr	r0, [pc, #76]	@ (8005d78 <app_init+0x58>)
 8005d2a:	f00a f859 	bl	800fde0 <memset>
    services_register_handlers(&g_handlers);
 8005d2e:	4812      	ldr	r0, [pc, #72]	@ (8005d78 <app_init+0x58>)
 8005d30:	f7ff fec4 	bl	8005abc <services_register_handlers>

    /* Inicializa serviços (ordem: log/diag, safety, periféricos simples, motion) */
#if LOG_ENABLE
    log_service_init();
 8005d34:	f7fc fbbe 	bl	80024b4 <log_service_init>
#endif
    safety_service_init();
 8005d38:	f7ff fda4 	bl	8005884 <safety_service_init>
    led_service_init();
 8005d3c:	f7fc fa06 	bl	800214c <led_service_init>
    home_service_init();
 8005d40:	f7fb ff14 	bl	8001b6c <home_service_init>
    probe_service_init();
 8005d44:	f7ff fd56 	bl	80057f4 <probe_service_init>
    motion_service_init();
 8005d48:	f7fd fd7e 	bl	8003848 <motion_service_init>

    g_resp_fifo = resp_fifo_create();
 8005d4c:	f7fb fcff 	bl	800174e <resp_fifo_create>
 8005d50:	4603      	mov	r3, r0
 8005d52:	4a0a      	ldr	r2, [pc, #40]	@ (8005d7c <app_init+0x5c>)
 8005d54:	6013      	str	r3, [r2, #0]
    router_init(&g_router, g_resp_fifo, &g_handlers);
 8005d56:	4b09      	ldr	r3, [pc, #36]	@ (8005d7c <app_init+0x5c>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a07      	ldr	r2, [pc, #28]	@ (8005d78 <app_init+0x58>)
 8005d5c:	4619      	mov	r1, r3
 8005d5e:	4808      	ldr	r0, [pc, #32]	@ (8005d80 <app_init+0x60>)
 8005d60:	f7fb fd98 	bl	8001894 <router_init>

    /* Primeiro frame: 22×0x00 + 20×filler (evita A5 no início quando não há resposta) */
    tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8005d64:	4807      	ldr	r0, [pc, #28]	@ (8005d84 <app_init+0x64>)
 8005d66:	f7ff fef3 	bl	8005b50 <tx_fill_left_zero_right_filler>

    restart_spi_dma();
 8005d6a:	f7ff ffb1 	bl	8005cd0 <restart_spi_dma>
    g_state = APP_SPI_READY;
 8005d6e:	4b06      	ldr	r3, [pc, #24]	@ (8005d88 <app_init+0x68>)
 8005d70:	2200      	movs	r2, #0
 8005d72:	701a      	strb	r2, [r3, #0]
}
 8005d74:	bf00      	nop
 8005d76:	bd80      	pop	{r7, pc}
 8005d78:	20002ed8 	.word	0x20002ed8
 8005d7c:	20002f08 	.word	0x20002f08
 8005d80:	20002e90 	.word	0x20002e90
 8005d84:	20002f38 	.word	0x20002f38
 8005d88:	20002f64 	.word	0x20002f64

08005d8c <app_poll>:
/**
 * @brief Loop de serviço: processa RX (quando há rodada concluída),
 *        prepara o próximo TX e rearma o DMA.
 */
void app_poll(void)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b082      	sub	sp, #8
 8005d90:	af00      	add	r7, sp, #0
    /* Só processa quando um round DMA foi concluído pelo HAL */
    if (!g_spi_round_done) return;
 8005d92:	4b19      	ldr	r3, [pc, #100]	@ (8005df8 <app_poll+0x6c>)
 8005d94:	781b      	ldrb	r3, [r3, #0]
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d028      	beq.n	8005dee <app_poll+0x62>
    g_spi_round_done = 0u;
 8005d9c:	4b16      	ldr	r3, [pc, #88]	@ (8005df8 <app_poll+0x6c>)
 8005d9e:	2200      	movs	r2, #0
 8005da0:	701a      	strb	r2, [r3, #0]

    /* 1) Interpretar o RX atual */
    if (is_fill42(g_spi_rx_dma_buf, SPI_POLL_BYTE)) {
 8005da2:	213c      	movs	r1, #60	@ 0x3c
 8005da4:	4815      	ldr	r0, [pc, #84]	@ (8005dfc <app_poll+0x70>)
 8005da6:	f7ff fee7 	bl	8005b78 <is_fill42>
 8005daa:	4603      	mov	r3, r0
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d119      	bne.n	8005de4 <app_poll+0x58>
        /* 42×0x3C => cliente apenas leu respostas; não alimenta router */
    } else {
        /* Tenta extrair [REQ_HEADER ... REQ_TAIL] e empurra para o router */
        uint16_t off = 0, len = 0;
 8005db0:	2300      	movs	r3, #0
 8005db2:	80fb      	strh	r3, [r7, #6]
 8005db4:	2300      	movs	r3, #0
 8005db6:	80bb      	strh	r3, [r7, #4]
        if (find_frame(g_spi_rx_dma_buf, &off, &len)) {
 8005db8:	1d3a      	adds	r2, r7, #4
 8005dba:	1dbb      	adds	r3, r7, #6
 8005dbc:	4619      	mov	r1, r3
 8005dbe:	480f      	ldr	r0, [pc, #60]	@ (8005dfc <app_poll+0x70>)
 8005dc0:	f7ff fef9 	bl	8005bb6 <find_frame>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d009      	beq.n	8005dde <app_poll+0x52>
            router_feed_bytes(&g_router, &g_spi_rx_dma_buf[off], len);
 8005dca:	88fb      	ldrh	r3, [r7, #6]
 8005dcc:	461a      	mov	r2, r3
 8005dce:	4b0b      	ldr	r3, [pc, #44]	@ (8005dfc <app_poll+0x70>)
 8005dd0:	4413      	add	r3, r2
 8005dd2:	88ba      	ldrh	r2, [r7, #4]
 8005dd4:	4619      	mov	r1, r3
 8005dd6:	480a      	ldr	r0, [pc, #40]	@ (8005e00 <app_poll+0x74>)
 8005dd8:	f7fb fea0 	bl	8001b1c <router_feed_bytes>
 8005ddc:	e002      	b.n	8005de4 <app_poll+0x58>
        } else {
            /* Quadro inválido/parcial ou outro padrão -> marca erro leve */
            g_spi_error_flag = 1u;
 8005dde:	4b09      	ldr	r3, [pc, #36]	@ (8005e04 <app_poll+0x78>)
 8005de0:	2201      	movs	r2, #1
 8005de2:	701a      	strb	r2, [r3, #0]
        }
    }

    /* 2) Preparar TX (resposta à direita ou 22×0x00 + 20×filler) */
    prepare_next_tx();
 8005de4:	f7ff ff26 	bl	8005c34 <prepare_next_tx>

    /* 3) Reiniciar DMA para o próximo round */
    restart_spi_dma();
 8005de8:	f7ff ff72 	bl	8005cd0 <restart_spi_dma>
 8005dec:	e000      	b.n	8005df0 <app_poll+0x64>
    if (!g_spi_round_done) return;
 8005dee:	bf00      	nop
}
 8005df0:	3708      	adds	r7, #8
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}
 8005df6:	bf00      	nop
 8005df8:	20002f62 	.word	0x20002f62
 8005dfc:	20002f0c 	.word	0x20002f0c
 8005e00:	20002e90 	.word	0x20002e90
 8005e04:	20002f63 	.word	0x20002f63

08005e08 <app_spi_isr_txrx_done>:
/**
 * @brief Callback para “transfer complete” do SPI+DMA.
 * Apenas sinaliza o loop principal (app_poll) via g_spi_round_done.
 */
void app_spi_isr_txrx_done(SPI_HandleTypeDef *hspi)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
    if (!hspi) return;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d008      	beq.n	8005e28 <app_spi_isr_txrx_done+0x20>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a07      	ldr	r2, [pc, #28]	@ (8005e38 <app_spi_isr_txrx_done+0x30>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d105      	bne.n	8005e2c <app_spi_isr_txrx_done+0x24>
    g_spi_round_done = 1u;
 8005e20:	4b06      	ldr	r3, [pc, #24]	@ (8005e3c <app_spi_isr_txrx_done+0x34>)
 8005e22:	2201      	movs	r2, #1
 8005e24:	701a      	strb	r2, [r3, #0]
 8005e26:	e002      	b.n	8005e2e <app_spi_isr_txrx_done+0x26>
    if (!hspi) return;
 8005e28:	bf00      	nop
 8005e2a:	e000      	b.n	8005e2e <app_spi_isr_txrx_done+0x26>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8005e2c:	bf00      	nop
}
 8005e2e:	370c      	adds	r7, #12
 8005e30:	46bd      	mov	sp, r7
 8005e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e36:	4770      	bx	lr
 8005e38:	40003800 	.word	0x40003800
 8005e3c:	20002f62 	.word	0x20002f62

08005e40 <app_resp_push>:
 * @param frame Buffer com a resposta (número de bytes = len).
 * @param len   Tamanho da resposta (até 20 bytes). >20 retorna erro.
 * @return 0 em sucesso; PROTO_ERR_ARG ou PROTO_ERR_RANGE em erro.
 */
int app_resp_push(const uint8_t *frame, uint32_t len)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b082      	sub	sp, #8
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
 8005e48:	6039      	str	r1, [r7, #0]
    if (!g_resp_fifo || !frame || len == 0u) {
 8005e4a:	4b0f      	ldr	r3, [pc, #60]	@ (8005e88 <app_resp_push+0x48>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d005      	beq.n	8005e5e <app_resp_push+0x1e>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d002      	beq.n	8005e5e <app_resp_push+0x1e>
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d102      	bne.n	8005e64 <app_resp_push+0x24>
        return PROTO_ERR_ARG;
 8005e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8005e62:	e00d      	b.n	8005e80 <app_resp_push+0x40>
    }
    if (len > RESP_RIGHT_LEN) {
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	2b14      	cmp	r3, #20
 8005e68:	d902      	bls.n	8005e70 <app_resp_push+0x30>
        return PROTO_ERR_RANGE; /* impede >20 bytes */
 8005e6a:	f06f 0303 	mvn.w	r3, #3
 8005e6e:	e007      	b.n	8005e80 <app_resp_push+0x40>
    }
    return resp_fifo_push(g_resp_fifo, frame, len);
 8005e70:	4b05      	ldr	r3, [pc, #20]	@ (8005e88 <app_resp_push+0x48>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	683a      	ldr	r2, [r7, #0]
 8005e76:	6879      	ldr	r1, [r7, #4]
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f7fb fc71 	bl	8001760 <resp_fifo_push>
 8005e7e:	4603      	mov	r3, r0
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3708      	adds	r7, #8
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}
 8005e88:	20002f08 	.word	0x20002f08

08005e8c <configure_encoder_timer>:
 * A estrutura gerada pelo CubeMX usa TI1 por padrão. Esta função sobrescreve a
 * configuração para capturar os dois canais do encoder, mantendo todos os
 * filtros e *prescalers* em 0/1 para preservar a resolução máxima.
 */
static void configure_encoder_timer(TIM_HandleTypeDef *htim)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b08e      	sub	sp, #56	@ 0x38
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
    TIM_Encoder_InitTypeDef config = {0};
 8005e94:	f107 0314 	add.w	r3, r7, #20
 8005e98:	2224      	movs	r2, #36	@ 0x24
 8005e9a:	2100      	movs	r1, #0
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f009 ff9f 	bl	800fde0 <memset>
    TIM_MasterConfigTypeDef master = {0};
 8005ea2:	f107 0308 	add.w	r3, r7, #8
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	601a      	str	r2, [r3, #0]
 8005eaa:	605a      	str	r2, [r3, #4]
 8005eac:	609a      	str	r2, [r3, #8]

    config.EncoderMode = TIM_ENCODERMODE_TI12;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	617b      	str	r3, [r7, #20]
    config.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	61bb      	str	r3, [r7, #24]
    config.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	61fb      	str	r3, [r7, #28]
    config.IC1Prescaler = TIM_ICPSC_DIV1;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	623b      	str	r3, [r7, #32]
    config.IC1Filter = 0;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	627b      	str	r3, [r7, #36]	@ 0x24
    config.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    config.IC2Prescaler = TIM_ICPSC_DIV1;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	633b      	str	r3, [r7, #48]	@ 0x30
    config.IC2Filter = 0;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	637b      	str	r3, [r7, #52]	@ 0x34

    if (HAL_TIM_Encoder_Init(htim, &config) != HAL_OK)
 8005ed2:	f107 0314 	add.w	r3, r7, #20
 8005ed6:	4619      	mov	r1, r3
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f006 fba5 	bl	800c628 <HAL_TIM_Encoder_Init>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d001      	beq.n	8005ee8 <configure_encoder_timer+0x5c>
    {
        Error_Handler();
 8005ee4:	f000 fb78 	bl	80065d8 <Error_Handler>
    }

    master.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	60bb      	str	r3, [r7, #8]
    master.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005eec:	2300      	movs	r3, #0
 8005eee:	613b      	str	r3, [r7, #16]
    if (HAL_TIMEx_MasterConfigSynchronization(htim, &master) != HAL_OK)
 8005ef0:	f107 0308 	add.w	r3, r7, #8
 8005ef4:	4619      	mov	r1, r3
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f008 fa7a 	bl	800e3f0 <HAL_TIMEx_MasterConfigSynchronization>
 8005efc:	4603      	mov	r3, r0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d001      	beq.n	8005f06 <configure_encoder_timer+0x7a>
    {
        Error_Handler();
 8005f02:	f000 fb69 	bl	80065d8 <Error_Handler>
    }
}
 8005f06:	bf00      	nop
 8005f08:	3738      	adds	r7, #56	@ 0x38
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}

08005f0e <configure_output>:

/**
 * @brief Ajusta um conjunto de saídas STEP/DIR/ENABLE para modo *push-pull*.
 */
static void configure_output(GPIO_TypeDef *port, uint32_t pins, uint32_t speed)
{
 8005f0e:	b580      	push	{r7, lr}
 8005f10:	b08a      	sub	sp, #40	@ 0x28
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	60f8      	str	r0, [r7, #12]
 8005f16:	60b9      	str	r1, [r7, #8]
 8005f18:	607a      	str	r2, [r7, #4]
    GPIO_InitTypeDef init = {0};
 8005f1a:	f107 0314 	add.w	r3, r7, #20
 8005f1e:	2200      	movs	r2, #0
 8005f20:	601a      	str	r2, [r3, #0]
 8005f22:	605a      	str	r2, [r3, #4]
 8005f24:	609a      	str	r2, [r3, #8]
 8005f26:	60da      	str	r2, [r3, #12]
 8005f28:	611a      	str	r2, [r3, #16]
    init.Pin = pins;
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	617b      	str	r3, [r7, #20]
    init.Mode = GPIO_MODE_OUTPUT_PP;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	61bb      	str	r3, [r7, #24]
    init.Pull = GPIO_NOPULL;
 8005f32:	2300      	movs	r3, #0
 8005f34:	61fb      	str	r3, [r7, #28]
    init.Speed = speed;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(port, &init);
 8005f3a:	f107 0314 	add.w	r3, r7, #20
 8005f3e:	4619      	mov	r1, r3
 8005f40:	68f8      	ldr	r0, [r7, #12]
 8005f42:	f001 fe1d 	bl	8007b80 <HAL_GPIO_Init>
}
 8005f46:	bf00      	nop
 8005f48:	3728      	adds	r7, #40	@ 0x28
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}
	...

08005f50 <board_config_apply_motion_gpio>:
//        Error_Handler();
//    }
//}

void board_config_apply_motion_gpio(void)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b086      	sub	sp, #24
 8005f54:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef init = {0};
 8005f56:	1d3b      	adds	r3, r7, #4
 8005f58:	2200      	movs	r2, #0
 8005f5a:	601a      	str	r2, [r3, #0]
 8005f5c:	605a      	str	r2, [r3, #4]
 8005f5e:	609a      	str	r2, [r3, #8]
 8005f60:	60da      	str	r2, [r3, #12]
 8005f62:	611a      	str	r2, [r3, #16]

    /* Saídas de movimento com tempos de borda compatíveis com STEP/DIR */
    configure_output(GPIOB, GPIO_PIN_4 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_SPEED_FREQ_VERY_HIGH);
 8005f64:	2203      	movs	r2, #3
 8005f66:	2113      	movs	r1, #19
 8005f68:	4825      	ldr	r0, [pc, #148]	@ (8006000 <board_config_apply_motion_gpio+0xb0>)
 8005f6a:	f7ff ffd0 	bl	8005f0e <configure_output>
    configure_output(GPIOB, GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 8005f6e:	2203      	movs	r2, #3
 8005f70:	2104      	movs	r1, #4
 8005f72:	4823      	ldr	r0, [pc, #140]	@ (8006000 <board_config_apply_motion_gpio+0xb0>)
 8005f74:	f7ff ffcb 	bl	8005f0e <configure_output>
    configure_output(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 8005f78:	2203      	movs	r2, #3
 8005f7a:	210c      	movs	r1, #12
 8005f7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005f80:	f7ff ffc5 	bl	8005f0e <configure_output>
    configure_output(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_SPEED_FREQ_LOW);
 8005f84:	2200      	movs	r2, #0
 8005f86:	2130      	movs	r1, #48	@ 0x30
 8005f88:	481e      	ldr	r0, [pc, #120]	@ (8006004 <board_config_apply_motion_gpio+0xb4>)
 8005f8a:	f7ff ffc0 	bl	8005f0e <configure_output>
    configure_output(GPIOD, GPIO_PIN_14, GPIO_SPEED_FREQ_LOW);
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005f94:	481c      	ldr	r0, [pc, #112]	@ (8006008 <board_config_apply_motion_gpio+0xb8>)
 8005f96:	f7ff ffba 	bl	8005f0e <configure_output>

    /* Estados seguros antes de habilitar drivers: ENA alto, STEP/DIR baixos */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4 | GPIO_PIN_2 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	2117      	movs	r1, #23
 8005f9e:	4818      	ldr	r0, [pc, #96]	@ (8006000 <board_config_apply_motion_gpio+0xb0>)
 8005fa0:	f002 f89a 	bl	80080d8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_PIN_RESET);
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	210c      	movs	r1, #12
 8005fa8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005fac:	f002 f894 	bl	80080d8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);     /* EN_X desabilitado (alto) */
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	2110      	movs	r1, #16
 8005fb4:	4813      	ldr	r0, [pc, #76]	@ (8006004 <board_config_apply_motion_gpio+0xb4>)
 8005fb6:	f002 f88f 	bl	80080d8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);   /* EN_Y habilitado (baixo) */
 8005fba:	2200      	movs	r2, #0
 8005fbc:	2120      	movs	r1, #32
 8005fbe:	4811      	ldr	r0, [pc, #68]	@ (8006004 <board_config_apply_motion_gpio+0xb4>)
 8005fc0:	f002 f88a 	bl	80080d8 <HAL_GPIO_WritePin>
    // EN_Z (PD14) ativo em nível baixo por solicitação: inicia habilitado
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005fca:	480f      	ldr	r0, [pc, #60]	@ (8006008 <board_config_apply_motion_gpio+0xb8>)
 8005fcc:	f002 f884 	bl	80080d8 <HAL_GPIO_WritePin>

    /* Entradas de segurança em *pull-up* com detecção de bordas de ambos os sentidos */
    init.Mode = GPIO_MODE_IT_RISING_FALLING;
 8005fd0:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8005fd4:	60bb      	str	r3, [r7, #8]
    init.Pull = GPIO_PULLUP;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	60fb      	str	r3, [r7, #12]
     */
#if 0
    init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;  /* PC0/PC1/PC2 como EXTI */
    HAL_GPIO_Init(GPIOC, &init);
#else
    init.Pin = GPIO_PIN_1;                             /* Somente PC1 como EXTI */
 8005fda:	2302      	movs	r3, #2
 8005fdc:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 8005fde:	1d3b      	adds	r3, r7, #4
 8005fe0:	4619      	mov	r1, r3
 8005fe2:	4808      	ldr	r0, [pc, #32]	@ (8006004 <board_config_apply_motion_gpio+0xb4>)
 8005fe4:	f001 fdcc 	bl	8007b80 <HAL_GPIO_Init>
#endif

    init.Pin = GPIO_PIN_13;                            /* EXTI do PC13 permanece */
 8005fe8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005fec:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 8005fee:	1d3b      	adds	r3, r7, #4
 8005ff0:	4619      	mov	r1, r3
 8005ff2:	4804      	ldr	r0, [pc, #16]	@ (8006004 <board_config_apply_motion_gpio+0xb4>)
 8005ff4:	f001 fdc4 	bl	8007b80 <HAL_GPIO_Init>
}
 8005ff8:	bf00      	nop
 8005ffa:	3718      	adds	r7, #24
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}
 8006000:	48000400 	.word	0x48000400
 8006004:	48000800 	.word	0x48000800
 8006008:	48000c00 	.word	0x48000c00

0800600c <board_config_force_encoder_quadrature>:

void board_config_force_encoder_quadrature(void)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	af00      	add	r7, sp, #0
    configure_encoder_timer(&htim3);
 8006010:	4803      	ldr	r0, [pc, #12]	@ (8006020 <board_config_force_encoder_quadrature+0x14>)
 8006012:	f7ff ff3b 	bl	8005e8c <configure_encoder_timer>
    configure_encoder_timer(&htim5);
 8006016:	4803      	ldr	r0, [pc, #12]	@ (8006024 <board_config_force_encoder_quadrature+0x18>)
 8006018:	f7ff ff38 	bl	8005e8c <configure_encoder_timer>
}
 800601c:	bf00      	nop
 800601e:	bd80      	pop	{r7, pc}
 8006020:	200030a0 	.word	0x200030a0
 8006024:	200030ec 	.word	0x200030ec

08006028 <board_config_apply_interrupt_priorities>:

void board_config_apply_interrupt_priorities(void)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	af00      	add	r7, sp, #0
    /* EXTI de segurança: interrupções mais altas para abortar movimento */
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800602c:	2200      	movs	r2, #0
 800602e:	2100      	movs	r1, #0
 8006030:	2006      	movs	r0, #6
 8006032:	f001 fa0f 	bl	8007454 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8006036:	2006      	movs	r0, #6
 8006038:	f001 fa38 	bl	80074ac <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800603c:	2200      	movs	r2, #0
 800603e:	2100      	movs	r1, #0
 8006040:	2007      	movs	r0, #7
 8006042:	f001 fa07 	bl	8007454 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8006046:	2007      	movs	r0, #7
 8006048:	f001 fa30 	bl	80074ac <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800604c:	2200      	movs	r2, #0
 800604e:	2100      	movs	r1, #0
 8006050:	2008      	movs	r0, #8
 8006052:	f001 f9ff 	bl	8007454 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8006056:	2008      	movs	r0, #8
 8006058:	f001 fa28 	bl	80074ac <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800605c:	2200      	movs	r2, #0
 800605e:	2100      	movs	r1, #0
 8006060:	2028      	movs	r0, #40	@ 0x28
 8006062:	f001 f9f7 	bl	8007454 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006066:	2028      	movs	r0, #40	@ 0x28
 8006068:	f001 fa20 	bl	80074ac <HAL_NVIC_EnableIRQ>

    /* Temporização do núcleo de movimento (TIM6/TIM7) e transporte SPI */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800606c:	2200      	movs	r2, #0
 800606e:	2101      	movs	r1, #1
 8006070:	2036      	movs	r0, #54	@ 0x36
 8006072:	f001 f9ef 	bl	8007454 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006076:	2036      	movs	r0, #54	@ 0x36
 8006078:	f001 fa18 	bl	80074ac <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 2, 0);
 800607c:	2200      	movs	r2, #0
 800607e:	2102      	movs	r1, #2
 8006080:	200e      	movs	r0, #14
 8006082:	f001 f9e7 	bl	8007454 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8006086:	200e      	movs	r0, #14
 8006088:	f001 fa10 	bl	80074ac <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 800608c:	2200      	movs	r2, #0
 800608e:	2102      	movs	r1, #2
 8006090:	200f      	movs	r0, #15
 8006092:	f001 f9df 	bl	8007454 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8006096:	200f      	movs	r0, #15
 8006098:	f001 fa08 	bl	80074ac <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 800609c:	2200      	movs	r2, #0
 800609e:	2103      	movs	r1, #3
 80060a0:	2037      	movs	r0, #55	@ 0x37
 80060a2:	f001 f9d7 	bl	8007454 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80060a6:	2037      	movs	r0, #55	@ 0x37
 80060a8:	f001 fa00 	bl	80074ac <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 80060ac:	2200      	movs	r2, #0
 80060ae:	2104      	movs	r1, #4
 80060b0:	2025      	movs	r0, #37	@ 0x25
 80060b2:	f001 f9cf 	bl	8007454 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80060b6:	2025      	movs	r0, #37	@ 0x25
 80060b8:	f001 f9f8 	bl	80074ac <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80060bc:	2200      	movs	r2, #0
 80060be:	2105      	movs	r1, #5
 80060c0:	2024      	movs	r0, #36	@ 0x24
 80060c2:	f001 f9c7 	bl	8007454 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80060c6:	2024      	movs	r0, #36	@ 0x24
 80060c8:	f001 f9f0 	bl	80074ac <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 6, 0);
 80060cc:	2200      	movs	r2, #0
 80060ce:	2106      	movs	r1, #6
 80060d0:	2018      	movs	r0, #24
 80060d2:	f001 f9bf 	bl	8007454 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80060d6:	2018      	movs	r0, #24
 80060d8:	f001 f9e8 	bl	80074ac <HAL_NVIC_EnableIRQ>
}
 80060dc:	bf00      	nop
 80060de:	bd80      	pop	{r7, pc}

080060e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b082      	sub	sp, #8
 80060e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80060e6:	4b10      	ldr	r3, [pc, #64]	@ (8006128 <MX_DMA_Init+0x48>)
 80060e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060ea:	4a0f      	ldr	r2, [pc, #60]	@ (8006128 <MX_DMA_Init+0x48>)
 80060ec:	f043 0301 	orr.w	r3, r3, #1
 80060f0:	6493      	str	r3, [r2, #72]	@ 0x48
 80060f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006128 <MX_DMA_Init+0x48>)
 80060f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060f6:	f003 0301 	and.w	r3, r3, #1
 80060fa:	607b      	str	r3, [r7, #4]
 80060fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80060fe:	2200      	movs	r2, #0
 8006100:	2100      	movs	r1, #0
 8006102:	200e      	movs	r0, #14
 8006104:	f001 f9a6 	bl	8007454 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8006108:	200e      	movs	r0, #14
 800610a:	f001 f9cf 	bl	80074ac <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800610e:	2200      	movs	r2, #0
 8006110:	2100      	movs	r1, #0
 8006112:	200f      	movs	r0, #15
 8006114:	f001 f99e 	bl	8007454 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8006118:	200f      	movs	r0, #15
 800611a:	f001 f9c7 	bl	80074ac <HAL_NVIC_EnableIRQ>

}
 800611e:	bf00      	nop
 8006120:	3708      	adds	r7, #8
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}
 8006126:	bf00      	nop
 8006128:	40021000 	.word	0x40021000

0800612c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b08c      	sub	sp, #48	@ 0x30
 8006130:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006132:	f107 031c 	add.w	r3, r7, #28
 8006136:	2200      	movs	r2, #0
 8006138:	601a      	str	r2, [r3, #0]
 800613a:	605a      	str	r2, [r3, #4]
 800613c:	609a      	str	r2, [r3, #8]
 800613e:	60da      	str	r2, [r3, #12]
 8006140:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006142:	4b4d      	ldr	r3, [pc, #308]	@ (8006278 <MX_GPIO_Init+0x14c>)
 8006144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006146:	4a4c      	ldr	r2, [pc, #304]	@ (8006278 <MX_GPIO_Init+0x14c>)
 8006148:	f043 0310 	orr.w	r3, r3, #16
 800614c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800614e:	4b4a      	ldr	r3, [pc, #296]	@ (8006278 <MX_GPIO_Init+0x14c>)
 8006150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006152:	f003 0310 	and.w	r3, r3, #16
 8006156:	61bb      	str	r3, [r7, #24]
 8006158:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800615a:	4b47      	ldr	r3, [pc, #284]	@ (8006278 <MX_GPIO_Init+0x14c>)
 800615c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800615e:	4a46      	ldr	r2, [pc, #280]	@ (8006278 <MX_GPIO_Init+0x14c>)
 8006160:	f043 0304 	orr.w	r3, r3, #4
 8006164:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006166:	4b44      	ldr	r3, [pc, #272]	@ (8006278 <MX_GPIO_Init+0x14c>)
 8006168:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800616a:	f003 0304 	and.w	r3, r3, #4
 800616e:	617b      	str	r3, [r7, #20]
 8006170:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006172:	4b41      	ldr	r3, [pc, #260]	@ (8006278 <MX_GPIO_Init+0x14c>)
 8006174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006176:	4a40      	ldr	r2, [pc, #256]	@ (8006278 <MX_GPIO_Init+0x14c>)
 8006178:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800617c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800617e:	4b3e      	ldr	r3, [pc, #248]	@ (8006278 <MX_GPIO_Init+0x14c>)
 8006180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006186:	613b      	str	r3, [r7, #16]
 8006188:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800618a:	4b3b      	ldr	r3, [pc, #236]	@ (8006278 <MX_GPIO_Init+0x14c>)
 800618c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800618e:	4a3a      	ldr	r2, [pc, #232]	@ (8006278 <MX_GPIO_Init+0x14c>)
 8006190:	f043 0301 	orr.w	r3, r3, #1
 8006194:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006196:	4b38      	ldr	r3, [pc, #224]	@ (8006278 <MX_GPIO_Init+0x14c>)
 8006198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800619a:	f003 0301 	and.w	r3, r3, #1
 800619e:	60fb      	str	r3, [r7, #12]
 80061a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80061a2:	4b35      	ldr	r3, [pc, #212]	@ (8006278 <MX_GPIO_Init+0x14c>)
 80061a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061a6:	4a34      	ldr	r2, [pc, #208]	@ (8006278 <MX_GPIO_Init+0x14c>)
 80061a8:	f043 0302 	orr.w	r3, r3, #2
 80061ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80061ae:	4b32      	ldr	r3, [pc, #200]	@ (8006278 <MX_GPIO_Init+0x14c>)
 80061b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061b2:	f003 0302 	and.w	r3, r3, #2
 80061b6:	60bb      	str	r3, [r7, #8]
 80061b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80061ba:	4b2f      	ldr	r3, [pc, #188]	@ (8006278 <MX_GPIO_Init+0x14c>)
 80061bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061be:	4a2e      	ldr	r2, [pc, #184]	@ (8006278 <MX_GPIO_Init+0x14c>)
 80061c0:	f043 0308 	orr.w	r3, r3, #8
 80061c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80061c6:	4b2c      	ldr	r3, [pc, #176]	@ (8006278 <MX_GPIO_Init+0x14c>)
 80061c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061ca:	f003 0308 	and.w	r3, r3, #8
 80061ce:	607b      	str	r3, [r7, #4]
 80061d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80061d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80061d6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80061d8:	2303      	movs	r3, #3
 80061da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061dc:	2300      	movs	r3, #0
 80061de:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80061e0:	f107 031c 	add.w	r3, r7, #28
 80061e4:	4619      	mov	r1, r3
 80061e6:	4825      	ldr	r0, [pc, #148]	@ (800627c <MX_GPIO_Init+0x150>)
 80061e8:	f001 fcca 	bl	8007b80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC1
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 80061ec:	f64f 73fa 	movw	r3, #65530	@ 0xfffa
 80061f0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80061f2:	2303      	movs	r3, #3
 80061f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061f6:	2300      	movs	r3, #0
 80061f8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80061fa:	f107 031c 	add.w	r3, r7, #28
 80061fe:	4619      	mov	r1, r3
 8006200:	481f      	ldr	r0, [pc, #124]	@ (8006280 <MX_GPIO_Init+0x154>)
 8006202:	f001 fcbd 	bl	8007b80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006206:	2303      	movs	r3, #3
 8006208:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800620a:	2303      	movs	r3, #3
 800620c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800620e:	2300      	movs	r3, #0
 8006210:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006212:	f107 031c 	add.w	r3, r7, #28
 8006216:	4619      	mov	r1, r3
 8006218:	481a      	ldr	r0, [pc, #104]	@ (8006284 <MX_GPIO_Init+0x158>)
 800621a:	f001 fcb1 	bl	8007b80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA8
                           PA9 PA10 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
 800621e:	f649 7338 	movw	r3, #40760	@ 0x9f38
 8006222:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006224:	2303      	movs	r3, #3
 8006226:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006228:	2300      	movs	r3, #0
 800622a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800622c:	f107 031c 	add.w	r3, r7, #28
 8006230:	4619      	mov	r1, r3
 8006232:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006236:	f001 fca3 	bl	8007b80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB14 PB15
                           PB4 PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800623a:	f64d 7337 	movw	r3, #57143	@ 0xdf37
 800623e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006240:	2303      	movs	r3, #3
 8006242:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006244:	2300      	movs	r3, #0
 8006246:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006248:	f107 031c 	add.w	r3, r7, #28
 800624c:	4619      	mov	r1, r3
 800624e:	480e      	ldr	r0, [pc, #56]	@ (8006288 <MX_GPIO_Init+0x15c>)
 8006250:	f001 fc96 	bl	8007b80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD2 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8006254:	f64f 73e4 	movw	r3, #65508	@ 0xffe4
 8006258:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800625a:	2303      	movs	r3, #3
 800625c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800625e:	2300      	movs	r3, #0
 8006260:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006262:	f107 031c 	add.w	r3, r7, #28
 8006266:	4619      	mov	r1, r3
 8006268:	4808      	ldr	r0, [pc, #32]	@ (800628c <MX_GPIO_Init+0x160>)
 800626a:	f001 fc89 	bl	8007b80 <HAL_GPIO_Init>

}
 800626e:	bf00      	nop
 8006270:	3730      	adds	r7, #48	@ 0x30
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
 8006276:	bf00      	nop
 8006278:	40021000 	.word	0x40021000
 800627c:	48001000 	.word	0x48001000
 8006280:	48000800 	.word	0x48000800
 8006284:	48001c00 	.word	0x48001c00
 8006288:	48000400 	.word	0x48000400
 800628c:	48000c00 	.word	0x48000c00

08006290 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8006294:	4b16      	ldr	r3, [pc, #88]	@ (80062f0 <MX_LPTIM1_Init+0x60>)
 8006296:	4a17      	ldr	r2, [pc, #92]	@ (80062f4 <MX_LPTIM1_Init+0x64>)
 8006298:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800629a:	4b15      	ldr	r3, [pc, #84]	@ (80062f0 <MX_LPTIM1_Init+0x60>)
 800629c:	2200      	movs	r2, #0
 800629e:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80062a0:	4b13      	ldr	r3, [pc, #76]	@ (80062f0 <MX_LPTIM1_Init+0x60>)
 80062a2:	2200      	movs	r2, #0
 80062a4:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 80062a6:	4b12      	ldr	r3, [pc, #72]	@ (80062f0 <MX_LPTIM1_Init+0x60>)
 80062a8:	2200      	movs	r2, #0
 80062aa:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 80062ac:	4b10      	ldr	r3, [pc, #64]	@ (80062f0 <MX_LPTIM1_Init+0x60>)
 80062ae:	2200      	movs	r2, #0
 80062b0:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80062b2:	4b0f      	ldr	r3, [pc, #60]	@ (80062f0 <MX_LPTIM1_Init+0x60>)
 80062b4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80062b8:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80062ba:	4b0d      	ldr	r3, [pc, #52]	@ (80062f0 <MX_LPTIM1_Init+0x60>)
 80062bc:	2200      	movs	r2, #0
 80062be:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80062c0:	4b0b      	ldr	r3, [pc, #44]	@ (80062f0 <MX_LPTIM1_Init+0x60>)
 80062c2:	2200      	movs	r2, #0
 80062c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 80062c6:	4b0a      	ldr	r3, [pc, #40]	@ (80062f0 <MX_LPTIM1_Init+0x60>)
 80062c8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80062cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80062ce:	4b08      	ldr	r3, [pc, #32]	@ (80062f0 <MX_LPTIM1_Init+0x60>)
 80062d0:	2200      	movs	r2, #0
 80062d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80062d4:	4b06      	ldr	r3, [pc, #24]	@ (80062f0 <MX_LPTIM1_Init+0x60>)
 80062d6:	2200      	movs	r2, #0
 80062d8:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 80062da:	4805      	ldr	r0, [pc, #20]	@ (80062f0 <MX_LPTIM1_Init+0x60>)
 80062dc:	f001 ff62 	bl	80081a4 <HAL_LPTIM_Init>
 80062e0:	4603      	mov	r3, r0
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d001      	beq.n	80062ea <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 80062e6:	f000 f977 	bl	80065d8 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 80062ea:	bf00      	nop
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	bf00      	nop
 80062f0:	20002f68 	.word	0x20002f68
 80062f4:	40007c00 	.word	0x40007c00

080062f8 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b0ac      	sub	sp, #176	@ 0xb0
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006300:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8006304:	2200      	movs	r2, #0
 8006306:	601a      	str	r2, [r3, #0]
 8006308:	605a      	str	r2, [r3, #4]
 800630a:	609a      	str	r2, [r3, #8]
 800630c:	60da      	str	r2, [r3, #12]
 800630e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006310:	f107 0314 	add.w	r3, r7, #20
 8006314:	2288      	movs	r2, #136	@ 0x88
 8006316:	2100      	movs	r1, #0
 8006318:	4618      	mov	r0, r3
 800631a:	f009 fd61 	bl	800fde0 <memset>
  if(lptimHandle->Instance==LPTIM1)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a25      	ldr	r2, [pc, #148]	@ (80063b8 <HAL_LPTIM_MspInit+0xc0>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d143      	bne.n	80063b0 <HAL_LPTIM_MspInit+0xb8>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8006328:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800632c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 800632e:	2300      	movs	r3, #0
 8006330:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006332:	f107 0314 	add.w	r3, r7, #20
 8006336:	4618      	mov	r0, r3
 8006338:	f003 fc50 	bl	8009bdc <HAL_RCCEx_PeriphCLKConfig>
 800633c:	4603      	mov	r3, r0
 800633e:	2b00      	cmp	r3, #0
 8006340:	d001      	beq.n	8006346 <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 8006342:	f000 f949 	bl	80065d8 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8006346:	4b1d      	ldr	r3, [pc, #116]	@ (80063bc <HAL_LPTIM_MspInit+0xc4>)
 8006348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800634a:	4a1c      	ldr	r2, [pc, #112]	@ (80063bc <HAL_LPTIM_MspInit+0xc4>)
 800634c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006350:	6593      	str	r3, [r2, #88]	@ 0x58
 8006352:	4b1a      	ldr	r3, [pc, #104]	@ (80063bc <HAL_LPTIM_MspInit+0xc4>)
 8006354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006356:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800635a:	613b      	str	r3, [r7, #16]
 800635c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800635e:	4b17      	ldr	r3, [pc, #92]	@ (80063bc <HAL_LPTIM_MspInit+0xc4>)
 8006360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006362:	4a16      	ldr	r2, [pc, #88]	@ (80063bc <HAL_LPTIM_MspInit+0xc4>)
 8006364:	f043 0304 	orr.w	r3, r3, #4
 8006368:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800636a:	4b14      	ldr	r3, [pc, #80]	@ (80063bc <HAL_LPTIM_MspInit+0xc4>)
 800636c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800636e:	f003 0304 	and.w	r3, r3, #4
 8006372:	60fb      	str	r3, [r7, #12]
 8006374:	68fb      	ldr	r3, [r7, #12]
    /**LPTIM1 GPIO Configuration
    PC0     ------> LPTIM1_IN1
    PC2     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8006376:	2305      	movs	r3, #5
 8006378:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800637c:	2302      	movs	r3, #2
 800637e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006382:	2300      	movs	r3, #0
 8006384:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006388:	2300      	movs	r3, #0
 800638a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 800638e:	2301      	movs	r3, #1
 8006390:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006394:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8006398:	4619      	mov	r1, r3
 800639a:	4809      	ldr	r0, [pc, #36]	@ (80063c0 <HAL_LPTIM_MspInit+0xc8>)
 800639c:	f001 fbf0 	bl	8007b80 <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 80063a0:	2200      	movs	r2, #0
 80063a2:	2100      	movs	r1, #0
 80063a4:	2041      	movs	r0, #65	@ 0x41
 80063a6:	f001 f855 	bl	8007454 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 80063aa:	2041      	movs	r0, #65	@ 0x41
 80063ac:	f001 f87e 	bl	80074ac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 80063b0:	bf00      	nop
 80063b2:	37b0      	adds	r7, #176	@ 0xb0
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}
 80063b8:	40007c00 	.word	0x40007c00
 80063bc:	40021000 	.word	0x40021000
 80063c0:	48000800 	.word	0x48000800

080063c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80063c8:	f000 fedf 	bl	800718a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80063cc:	f000 f82a 	bl	8006424 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80063d0:	f7ff feac 	bl	800612c <MX_GPIO_Init>
  MX_DMA_Init();
 80063d4:	f7ff fe84 	bl	80060e0 <MX_DMA_Init>
  MX_SPI2_Init();
 80063d8:	f000 f922 	bl	8006620 <MX_SPI2_Init>
  MX_TIM6_Init();
 80063dc:	f000 fbf0 	bl	8006bc0 <MX_TIM6_Init>
  MX_TIM5_Init();
 80063e0:	f000 fb98 	bl	8006b14 <MX_TIM5_Init>
  MX_TIM7_Init();
 80063e4:	f000 fc22 	bl	8006c2c <MX_TIM7_Init>
  MX_TIM3_Init();
 80063e8:	f000 fb3e 	bl	8006a68 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80063ec:	f000 fe16 	bl	800701c <MX_USART1_UART_Init>
  MX_TIM15_Init();
 80063f0:	f000 fc52 	bl	8006c98 <MX_TIM15_Init>
  MX_LPTIM1_Init();
 80063f4:	f7ff ff4c 	bl	8006290 <MX_LPTIM1_Init>
  /* USER CODE BEGIN 2 */
    board_config_apply_motion_gpio();
 80063f8:	f7ff fdaa 	bl	8005f50 <board_config_apply_motion_gpio>
    board_config_force_encoder_quadrature();
 80063fc:	f7ff fe06 	bl	800600c <board_config_force_encoder_quadrature>
    board_config_apply_interrupt_priorities();
 8006400:	f7ff fe12 	bl	8006028 <board_config_apply_interrupt_priorities>
    app_init();
 8006404:	f7ff fc8c 	bl	8005d20 <app_init>
    // Inicia timers do laço de passos (TIM6) e controle/status (TIM7)
    HAL_TIM_Base_Start_IT(&htim6);
 8006408:	4804      	ldr	r0, [pc, #16]	@ (800641c <main+0x58>)
 800640a:	f005 fbe1 	bl	800bbd0 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim7);
 800640e:	4804      	ldr	r0, [pc, #16]	@ (8006420 <main+0x5c>)
 8006410:	f005 fbde 	bl	800bbd0 <HAL_TIM_Base_Start_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    //printf("oioioioioioi2\r\n");
    //HAL_Delay(1000);
    app_poll();
 8006414:	f7ff fcba 	bl	8005d8c <app_poll>
 8006418:	e7fc      	b.n	8006414 <main+0x50>
 800641a:	bf00      	nop
 800641c:	20003138 	.word	0x20003138
 8006420:	20003184 	.word	0x20003184

08006424 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b096      	sub	sp, #88	@ 0x58
 8006428:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800642a:	f107 0314 	add.w	r3, r7, #20
 800642e:	2244      	movs	r2, #68	@ 0x44
 8006430:	2100      	movs	r1, #0
 8006432:	4618      	mov	r0, r3
 8006434:	f009 fcd4 	bl	800fde0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006438:	463b      	mov	r3, r7
 800643a:	2200      	movs	r2, #0
 800643c:	601a      	str	r2, [r3, #0]
 800643e:	605a      	str	r2, [r3, #4]
 8006440:	609a      	str	r2, [r3, #8]
 8006442:	60da      	str	r2, [r3, #12]
 8006444:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8006446:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800644a:	f002 fb9f 	bl	8008b8c <HAL_PWREx_ControlVoltageScaling>
 800644e:	4603      	mov	r3, r0
 8006450:	2b00      	cmp	r3, #0
 8006452:	d001      	beq.n	8006458 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8006454:	f000 f8c0 	bl	80065d8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8006458:	2310      	movs	r3, #16
 800645a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800645c:	2301      	movs	r3, #1
 800645e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8006460:	2300      	movs	r3, #0
 8006462:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8006464:	2360      	movs	r3, #96	@ 0x60
 8006466:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006468:	2302      	movs	r3, #2
 800646a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800646c:	2301      	movs	r3, #1
 800646e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8006470:	2301      	movs	r3, #1
 8006472:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8006474:	2328      	movs	r3, #40	@ 0x28
 8006476:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8006478:	2307      	movs	r3, #7
 800647a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800647c:	2302      	movs	r3, #2
 800647e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006480:	2302      	movs	r3, #2
 8006482:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006484:	f107 0314 	add.w	r3, r7, #20
 8006488:	4618      	mov	r0, r3
 800648a:	f002 fbe1 	bl	8008c50 <HAL_RCC_OscConfig>
 800648e:	4603      	mov	r3, r0
 8006490:	2b00      	cmp	r3, #0
 8006492:	d001      	beq.n	8006498 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8006494:	f000 f8a0 	bl	80065d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006498:	230f      	movs	r3, #15
 800649a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800649c:	2303      	movs	r3, #3
 800649e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80064a0:	2300      	movs	r3, #0
 80064a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80064a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80064a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80064aa:	2300      	movs	r3, #0
 80064ac:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80064ae:	463b      	mov	r3, r7
 80064b0:	2104      	movs	r1, #4
 80064b2:	4618      	mov	r0, r3
 80064b4:	f003 f8ce 	bl	8009654 <HAL_RCC_ClockConfig>
 80064b8:	4603      	mov	r3, r0
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d001      	beq.n	80064c2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80064be:	f000 f88b 	bl	80065d8 <Error_Handler>
  }
}
 80064c2:	bf00      	nop
 80064c4:	3758      	adds	r7, #88	@ 0x58
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bd80      	pop	{r7, pc}

080064ca <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80064ca:	b580      	push	{r7, lr}
 80064cc:	b082      	sub	sp, #8
 80064ce:	af00      	add	r7, sp, #0
 80064d0:	6078      	str	r0, [r7, #4]
    app_spi_isr_txrx_done(hspi);
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f7ff fc98 	bl	8005e08 <app_spi_isr_txrx_done>
}
 80064d8:	bf00      	nop
 80064da:	3708      	adds	r7, #8
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}

080064e0 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b082      	sub	sp, #8
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
    if (hspi == NULL) return;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d013      	beq.n	8006516 <HAL_SPI_ErrorCallback+0x36>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a0c      	ldr	r2, [pc, #48]	@ (8006524 <HAL_SPI_ErrorCallback+0x44>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d110      	bne.n	800651a <HAL_SPI_ErrorCallback+0x3a>

    g_spi_last_error = hspi->ErrorCode;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064fc:	4a0a      	ldr	r2, [pc, #40]	@ (8006528 <HAL_SPI_ErrorCallback+0x48>)
 80064fe:	6013      	str	r3, [r2, #0]
    g_spi_error_count++;
 8006500:	4b0a      	ldr	r3, [pc, #40]	@ (800652c <HAL_SPI_ErrorCallback+0x4c>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	3301      	adds	r3, #1
 8006506:	4a09      	ldr	r2, [pc, #36]	@ (800652c <HAL_SPI_ErrorCallback+0x4c>)
 8006508:	6013      	str	r3, [r2, #0]

    /* Indicação visual simples para diagnóstico */
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 800650a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800650e:	4808      	ldr	r0, [pc, #32]	@ (8006530 <HAL_SPI_ErrorCallback+0x50>)
 8006510:	f001 fe0e 	bl	8008130 <HAL_GPIO_TogglePin>
 8006514:	e002      	b.n	800651c <HAL_SPI_ErrorCallback+0x3c>
    if (hspi == NULL) return;
 8006516:	bf00      	nop
 8006518:	e000      	b.n	800651c <HAL_SPI_ErrorCallback+0x3c>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 800651a:	bf00      	nop
}
 800651c:	3708      	adds	r7, #8
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	40003800 	.word	0x40003800
 8006528:	20002fa4 	.word	0x20002fa4
 800652c:	20002fa0 	.word	0x20002fa0
 8006530:	48000400 	.word	0x48000400

08006534 <HAL_GPIO_EXTI_Callback>:
/* Botões de segurança (EXTI):
 * - B1 (PC13): E-STOP imediato (pressionado = nível baixo)
 * - B2 (PC0): Release/recover + funções extras do demo (pressionado = baixo)
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b082      	sub	sp, #8
 8006538:	af00      	add	r7, sp, #0
 800653a:	4603      	mov	r3, r0
 800653c:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin) {
 800653e:	88fb      	ldrh	r3, [r7, #6]
 8006540:	2b01      	cmp	r3, #1
 8006542:	d019      	beq.n	8006578 <HAL_GPIO_EXTI_Callback+0x44>
 8006544:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006548:	d135      	bne.n	80065b6 <HAL_GPIO_EXTI_Callback+0x82>
    case GPIO_PIN_13: /* B1 - E-STOP */
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 800654a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800654e:	481e      	ldr	r0, [pc, #120]	@ (80065c8 <HAL_GPIO_EXTI_Callback+0x94>)
 8006550:	f001 fda2 	bl	8008098 <HAL_GPIO_ReadPin>
 8006554:	4603      	mov	r3, r0
 8006556:	2b00      	cmp	r3, #0
 8006558:	d12f      	bne.n	80065ba <HAL_GPIO_EXTI_Callback+0x86>
            /* Pressionado: aciona E-STOP e para tudo agora */
            safety_estop_assert();
 800655a:	f7ff f9b3 	bl	80058c4 <safety_estop_assert>
            motion_emergency_stop();
 800655e:	f7ff f897 	bl	8005690 <motion_emergency_stop>
            /* Opcionalmente interrompe os timers para cessar qualquer atividade em ISR */
            HAL_TIM_Base_Stop_IT(&htim6);
 8006562:	481a      	ldr	r0, [pc, #104]	@ (80065cc <HAL_GPIO_EXTI_Callback+0x98>)
 8006564:	f005 fbe8 	bl	800bd38 <HAL_TIM_Base_Stop_IT>
            HAL_TIM_Base_Stop_IT(&htim7);
 8006568:	4819      	ldr	r0, [pc, #100]	@ (80065d0 <HAL_GPIO_EXTI_Callback+0x9c>)
 800656a:	f005 fbe5 	bl	800bd38 <HAL_TIM_Base_Stop_IT>
            /* Se houver PWM em TIM15 (LED/auxiliar), pare também */
            HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 800656e:	2100      	movs	r1, #0
 8006570:	4818      	ldr	r0, [pc, #96]	@ (80065d4 <HAL_GPIO_EXTI_Callback+0xa0>)
 8006572:	f005 ff25 	bl	800c3c0 <HAL_TIM_PWM_Stop>
        }
        break;
 8006576:	e020      	b.n	80065ba <HAL_GPIO_EXTI_Callback+0x86>
    case GPIO_PIN_0:  /* B2 - Release/Resume + demo speed step */
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET) {
 8006578:	2101      	movs	r1, #1
 800657a:	4813      	ldr	r0, [pc, #76]	@ (80065c8 <HAL_GPIO_EXTI_Callback+0x94>)
 800657c:	f001 fd8c 	bl	8008098 <HAL_GPIO_ReadPin>
 8006580:	4603      	mov	r3, r0
 8006582:	2b00      	cmp	r3, #0
 8006584:	d11b      	bne.n	80065be <HAL_GPIO_EXTI_Callback+0x8a>
            /* Libera segurança */
            safety_estop_release();
 8006586:	f7ff f9bd 	bl	8005904 <safety_estop_release>
            /* Garante que os timers base voltem a rodar */
            HAL_TIM_Base_Start_IT(&htim6);
 800658a:	4810      	ldr	r0, [pc, #64]	@ (80065cc <HAL_GPIO_EXTI_Callback+0x98>)
 800658c:	f005 fb20 	bl	800bbd0 <HAL_TIM_Base_Start_IT>
            HAL_TIM_Base_Start_IT(&htim7);
 8006590:	480f      	ldr	r0, [pc, #60]	@ (80065d0 <HAL_GPIO_EXTI_Callback+0x9c>)
 8006592:	f005 fb1d 	bl	800bbd0 <HAL_TIM_Base_Start_IT>
            /* Reativa movimentos conforme contexto */
            if (motion_demo_is_active()) {
 8006596:	f7ff f8b5 	bl	8005704 <motion_demo_is_active>
 800659a:	4603      	mov	r3, r0
 800659c:	2b00      	cmp	r3, #0
 800659e:	d002      	beq.n	80065a6 <HAL_GPIO_EXTI_Callback+0x72>
                /* Cicla velocidade no modo demo contínuo */
                motion_demo_cycle_speed();
 80065a0:	f7ff f8c2 	bl	8005728 <motion_demo_cycle_speed>
                motion_demo_set_continuous(1);
                /* Se usa PWM em TIM15 para indicação, retome */
                HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
            }
        }
        break;
 80065a4:	e00b      	b.n	80065be <HAL_GPIO_EXTI_Callback+0x8a>
                motion_demo_set_continuous(1);
 80065a6:	2001      	movs	r0, #1
 80065a8:	f7fe ff9e 	bl	80054e8 <motion_demo_set_continuous>
                HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 80065ac:	2100      	movs	r1, #0
 80065ae:	4809      	ldr	r0, [pc, #36]	@ (80065d4 <HAL_GPIO_EXTI_Callback+0xa0>)
 80065b0:	f005 fd56 	bl	800c060 <HAL_TIM_PWM_Start>
        break;
 80065b4:	e003      	b.n	80065be <HAL_GPIO_EXTI_Callback+0x8a>
    case GPIO_PIN_1:
    case GPIO_PIN_2:
    default:
        /* Reservado para sensores PROX/limites; sem ação específica aqui */
        break;
 80065b6:	bf00      	nop
 80065b8:	e002      	b.n	80065c0 <HAL_GPIO_EXTI_Callback+0x8c>
        break;
 80065ba:	bf00      	nop
 80065bc:	e000      	b.n	80065c0 <HAL_GPIO_EXTI_Callback+0x8c>
        break;
 80065be:	bf00      	nop
    }
}
 80065c0:	bf00      	nop
 80065c2:	3708      	adds	r7, #8
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}
 80065c8:	48000800 	.word	0x48000800
 80065cc:	20003138 	.word	0x20003138
 80065d0:	20003184 	.word	0x20003184
 80065d4:	200031d0 	.word	0x200031d0

080065d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
#if LOG_ENABLE
	log_event_ids(LOG_SVC_APP, LOG_STATE_ERROR, -1);
 80065dc:	f04f 32ff 	mov.w	r2, #4294967295
 80065e0:	2164      	movs	r1, #100	@ 0x64
 80065e2:	2000      	movs	r0, #0
 80065e4:	f7fb ff74 	bl	80024d0 <log_event_ids>
	log_event_names("app", "error", "Error_Handler");
 80065e8:	4a04      	ldr	r2, [pc, #16]	@ (80065fc <Error_Handler+0x24>)
 80065ea:	4905      	ldr	r1, [pc, #20]	@ (8006600 <Error_Handler+0x28>)
 80065ec:	4805      	ldr	r0, [pc, #20]	@ (8006604 <Error_Handler+0x2c>)
 80065ee:	f7fb ff83 	bl	80024f8 <log_event_names>
  __ASM volatile ("cpsid i" : : : "memory");
 80065f2:	b672      	cpsid	i
}
 80065f4:	bf00      	nop
#endif
	__disable_irq();
	while (1) {
 80065f6:	bf00      	nop
 80065f8:	e7fd      	b.n	80065f6 <Error_Handler+0x1e>
 80065fa:	bf00      	nop
 80065fc:	08011010 	.word	0x08011010
 8006600:	08011020 	.word	0x08011020
 8006604:	08011028 	.word	0x08011028

08006608 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8006608:	b480      	push	{r7}
 800660a:	b083      	sub	sp, #12
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8006612:	bf00      	nop
 8006614:	370c      	adds	r7, #12
 8006616:	46bd      	mov	sp, r7
 8006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661c:	4770      	bx	lr
	...

08006620 <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8006624:	4b18      	ldr	r3, [pc, #96]	@ (8006688 <MX_SPI2_Init+0x68>)
 8006626:	4a19      	ldr	r2, [pc, #100]	@ (800668c <MX_SPI2_Init+0x6c>)
 8006628:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 800662a:	4b17      	ldr	r3, [pc, #92]	@ (8006688 <MX_SPI2_Init+0x68>)
 800662c:	2200      	movs	r2, #0
 800662e:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006630:	4b15      	ldr	r3, [pc, #84]	@ (8006688 <MX_SPI2_Init+0x68>)
 8006632:	2200      	movs	r2, #0
 8006634:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006636:	4b14      	ldr	r3, [pc, #80]	@ (8006688 <MX_SPI2_Init+0x68>)
 8006638:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800663c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800663e:	4b12      	ldr	r3, [pc, #72]	@ (8006688 <MX_SPI2_Init+0x68>)
 8006640:	2202      	movs	r2, #2
 8006642:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8006644:	4b10      	ldr	r3, [pc, #64]	@ (8006688 <MX_SPI2_Init+0x68>)
 8006646:	2201      	movs	r2, #1
 8006648:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 800664a:	4b0f      	ldr	r3, [pc, #60]	@ (8006688 <MX_SPI2_Init+0x68>)
 800664c:	2200      	movs	r2, #0
 800664e:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006650:	4b0d      	ldr	r3, [pc, #52]	@ (8006688 <MX_SPI2_Init+0x68>)
 8006652:	2200      	movs	r2, #0
 8006654:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006656:	4b0c      	ldr	r3, [pc, #48]	@ (8006688 <MX_SPI2_Init+0x68>)
 8006658:	2200      	movs	r2, #0
 800665a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800665c:	4b0a      	ldr	r3, [pc, #40]	@ (8006688 <MX_SPI2_Init+0x68>)
 800665e:	2200      	movs	r2, #0
 8006660:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8006662:	4b09      	ldr	r3, [pc, #36]	@ (8006688 <MX_SPI2_Init+0x68>)
 8006664:	2207      	movs	r2, #7
 8006666:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8006668:	4b07      	ldr	r3, [pc, #28]	@ (8006688 <MX_SPI2_Init+0x68>)
 800666a:	2200      	movs	r2, #0
 800666c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800666e:	4b06      	ldr	r3, [pc, #24]	@ (8006688 <MX_SPI2_Init+0x68>)
 8006670:	2200      	movs	r2, #0
 8006672:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006674:	4804      	ldr	r0, [pc, #16]	@ (8006688 <MX_SPI2_Init+0x68>)
 8006676:	f004 fa39 	bl	800aaec <HAL_SPI_Init>
 800667a:	4603      	mov	r3, r0
 800667c:	2b00      	cmp	r3, #0
 800667e:	d001      	beq.n	8006684 <MX_SPI2_Init+0x64>
  {
    Error_Handler();
 8006680:	f7ff ffaa 	bl	80065d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006684:	bf00      	nop
 8006686:	bd80      	pop	{r7, pc}
 8006688:	20002fa8 	.word	0x20002fa8
 800668c:	40003800 	.word	0x40003800

08006690 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b08a      	sub	sp, #40	@ 0x28
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006698:	f107 0314 	add.w	r3, r7, #20
 800669c:	2200      	movs	r2, #0
 800669e:	601a      	str	r2, [r3, #0]
 80066a0:	605a      	str	r2, [r3, #4]
 80066a2:	609a      	str	r2, [r3, #8]
 80066a4:	60da      	str	r2, [r3, #12]
 80066a6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a44      	ldr	r2, [pc, #272]	@ (80067c0 <HAL_SPI_MspInit+0x130>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	f040 8082 	bne.w	80067b8 <HAL_SPI_MspInit+0x128>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80066b4:	4b43      	ldr	r3, [pc, #268]	@ (80067c4 <HAL_SPI_MspInit+0x134>)
 80066b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066b8:	4a42      	ldr	r2, [pc, #264]	@ (80067c4 <HAL_SPI_MspInit+0x134>)
 80066ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80066be:	6593      	str	r3, [r2, #88]	@ 0x58
 80066c0:	4b40      	ldr	r3, [pc, #256]	@ (80067c4 <HAL_SPI_MspInit+0x134>)
 80066c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80066c8:	613b      	str	r3, [r7, #16]
 80066ca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80066cc:	4b3d      	ldr	r3, [pc, #244]	@ (80067c4 <HAL_SPI_MspInit+0x134>)
 80066ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066d0:	4a3c      	ldr	r2, [pc, #240]	@ (80067c4 <HAL_SPI_MspInit+0x134>)
 80066d2:	f043 0308 	orr.w	r3, r3, #8
 80066d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80066d8:	4b3a      	ldr	r3, [pc, #232]	@ (80067c4 <HAL_SPI_MspInit+0x134>)
 80066da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066dc:	f003 0308 	and.w	r3, r3, #8
 80066e0:	60fb      	str	r3, [r7, #12]
 80066e2:	68fb      	ldr	r3, [r7, #12]
    PD0     ------> SPI2_NSS
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 80066e4:	231b      	movs	r3, #27
 80066e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066e8:	2302      	movs	r3, #2
 80066ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066ec:	2300      	movs	r3, #0
 80066ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80066f0:	2303      	movs	r3, #3
 80066f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80066f4:	2305      	movs	r3, #5
 80066f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80066f8:	f107 0314 	add.w	r3, r7, #20
 80066fc:	4619      	mov	r1, r3
 80066fe:	4832      	ldr	r0, [pc, #200]	@ (80067c8 <HAL_SPI_MspInit+0x138>)
 8006700:	f001 fa3e 	bl	8007b80 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8006704:	4b31      	ldr	r3, [pc, #196]	@ (80067cc <HAL_SPI_MspInit+0x13c>)
 8006706:	4a32      	ldr	r2, [pc, #200]	@ (80067d0 <HAL_SPI_MspInit+0x140>)
 8006708:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 800670a:	4b30      	ldr	r3, [pc, #192]	@ (80067cc <HAL_SPI_MspInit+0x13c>)
 800670c:	2201      	movs	r2, #1
 800670e:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006710:	4b2e      	ldr	r3, [pc, #184]	@ (80067cc <HAL_SPI_MspInit+0x13c>)
 8006712:	2200      	movs	r2, #0
 8006714:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006716:	4b2d      	ldr	r3, [pc, #180]	@ (80067cc <HAL_SPI_MspInit+0x13c>)
 8006718:	2200      	movs	r2, #0
 800671a:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800671c:	4b2b      	ldr	r3, [pc, #172]	@ (80067cc <HAL_SPI_MspInit+0x13c>)
 800671e:	2280      	movs	r2, #128	@ 0x80
 8006720:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006722:	4b2a      	ldr	r3, [pc, #168]	@ (80067cc <HAL_SPI_MspInit+0x13c>)
 8006724:	2200      	movs	r2, #0
 8006726:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006728:	4b28      	ldr	r3, [pc, #160]	@ (80067cc <HAL_SPI_MspInit+0x13c>)
 800672a:	2200      	movs	r2, #0
 800672c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 800672e:	4b27      	ldr	r3, [pc, #156]	@ (80067cc <HAL_SPI_MspInit+0x13c>)
 8006730:	2220      	movs	r2, #32
 8006732:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006734:	4b25      	ldr	r3, [pc, #148]	@ (80067cc <HAL_SPI_MspInit+0x13c>)
 8006736:	2200      	movs	r2, #0
 8006738:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800673a:	4824      	ldr	r0, [pc, #144]	@ (80067cc <HAL_SPI_MspInit+0x13c>)
 800673c:	f000 feda 	bl	80074f4 <HAL_DMA_Init>
 8006740:	4603      	mov	r3, r0
 8006742:	2b00      	cmp	r3, #0
 8006744:	d001      	beq.n	800674a <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8006746:	f7ff ff47 	bl	80065d8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	4a1f      	ldr	r2, [pc, #124]	@ (80067cc <HAL_SPI_MspInit+0x13c>)
 800674e:	659a      	str	r2, [r3, #88]	@ 0x58
 8006750:	4a1e      	ldr	r2, [pc, #120]	@ (80067cc <HAL_SPI_MspInit+0x13c>)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8006756:	4b1f      	ldr	r3, [pc, #124]	@ (80067d4 <HAL_SPI_MspInit+0x144>)
 8006758:	4a1f      	ldr	r2, [pc, #124]	@ (80067d8 <HAL_SPI_MspInit+0x148>)
 800675a:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 800675c:	4b1d      	ldr	r3, [pc, #116]	@ (80067d4 <HAL_SPI_MspInit+0x144>)
 800675e:	2201      	movs	r2, #1
 8006760:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006762:	4b1c      	ldr	r3, [pc, #112]	@ (80067d4 <HAL_SPI_MspInit+0x144>)
 8006764:	2210      	movs	r2, #16
 8006766:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006768:	4b1a      	ldr	r3, [pc, #104]	@ (80067d4 <HAL_SPI_MspInit+0x144>)
 800676a:	2200      	movs	r2, #0
 800676c:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800676e:	4b19      	ldr	r3, [pc, #100]	@ (80067d4 <HAL_SPI_MspInit+0x144>)
 8006770:	2280      	movs	r2, #128	@ 0x80
 8006772:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006774:	4b17      	ldr	r3, [pc, #92]	@ (80067d4 <HAL_SPI_MspInit+0x144>)
 8006776:	2200      	movs	r2, #0
 8006778:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800677a:	4b16      	ldr	r3, [pc, #88]	@ (80067d4 <HAL_SPI_MspInit+0x144>)
 800677c:	2200      	movs	r2, #0
 800677e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8006780:	4b14      	ldr	r3, [pc, #80]	@ (80067d4 <HAL_SPI_MspInit+0x144>)
 8006782:	2220      	movs	r2, #32
 8006784:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006786:	4b13      	ldr	r3, [pc, #76]	@ (80067d4 <HAL_SPI_MspInit+0x144>)
 8006788:	2200      	movs	r2, #0
 800678a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800678c:	4811      	ldr	r0, [pc, #68]	@ (80067d4 <HAL_SPI_MspInit+0x144>)
 800678e:	f000 feb1 	bl	80074f4 <HAL_DMA_Init>
 8006792:	4603      	mov	r3, r0
 8006794:	2b00      	cmp	r3, #0
 8006796:	d001      	beq.n	800679c <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8006798:	f7ff ff1e 	bl	80065d8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	4a0d      	ldr	r2, [pc, #52]	@ (80067d4 <HAL_SPI_MspInit+0x144>)
 80067a0:	655a      	str	r2, [r3, #84]	@ 0x54
 80067a2:	4a0c      	ldr	r2, [pc, #48]	@ (80067d4 <HAL_SPI_MspInit+0x144>)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80067a8:	2200      	movs	r2, #0
 80067aa:	2100      	movs	r1, #0
 80067ac:	2024      	movs	r0, #36	@ 0x24
 80067ae:	f000 fe51 	bl	8007454 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80067b2:	2024      	movs	r0, #36	@ 0x24
 80067b4:	f000 fe7a 	bl	80074ac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80067b8:	bf00      	nop
 80067ba:	3728      	adds	r7, #40	@ 0x28
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}
 80067c0:	40003800 	.word	0x40003800
 80067c4:	40021000 	.word	0x40021000
 80067c8:	48000c00 	.word	0x48000c00
 80067cc:	2000300c 	.word	0x2000300c
 80067d0:	40020044 	.word	0x40020044
 80067d4:	20003054 	.word	0x20003054
 80067d8:	40020058 	.word	0x40020058

080067dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80067dc:	b480      	push	{r7}
 80067de:	b083      	sub	sp, #12
 80067e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80067e2:	4b0f      	ldr	r3, [pc, #60]	@ (8006820 <HAL_MspInit+0x44>)
 80067e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067e6:	4a0e      	ldr	r2, [pc, #56]	@ (8006820 <HAL_MspInit+0x44>)
 80067e8:	f043 0301 	orr.w	r3, r3, #1
 80067ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80067ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006820 <HAL_MspInit+0x44>)
 80067f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067f2:	f003 0301 	and.w	r3, r3, #1
 80067f6:	607b      	str	r3, [r7, #4]
 80067f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80067fa:	4b09      	ldr	r3, [pc, #36]	@ (8006820 <HAL_MspInit+0x44>)
 80067fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067fe:	4a08      	ldr	r2, [pc, #32]	@ (8006820 <HAL_MspInit+0x44>)
 8006800:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006804:	6593      	str	r3, [r2, #88]	@ 0x58
 8006806:	4b06      	ldr	r3, [pc, #24]	@ (8006820 <HAL_MspInit+0x44>)
 8006808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800680a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800680e:	603b      	str	r3, [r7, #0]
 8006810:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006812:	bf00      	nop
 8006814:	370c      	adds	r7, #12
 8006816:	46bd      	mov	sp, r7
 8006818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681c:	4770      	bx	lr
 800681e:	bf00      	nop
 8006820:	40021000 	.word	0x40021000

08006824 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006824:	b480      	push	{r7}
 8006826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8006828:	bf00      	nop
 800682a:	e7fd      	b.n	8006828 <NMI_Handler+0x4>

0800682c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800682c:	b480      	push	{r7}
 800682e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006830:	bf00      	nop
 8006832:	e7fd      	b.n	8006830 <HardFault_Handler+0x4>

08006834 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006834:	b480      	push	{r7}
 8006836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006838:	bf00      	nop
 800683a:	e7fd      	b.n	8006838 <MemManage_Handler+0x4>

0800683c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800683c:	b480      	push	{r7}
 800683e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006840:	bf00      	nop
 8006842:	e7fd      	b.n	8006840 <BusFault_Handler+0x4>

08006844 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006844:	b480      	push	{r7}
 8006846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006848:	bf00      	nop
 800684a:	e7fd      	b.n	8006848 <UsageFault_Handler+0x4>

0800684c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800684c:	b480      	push	{r7}
 800684e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006850:	bf00      	nop
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr

0800685a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800685a:	b480      	push	{r7}
 800685c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800685e:	bf00      	nop
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006868:	b480      	push	{r7}
 800686a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800686c:	bf00      	nop
 800686e:	46bd      	mov	sp, r7
 8006870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006874:	4770      	bx	lr

08006876 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006876:	b580      	push	{r7, lr}
 8006878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800687a:	f000 fcdb 	bl	8007234 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800687e:	bf00      	nop
 8006880:	bd80      	pop	{r7, pc}
	...

08006884 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8006888:	4802      	ldr	r0, [pc, #8]	@ (8006894 <DMA1_Channel4_IRQHandler+0x10>)
 800688a:	f001 f89a 	bl	80079c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800688e:	bf00      	nop
 8006890:	bd80      	pop	{r7, pc}
 8006892:	bf00      	nop
 8006894:	2000300c 	.word	0x2000300c

08006898 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800689c:	4802      	ldr	r0, [pc, #8]	@ (80068a8 <DMA1_Channel5_IRQHandler+0x10>)
 800689e:	f001 f890 	bl	80079c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80068a2:	bf00      	nop
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	20003054 	.word	0x20003054

080068ac <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80068b0:	4802      	ldr	r0, [pc, #8]	@ (80068bc <SPI2_IRQHandler+0x10>)
 80068b2:	f004 fcad 	bl	800b210 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80068b6:	bf00      	nop
 80068b8:	bd80      	pop	{r7, pc}
 80068ba:	bf00      	nop
 80068bc:	20002fa8 	.word	0x20002fa8

080068c0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80068c4:	4802      	ldr	r0, [pc, #8]	@ (80068d0 <TIM6_DAC_IRQHandler+0x10>)
 80068c6:	f006 f92f 	bl	800cb28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80068ca:	bf00      	nop
 80068cc:	bd80      	pop	{r7, pc}
 80068ce:	bf00      	nop
 80068d0:	20003138 	.word	0x20003138

080068d4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80068d8:	4802      	ldr	r0, [pc, #8]	@ (80068e4 <TIM7_IRQHandler+0x10>)
 80068da:	f006 f925 	bl	800cb28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80068de:	bf00      	nop
 80068e0:	bd80      	pop	{r7, pc}
 80068e2:	bf00      	nop
 80068e4:	20003184 	.word	0x20003184

080068e8 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 80068ec:	4802      	ldr	r0, [pc, #8]	@ (80068f8 <LPTIM1_IRQHandler+0x10>)
 80068ee:	f001 ff1f 	bl	8008730 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 80068f2:	bf00      	nop
 80068f4:	bd80      	pop	{r7, pc}
 80068f6:	bf00      	nop
 80068f8:	20002f68 	.word	0x20002f68

080068fc <EXTI0_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI0_IRQHandler(void)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8006900:	2001      	movs	r0, #1
 8006902:	f001 fc37 	bl	8008174 <HAL_GPIO_EXTI_IRQHandler>
}
 8006906:	bf00      	nop
 8006908:	bd80      	pop	{r7, pc}

0800690a <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 800690a:	b580      	push	{r7, lr}
 800690c:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800690e:	2002      	movs	r0, #2
 8006910:	f001 fc30 	bl	8008174 <HAL_GPIO_EXTI_IRQHandler>
}
 8006914:	bf00      	nop
 8006916:	bd80      	pop	{r7, pc}

08006918 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800691c:	2004      	movs	r0, #4
 800691e:	f001 fc29 	bl	8008174 <HAL_GPIO_EXTI_IRQHandler>
}
 8006922:	bf00      	nop
 8006924:	bd80      	pop	{r7, pc}

08006926 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8006926:	b580      	push	{r7, lr}
 8006928:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800692a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800692e:	f001 fc21 	bl	8008174 <HAL_GPIO_EXTI_IRQHandler>
}
 8006932:	bf00      	nop
 8006934:	bd80      	pop	{r7, pc}

08006936 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8006936:	b580      	push	{r7, lr}
 8006938:	b086      	sub	sp, #24
 800693a:	af00      	add	r7, sp, #0
 800693c:	60f8      	str	r0, [r7, #12]
 800693e:	60b9      	str	r1, [r7, #8]
 8006940:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8006942:	2300      	movs	r3, #0
 8006944:	617b      	str	r3, [r7, #20]
 8006946:	e00a      	b.n	800695e <_read+0x28>
		*ptr++ = __io_getchar();
 8006948:	f3af 8000 	nop.w
 800694c:	4601      	mov	r1, r0
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	1c5a      	adds	r2, r3, #1
 8006952:	60ba      	str	r2, [r7, #8]
 8006954:	b2ca      	uxtb	r2, r1
 8006956:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	3301      	adds	r3, #1
 800695c:	617b      	str	r3, [r7, #20]
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	429a      	cmp	r2, r3
 8006964:	dbf0      	blt.n	8006948 <_read+0x12>
	}

	return len;
 8006966:	687b      	ldr	r3, [r7, #4]
}
 8006968:	4618      	mov	r0, r3
 800696a:	3718      	adds	r7, #24
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}

08006970 <_close>:
		__io_putchar(*ptr++);
	}
	return len;
}

int _close(int file) {
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8006978:	f04f 33ff 	mov.w	r3, #4294967295
}
 800697c:	4618      	mov	r0, r3
 800697e:	370c      	adds	r7, #12
 8006980:	46bd      	mov	sp, r7
 8006982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006986:	4770      	bx	lr

08006988 <_fstat>:

int _fstat(int file, struct stat *st) {
 8006988:	b480      	push	{r7}
 800698a:	b083      	sub	sp, #12
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
 8006990:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006998:	605a      	str	r2, [r3, #4]
	return 0;
 800699a:	2300      	movs	r3, #0
}
 800699c:	4618      	mov	r0, r3
 800699e:	370c      	adds	r7, #12
 80069a0:	46bd      	mov	sp, r7
 80069a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a6:	4770      	bx	lr

080069a8 <_isatty>:

int _isatty(int file) {
 80069a8:	b480      	push	{r7}
 80069aa:	b083      	sub	sp, #12
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 80069b0:	2301      	movs	r3, #1
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	370c      	adds	r7, #12
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr

080069be <_lseek>:

int _lseek(int file, int ptr, int dir) {
 80069be:	b480      	push	{r7}
 80069c0:	b085      	sub	sp, #20
 80069c2:	af00      	add	r7, sp, #0
 80069c4:	60f8      	str	r0, [r7, #12]
 80069c6:	60b9      	str	r1, [r7, #8]
 80069c8:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 80069ca:	2300      	movs	r3, #0
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3714      	adds	r7, #20
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr

080069d8 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 80069d8:	b580      	push	{r7, lr}
 80069da:	b086      	sub	sp, #24
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 80069e0:	4a14      	ldr	r2, [pc, #80]	@ (8006a34 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 80069e2:	4b15      	ldr	r3, [pc, #84]	@ (8006a38 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 80069e4:	1ad3      	subs	r3, r2, r3
 80069e6:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 80069ec:	4b13      	ldr	r3, [pc, #76]	@ (8006a3c <_sbrk+0x64>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d102      	bne.n	80069fa <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 80069f4:	4b11      	ldr	r3, [pc, #68]	@ (8006a3c <_sbrk+0x64>)
 80069f6:	4a12      	ldr	r2, [pc, #72]	@ (8006a40 <_sbrk+0x68>)
 80069f8:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 80069fa:	4b10      	ldr	r3, [pc, #64]	@ (8006a3c <_sbrk+0x64>)
 80069fc:	681a      	ldr	r2, [r3, #0]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4413      	add	r3, r2
 8006a02:	693a      	ldr	r2, [r7, #16]
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d207      	bcs.n	8006a18 <_sbrk+0x40>
		errno = ENOMEM;
 8006a08:	f009 fa48 	bl	800fe9c <__errno>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	220c      	movs	r2, #12
 8006a10:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8006a12:	f04f 33ff 	mov.w	r3, #4294967295
 8006a16:	e009      	b.n	8006a2c <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8006a18:	4b08      	ldr	r3, [pc, #32]	@ (8006a3c <_sbrk+0x64>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8006a1e:	4b07      	ldr	r3, [pc, #28]	@ (8006a3c <_sbrk+0x64>)
 8006a20:	681a      	ldr	r2, [r3, #0]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	4413      	add	r3, r2
 8006a26:	4a05      	ldr	r2, [pc, #20]	@ (8006a3c <_sbrk+0x64>)
 8006a28:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	3718      	adds	r7, #24
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}
 8006a34:	20018000 	.word	0x20018000
 8006a38:	00000400 	.word	0x00000400
 8006a3c:	2000309c 	.word	0x2000309c
 8006a40:	200033f8 	.word	0x200033f8

08006a44 <SystemInit>:
/**
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void) {
 8006a44:	b480      	push	{r7}
 8006a46:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 8006a48:	4b06      	ldr	r3, [pc, #24]	@ (8006a64 <SystemInit+0x20>)
 8006a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a4e:	4a05      	ldr	r2, [pc, #20]	@ (8006a64 <SystemInit+0x20>)
 8006a50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006a54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8006a58:	bf00      	nop
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a60:	4770      	bx	lr
 8006a62:	bf00      	nop
 8006a64:	e000ed00 	.word	0xe000ed00

08006a68 <MX_TIM3_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b08c      	sub	sp, #48	@ 0x30
 8006a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006a6e:	f107 030c 	add.w	r3, r7, #12
 8006a72:	2224      	movs	r2, #36	@ 0x24
 8006a74:	2100      	movs	r1, #0
 8006a76:	4618      	mov	r0, r3
 8006a78:	f009 f9b2 	bl	800fde0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006a7c:	463b      	mov	r3, r7
 8006a7e:	2200      	movs	r2, #0
 8006a80:	601a      	str	r2, [r3, #0]
 8006a82:	605a      	str	r2, [r3, #4]
 8006a84:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006a86:	4b21      	ldr	r3, [pc, #132]	@ (8006b0c <MX_TIM3_Init+0xa4>)
 8006a88:	4a21      	ldr	r2, [pc, #132]	@ (8006b10 <MX_TIM3_Init+0xa8>)
 8006a8a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8006a8c:	4b1f      	ldr	r3, [pc, #124]	@ (8006b0c <MX_TIM3_Init+0xa4>)
 8006a8e:	2200      	movs	r2, #0
 8006a90:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006a92:	4b1e      	ldr	r3, [pc, #120]	@ (8006b0c <MX_TIM3_Init+0xa4>)
 8006a94:	2200      	movs	r2, #0
 8006a96:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8006a98:	4b1c      	ldr	r3, [pc, #112]	@ (8006b0c <MX_TIM3_Init+0xa4>)
 8006a9a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a9e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006aa0:	4b1a      	ldr	r3, [pc, #104]	@ (8006b0c <MX_TIM3_Init+0xa4>)
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006aa6:	4b19      	ldr	r3, [pc, #100]	@ (8006b0c <MX_TIM3_Init+0xa4>)
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8006aac:	2301      	movs	r3, #1
 8006aae:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006abc:	2300      	movs	r3, #0
 8006abe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8006acc:	2300      	movs	r3, #0
 8006ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8006ad0:	f107 030c 	add.w	r3, r7, #12
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	480d      	ldr	r0, [pc, #52]	@ (8006b0c <MX_TIM3_Init+0xa4>)
 8006ad8:	f005 fda6 	bl	800c628 <HAL_TIM_Encoder_Init>
 8006adc:	4603      	mov	r3, r0
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d001      	beq.n	8006ae6 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8006ae2:	f7ff fd79 	bl	80065d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006aea:	2300      	movs	r3, #0
 8006aec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006aee:	463b      	mov	r3, r7
 8006af0:	4619      	mov	r1, r3
 8006af2:	4806      	ldr	r0, [pc, #24]	@ (8006b0c <MX_TIM3_Init+0xa4>)
 8006af4:	f007 fc7c 	bl	800e3f0 <HAL_TIMEx_MasterConfigSynchronization>
 8006af8:	4603      	mov	r3, r0
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d001      	beq.n	8006b02 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8006afe:	f7ff fd6b 	bl	80065d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8006b02:	bf00      	nop
 8006b04:	3730      	adds	r7, #48	@ 0x30
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
 8006b0a:	bf00      	nop
 8006b0c:	200030a0 	.word	0x200030a0
 8006b10:	40000400 	.word	0x40000400

08006b14 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b08c      	sub	sp, #48	@ 0x30
 8006b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006b1a:	f107 030c 	add.w	r3, r7, #12
 8006b1e:	2224      	movs	r2, #36	@ 0x24
 8006b20:	2100      	movs	r1, #0
 8006b22:	4618      	mov	r0, r3
 8006b24:	f009 f95c 	bl	800fde0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006b28:	463b      	mov	r3, r7
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	601a      	str	r2, [r3, #0]
 8006b2e:	605a      	str	r2, [r3, #4]
 8006b30:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8006b32:	4b21      	ldr	r3, [pc, #132]	@ (8006bb8 <MX_TIM5_Init+0xa4>)
 8006b34:	4a21      	ldr	r2, [pc, #132]	@ (8006bbc <MX_TIM5_Init+0xa8>)
 8006b36:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8006b38:	4b1f      	ldr	r3, [pc, #124]	@ (8006bb8 <MX_TIM5_Init+0xa4>)
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006b3e:	4b1e      	ldr	r3, [pc, #120]	@ (8006bb8 <MX_TIM5_Init+0xa4>)
 8006b40:	2200      	movs	r2, #0
 8006b42:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8006b44:	4b1c      	ldr	r3, [pc, #112]	@ (8006bb8 <MX_TIM5_Init+0xa4>)
 8006b46:	f04f 32ff 	mov.w	r2, #4294967295
 8006b4a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006b4c:	4b1a      	ldr	r3, [pc, #104]	@ (8006bb8 <MX_TIM5_Init+0xa4>)
 8006b4e:	2200      	movs	r2, #0
 8006b50:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006b52:	4b19      	ldr	r3, [pc, #100]	@ (8006bb8 <MX_TIM5_Init+0xa4>)
 8006b54:	2200      	movs	r2, #0
 8006b56:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006b60:	2301      	movs	r3, #1
 8006b62:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006b64:	2300      	movs	r3, #0
 8006b66:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006b70:	2301      	movs	r3, #1
 8006b72:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006b74:	2300      	movs	r3, #0
 8006b76:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8006b7c:	f107 030c 	add.w	r3, r7, #12
 8006b80:	4619      	mov	r1, r3
 8006b82:	480d      	ldr	r0, [pc, #52]	@ (8006bb8 <MX_TIM5_Init+0xa4>)
 8006b84:	f005 fd50 	bl	800c628 <HAL_TIM_Encoder_Init>
 8006b88:	4603      	mov	r3, r0
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d001      	beq.n	8006b92 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8006b8e:	f7ff fd23 	bl	80065d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006b92:	2300      	movs	r3, #0
 8006b94:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006b96:	2300      	movs	r3, #0
 8006b98:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8006b9a:	463b      	mov	r3, r7
 8006b9c:	4619      	mov	r1, r3
 8006b9e:	4806      	ldr	r0, [pc, #24]	@ (8006bb8 <MX_TIM5_Init+0xa4>)
 8006ba0:	f007 fc26 	bl	800e3f0 <HAL_TIMEx_MasterConfigSynchronization>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d001      	beq.n	8006bae <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8006baa:	f7ff fd15 	bl	80065d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8006bae:	bf00      	nop
 8006bb0:	3730      	adds	r7, #48	@ 0x30
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}
 8006bb6:	bf00      	nop
 8006bb8:	200030ec 	.word	0x200030ec
 8006bbc:	40000c00 	.word	0x40000c00

08006bc0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b084      	sub	sp, #16
 8006bc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006bc6:	1d3b      	adds	r3, r7, #4
 8006bc8:	2200      	movs	r2, #0
 8006bca:	601a      	str	r2, [r3, #0]
 8006bcc:	605a      	str	r2, [r3, #4]
 8006bce:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8006bd0:	4b14      	ldr	r3, [pc, #80]	@ (8006c24 <MX_TIM6_Init+0x64>)
 8006bd2:	4a15      	ldr	r2, [pc, #84]	@ (8006c28 <MX_TIM6_Init+0x68>)
 8006bd4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 8006bd6:	4b13      	ldr	r3, [pc, #76]	@ (8006c24 <MX_TIM6_Init+0x64>)
 8006bd8:	224f      	movs	r2, #79	@ 0x4f
 8006bda:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006bdc:	4b11      	ldr	r3, [pc, #68]	@ (8006c24 <MX_TIM6_Init+0x64>)
 8006bde:	2200      	movs	r2, #0
 8006be0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19;
 8006be2:	4b10      	ldr	r3, [pc, #64]	@ (8006c24 <MX_TIM6_Init+0x64>)
 8006be4:	2213      	movs	r2, #19
 8006be6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006be8:	4b0e      	ldr	r3, [pc, #56]	@ (8006c24 <MX_TIM6_Init+0x64>)
 8006bea:	2280      	movs	r2, #128	@ 0x80
 8006bec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8006bee:	480d      	ldr	r0, [pc, #52]	@ (8006c24 <MX_TIM6_Init+0x64>)
 8006bf0:	f004 fee4 	bl	800b9bc <HAL_TIM_Base_Init>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d001      	beq.n	8006bfe <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8006bfa:	f7ff fced 	bl	80065d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8006bfe:	2320      	movs	r3, #32
 8006c00:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006c02:	2300      	movs	r3, #0
 8006c04:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8006c06:	1d3b      	adds	r3, r7, #4
 8006c08:	4619      	mov	r1, r3
 8006c0a:	4806      	ldr	r0, [pc, #24]	@ (8006c24 <MX_TIM6_Init+0x64>)
 8006c0c:	f007 fbf0 	bl	800e3f0 <HAL_TIMEx_MasterConfigSynchronization>
 8006c10:	4603      	mov	r3, r0
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d001      	beq.n	8006c1a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8006c16:	f7ff fcdf 	bl	80065d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8006c1a:	bf00      	nop
 8006c1c:	3710      	adds	r7, #16
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}
 8006c22:	bf00      	nop
 8006c24:	20003138 	.word	0x20003138
 8006c28:	40001000 	.word	0x40001000

08006c2c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b084      	sub	sp, #16
 8006c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006c32:	1d3b      	adds	r3, r7, #4
 8006c34:	2200      	movs	r2, #0
 8006c36:	601a      	str	r2, [r3, #0]
 8006c38:	605a      	str	r2, [r3, #4]
 8006c3a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8006c3c:	4b14      	ldr	r3, [pc, #80]	@ (8006c90 <MX_TIM7_Init+0x64>)
 8006c3e:	4a15      	ldr	r2, [pc, #84]	@ (8006c94 <MX_TIM7_Init+0x68>)
 8006c40:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7999;
 8006c42:	4b13      	ldr	r3, [pc, #76]	@ (8006c90 <MX_TIM7_Init+0x64>)
 8006c44:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8006c48:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006c4a:	4b11      	ldr	r3, [pc, #68]	@ (8006c90 <MX_TIM7_Init+0x64>)
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 8006c50:	4b0f      	ldr	r3, [pc, #60]	@ (8006c90 <MX_TIM7_Init+0x64>)
 8006c52:	2209      	movs	r2, #9
 8006c54:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006c56:	4b0e      	ldr	r3, [pc, #56]	@ (8006c90 <MX_TIM7_Init+0x64>)
 8006c58:	2280      	movs	r2, #128	@ 0x80
 8006c5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8006c5c:	480c      	ldr	r0, [pc, #48]	@ (8006c90 <MX_TIM7_Init+0x64>)
 8006c5e:	f004 fead 	bl	800b9bc <HAL_TIM_Base_Init>
 8006c62:	4603      	mov	r3, r0
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d001      	beq.n	8006c6c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8006c68:	f7ff fcb6 	bl	80065d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006c70:	2300      	movs	r3, #0
 8006c72:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8006c74:	1d3b      	adds	r3, r7, #4
 8006c76:	4619      	mov	r1, r3
 8006c78:	4805      	ldr	r0, [pc, #20]	@ (8006c90 <MX_TIM7_Init+0x64>)
 8006c7a:	f007 fbb9 	bl	800e3f0 <HAL_TIMEx_MasterConfigSynchronization>
 8006c7e:	4603      	mov	r3, r0
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d001      	beq.n	8006c88 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8006c84:	f7ff fca8 	bl	80065d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8006c88:	bf00      	nop
 8006c8a:	3710      	adds	r7, #16
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}
 8006c90:	20003184 	.word	0x20003184
 8006c94:	40001400 	.word	0x40001400

08006c98 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b09a      	sub	sp, #104	@ 0x68
 8006c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006c9e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	601a      	str	r2, [r3, #0]
 8006ca6:	605a      	str	r2, [r3, #4]
 8006ca8:	609a      	str	r2, [r3, #8]
 8006caa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006cac:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	601a      	str	r2, [r3, #0]
 8006cb4:	605a      	str	r2, [r3, #4]
 8006cb6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006cb8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	601a      	str	r2, [r3, #0]
 8006cc0:	605a      	str	r2, [r3, #4]
 8006cc2:	609a      	str	r2, [r3, #8]
 8006cc4:	60da      	str	r2, [r3, #12]
 8006cc6:	611a      	str	r2, [r3, #16]
 8006cc8:	615a      	str	r2, [r3, #20]
 8006cca:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006ccc:	1d3b      	adds	r3, r7, #4
 8006cce:	222c      	movs	r2, #44	@ 0x2c
 8006cd0:	2100      	movs	r1, #0
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f009 f884 	bl	800fde0 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8006cd8:	4b3e      	ldr	r3, [pc, #248]	@ (8006dd4 <MX_TIM15_Init+0x13c>)
 8006cda:	4a3f      	ldr	r2, [pc, #252]	@ (8006dd8 <MX_TIM15_Init+0x140>)
 8006cdc:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 8191;
 8006cde:	4b3d      	ldr	r3, [pc, #244]	@ (8006dd4 <MX_TIM15_Init+0x13c>)
 8006ce0:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8006ce4:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006ce6:	4b3b      	ldr	r3, [pc, #236]	@ (8006dd4 <MX_TIM15_Init+0x13c>)
 8006ce8:	2200      	movs	r2, #0
 8006cea:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8006cec:	4b39      	ldr	r3, [pc, #228]	@ (8006dd4 <MX_TIM15_Init+0x13c>)
 8006cee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006cf2:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006cf4:	4b37      	ldr	r3, [pc, #220]	@ (8006dd4 <MX_TIM15_Init+0x13c>)
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8006cfa:	4b36      	ldr	r3, [pc, #216]	@ (8006dd4 <MX_TIM15_Init+0x13c>)
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006d00:	4b34      	ldr	r3, [pc, #208]	@ (8006dd4 <MX_TIM15_Init+0x13c>)
 8006d02:	2200      	movs	r2, #0
 8006d04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8006d06:	4833      	ldr	r0, [pc, #204]	@ (8006dd4 <MX_TIM15_Init+0x13c>)
 8006d08:	f004 fe58 	bl	800b9bc <HAL_TIM_Base_Init>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d001      	beq.n	8006d16 <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 8006d12:	f7ff fc61 	bl	80065d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006d16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006d1a:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8006d1c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8006d20:	4619      	mov	r1, r3
 8006d22:	482c      	ldr	r0, [pc, #176]	@ (8006dd4 <MX_TIM15_Init+0x13c>)
 8006d24:	f006 fada 	bl	800d2dc <HAL_TIM_ConfigClockSource>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d001      	beq.n	8006d32 <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 8006d2e:	f7ff fc53 	bl	80065d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8006d32:	4828      	ldr	r0, [pc, #160]	@ (8006dd4 <MX_TIM15_Init+0x13c>)
 8006d34:	f005 f880 	bl	800be38 <HAL_TIM_PWM_Init>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d001      	beq.n	8006d42 <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 8006d3e:	f7ff fc4b 	bl	80065d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006d42:	2300      	movs	r3, #0
 8006d44:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006d46:	2300      	movs	r3, #0
 8006d48:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8006d4a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8006d4e:	4619      	mov	r1, r3
 8006d50:	4820      	ldr	r0, [pc, #128]	@ (8006dd4 <MX_TIM15_Init+0x13c>)
 8006d52:	f007 fb4d 	bl	800e3f0 <HAL_TIMEx_MasterConfigSynchronization>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d001      	beq.n	8006d60 <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 8006d5c:	f7ff fc3c 	bl	80065d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006d60:	2360      	movs	r3, #96	@ 0x60
 8006d62:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8006d64:	2300      	movs	r3, #0
 8006d66:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006d70:	2300      	movs	r3, #0
 8006d72:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006d74:	2300      	movs	r3, #0
 8006d76:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006d7c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006d80:	2200      	movs	r2, #0
 8006d82:	4619      	mov	r1, r3
 8006d84:	4813      	ldr	r0, [pc, #76]	@ (8006dd4 <MX_TIM15_Init+0x13c>)
 8006d86:	f005 ffd7 	bl	800cd38 <HAL_TIM_PWM_ConfigChannel>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d001      	beq.n	8006d94 <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8006d90:	f7ff fc22 	bl	80065d8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006d94:	2300      	movs	r3, #0
 8006d96:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006da0:	2300      	movs	r3, #0
 8006da2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006da4:	2300      	movs	r3, #0
 8006da6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006da8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006dac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006dae:	2300      	movs	r3, #0
 8006db0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8006db2:	1d3b      	adds	r3, r7, #4
 8006db4:	4619      	mov	r1, r3
 8006db6:	4807      	ldr	r0, [pc, #28]	@ (8006dd4 <MX_TIM15_Init+0x13c>)
 8006db8:	f007 fc70 	bl	800e69c <HAL_TIMEx_ConfigBreakDeadTime>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d001      	beq.n	8006dc6 <MX_TIM15_Init+0x12e>
  {
    Error_Handler();
 8006dc2:	f7ff fc09 	bl	80065d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8006dc6:	4803      	ldr	r0, [pc, #12]	@ (8006dd4 <MX_TIM15_Init+0x13c>)
 8006dc8:	f000 f8d2 	bl	8006f70 <HAL_TIM_MspPostInit>

}
 8006dcc:	bf00      	nop
 8006dce:	3768      	adds	r7, #104	@ 0x68
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}
 8006dd4:	200031d0 	.word	0x200031d0
 8006dd8:	40014000 	.word	0x40014000

08006ddc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b08c      	sub	sp, #48	@ 0x30
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006de4:	f107 031c 	add.w	r3, r7, #28
 8006de8:	2200      	movs	r2, #0
 8006dea:	601a      	str	r2, [r3, #0]
 8006dec:	605a      	str	r2, [r3, #4]
 8006dee:	609a      	str	r2, [r3, #8]
 8006df0:	60da      	str	r2, [r3, #12]
 8006df2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a2f      	ldr	r2, [pc, #188]	@ (8006eb8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d129      	bne.n	8006e52 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006dfe:	4b2f      	ldr	r3, [pc, #188]	@ (8006ebc <HAL_TIM_Encoder_MspInit+0xe0>)
 8006e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e02:	4a2e      	ldr	r2, [pc, #184]	@ (8006ebc <HAL_TIM_Encoder_MspInit+0xe0>)
 8006e04:	f043 0302 	orr.w	r3, r3, #2
 8006e08:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e0a:	4b2c      	ldr	r3, [pc, #176]	@ (8006ebc <HAL_TIM_Encoder_MspInit+0xe0>)
 8006e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e0e:	f003 0302 	and.w	r3, r3, #2
 8006e12:	61bb      	str	r3, [r7, #24]
 8006e14:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006e16:	4b29      	ldr	r3, [pc, #164]	@ (8006ebc <HAL_TIM_Encoder_MspInit+0xe0>)
 8006e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e1a:	4a28      	ldr	r2, [pc, #160]	@ (8006ebc <HAL_TIM_Encoder_MspInit+0xe0>)
 8006e1c:	f043 0301 	orr.w	r3, r3, #1
 8006e20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006e22:	4b26      	ldr	r3, [pc, #152]	@ (8006ebc <HAL_TIM_Encoder_MspInit+0xe0>)
 8006e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e26:	f003 0301 	and.w	r3, r3, #1
 8006e2a:	617b      	str	r3, [r7, #20]
 8006e2c:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006e2e:	23c0      	movs	r3, #192	@ 0xc0
 8006e30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e32:	2302      	movs	r3, #2
 8006e34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e36:	2300      	movs	r3, #0
 8006e38:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006e3e:	2302      	movs	r3, #2
 8006e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e42:	f107 031c 	add.w	r3, r7, #28
 8006e46:	4619      	mov	r1, r3
 8006e48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006e4c:	f000 fe98 	bl	8007b80 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8006e50:	e02d      	b.n	8006eae <HAL_TIM_Encoder_MspInit+0xd2>
  else if(tim_encoderHandle->Instance==TIM5)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a1a      	ldr	r2, [pc, #104]	@ (8006ec0 <HAL_TIM_Encoder_MspInit+0xe4>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d128      	bne.n	8006eae <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8006e5c:	4b17      	ldr	r3, [pc, #92]	@ (8006ebc <HAL_TIM_Encoder_MspInit+0xe0>)
 8006e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e60:	4a16      	ldr	r2, [pc, #88]	@ (8006ebc <HAL_TIM_Encoder_MspInit+0xe0>)
 8006e62:	f043 0308 	orr.w	r3, r3, #8
 8006e66:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e68:	4b14      	ldr	r3, [pc, #80]	@ (8006ebc <HAL_TIM_Encoder_MspInit+0xe0>)
 8006e6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e6c:	f003 0308 	and.w	r3, r3, #8
 8006e70:	613b      	str	r3, [r7, #16]
 8006e72:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006e74:	4b11      	ldr	r3, [pc, #68]	@ (8006ebc <HAL_TIM_Encoder_MspInit+0xe0>)
 8006e76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e78:	4a10      	ldr	r2, [pc, #64]	@ (8006ebc <HAL_TIM_Encoder_MspInit+0xe0>)
 8006e7a:	f043 0301 	orr.w	r3, r3, #1
 8006e7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006e80:	4b0e      	ldr	r3, [pc, #56]	@ (8006ebc <HAL_TIM_Encoder_MspInit+0xe0>)
 8006e82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e84:	f003 0301 	and.w	r3, r3, #1
 8006e88:	60fb      	str	r3, [r7, #12]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006e8c:	2303      	movs	r3, #3
 8006e8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e90:	2302      	movs	r3, #2
 8006e92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e94:	2300      	movs	r3, #0
 8006e96:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e98:	2300      	movs	r3, #0
 8006e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8006e9c:	2302      	movs	r3, #2
 8006e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006ea0:	f107 031c 	add.w	r3, r7, #28
 8006ea4:	4619      	mov	r1, r3
 8006ea6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006eaa:	f000 fe69 	bl	8007b80 <HAL_GPIO_Init>
}
 8006eae:	bf00      	nop
 8006eb0:	3730      	adds	r7, #48	@ 0x30
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}
 8006eb6:	bf00      	nop
 8006eb8:	40000400 	.word	0x40000400
 8006ebc:	40021000 	.word	0x40021000
 8006ec0:	40000c00 	.word	0x40000c00

08006ec4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b086      	sub	sp, #24
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a23      	ldr	r2, [pc, #140]	@ (8006f60 <HAL_TIM_Base_MspInit+0x9c>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d114      	bne.n	8006f00 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8006ed6:	4b23      	ldr	r3, [pc, #140]	@ (8006f64 <HAL_TIM_Base_MspInit+0xa0>)
 8006ed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006eda:	4a22      	ldr	r2, [pc, #136]	@ (8006f64 <HAL_TIM_Base_MspInit+0xa0>)
 8006edc:	f043 0310 	orr.w	r3, r3, #16
 8006ee0:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ee2:	4b20      	ldr	r3, [pc, #128]	@ (8006f64 <HAL_TIM_Base_MspInit+0xa0>)
 8006ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ee6:	f003 0310 	and.w	r3, r3, #16
 8006eea:	617b      	str	r3, [r7, #20]
 8006eec:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8006eee:	2200      	movs	r2, #0
 8006ef0:	2100      	movs	r1, #0
 8006ef2:	2036      	movs	r0, #54	@ 0x36
 8006ef4:	f000 faae 	bl	8007454 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006ef8:	2036      	movs	r0, #54	@ 0x36
 8006efa:	f000 fad7 	bl	80074ac <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8006efe:	e02a      	b.n	8006f56 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM7)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a18      	ldr	r2, [pc, #96]	@ (8006f68 <HAL_TIM_Base_MspInit+0xa4>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d114      	bne.n	8006f34 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8006f0a:	4b16      	ldr	r3, [pc, #88]	@ (8006f64 <HAL_TIM_Base_MspInit+0xa0>)
 8006f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f0e:	4a15      	ldr	r2, [pc, #84]	@ (8006f64 <HAL_TIM_Base_MspInit+0xa0>)
 8006f10:	f043 0320 	orr.w	r3, r3, #32
 8006f14:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f16:	4b13      	ldr	r3, [pc, #76]	@ (8006f64 <HAL_TIM_Base_MspInit+0xa0>)
 8006f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f1a:	f003 0320 	and.w	r3, r3, #32
 8006f1e:	613b      	str	r3, [r7, #16]
 8006f20:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8006f22:	2200      	movs	r2, #0
 8006f24:	2100      	movs	r1, #0
 8006f26:	2037      	movs	r0, #55	@ 0x37
 8006f28:	f000 fa94 	bl	8007454 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8006f2c:	2037      	movs	r0, #55	@ 0x37
 8006f2e:	f000 fabd 	bl	80074ac <HAL_NVIC_EnableIRQ>
}
 8006f32:	e010      	b.n	8006f56 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM15)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a0c      	ldr	r2, [pc, #48]	@ (8006f6c <HAL_TIM_Base_MspInit+0xa8>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d10b      	bne.n	8006f56 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8006f3e:	4b09      	ldr	r3, [pc, #36]	@ (8006f64 <HAL_TIM_Base_MspInit+0xa0>)
 8006f40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f42:	4a08      	ldr	r2, [pc, #32]	@ (8006f64 <HAL_TIM_Base_MspInit+0xa0>)
 8006f44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f48:	6613      	str	r3, [r2, #96]	@ 0x60
 8006f4a:	4b06      	ldr	r3, [pc, #24]	@ (8006f64 <HAL_TIM_Base_MspInit+0xa0>)
 8006f4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f52:	60fb      	str	r3, [r7, #12]
 8006f54:	68fb      	ldr	r3, [r7, #12]
}
 8006f56:	bf00      	nop
 8006f58:	3718      	adds	r7, #24
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}
 8006f5e:	bf00      	nop
 8006f60:	40001000 	.word	0x40001000
 8006f64:	40021000 	.word	0x40021000
 8006f68:	40001400 	.word	0x40001400
 8006f6c:	40014000 	.word	0x40014000

08006f70 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b08a      	sub	sp, #40	@ 0x28
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f78:	f107 0314 	add.w	r3, r7, #20
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	601a      	str	r2, [r3, #0]
 8006f80:	605a      	str	r2, [r3, #4]
 8006f82:	609a      	str	r2, [r3, #8]
 8006f84:	60da      	str	r2, [r3, #12]
 8006f86:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM15)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a20      	ldr	r2, [pc, #128]	@ (8007010 <HAL_TIM_MspPostInit+0xa0>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d139      	bne.n	8007006 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f92:	4b20      	ldr	r3, [pc, #128]	@ (8007014 <HAL_TIM_MspPostInit+0xa4>)
 8006f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f96:	4a1f      	ldr	r2, [pc, #124]	@ (8007014 <HAL_TIM_MspPostInit+0xa4>)
 8006f98:	f043 0301 	orr.w	r3, r3, #1
 8006f9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006f9e:	4b1d      	ldr	r3, [pc, #116]	@ (8007014 <HAL_TIM_MspPostInit+0xa4>)
 8006fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fa2:	f003 0301 	and.w	r3, r3, #1
 8006fa6:	613b      	str	r3, [r7, #16]
 8006fa8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006faa:	4b1a      	ldr	r3, [pc, #104]	@ (8007014 <HAL_TIM_MspPostInit+0xa4>)
 8006fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fae:	4a19      	ldr	r2, [pc, #100]	@ (8007014 <HAL_TIM_MspPostInit+0xa4>)
 8006fb0:	f043 0302 	orr.w	r3, r3, #2
 8006fb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006fb6:	4b17      	ldr	r3, [pc, #92]	@ (8007014 <HAL_TIM_MspPostInit+0xa4>)
 8006fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fba:	f003 0302 	and.w	r3, r3, #2
 8006fbe:	60fb      	str	r3, [r7, #12]
 8006fc0:	68fb      	ldr	r3, [r7, #12]
    /**TIM15 GPIO Configuration
    PA2     ------> TIM15_CH1
    PB13     ------> TIM15_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006fc2:	2304      	movs	r3, #4
 8006fc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fc6:	2302      	movs	r3, #2
 8006fc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8006fd2:	230e      	movs	r3, #14
 8006fd4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fd6:	f107 0314 	add.w	r3, r7, #20
 8006fda:	4619      	mov	r1, r3
 8006fdc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006fe0:	f000 fdce 	bl	8007b80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8006fe4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006fe8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fea:	2302      	movs	r3, #2
 8006fec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8006ff6:	230e      	movs	r3, #14
 8006ff8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006ffa:	f107 0314 	add.w	r3, r7, #20
 8006ffe:	4619      	mov	r1, r3
 8007000:	4805      	ldr	r0, [pc, #20]	@ (8007018 <HAL_TIM_MspPostInit+0xa8>)
 8007002:	f000 fdbd 	bl	8007b80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8007006:	bf00      	nop
 8007008:	3728      	adds	r7, #40	@ 0x28
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}
 800700e:	bf00      	nop
 8007010:	40014000 	.word	0x40014000
 8007014:	40021000 	.word	0x40021000
 8007018:	48000400 	.word	0x48000400

0800701c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8007020:	4b14      	ldr	r3, [pc, #80]	@ (8007074 <MX_USART1_UART_Init+0x58>)
 8007022:	4a15      	ldr	r2, [pc, #84]	@ (8007078 <MX_USART1_UART_Init+0x5c>)
 8007024:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8007026:	4b13      	ldr	r3, [pc, #76]	@ (8007074 <MX_USART1_UART_Init+0x58>)
 8007028:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800702c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800702e:	4b11      	ldr	r3, [pc, #68]	@ (8007074 <MX_USART1_UART_Init+0x58>)
 8007030:	2200      	movs	r2, #0
 8007032:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8007034:	4b0f      	ldr	r3, [pc, #60]	@ (8007074 <MX_USART1_UART_Init+0x58>)
 8007036:	2200      	movs	r2, #0
 8007038:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800703a:	4b0e      	ldr	r3, [pc, #56]	@ (8007074 <MX_USART1_UART_Init+0x58>)
 800703c:	2200      	movs	r2, #0
 800703e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8007040:	4b0c      	ldr	r3, [pc, #48]	@ (8007074 <MX_USART1_UART_Init+0x58>)
 8007042:	220c      	movs	r2, #12
 8007044:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007046:	4b0b      	ldr	r3, [pc, #44]	@ (8007074 <MX_USART1_UART_Init+0x58>)
 8007048:	2200      	movs	r2, #0
 800704a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800704c:	4b09      	ldr	r3, [pc, #36]	@ (8007074 <MX_USART1_UART_Init+0x58>)
 800704e:	2200      	movs	r2, #0
 8007050:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007052:	4b08      	ldr	r3, [pc, #32]	@ (8007074 <MX_USART1_UART_Init+0x58>)
 8007054:	2200      	movs	r2, #0
 8007056:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007058:	4b06      	ldr	r3, [pc, #24]	@ (8007074 <MX_USART1_UART_Init+0x58>)
 800705a:	2200      	movs	r2, #0
 800705c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800705e:	4805      	ldr	r0, [pc, #20]	@ (8007074 <MX_USART1_UART_Init+0x58>)
 8007060:	f007 fc72 	bl	800e948 <HAL_UART_Init>
 8007064:	4603      	mov	r3, r0
 8007066:	2b00      	cmp	r3, #0
 8007068:	d001      	beq.n	800706e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800706a:	f7ff fab5 	bl	80065d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800706e:	bf00      	nop
 8007070:	bd80      	pop	{r7, pc}
 8007072:	bf00      	nop
 8007074:	2000321c 	.word	0x2000321c
 8007078:	40013800 	.word	0x40013800

0800707c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b0ac      	sub	sp, #176	@ 0xb0
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007084:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007088:	2200      	movs	r2, #0
 800708a:	601a      	str	r2, [r3, #0]
 800708c:	605a      	str	r2, [r3, #4]
 800708e:	609a      	str	r2, [r3, #8]
 8007090:	60da      	str	r2, [r3, #12]
 8007092:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007094:	f107 0314 	add.w	r3, r7, #20
 8007098:	2288      	movs	r2, #136	@ 0x88
 800709a:	2100      	movs	r1, #0
 800709c:	4618      	mov	r0, r3
 800709e:	f008 fe9f 	bl	800fde0 <memset>
  if(uartHandle->Instance==USART1)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a21      	ldr	r2, [pc, #132]	@ (800712c <HAL_UART_MspInit+0xb0>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d13a      	bne.n	8007122 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80070ac:	2301      	movs	r3, #1
 80070ae:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80070b0:	2300      	movs	r3, #0
 80070b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80070b4:	f107 0314 	add.w	r3, r7, #20
 80070b8:	4618      	mov	r0, r3
 80070ba:	f002 fd8f 	bl	8009bdc <HAL_RCCEx_PeriphCLKConfig>
 80070be:	4603      	mov	r3, r0
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d001      	beq.n	80070c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80070c4:	f7ff fa88 	bl	80065d8 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80070c8:	4b19      	ldr	r3, [pc, #100]	@ (8007130 <HAL_UART_MspInit+0xb4>)
 80070ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070cc:	4a18      	ldr	r2, [pc, #96]	@ (8007130 <HAL_UART_MspInit+0xb4>)
 80070ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80070d2:	6613      	str	r3, [r2, #96]	@ 0x60
 80070d4:	4b16      	ldr	r3, [pc, #88]	@ (8007130 <HAL_UART_MspInit+0xb4>)
 80070d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80070dc:	613b      	str	r3, [r7, #16]
 80070de:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80070e0:	4b13      	ldr	r3, [pc, #76]	@ (8007130 <HAL_UART_MspInit+0xb4>)
 80070e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070e4:	4a12      	ldr	r2, [pc, #72]	@ (8007130 <HAL_UART_MspInit+0xb4>)
 80070e6:	f043 0302 	orr.w	r3, r3, #2
 80070ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80070ec:	4b10      	ldr	r3, [pc, #64]	@ (8007130 <HAL_UART_MspInit+0xb4>)
 80070ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070f0:	f003 0302 	and.w	r3, r3, #2
 80070f4:	60fb      	str	r3, [r7, #12]
 80070f6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80070f8:	23c0      	movs	r3, #192	@ 0xc0
 80070fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070fe:	2302      	movs	r3, #2
 8007100:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007104:	2300      	movs	r3, #0
 8007106:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800710a:	2303      	movs	r3, #3
 800710c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007110:	2307      	movs	r3, #7
 8007112:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007116:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800711a:	4619      	mov	r1, r3
 800711c:	4805      	ldr	r0, [pc, #20]	@ (8007134 <HAL_UART_MspInit+0xb8>)
 800711e:	f000 fd2f 	bl	8007b80 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8007122:	bf00      	nop
 8007124:	37b0      	adds	r7, #176	@ 0xb0
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}
 800712a:	bf00      	nop
 800712c:	40013800 	.word	0x40013800
 8007130:	40021000 	.word	0x40021000
 8007134:	48000400 	.word	0x48000400

08007138 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8007138:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8007170 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800713c:	f7ff fc82 	bl	8006a44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007140:	480c      	ldr	r0, [pc, #48]	@ (8007174 <LoopForever+0x6>)
  ldr r1, =_edata
 8007142:	490d      	ldr	r1, [pc, #52]	@ (8007178 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007144:	4a0d      	ldr	r2, [pc, #52]	@ (800717c <LoopForever+0xe>)
  movs r3, #0
 8007146:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007148:	e002      	b.n	8007150 <LoopCopyDataInit>

0800714a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800714a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800714c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800714e:	3304      	adds	r3, #4

08007150 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007150:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007152:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007154:	d3f9      	bcc.n	800714a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007156:	4a0a      	ldr	r2, [pc, #40]	@ (8007180 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007158:	4c0a      	ldr	r4, [pc, #40]	@ (8007184 <LoopForever+0x16>)
  movs r3, #0
 800715a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800715c:	e001      	b.n	8007162 <LoopFillZerobss>

0800715e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800715e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007160:	3204      	adds	r2, #4

08007162 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007162:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007164:	d3fb      	bcc.n	800715e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007166:	f008 fe9f 	bl	800fea8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800716a:	f7ff f92b 	bl	80063c4 <main>

0800716e <LoopForever>:

LoopForever:
    b LoopForever
 800716e:	e7fe      	b.n	800716e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8007170:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8007174:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007178:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 800717c:	080113bc 	.word	0x080113bc
  ldr r2, =_sbss
 8007180:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8007184:	200033f4 	.word	0x200033f4

08007188 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007188:	e7fe      	b.n	8007188 <ADC1_2_IRQHandler>

0800718a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800718a:	b580      	push	{r7, lr}
 800718c:	b082      	sub	sp, #8
 800718e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007190:	2300      	movs	r3, #0
 8007192:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007194:	2003      	movs	r0, #3
 8007196:	f000 f93d 	bl	8007414 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800719a:	200f      	movs	r0, #15
 800719c:	f000 f80e 	bl	80071bc <HAL_InitTick>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d002      	beq.n	80071ac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80071a6:	2301      	movs	r3, #1
 80071a8:	71fb      	strb	r3, [r7, #7]
 80071aa:	e001      	b.n	80071b0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80071ac:	f7ff fb16 	bl	80067dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80071b0:	79fb      	ldrb	r3, [r7, #7]
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	3708      	adds	r7, #8
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}
	...

080071bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80071c4:	2300      	movs	r3, #0
 80071c6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80071c8:	4b17      	ldr	r3, [pc, #92]	@ (8007228 <HAL_InitTick+0x6c>)
 80071ca:	781b      	ldrb	r3, [r3, #0]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d023      	beq.n	8007218 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80071d0:	4b16      	ldr	r3, [pc, #88]	@ (800722c <HAL_InitTick+0x70>)
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	4b14      	ldr	r3, [pc, #80]	@ (8007228 <HAL_InitTick+0x6c>)
 80071d6:	781b      	ldrb	r3, [r3, #0]
 80071d8:	4619      	mov	r1, r3
 80071da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80071de:	fbb3 f3f1 	udiv	r3, r3, r1
 80071e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80071e6:	4618      	mov	r0, r3
 80071e8:	f000 f978 	bl	80074dc <HAL_SYSTICK_Config>
 80071ec:	4603      	mov	r3, r0
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d10f      	bne.n	8007212 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2b0f      	cmp	r3, #15
 80071f6:	d809      	bhi.n	800720c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80071f8:	2200      	movs	r2, #0
 80071fa:	6879      	ldr	r1, [r7, #4]
 80071fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007200:	f000 f928 	bl	8007454 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007204:	4a0a      	ldr	r2, [pc, #40]	@ (8007230 <HAL_InitTick+0x74>)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6013      	str	r3, [r2, #0]
 800720a:	e007      	b.n	800721c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800720c:	2301      	movs	r3, #1
 800720e:	73fb      	strb	r3, [r7, #15]
 8007210:	e004      	b.n	800721c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8007212:	2301      	movs	r3, #1
 8007214:	73fb      	strb	r3, [r7, #15]
 8007216:	e001      	b.n	800721c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007218:	2301      	movs	r3, #1
 800721a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800721c:	7bfb      	ldrb	r3, [r7, #15]
}
 800721e:	4618      	mov	r0, r3
 8007220:	3710      	adds	r7, #16
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}
 8007226:	bf00      	nop
 8007228:	2000001c 	.word	0x2000001c
 800722c:	20000014 	.word	0x20000014
 8007230:	20000018 	.word	0x20000018

08007234 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007234:	b480      	push	{r7}
 8007236:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007238:	4b06      	ldr	r3, [pc, #24]	@ (8007254 <HAL_IncTick+0x20>)
 800723a:	781b      	ldrb	r3, [r3, #0]
 800723c:	461a      	mov	r2, r3
 800723e:	4b06      	ldr	r3, [pc, #24]	@ (8007258 <HAL_IncTick+0x24>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4413      	add	r3, r2
 8007244:	4a04      	ldr	r2, [pc, #16]	@ (8007258 <HAL_IncTick+0x24>)
 8007246:	6013      	str	r3, [r2, #0]
}
 8007248:	bf00      	nop
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr
 8007252:	bf00      	nop
 8007254:	2000001c 	.word	0x2000001c
 8007258:	200032a4 	.word	0x200032a4

0800725c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800725c:	b480      	push	{r7}
 800725e:	af00      	add	r7, sp, #0
  return uwTick;
 8007260:	4b03      	ldr	r3, [pc, #12]	@ (8007270 <HAL_GetTick+0x14>)
 8007262:	681b      	ldr	r3, [r3, #0]
}
 8007264:	4618      	mov	r0, r3
 8007266:	46bd      	mov	sp, r7
 8007268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726c:	4770      	bx	lr
 800726e:	bf00      	nop
 8007270:	200032a4 	.word	0x200032a4

08007274 <__NVIC_SetPriorityGrouping>:
{
 8007274:	b480      	push	{r7}
 8007276:	b085      	sub	sp, #20
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	f003 0307 	and.w	r3, r3, #7
 8007282:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007284:	4b0c      	ldr	r3, [pc, #48]	@ (80072b8 <__NVIC_SetPriorityGrouping+0x44>)
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800728a:	68ba      	ldr	r2, [r7, #8]
 800728c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007290:	4013      	ands	r3, r2
 8007292:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800729c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80072a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80072a6:	4a04      	ldr	r2, [pc, #16]	@ (80072b8 <__NVIC_SetPriorityGrouping+0x44>)
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	60d3      	str	r3, [r2, #12]
}
 80072ac:	bf00      	nop
 80072ae:	3714      	adds	r7, #20
 80072b0:	46bd      	mov	sp, r7
 80072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b6:	4770      	bx	lr
 80072b8:	e000ed00 	.word	0xe000ed00

080072bc <__NVIC_GetPriorityGrouping>:
{
 80072bc:	b480      	push	{r7}
 80072be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80072c0:	4b04      	ldr	r3, [pc, #16]	@ (80072d4 <__NVIC_GetPriorityGrouping+0x18>)
 80072c2:	68db      	ldr	r3, [r3, #12]
 80072c4:	0a1b      	lsrs	r3, r3, #8
 80072c6:	f003 0307 	and.w	r3, r3, #7
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr
 80072d4:	e000ed00 	.word	0xe000ed00

080072d8 <__NVIC_EnableIRQ>:
{
 80072d8:	b480      	push	{r7}
 80072da:	b083      	sub	sp, #12
 80072dc:	af00      	add	r7, sp, #0
 80072de:	4603      	mov	r3, r0
 80072e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80072e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	db0b      	blt.n	8007302 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80072ea:	79fb      	ldrb	r3, [r7, #7]
 80072ec:	f003 021f 	and.w	r2, r3, #31
 80072f0:	4907      	ldr	r1, [pc, #28]	@ (8007310 <__NVIC_EnableIRQ+0x38>)
 80072f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072f6:	095b      	lsrs	r3, r3, #5
 80072f8:	2001      	movs	r0, #1
 80072fa:	fa00 f202 	lsl.w	r2, r0, r2
 80072fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007302:	bf00      	nop
 8007304:	370c      	adds	r7, #12
 8007306:	46bd      	mov	sp, r7
 8007308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730c:	4770      	bx	lr
 800730e:	bf00      	nop
 8007310:	e000e100 	.word	0xe000e100

08007314 <__NVIC_SetPriority>:
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	4603      	mov	r3, r0
 800731c:	6039      	str	r1, [r7, #0]
 800731e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007320:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007324:	2b00      	cmp	r3, #0
 8007326:	db0a      	blt.n	800733e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	b2da      	uxtb	r2, r3
 800732c:	490c      	ldr	r1, [pc, #48]	@ (8007360 <__NVIC_SetPriority+0x4c>)
 800732e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007332:	0112      	lsls	r2, r2, #4
 8007334:	b2d2      	uxtb	r2, r2
 8007336:	440b      	add	r3, r1
 8007338:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800733c:	e00a      	b.n	8007354 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	b2da      	uxtb	r2, r3
 8007342:	4908      	ldr	r1, [pc, #32]	@ (8007364 <__NVIC_SetPriority+0x50>)
 8007344:	79fb      	ldrb	r3, [r7, #7]
 8007346:	f003 030f 	and.w	r3, r3, #15
 800734a:	3b04      	subs	r3, #4
 800734c:	0112      	lsls	r2, r2, #4
 800734e:	b2d2      	uxtb	r2, r2
 8007350:	440b      	add	r3, r1
 8007352:	761a      	strb	r2, [r3, #24]
}
 8007354:	bf00      	nop
 8007356:	370c      	adds	r7, #12
 8007358:	46bd      	mov	sp, r7
 800735a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735e:	4770      	bx	lr
 8007360:	e000e100 	.word	0xe000e100
 8007364:	e000ed00 	.word	0xe000ed00

08007368 <NVIC_EncodePriority>:
{
 8007368:	b480      	push	{r7}
 800736a:	b089      	sub	sp, #36	@ 0x24
 800736c:	af00      	add	r7, sp, #0
 800736e:	60f8      	str	r0, [r7, #12]
 8007370:	60b9      	str	r1, [r7, #8]
 8007372:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	f003 0307 	and.w	r3, r3, #7
 800737a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800737c:	69fb      	ldr	r3, [r7, #28]
 800737e:	f1c3 0307 	rsb	r3, r3, #7
 8007382:	2b04      	cmp	r3, #4
 8007384:	bf28      	it	cs
 8007386:	2304      	movcs	r3, #4
 8007388:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800738a:	69fb      	ldr	r3, [r7, #28]
 800738c:	3304      	adds	r3, #4
 800738e:	2b06      	cmp	r3, #6
 8007390:	d902      	bls.n	8007398 <NVIC_EncodePriority+0x30>
 8007392:	69fb      	ldr	r3, [r7, #28]
 8007394:	3b03      	subs	r3, #3
 8007396:	e000      	b.n	800739a <NVIC_EncodePriority+0x32>
 8007398:	2300      	movs	r3, #0
 800739a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800739c:	f04f 32ff 	mov.w	r2, #4294967295
 80073a0:	69bb      	ldr	r3, [r7, #24]
 80073a2:	fa02 f303 	lsl.w	r3, r2, r3
 80073a6:	43da      	mvns	r2, r3
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	401a      	ands	r2, r3
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80073b0:	f04f 31ff 	mov.w	r1, #4294967295
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	fa01 f303 	lsl.w	r3, r1, r3
 80073ba:	43d9      	mvns	r1, r3
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80073c0:	4313      	orrs	r3, r2
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3724      	adds	r7, #36	@ 0x24
 80073c6:	46bd      	mov	sp, r7
 80073c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073cc:	4770      	bx	lr
	...

080073d0 <SysTick_Config>:
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b082      	sub	sp, #8
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	3b01      	subs	r3, #1
 80073dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80073e0:	d301      	bcc.n	80073e6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80073e2:	2301      	movs	r3, #1
 80073e4:	e00f      	b.n	8007406 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80073e6:	4a0a      	ldr	r2, [pc, #40]	@ (8007410 <SysTick_Config+0x40>)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	3b01      	subs	r3, #1
 80073ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80073ee:	210f      	movs	r1, #15
 80073f0:	f04f 30ff 	mov.w	r0, #4294967295
 80073f4:	f7ff ff8e 	bl	8007314 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80073f8:	4b05      	ldr	r3, [pc, #20]	@ (8007410 <SysTick_Config+0x40>)
 80073fa:	2200      	movs	r2, #0
 80073fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80073fe:	4b04      	ldr	r3, [pc, #16]	@ (8007410 <SysTick_Config+0x40>)
 8007400:	2207      	movs	r2, #7
 8007402:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8007404:	2300      	movs	r3, #0
}
 8007406:	4618      	mov	r0, r3
 8007408:	3708      	adds	r7, #8
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}
 800740e:	bf00      	nop
 8007410:	e000e010 	.word	0xe000e010

08007414 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b082      	sub	sp, #8
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2b07      	cmp	r3, #7
 8007420:	d00f      	beq.n	8007442 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2b06      	cmp	r3, #6
 8007426:	d00c      	beq.n	8007442 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2b05      	cmp	r3, #5
 800742c:	d009      	beq.n	8007442 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2b04      	cmp	r3, #4
 8007432:	d006      	beq.n	8007442 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2b03      	cmp	r3, #3
 8007438:	d003      	beq.n	8007442 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800743a:	21a6      	movs	r1, #166	@ 0xa6
 800743c:	4804      	ldr	r0, [pc, #16]	@ (8007450 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800743e:	f7ff f8e3 	bl	8006608 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f7ff ff16 	bl	8007274 <__NVIC_SetPriorityGrouping>
}
 8007448:	bf00      	nop
 800744a:	3708      	adds	r7, #8
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}
 8007450:	0801102c 	.word	0x0801102c

08007454 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b086      	sub	sp, #24
 8007458:	af00      	add	r7, sp, #0
 800745a:	4603      	mov	r3, r0
 800745c:	60b9      	str	r1, [r7, #8]
 800745e:	607a      	str	r2, [r7, #4]
 8007460:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007462:	2300      	movs	r3, #0
 8007464:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2b0f      	cmp	r3, #15
 800746a:	d903      	bls.n	8007474 <HAL_NVIC_SetPriority+0x20>
 800746c:	21be      	movs	r1, #190	@ 0xbe
 800746e:	480e      	ldr	r0, [pc, #56]	@ (80074a8 <HAL_NVIC_SetPriority+0x54>)
 8007470:	f7ff f8ca 	bl	8006608 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	2b0f      	cmp	r3, #15
 8007478:	d903      	bls.n	8007482 <HAL_NVIC_SetPriority+0x2e>
 800747a:	21bf      	movs	r1, #191	@ 0xbf
 800747c:	480a      	ldr	r0, [pc, #40]	@ (80074a8 <HAL_NVIC_SetPriority+0x54>)
 800747e:	f7ff f8c3 	bl	8006608 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 8007482:	f7ff ff1b 	bl	80072bc <__NVIC_GetPriorityGrouping>
 8007486:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007488:	687a      	ldr	r2, [r7, #4]
 800748a:	68b9      	ldr	r1, [r7, #8]
 800748c:	6978      	ldr	r0, [r7, #20]
 800748e:	f7ff ff6b 	bl	8007368 <NVIC_EncodePriority>
 8007492:	4602      	mov	r2, r0
 8007494:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007498:	4611      	mov	r1, r2
 800749a:	4618      	mov	r0, r3
 800749c:	f7ff ff3a 	bl	8007314 <__NVIC_SetPriority>
}
 80074a0:	bf00      	nop
 80074a2:	3718      	adds	r7, #24
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}
 80074a8:	0801102c 	.word	0x0801102c

080074ac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b082      	sub	sp, #8
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	4603      	mov	r3, r0
 80074b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80074b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	da03      	bge.n	80074c6 <HAL_NVIC_EnableIRQ+0x1a>
 80074be:	21d2      	movs	r1, #210	@ 0xd2
 80074c0:	4805      	ldr	r0, [pc, #20]	@ (80074d8 <HAL_NVIC_EnableIRQ+0x2c>)
 80074c2:	f7ff f8a1 	bl	8006608 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80074c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7ff ff04 	bl	80072d8 <__NVIC_EnableIRQ>
}
 80074d0:	bf00      	nop
 80074d2:	3708      	adds	r7, #8
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	0801102c 	.word	0x0801102c

080074dc <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b082      	sub	sp, #8
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f7ff ff73 	bl	80073d0 <SysTick_Config>
 80074ea:	4603      	mov	r3, r0
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	3708      	adds	r7, #8
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}

080074f4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b084      	sub	sp, #16
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d101      	bne.n	8007506 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	e19d      	b.n	8007842 <HAL_DMA_Init+0x34e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4a79      	ldr	r2, [pc, #484]	@ (80076f0 <HAL_DMA_Init+0x1fc>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d044      	beq.n	800759a <HAL_DMA_Init+0xa6>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a77      	ldr	r2, [pc, #476]	@ (80076f4 <HAL_DMA_Init+0x200>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d03f      	beq.n	800759a <HAL_DMA_Init+0xa6>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4a76      	ldr	r2, [pc, #472]	@ (80076f8 <HAL_DMA_Init+0x204>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d03a      	beq.n	800759a <HAL_DMA_Init+0xa6>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a74      	ldr	r2, [pc, #464]	@ (80076fc <HAL_DMA_Init+0x208>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d035      	beq.n	800759a <HAL_DMA_Init+0xa6>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4a73      	ldr	r2, [pc, #460]	@ (8007700 <HAL_DMA_Init+0x20c>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d030      	beq.n	800759a <HAL_DMA_Init+0xa6>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4a71      	ldr	r2, [pc, #452]	@ (8007704 <HAL_DMA_Init+0x210>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d02b      	beq.n	800759a <HAL_DMA_Init+0xa6>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	4a70      	ldr	r2, [pc, #448]	@ (8007708 <HAL_DMA_Init+0x214>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d026      	beq.n	800759a <HAL_DMA_Init+0xa6>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a6e      	ldr	r2, [pc, #440]	@ (800770c <HAL_DMA_Init+0x218>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d021      	beq.n	800759a <HAL_DMA_Init+0xa6>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	4a6d      	ldr	r2, [pc, #436]	@ (8007710 <HAL_DMA_Init+0x21c>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d01c      	beq.n	800759a <HAL_DMA_Init+0xa6>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a6b      	ldr	r2, [pc, #428]	@ (8007714 <HAL_DMA_Init+0x220>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d017      	beq.n	800759a <HAL_DMA_Init+0xa6>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a6a      	ldr	r2, [pc, #424]	@ (8007718 <HAL_DMA_Init+0x224>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d012      	beq.n	800759a <HAL_DMA_Init+0xa6>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a68      	ldr	r2, [pc, #416]	@ (800771c <HAL_DMA_Init+0x228>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d00d      	beq.n	800759a <HAL_DMA_Init+0xa6>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	4a67      	ldr	r2, [pc, #412]	@ (8007720 <HAL_DMA_Init+0x22c>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d008      	beq.n	800759a <HAL_DMA_Init+0xa6>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a65      	ldr	r2, [pc, #404]	@ (8007724 <HAL_DMA_Init+0x230>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d003      	beq.n	800759a <HAL_DMA_Init+0xa6>
 8007592:	21a5      	movs	r1, #165	@ 0xa5
 8007594:	4864      	ldr	r0, [pc, #400]	@ (8007728 <HAL_DMA_Init+0x234>)
 8007596:	f7ff f837 	bl	8006608 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d00c      	beq.n	80075bc <HAL_DMA_Init+0xc8>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	689b      	ldr	r3, [r3, #8]
 80075a6:	2b10      	cmp	r3, #16
 80075a8:	d008      	beq.n	80075bc <HAL_DMA_Init+0xc8>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	689b      	ldr	r3, [r3, #8]
 80075ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80075b2:	d003      	beq.n	80075bc <HAL_DMA_Init+0xc8>
 80075b4:	21a6      	movs	r1, #166	@ 0xa6
 80075b6:	485c      	ldr	r0, [pc, #368]	@ (8007728 <HAL_DMA_Init+0x234>)
 80075b8:	f7ff f826 	bl	8006608 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	68db      	ldr	r3, [r3, #12]
 80075c0:	2b40      	cmp	r3, #64	@ 0x40
 80075c2:	d007      	beq.n	80075d4 <HAL_DMA_Init+0xe0>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	68db      	ldr	r3, [r3, #12]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d003      	beq.n	80075d4 <HAL_DMA_Init+0xe0>
 80075cc:	21a7      	movs	r1, #167	@ 0xa7
 80075ce:	4856      	ldr	r0, [pc, #344]	@ (8007728 <HAL_DMA_Init+0x234>)
 80075d0:	f7ff f81a 	bl	8006608 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	691b      	ldr	r3, [r3, #16]
 80075d8:	2b80      	cmp	r3, #128	@ 0x80
 80075da:	d007      	beq.n	80075ec <HAL_DMA_Init+0xf8>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	691b      	ldr	r3, [r3, #16]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d003      	beq.n	80075ec <HAL_DMA_Init+0xf8>
 80075e4:	21a8      	movs	r1, #168	@ 0xa8
 80075e6:	4850      	ldr	r0, [pc, #320]	@ (8007728 <HAL_DMA_Init+0x234>)
 80075e8:	f7ff f80e 	bl	8006608 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	695b      	ldr	r3, [r3, #20]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d00d      	beq.n	8007610 <HAL_DMA_Init+0x11c>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	695b      	ldr	r3, [r3, #20]
 80075f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075fc:	d008      	beq.n	8007610 <HAL_DMA_Init+0x11c>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	695b      	ldr	r3, [r3, #20]
 8007602:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007606:	d003      	beq.n	8007610 <HAL_DMA_Init+0x11c>
 8007608:	21a9      	movs	r1, #169	@ 0xa9
 800760a:	4847      	ldr	r0, [pc, #284]	@ (8007728 <HAL_DMA_Init+0x234>)
 800760c:	f7fe fffc 	bl	8006608 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	699b      	ldr	r3, [r3, #24]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d00d      	beq.n	8007634 <HAL_DMA_Init+0x140>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	699b      	ldr	r3, [r3, #24]
 800761c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007620:	d008      	beq.n	8007634 <HAL_DMA_Init+0x140>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	699b      	ldr	r3, [r3, #24]
 8007626:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800762a:	d003      	beq.n	8007634 <HAL_DMA_Init+0x140>
 800762c:	21aa      	movs	r1, #170	@ 0xaa
 800762e:	483e      	ldr	r0, [pc, #248]	@ (8007728 <HAL_DMA_Init+0x234>)
 8007630:	f7fe ffea 	bl	8006608 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	69db      	ldr	r3, [r3, #28]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d007      	beq.n	800764c <HAL_DMA_Init+0x158>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	69db      	ldr	r3, [r3, #28]
 8007640:	2b20      	cmp	r3, #32
 8007642:	d003      	beq.n	800764c <HAL_DMA_Init+0x158>
 8007644:	21ab      	movs	r1, #171	@ 0xab
 8007646:	4838      	ldr	r0, [pc, #224]	@ (8007728 <HAL_DMA_Init+0x234>)
 8007648:	f7fe ffde 	bl	8006608 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6a1b      	ldr	r3, [r3, #32]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d012      	beq.n	800767a <HAL_DMA_Init+0x186>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6a1b      	ldr	r3, [r3, #32]
 8007658:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800765c:	d00d      	beq.n	800767a <HAL_DMA_Init+0x186>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6a1b      	ldr	r3, [r3, #32]
 8007662:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007666:	d008      	beq.n	800767a <HAL_DMA_Init+0x186>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6a1b      	ldr	r3, [r3, #32]
 800766c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007670:	d003      	beq.n	800767a <HAL_DMA_Init+0x186>
 8007672:	21ac      	movs	r1, #172	@ 0xac
 8007674:	482c      	ldr	r0, [pc, #176]	@ (8007728 <HAL_DMA_Init+0x234>)
 8007676:	f7fe ffc7 	bl	8006608 <assert_failed>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	685b      	ldr	r3, [r3, #4]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d01f      	beq.n	80076c2 <HAL_DMA_Init+0x1ce>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	2b01      	cmp	r3, #1
 8007688:	d01b      	beq.n	80076c2 <HAL_DMA_Init+0x1ce>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	2b02      	cmp	r3, #2
 8007690:	d017      	beq.n	80076c2 <HAL_DMA_Init+0x1ce>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	2b03      	cmp	r3, #3
 8007698:	d013      	beq.n	80076c2 <HAL_DMA_Init+0x1ce>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	685b      	ldr	r3, [r3, #4]
 800769e:	2b04      	cmp	r3, #4
 80076a0:	d00f      	beq.n	80076c2 <HAL_DMA_Init+0x1ce>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	2b05      	cmp	r3, #5
 80076a8:	d00b      	beq.n	80076c2 <HAL_DMA_Init+0x1ce>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	2b06      	cmp	r3, #6
 80076b0:	d007      	beq.n	80076c2 <HAL_DMA_Init+0x1ce>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	2b07      	cmp	r3, #7
 80076b8:	d003      	beq.n	80076c2 <HAL_DMA_Init+0x1ce>
 80076ba:	21ae      	movs	r1, #174	@ 0xae
 80076bc:	481a      	ldr	r0, [pc, #104]	@ (8007728 <HAL_DMA_Init+0x234>)
 80076be:	f7fe ffa3 	bl	8006608 <assert_failed>

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	461a      	mov	r2, r3
 80076c8:	4b18      	ldr	r3, [pc, #96]	@ (800772c <HAL_DMA_Init+0x238>)
 80076ca:	429a      	cmp	r2, r3
 80076cc:	d836      	bhi.n	800773c <HAL_DMA_Init+0x248>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	461a      	mov	r2, r3
 80076d4:	4b16      	ldr	r3, [pc, #88]	@ (8007730 <HAL_DMA_Init+0x23c>)
 80076d6:	4413      	add	r3, r2
 80076d8:	4a16      	ldr	r2, [pc, #88]	@ (8007734 <HAL_DMA_Init+0x240>)
 80076da:	fba2 2303 	umull	r2, r3, r2, r3
 80076de:	091b      	lsrs	r3, r3, #4
 80076e0:	009a      	lsls	r2, r3, #2
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	4a13      	ldr	r2, [pc, #76]	@ (8007738 <HAL_DMA_Init+0x244>)
 80076ea:	641a      	str	r2, [r3, #64]	@ 0x40
 80076ec:	e035      	b.n	800775a <HAL_DMA_Init+0x266>
 80076ee:	bf00      	nop
 80076f0:	40020008 	.word	0x40020008
 80076f4:	4002001c 	.word	0x4002001c
 80076f8:	40020030 	.word	0x40020030
 80076fc:	40020044 	.word	0x40020044
 8007700:	40020058 	.word	0x40020058
 8007704:	4002006c 	.word	0x4002006c
 8007708:	40020080 	.word	0x40020080
 800770c:	40020408 	.word	0x40020408
 8007710:	4002041c 	.word	0x4002041c
 8007714:	40020430 	.word	0x40020430
 8007718:	40020444 	.word	0x40020444
 800771c:	40020458 	.word	0x40020458
 8007720:	4002046c 	.word	0x4002046c
 8007724:	40020480 	.word	0x40020480
 8007728:	08011068 	.word	0x08011068
 800772c:	40020407 	.word	0x40020407
 8007730:	bffdfff8 	.word	0xbffdfff8
 8007734:	cccccccd 	.word	0xcccccccd
 8007738:	40020000 	.word	0x40020000
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	461a      	mov	r2, r3
 8007742:	4b42      	ldr	r3, [pc, #264]	@ (800784c <HAL_DMA_Init+0x358>)
 8007744:	4413      	add	r3, r2
 8007746:	4a42      	ldr	r2, [pc, #264]	@ (8007850 <HAL_DMA_Init+0x35c>)
 8007748:	fba2 2303 	umull	r2, r3, r2, r3
 800774c:	091b      	lsrs	r3, r3, #4
 800774e:	009a      	lsls	r2, r3, #2
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	4a3f      	ldr	r2, [pc, #252]	@ (8007854 <HAL_DMA_Init+0x360>)
 8007758:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2202      	movs	r2, #2
 800775e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8007770:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007774:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800777e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	691b      	ldr	r3, [r3, #16]
 8007784:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800778a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	699b      	ldr	r3, [r3, #24]
 8007790:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007796:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6a1b      	ldr	r3, [r3, #32]
 800779c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800779e:	68fa      	ldr	r2, [r7, #12]
 80077a0:	4313      	orrs	r3, r2
 80077a2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	68fa      	ldr	r2, [r7, #12]
 80077aa:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	689b      	ldr	r3, [r3, #8]
 80077b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80077b4:	d039      	beq.n	800782a <HAL_DMA_Init+0x336>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077ba:	4a27      	ldr	r2, [pc, #156]	@ (8007858 <HAL_DMA_Init+0x364>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d11a      	bne.n	80077f6 <HAL_DMA_Init+0x302>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80077c0:	4b26      	ldr	r3, [pc, #152]	@ (800785c <HAL_DMA_Init+0x368>)
 80077c2:	681a      	ldr	r2, [r3, #0]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077c8:	f003 031c 	and.w	r3, r3, #28
 80077cc:	210f      	movs	r1, #15
 80077ce:	fa01 f303 	lsl.w	r3, r1, r3
 80077d2:	43db      	mvns	r3, r3
 80077d4:	4921      	ldr	r1, [pc, #132]	@ (800785c <HAL_DMA_Init+0x368>)
 80077d6:	4013      	ands	r3, r2
 80077d8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80077da:	4b20      	ldr	r3, [pc, #128]	@ (800785c <HAL_DMA_Init+0x368>)
 80077dc:	681a      	ldr	r2, [r3, #0]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6859      	ldr	r1, [r3, #4]
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077e6:	f003 031c 	and.w	r3, r3, #28
 80077ea:	fa01 f303 	lsl.w	r3, r1, r3
 80077ee:	491b      	ldr	r1, [pc, #108]	@ (800785c <HAL_DMA_Init+0x368>)
 80077f0:	4313      	orrs	r3, r2
 80077f2:	600b      	str	r3, [r1, #0]
 80077f4:	e019      	b.n	800782a <HAL_DMA_Init+0x336>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80077f6:	4b1a      	ldr	r3, [pc, #104]	@ (8007860 <HAL_DMA_Init+0x36c>)
 80077f8:	681a      	ldr	r2, [r3, #0]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077fe:	f003 031c 	and.w	r3, r3, #28
 8007802:	210f      	movs	r1, #15
 8007804:	fa01 f303 	lsl.w	r3, r1, r3
 8007808:	43db      	mvns	r3, r3
 800780a:	4915      	ldr	r1, [pc, #84]	@ (8007860 <HAL_DMA_Init+0x36c>)
 800780c:	4013      	ands	r3, r2
 800780e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007810:	4b13      	ldr	r3, [pc, #76]	@ (8007860 <HAL_DMA_Init+0x36c>)
 8007812:	681a      	ldr	r2, [r3, #0]
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6859      	ldr	r1, [r3, #4]
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800781c:	f003 031c 	and.w	r3, r3, #28
 8007820:	fa01 f303 	lsl.w	r3, r1, r3
 8007824:	490e      	ldr	r1, [pc, #56]	@ (8007860 <HAL_DMA_Init+0x36c>)
 8007826:	4313      	orrs	r3, r2
 8007828:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2200      	movs	r2, #0
 800782e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2201      	movs	r2, #1
 8007834:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2200      	movs	r2, #0
 800783c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007840:	2300      	movs	r3, #0
}
 8007842:	4618      	mov	r0, r3
 8007844:	3710      	adds	r7, #16
 8007846:	46bd      	mov	sp, r7
 8007848:	bd80      	pop	{r7, pc}
 800784a:	bf00      	nop
 800784c:	bffdfbf8 	.word	0xbffdfbf8
 8007850:	cccccccd 	.word	0xcccccccd
 8007854:	40020400 	.word	0x40020400
 8007858:	40020000 	.word	0x40020000
 800785c:	400200a8 	.word	0x400200a8
 8007860:	400204a8 	.word	0x400204a8

08007864 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b086      	sub	sp, #24
 8007868:	af00      	add	r7, sp, #0
 800786a:	60f8      	str	r0, [r7, #12]
 800786c:	60b9      	str	r1, [r7, #8]
 800786e:	607a      	str	r2, [r7, #4]
 8007870:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007872:	2300      	movs	r3, #0
 8007874:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d003      	beq.n	8007884 <HAL_DMA_Start_IT+0x20>
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007882:	d304      	bcc.n	800788e <HAL_DMA_Start_IT+0x2a>
 8007884:	f240 11df 	movw	r1, #479	@ 0x1df
 8007888:	482c      	ldr	r0, [pc, #176]	@ (800793c <HAL_DMA_Start_IT+0xd8>)
 800788a:	f7fe febd 	bl	8006608 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007894:	2b01      	cmp	r3, #1
 8007896:	d101      	bne.n	800789c <HAL_DMA_Start_IT+0x38>
 8007898:	2302      	movs	r3, #2
 800789a:	e04b      	b.n	8007934 <HAL_DMA_Start_IT+0xd0>
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	2201      	movs	r2, #1
 80078a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	2b01      	cmp	r3, #1
 80078ae:	d13a      	bne.n	8007926 <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2202      	movs	r2, #2
 80078b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2200      	movs	r2, #0
 80078bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	681a      	ldr	r2, [r3, #0]
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f022 0201 	bic.w	r2, r2, #1
 80078cc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	687a      	ldr	r2, [r7, #4]
 80078d2:	68b9      	ldr	r1, [r7, #8]
 80078d4:	68f8      	ldr	r0, [r7, #12]
 80078d6:	f000 f923 	bl	8007b20 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d008      	beq.n	80078f4 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	681a      	ldr	r2, [r3, #0]
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f042 020e 	orr.w	r2, r2, #14
 80078f0:	601a      	str	r2, [r3, #0]
 80078f2:	e00f      	b.n	8007914 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f022 0204 	bic.w	r2, r2, #4
 8007902:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f042 020a 	orr.w	r2, r2, #10
 8007912:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f042 0201 	orr.w	r2, r2, #1
 8007922:	601a      	str	r2, [r3, #0]
 8007924:	e005      	b.n	8007932 <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2200      	movs	r2, #0
 800792a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800792e:	2302      	movs	r3, #2
 8007930:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007932:	7dfb      	ldrb	r3, [r7, #23]
}
 8007934:	4618      	mov	r0, r3
 8007936:	3718      	adds	r7, #24
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}
 800793c:	08011068 	.word	0x08011068

08007940 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b084      	sub	sp, #16
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007948:	2300      	movs	r3, #0
 800794a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007952:	b2db      	uxtb	r3, r3
 8007954:	2b02      	cmp	r3, #2
 8007956:	d005      	beq.n	8007964 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2204      	movs	r2, #4
 800795c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800795e:	2301      	movs	r3, #1
 8007960:	73fb      	strb	r3, [r7, #15]
 8007962:	e029      	b.n	80079b8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	681a      	ldr	r2, [r3, #0]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f022 020e 	bic.w	r2, r2, #14
 8007972:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	681a      	ldr	r2, [r3, #0]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f022 0201 	bic.w	r2, r2, #1
 8007982:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007988:	f003 021c 	and.w	r2, r3, #28
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007990:	2101      	movs	r1, #1
 8007992:	fa01 f202 	lsl.w	r2, r1, r2
 8007996:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2201      	movs	r2, #1
 800799c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d003      	beq.n	80079b8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	4798      	blx	r3
    }
  }
  return status;
 80079b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80079ba:	4618      	mov	r0, r3
 80079bc:	3710      	adds	r7, #16
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}

080079c2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80079c2:	b580      	push	{r7, lr}
 80079c4:	b084      	sub	sp, #16
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079de:	f003 031c 	and.w	r3, r3, #28
 80079e2:	2204      	movs	r2, #4
 80079e4:	409a      	lsls	r2, r3
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	4013      	ands	r3, r2
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d026      	beq.n	8007a3c <HAL_DMA_IRQHandler+0x7a>
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	f003 0304 	and.w	r3, r3, #4
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d021      	beq.n	8007a3c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f003 0320 	and.w	r3, r3, #32
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d107      	bne.n	8007a16 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f022 0204 	bic.w	r2, r2, #4
 8007a14:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a1a:	f003 021c 	and.w	r2, r3, #28
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a22:	2104      	movs	r1, #4
 8007a24:	fa01 f202 	lsl.w	r2, r1, r2
 8007a28:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d071      	beq.n	8007b16 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007a3a:	e06c      	b.n	8007b16 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a40:	f003 031c 	and.w	r3, r3, #28
 8007a44:	2202      	movs	r2, #2
 8007a46:	409a      	lsls	r2, r3
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	4013      	ands	r3, r2
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d02e      	beq.n	8007aae <HAL_DMA_IRQHandler+0xec>
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	f003 0302 	and.w	r3, r3, #2
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d029      	beq.n	8007aae <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f003 0320 	and.w	r3, r3, #32
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d10b      	bne.n	8007a80 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f022 020a 	bic.w	r2, r2, #10
 8007a76:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a84:	f003 021c 	and.w	r2, r3, #28
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a8c:	2102      	movs	r1, #2
 8007a8e:	fa01 f202 	lsl.w	r2, r1, r2
 8007a92:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2200      	movs	r2, #0
 8007a98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d038      	beq.n	8007b16 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007aac:	e033      	b.n	8007b16 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ab2:	f003 031c 	and.w	r3, r3, #28
 8007ab6:	2208      	movs	r2, #8
 8007ab8:	409a      	lsls	r2, r3
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	4013      	ands	r3, r2
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d02a      	beq.n	8007b18 <HAL_DMA_IRQHandler+0x156>
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	f003 0308 	and.w	r3, r3, #8
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d025      	beq.n	8007b18 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	681a      	ldr	r2, [r3, #0]
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f022 020e 	bic.w	r2, r2, #14
 8007ada:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ae0:	f003 021c 	and.w	r2, r3, #28
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ae8:	2101      	movs	r1, #1
 8007aea:	fa01 f202 	lsl.w	r2, r1, r2
 8007aee:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2201      	movs	r2, #1
 8007af4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2201      	movs	r2, #1
 8007afa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2200      	movs	r2, #0
 8007b02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d004      	beq.n	8007b18 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007b16:	bf00      	nop
 8007b18:	bf00      	nop
}
 8007b1a:	3710      	adds	r7, #16
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}

08007b20 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b085      	sub	sp, #20
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	60f8      	str	r0, [r7, #12]
 8007b28:	60b9      	str	r1, [r7, #8]
 8007b2a:	607a      	str	r2, [r7, #4]
 8007b2c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b32:	f003 021c 	and.w	r2, r3, #28
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b3a:	2101      	movs	r1, #1
 8007b3c:	fa01 f202 	lsl.w	r2, r1, r2
 8007b40:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	683a      	ldr	r2, [r7, #0]
 8007b48:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	2b10      	cmp	r3, #16
 8007b50:	d108      	bne.n	8007b64 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	68ba      	ldr	r2, [r7, #8]
 8007b60:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007b62:	e007      	b.n	8007b74 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	68ba      	ldr	r2, [r7, #8]
 8007b6a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	687a      	ldr	r2, [r7, #4]
 8007b72:	60da      	str	r2, [r3, #12]
}
 8007b74:	bf00      	nop
 8007b76:	3714      	adds	r7, #20
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7e:	4770      	bx	lr

08007b80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b086      	sub	sp, #24
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
 8007b88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007b94:	d01f      	beq.n	8007bd6 <HAL_GPIO_Init+0x56>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	4a3c      	ldr	r2, [pc, #240]	@ (8007c8c <HAL_GPIO_Init+0x10c>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d01b      	beq.n	8007bd6 <HAL_GPIO_Init+0x56>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	4a3b      	ldr	r2, [pc, #236]	@ (8007c90 <HAL_GPIO_Init+0x110>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d017      	beq.n	8007bd6 <HAL_GPIO_Init+0x56>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	4a3a      	ldr	r2, [pc, #232]	@ (8007c94 <HAL_GPIO_Init+0x114>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d013      	beq.n	8007bd6 <HAL_GPIO_Init+0x56>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	4a39      	ldr	r2, [pc, #228]	@ (8007c98 <HAL_GPIO_Init+0x118>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d00f      	beq.n	8007bd6 <HAL_GPIO_Init+0x56>
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	4a38      	ldr	r2, [pc, #224]	@ (8007c9c <HAL_GPIO_Init+0x11c>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d00b      	beq.n	8007bd6 <HAL_GPIO_Init+0x56>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	4a37      	ldr	r2, [pc, #220]	@ (8007ca0 <HAL_GPIO_Init+0x120>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d007      	beq.n	8007bd6 <HAL_GPIO_Init+0x56>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	4a36      	ldr	r2, [pc, #216]	@ (8007ca4 <HAL_GPIO_Init+0x124>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d003      	beq.n	8007bd6 <HAL_GPIO_Init+0x56>
 8007bce:	21aa      	movs	r1, #170	@ 0xaa
 8007bd0:	4835      	ldr	r0, [pc, #212]	@ (8007ca8 <HAL_GPIO_Init+0x128>)
 8007bd2:	f7fe fd19 	bl	8006608 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d004      	beq.n	8007bea <HAL_GPIO_Init+0x6a>
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007be8:	d303      	bcc.n	8007bf2 <HAL_GPIO_Init+0x72>
 8007bea:	21ab      	movs	r1, #171	@ 0xab
 8007bec:	482e      	ldr	r0, [pc, #184]	@ (8007ca8 <HAL_GPIO_Init+0x128>)
 8007bee:	f7fe fd0b 	bl	8006608 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	f000 823d 	beq.w	8008076 <HAL_GPIO_Init+0x4f6>
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	685b      	ldr	r3, [r3, #4]
 8007c00:	2b01      	cmp	r3, #1
 8007c02:	f000 8238 	beq.w	8008076 <HAL_GPIO_Init+0x4f6>
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	685b      	ldr	r3, [r3, #4]
 8007c0a:	2b11      	cmp	r3, #17
 8007c0c:	f000 8233 	beq.w	8008076 <HAL_GPIO_Init+0x4f6>
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	685b      	ldr	r3, [r3, #4]
 8007c14:	2b02      	cmp	r3, #2
 8007c16:	f000 822e 	beq.w	8008076 <HAL_GPIO_Init+0x4f6>
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	685b      	ldr	r3, [r3, #4]
 8007c1e:	2b12      	cmp	r3, #18
 8007c20:	f000 8229 	beq.w	8008076 <HAL_GPIO_Init+0x4f6>
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	685b      	ldr	r3, [r3, #4]
 8007c28:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8007c2c:	f000 8223 	beq.w	8008076 <HAL_GPIO_Init+0x4f6>
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8007c38:	f000 821d 	beq.w	8008076 <HAL_GPIO_Init+0x4f6>
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	685b      	ldr	r3, [r3, #4]
 8007c40:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8007c44:	f000 8217 	beq.w	8008076 <HAL_GPIO_Init+0x4f6>
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	685b      	ldr	r3, [r3, #4]
 8007c4c:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8007c50:	f000 8211 	beq.w	8008076 <HAL_GPIO_Init+0x4f6>
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	685b      	ldr	r3, [r3, #4]
 8007c58:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8007c5c:	f000 820b 	beq.w	8008076 <HAL_GPIO_Init+0x4f6>
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	685b      	ldr	r3, [r3, #4]
 8007c64:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8007c68:	f000 8205 	beq.w	8008076 <HAL_GPIO_Init+0x4f6>
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	685b      	ldr	r3, [r3, #4]
 8007c70:	2b03      	cmp	r3, #3
 8007c72:	f000 8200 	beq.w	8008076 <HAL_GPIO_Init+0x4f6>
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	2b0b      	cmp	r3, #11
 8007c7c:	f000 81fb 	beq.w	8008076 <HAL_GPIO_Init+0x4f6>
 8007c80:	21ac      	movs	r1, #172	@ 0xac
 8007c82:	4809      	ldr	r0, [pc, #36]	@ (8007ca8 <HAL_GPIO_Init+0x128>)
 8007c84:	f7fe fcc0 	bl	8006608 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007c88:	e1f5      	b.n	8008076 <HAL_GPIO_Init+0x4f6>
 8007c8a:	bf00      	nop
 8007c8c:	48000400 	.word	0x48000400
 8007c90:	48000800 	.word	0x48000800
 8007c94:	48000c00 	.word	0x48000c00
 8007c98:	48001000 	.word	0x48001000
 8007c9c:	48001400 	.word	0x48001400
 8007ca0:	48001800 	.word	0x48001800
 8007ca4:	48001c00 	.word	0x48001c00
 8007ca8:	080110a0 	.word	0x080110a0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	681a      	ldr	r2, [r3, #0]
 8007cb0:	2101      	movs	r1, #1
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8007cb8:	4013      	ands	r3, r2
 8007cba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	f000 81d6 	beq.w	8008070 <HAL_GPIO_Init+0x4f0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	f003 0303 	and.w	r3, r3, #3
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d005      	beq.n	8007cdc <HAL_GPIO_Init+0x15c>
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	f003 0303 	and.w	r3, r3, #3
 8007cd8:	2b02      	cmp	r3, #2
 8007cda:	d144      	bne.n	8007d66 <HAL_GPIO_Init+0x1e6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	68db      	ldr	r3, [r3, #12]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d00f      	beq.n	8007d04 <HAL_GPIO_Init+0x184>
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d00b      	beq.n	8007d04 <HAL_GPIO_Init+0x184>
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	68db      	ldr	r3, [r3, #12]
 8007cf0:	2b02      	cmp	r3, #2
 8007cf2:	d007      	beq.n	8007d04 <HAL_GPIO_Init+0x184>
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	68db      	ldr	r3, [r3, #12]
 8007cf8:	2b03      	cmp	r3, #3
 8007cfa:	d003      	beq.n	8007d04 <HAL_GPIO_Init+0x184>
 8007cfc:	21bb      	movs	r1, #187	@ 0xbb
 8007cfe:	489c      	ldr	r0, [pc, #624]	@ (8007f70 <HAL_GPIO_Init+0x3f0>)
 8007d00:	f7fe fc82 	bl	8006608 <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	689b      	ldr	r3, [r3, #8]
 8007d08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	005b      	lsls	r3, r3, #1
 8007d0e:	2203      	movs	r2, #3
 8007d10:	fa02 f303 	lsl.w	r3, r2, r3
 8007d14:	43db      	mvns	r3, r3
 8007d16:	693a      	ldr	r2, [r7, #16]
 8007d18:	4013      	ands	r3, r2
 8007d1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	68da      	ldr	r2, [r3, #12]
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	005b      	lsls	r3, r3, #1
 8007d24:	fa02 f303 	lsl.w	r3, r2, r3
 8007d28:	693a      	ldr	r2, [r7, #16]
 8007d2a:	4313      	orrs	r3, r2
 8007d2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	693a      	ldr	r2, [r7, #16]
 8007d32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	685b      	ldr	r3, [r3, #4]
 8007d38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8007d42:	43db      	mvns	r3, r3
 8007d44:	693a      	ldr	r2, [r7, #16]
 8007d46:	4013      	ands	r3, r2
 8007d48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	091b      	lsrs	r3, r3, #4
 8007d50:	f003 0201 	and.w	r2, r3, #1
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	fa02 f303 	lsl.w	r3, r2, r3
 8007d5a:	693a      	ldr	r2, [r7, #16]
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	693a      	ldr	r2, [r7, #16]
 8007d64:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	685b      	ldr	r3, [r3, #4]
 8007d6a:	f003 0303 	and.w	r3, r3, #3
 8007d6e:	2b03      	cmp	r3, #3
 8007d70:	d118      	bne.n	8007da4 <HAL_GPIO_Init+0x224>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8007d78:	2201      	movs	r2, #1
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8007d80:	43db      	mvns	r3, r3
 8007d82:	693a      	ldr	r2, [r7, #16]
 8007d84:	4013      	ands	r3, r2
 8007d86:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	08db      	lsrs	r3, r3, #3
 8007d8e:	f003 0201 	and.w	r2, r3, #1
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	fa02 f303 	lsl.w	r3, r2, r3
 8007d98:	693a      	ldr	r2, [r7, #16]
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	693a      	ldr	r2, [r7, #16]
 8007da2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	f003 0303 	and.w	r3, r3, #3
 8007dac:	2b03      	cmp	r3, #3
 8007dae:	d027      	beq.n	8007e00 <HAL_GPIO_Init+0x280>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	689b      	ldr	r3, [r3, #8]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d00b      	beq.n	8007dd0 <HAL_GPIO_Init+0x250>
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	689b      	ldr	r3, [r3, #8]
 8007dbc:	2b01      	cmp	r3, #1
 8007dbe:	d007      	beq.n	8007dd0 <HAL_GPIO_Init+0x250>
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	689b      	ldr	r3, [r3, #8]
 8007dc4:	2b02      	cmp	r3, #2
 8007dc6:	d003      	beq.n	8007dd0 <HAL_GPIO_Init+0x250>
 8007dc8:	21dc      	movs	r1, #220	@ 0xdc
 8007dca:	4869      	ldr	r0, [pc, #420]	@ (8007f70 <HAL_GPIO_Init+0x3f0>)
 8007dcc:	f7fe fc1c 	bl	8006608 <assert_failed>

        temp = GPIOx->PUPDR;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	68db      	ldr	r3, [r3, #12]
 8007dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	005b      	lsls	r3, r3, #1
 8007dda:	2203      	movs	r2, #3
 8007ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8007de0:	43db      	mvns	r3, r3
 8007de2:	693a      	ldr	r2, [r7, #16]
 8007de4:	4013      	ands	r3, r2
 8007de6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	689a      	ldr	r2, [r3, #8]
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	005b      	lsls	r3, r3, #1
 8007df0:	fa02 f303 	lsl.w	r3, r2, r3
 8007df4:	693a      	ldr	r2, [r7, #16]
 8007df6:	4313      	orrs	r3, r2
 8007df8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	693a      	ldr	r2, [r7, #16]
 8007dfe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	685b      	ldr	r3, [r3, #4]
 8007e04:	f003 0303 	and.w	r3, r3, #3
 8007e08:	2b02      	cmp	r3, #2
 8007e0a:	d14f      	bne.n	8007eac <HAL_GPIO_Init+0x32c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007e12:	d01f      	beq.n	8007e54 <HAL_GPIO_Init+0x2d4>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	4a57      	ldr	r2, [pc, #348]	@ (8007f74 <HAL_GPIO_Init+0x3f4>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d01b      	beq.n	8007e54 <HAL_GPIO_Init+0x2d4>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	4a56      	ldr	r2, [pc, #344]	@ (8007f78 <HAL_GPIO_Init+0x3f8>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d017      	beq.n	8007e54 <HAL_GPIO_Init+0x2d4>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	4a55      	ldr	r2, [pc, #340]	@ (8007f7c <HAL_GPIO_Init+0x3fc>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d013      	beq.n	8007e54 <HAL_GPIO_Init+0x2d4>
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	4a54      	ldr	r2, [pc, #336]	@ (8007f80 <HAL_GPIO_Init+0x400>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d00f      	beq.n	8007e54 <HAL_GPIO_Init+0x2d4>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	4a53      	ldr	r2, [pc, #332]	@ (8007f84 <HAL_GPIO_Init+0x404>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d00b      	beq.n	8007e54 <HAL_GPIO_Init+0x2d4>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	4a52      	ldr	r2, [pc, #328]	@ (8007f88 <HAL_GPIO_Init+0x408>)
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d007      	beq.n	8007e54 <HAL_GPIO_Init+0x2d4>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	4a51      	ldr	r2, [pc, #324]	@ (8007f8c <HAL_GPIO_Init+0x40c>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d003      	beq.n	8007e54 <HAL_GPIO_Init+0x2d4>
 8007e4c:	21e8      	movs	r1, #232	@ 0xe8
 8007e4e:	4848      	ldr	r0, [pc, #288]	@ (8007f70 <HAL_GPIO_Init+0x3f0>)
 8007e50:	f7fe fbda 	bl	8006608 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	691b      	ldr	r3, [r3, #16]
 8007e58:	2b0f      	cmp	r3, #15
 8007e5a:	d903      	bls.n	8007e64 <HAL_GPIO_Init+0x2e4>
 8007e5c:	21e9      	movs	r1, #233	@ 0xe9
 8007e5e:	4844      	ldr	r0, [pc, #272]	@ (8007f70 <HAL_GPIO_Init+0x3f0>)
 8007e60:	f7fe fbd2 	bl	8006608 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	08da      	lsrs	r2, r3, #3
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	3208      	adds	r2, #8
 8007e6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e70:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	f003 0307 	and.w	r3, r3, #7
 8007e78:	009b      	lsls	r3, r3, #2
 8007e7a:	220f      	movs	r2, #15
 8007e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e80:	43db      	mvns	r3, r3
 8007e82:	693a      	ldr	r2, [r7, #16]
 8007e84:	4013      	ands	r3, r2
 8007e86:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	691a      	ldr	r2, [r3, #16]
 8007e8c:	697b      	ldr	r3, [r7, #20]
 8007e8e:	f003 0307 	and.w	r3, r3, #7
 8007e92:	009b      	lsls	r3, r3, #2
 8007e94:	fa02 f303 	lsl.w	r3, r2, r3
 8007e98:	693a      	ldr	r2, [r7, #16]
 8007e9a:	4313      	orrs	r3, r2
 8007e9c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	08da      	lsrs	r2, r3, #3
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	3208      	adds	r2, #8
 8007ea6:	6939      	ldr	r1, [r7, #16]
 8007ea8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	005b      	lsls	r3, r3, #1
 8007eb6:	2203      	movs	r2, #3
 8007eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8007ebc:	43db      	mvns	r3, r3
 8007ebe:	693a      	ldr	r2, [r7, #16]
 8007ec0:	4013      	ands	r3, r2
 8007ec2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	f003 0203 	and.w	r2, r3, #3
 8007ecc:	697b      	ldr	r3, [r7, #20]
 8007ece:	005b      	lsls	r3, r3, #1
 8007ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ed4:	693a      	ldr	r2, [r7, #16]
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	693a      	ldr	r2, [r7, #16]
 8007ede:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	685b      	ldr	r3, [r3, #4]
 8007ee4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	f000 80c1 	beq.w	8008070 <HAL_GPIO_Init+0x4f0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007eee:	4b28      	ldr	r3, [pc, #160]	@ (8007f90 <HAL_GPIO_Init+0x410>)
 8007ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ef2:	4a27      	ldr	r2, [pc, #156]	@ (8007f90 <HAL_GPIO_Init+0x410>)
 8007ef4:	f043 0301 	orr.w	r3, r3, #1
 8007ef8:	6613      	str	r3, [r2, #96]	@ 0x60
 8007efa:	4b25      	ldr	r3, [pc, #148]	@ (8007f90 <HAL_GPIO_Init+0x410>)
 8007efc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007efe:	f003 0301 	and.w	r3, r3, #1
 8007f02:	60bb      	str	r3, [r7, #8]
 8007f04:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007f06:	4a23      	ldr	r2, [pc, #140]	@ (8007f94 <HAL_GPIO_Init+0x414>)
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	089b      	lsrs	r3, r3, #2
 8007f0c:	3302      	adds	r3, #2
 8007f0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f12:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007f14:	697b      	ldr	r3, [r7, #20]
 8007f16:	f003 0303 	and.w	r3, r3, #3
 8007f1a:	009b      	lsls	r3, r3, #2
 8007f1c:	220f      	movs	r2, #15
 8007f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f22:	43db      	mvns	r3, r3
 8007f24:	693a      	ldr	r2, [r7, #16]
 8007f26:	4013      	ands	r3, r2
 8007f28:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007f30:	d03a      	beq.n	8007fa8 <HAL_GPIO_Init+0x428>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	4a0f      	ldr	r2, [pc, #60]	@ (8007f74 <HAL_GPIO_Init+0x3f4>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d034      	beq.n	8007fa4 <HAL_GPIO_Init+0x424>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	4a0e      	ldr	r2, [pc, #56]	@ (8007f78 <HAL_GPIO_Init+0x3f8>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d02e      	beq.n	8007fa0 <HAL_GPIO_Init+0x420>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	4a0d      	ldr	r2, [pc, #52]	@ (8007f7c <HAL_GPIO_Init+0x3fc>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d028      	beq.n	8007f9c <HAL_GPIO_Init+0x41c>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	4a0c      	ldr	r2, [pc, #48]	@ (8007f80 <HAL_GPIO_Init+0x400>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d022      	beq.n	8007f98 <HAL_GPIO_Init+0x418>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	4a0b      	ldr	r2, [pc, #44]	@ (8007f84 <HAL_GPIO_Init+0x404>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d007      	beq.n	8007f6a <HAL_GPIO_Init+0x3ea>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	4a0a      	ldr	r2, [pc, #40]	@ (8007f88 <HAL_GPIO_Init+0x408>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d101      	bne.n	8007f66 <HAL_GPIO_Init+0x3e6>
 8007f62:	2306      	movs	r3, #6
 8007f64:	e021      	b.n	8007faa <HAL_GPIO_Init+0x42a>
 8007f66:	2307      	movs	r3, #7
 8007f68:	e01f      	b.n	8007faa <HAL_GPIO_Init+0x42a>
 8007f6a:	2305      	movs	r3, #5
 8007f6c:	e01d      	b.n	8007faa <HAL_GPIO_Init+0x42a>
 8007f6e:	bf00      	nop
 8007f70:	080110a0 	.word	0x080110a0
 8007f74:	48000400 	.word	0x48000400
 8007f78:	48000800 	.word	0x48000800
 8007f7c:	48000c00 	.word	0x48000c00
 8007f80:	48001000 	.word	0x48001000
 8007f84:	48001400 	.word	0x48001400
 8007f88:	48001800 	.word	0x48001800
 8007f8c:	48001c00 	.word	0x48001c00
 8007f90:	40021000 	.word	0x40021000
 8007f94:	40010000 	.word	0x40010000
 8007f98:	2304      	movs	r3, #4
 8007f9a:	e006      	b.n	8007faa <HAL_GPIO_Init+0x42a>
 8007f9c:	2303      	movs	r3, #3
 8007f9e:	e004      	b.n	8007faa <HAL_GPIO_Init+0x42a>
 8007fa0:	2302      	movs	r3, #2
 8007fa2:	e002      	b.n	8007faa <HAL_GPIO_Init+0x42a>
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	e000      	b.n	8007faa <HAL_GPIO_Init+0x42a>
 8007fa8:	2300      	movs	r3, #0
 8007faa:	697a      	ldr	r2, [r7, #20]
 8007fac:	f002 0203 	and.w	r2, r2, #3
 8007fb0:	0092      	lsls	r2, r2, #2
 8007fb2:	4093      	lsls	r3, r2
 8007fb4:	693a      	ldr	r2, [r7, #16]
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8007fba:	4935      	ldr	r1, [pc, #212]	@ (8008090 <HAL_GPIO_Init+0x510>)
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	089b      	lsrs	r3, r3, #2
 8007fc0:	3302      	adds	r3, #2
 8007fc2:	693a      	ldr	r2, [r7, #16]
 8007fc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007fc8:	4b32      	ldr	r3, [pc, #200]	@ (8008094 <HAL_GPIO_Init+0x514>)
 8007fca:	689b      	ldr	r3, [r3, #8]
 8007fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	43db      	mvns	r3, r3
 8007fd2:	693a      	ldr	r2, [r7, #16]
 8007fd4:	4013      	ands	r3, r2
 8007fd6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	685b      	ldr	r3, [r3, #4]
 8007fdc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d003      	beq.n	8007fec <HAL_GPIO_Init+0x46c>
        {
          temp |= iocurrent;
 8007fe4:	693a      	ldr	r2, [r7, #16]
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007fec:	4a29      	ldr	r2, [pc, #164]	@ (8008094 <HAL_GPIO_Init+0x514>)
 8007fee:	693b      	ldr	r3, [r7, #16]
 8007ff0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007ff2:	4b28      	ldr	r3, [pc, #160]	@ (8008094 <HAL_GPIO_Init+0x514>)
 8007ff4:	68db      	ldr	r3, [r3, #12]
 8007ff6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	43db      	mvns	r3, r3
 8007ffc:	693a      	ldr	r2, [r7, #16]
 8007ffe:	4013      	ands	r3, r2
 8008000:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800800a:	2b00      	cmp	r3, #0
 800800c:	d003      	beq.n	8008016 <HAL_GPIO_Init+0x496>
        {
          temp |= iocurrent;
 800800e:	693a      	ldr	r2, [r7, #16]
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	4313      	orrs	r3, r2
 8008014:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008016:	4a1f      	ldr	r2, [pc, #124]	@ (8008094 <HAL_GPIO_Init+0x514>)
 8008018:	693b      	ldr	r3, [r7, #16]
 800801a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800801c:	4b1d      	ldr	r3, [pc, #116]	@ (8008094 <HAL_GPIO_Init+0x514>)
 800801e:	685b      	ldr	r3, [r3, #4]
 8008020:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	43db      	mvns	r3, r3
 8008026:	693a      	ldr	r2, [r7, #16]
 8008028:	4013      	ands	r3, r2
 800802a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	685b      	ldr	r3, [r3, #4]
 8008030:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008034:	2b00      	cmp	r3, #0
 8008036:	d003      	beq.n	8008040 <HAL_GPIO_Init+0x4c0>
        {
          temp |= iocurrent;
 8008038:	693a      	ldr	r2, [r7, #16]
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	4313      	orrs	r3, r2
 800803e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008040:	4a14      	ldr	r2, [pc, #80]	@ (8008094 <HAL_GPIO_Init+0x514>)
 8008042:	693b      	ldr	r3, [r7, #16]
 8008044:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8008046:	4b13      	ldr	r3, [pc, #76]	@ (8008094 <HAL_GPIO_Init+0x514>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	43db      	mvns	r3, r3
 8008050:	693a      	ldr	r2, [r7, #16]
 8008052:	4013      	ands	r3, r2
 8008054:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800805e:	2b00      	cmp	r3, #0
 8008060:	d003      	beq.n	800806a <HAL_GPIO_Init+0x4ea>
        {
          temp |= iocurrent;
 8008062:	693a      	ldr	r2, [r7, #16]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	4313      	orrs	r3, r2
 8008068:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800806a:	4a0a      	ldr	r2, [pc, #40]	@ (8008094 <HAL_GPIO_Init+0x514>)
 800806c:	693b      	ldr	r3, [r7, #16]
 800806e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	3301      	adds	r3, #1
 8008074:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	681a      	ldr	r2, [r3, #0]
 800807a:	697b      	ldr	r3, [r7, #20]
 800807c:	fa22 f303 	lsr.w	r3, r2, r3
 8008080:	2b00      	cmp	r3, #0
 8008082:	f47f ae13 	bne.w	8007cac <HAL_GPIO_Init+0x12c>
  }
}
 8008086:	bf00      	nop
 8008088:	bf00      	nop
 800808a:	3718      	adds	r7, #24
 800808c:	46bd      	mov	sp, r7
 800808e:	bd80      	pop	{r7, pc}
 8008090:	40010000 	.word	0x40010000
 8008094:	40010400 	.word	0x40010400

08008098 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b084      	sub	sp, #16
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
 80080a0:	460b      	mov	r3, r1
 80080a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80080a4:	887b      	ldrh	r3, [r7, #2]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d104      	bne.n	80080b4 <HAL_GPIO_ReadPin+0x1c>
 80080aa:	f44f 71c7 	mov.w	r1, #398	@ 0x18e
 80080ae:	4809      	ldr	r0, [pc, #36]	@ (80080d4 <HAL_GPIO_ReadPin+0x3c>)
 80080b0:	f7fe faaa 	bl	8006608 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	691a      	ldr	r2, [r3, #16]
 80080b8:	887b      	ldrh	r3, [r7, #2]
 80080ba:	4013      	ands	r3, r2
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d002      	beq.n	80080c6 <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 80080c0:	2301      	movs	r3, #1
 80080c2:	73fb      	strb	r3, [r7, #15]
 80080c4:	e001      	b.n	80080ca <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80080c6:	2300      	movs	r3, #0
 80080c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80080ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	3710      	adds	r7, #16
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bd80      	pop	{r7, pc}
 80080d4:	080110a0 	.word	0x080110a0

080080d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b082      	sub	sp, #8
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
 80080e0:	460b      	mov	r3, r1
 80080e2:	807b      	strh	r3, [r7, #2]
 80080e4:	4613      	mov	r3, r2
 80080e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80080e8:	887b      	ldrh	r3, [r7, #2]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d104      	bne.n	80080f8 <HAL_GPIO_WritePin+0x20>
 80080ee:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 80080f2:	480e      	ldr	r0, [pc, #56]	@ (800812c <HAL_GPIO_WritePin+0x54>)
 80080f4:	f7fe fa88 	bl	8006608 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80080f8:	787b      	ldrb	r3, [r7, #1]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d007      	beq.n	800810e <HAL_GPIO_WritePin+0x36>
 80080fe:	787b      	ldrb	r3, [r7, #1]
 8008100:	2b01      	cmp	r3, #1
 8008102:	d004      	beq.n	800810e <HAL_GPIO_WritePin+0x36>
 8008104:	f240 11af 	movw	r1, #431	@ 0x1af
 8008108:	4808      	ldr	r0, [pc, #32]	@ (800812c <HAL_GPIO_WritePin+0x54>)
 800810a:	f7fe fa7d 	bl	8006608 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 800810e:	787b      	ldrb	r3, [r7, #1]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d003      	beq.n	800811c <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008114:	887a      	ldrh	r2, [r7, #2]
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800811a:	e002      	b.n	8008122 <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800811c:	887a      	ldrh	r2, [r7, #2]
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008122:	bf00      	nop
 8008124:	3708      	adds	r7, #8
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}
 800812a:	bf00      	nop
 800812c:	080110a0 	.word	0x080110a0

08008130 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b084      	sub	sp, #16
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
 8008138:	460b      	mov	r3, r1
 800813a:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800813c:	887b      	ldrh	r3, [r7, #2]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d104      	bne.n	800814c <HAL_GPIO_TogglePin+0x1c>
 8008142:	f44f 71e3 	mov.w	r1, #454	@ 0x1c6
 8008146:	480a      	ldr	r0, [pc, #40]	@ (8008170 <HAL_GPIO_TogglePin+0x40>)
 8008148:	f7fe fa5e 	bl	8006608 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	695b      	ldr	r3, [r3, #20]
 8008150:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008152:	887a      	ldrh	r2, [r7, #2]
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	4013      	ands	r3, r2
 8008158:	041a      	lsls	r2, r3, #16
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	43d9      	mvns	r1, r3
 800815e:	887b      	ldrh	r3, [r7, #2]
 8008160:	400b      	ands	r3, r1
 8008162:	431a      	orrs	r2, r3
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	619a      	str	r2, [r3, #24]
}
 8008168:	bf00      	nop
 800816a:	3710      	adds	r7, #16
 800816c:	46bd      	mov	sp, r7
 800816e:	bd80      	pop	{r7, pc}
 8008170:	080110a0 	.word	0x080110a0

08008174 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b082      	sub	sp, #8
 8008178:	af00      	add	r7, sp, #0
 800817a:	4603      	mov	r3, r0
 800817c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800817e:	4b08      	ldr	r3, [pc, #32]	@ (80081a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008180:	695a      	ldr	r2, [r3, #20]
 8008182:	88fb      	ldrh	r3, [r7, #6]
 8008184:	4013      	ands	r3, r2
 8008186:	2b00      	cmp	r3, #0
 8008188:	d006      	beq.n	8008198 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800818a:	4a05      	ldr	r2, [pc, #20]	@ (80081a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800818c:	88fb      	ldrh	r3, [r7, #6]
 800818e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008190:	88fb      	ldrh	r3, [r7, #6]
 8008192:	4618      	mov	r0, r3
 8008194:	f7fe f9ce 	bl	8006534 <HAL_GPIO_EXTI_Callback>
  }
}
 8008198:	bf00      	nop
 800819a:	3708      	adds	r7, #8
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}
 80081a0:	40010400 	.word	0x40010400

080081a4 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b084      	sub	sp, #16
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d101      	bne.n	80081b6 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 80081b2:	2301      	movs	r3, #1
 80081b4:	e1f3      	b.n	800859e <HAL_LPTIM_Init+0x3fa>
  }

  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	4a8e      	ldr	r2, [pc, #568]	@ (80083f4 <HAL_LPTIM_Init+0x250>)
 80081bc:	4293      	cmp	r3, r2
 80081be:	d008      	beq.n	80081d2 <HAL_LPTIM_Init+0x2e>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	4a8c      	ldr	r2, [pc, #560]	@ (80083f8 <HAL_LPTIM_Init+0x254>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d003      	beq.n	80081d2 <HAL_LPTIM_Init+0x2e>
 80081ca:	21fc      	movs	r1, #252	@ 0xfc
 80081cc:	488b      	ldr	r0, [pc, #556]	@ (80083fc <HAL_LPTIM_Init+0x258>)
 80081ce:	f7fe fa1b 	bl	8006608 <assert_failed>

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	2b01      	cmp	r3, #1
 80081d8:	d007      	beq.n	80081ea <HAL_LPTIM_Init+0x46>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	685b      	ldr	r3, [r3, #4]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d003      	beq.n	80081ea <HAL_LPTIM_Init+0x46>
 80081e2:	21fe      	movs	r1, #254	@ 0xfe
 80081e4:	4885      	ldr	r0, [pc, #532]	@ (80083fc <HAL_LPTIM_Init+0x258>)
 80081e6:	f7fe fa0f 	bl	8006608 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	689b      	ldr	r3, [r3, #8]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d026      	beq.n	8008240 <HAL_LPTIM_Init+0x9c>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	689b      	ldr	r3, [r3, #8]
 80081f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081fa:	d021      	beq.n	8008240 <HAL_LPTIM_Init+0x9c>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008204:	d01c      	beq.n	8008240 <HAL_LPTIM_Init+0x9c>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	689b      	ldr	r3, [r3, #8]
 800820a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800820e:	d017      	beq.n	8008240 <HAL_LPTIM_Init+0x9c>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	689b      	ldr	r3, [r3, #8]
 8008214:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008218:	d012      	beq.n	8008240 <HAL_LPTIM_Init+0x9c>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	689b      	ldr	r3, [r3, #8]
 800821e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008222:	d00d      	beq.n	8008240 <HAL_LPTIM_Init+0x9c>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	689b      	ldr	r3, [r3, #8]
 8008228:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800822c:	d008      	beq.n	8008240 <HAL_LPTIM_Init+0x9c>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	689b      	ldr	r3, [r3, #8]
 8008232:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8008236:	d003      	beq.n	8008240 <HAL_LPTIM_Init+0x9c>
 8008238:	21ff      	movs	r1, #255	@ 0xff
 800823a:	4870      	ldr	r0, [pc, #448]	@ (80083fc <HAL_LPTIM_Init+0x258>)
 800823c:	f7fe f9e4 	bl	8006608 <assert_failed>
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	685b      	ldr	r3, [r3, #4]
 8008244:	2b01      	cmp	r3, #1
 8008246:	d004      	beq.n	8008252 <HAL_LPTIM_Init+0xae>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800824c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008250:	d125      	bne.n	800829e <HAL_LPTIM_Init+0xfa>
  {
    assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	68db      	ldr	r3, [r3, #12]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d00c      	beq.n	8008274 <HAL_LPTIM_Init+0xd0>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	68db      	ldr	r3, [r3, #12]
 800825e:	2b02      	cmp	r3, #2
 8008260:	d008      	beq.n	8008274 <HAL_LPTIM_Init+0xd0>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	68db      	ldr	r3, [r3, #12]
 8008266:	2b04      	cmp	r3, #4
 8008268:	d004      	beq.n	8008274 <HAL_LPTIM_Init+0xd0>
 800826a:	f240 1103 	movw	r1, #259	@ 0x103
 800826e:	4863      	ldr	r0, [pc, #396]	@ (80083fc <HAL_LPTIM_Init+0x258>)
 8008270:	f7fe f9ca 	bl	8006608 <assert_failed>
    assert_param(IS_LPTIM_CLOCK_SAMPLE_TIME(hlptim->Init.UltraLowPowerClock.SampleTime));
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	691b      	ldr	r3, [r3, #16]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d010      	beq.n	800829e <HAL_LPTIM_Init+0xfa>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	691b      	ldr	r3, [r3, #16]
 8008280:	2b08      	cmp	r3, #8
 8008282:	d00c      	beq.n	800829e <HAL_LPTIM_Init+0xfa>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	691b      	ldr	r3, [r3, #16]
 8008288:	2b10      	cmp	r3, #16
 800828a:	d008      	beq.n	800829e <HAL_LPTIM_Init+0xfa>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	691b      	ldr	r3, [r3, #16]
 8008290:	2b18      	cmp	r3, #24
 8008292:	d004      	beq.n	800829e <HAL_LPTIM_Init+0xfa>
 8008294:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8008298:	4858      	ldr	r0, [pc, #352]	@ (80083fc <HAL_LPTIM_Init+0x258>)
 800829a:	f7fe f9b5 	bl	8006608 <assert_failed>
  }
  assert_param(IS_LPTIM_TRG_SOURCE(hlptim->Init.Trigger.Source));
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	695b      	ldr	r3, [r3, #20]
 80082a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d02b      	beq.n	8008302 <HAL_LPTIM_Init+0x15e>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	695b      	ldr	r3, [r3, #20]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d027      	beq.n	8008302 <HAL_LPTIM_Init+0x15e>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	695b      	ldr	r3, [r3, #20]
 80082b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80082ba:	d022      	beq.n	8008302 <HAL_LPTIM_Init+0x15e>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	695b      	ldr	r3, [r3, #20]
 80082c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80082c4:	d01d      	beq.n	8008302 <HAL_LPTIM_Init+0x15e>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	695b      	ldr	r3, [r3, #20]
 80082ca:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80082ce:	d018      	beq.n	8008302 <HAL_LPTIM_Init+0x15e>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	695b      	ldr	r3, [r3, #20]
 80082d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082d8:	d013      	beq.n	8008302 <HAL_LPTIM_Init+0x15e>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	695b      	ldr	r3, [r3, #20]
 80082de:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80082e2:	d00e      	beq.n	8008302 <HAL_LPTIM_Init+0x15e>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	695b      	ldr	r3, [r3, #20]
 80082e8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80082ec:	d009      	beq.n	8008302 <HAL_LPTIM_Init+0x15e>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	695b      	ldr	r3, [r3, #20]
 80082f2:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 80082f6:	d004      	beq.n	8008302 <HAL_LPTIM_Init+0x15e>
 80082f8:	f44f 7183 	mov.w	r1, #262	@ 0x106
 80082fc:	483f      	ldr	r0, [pc, #252]	@ (80083fc <HAL_LPTIM_Init+0x258>)
 80082fe:	f7fe f983 	bl	8006608 <assert_failed>
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	695b      	ldr	r3, [r3, #20]
 8008306:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800830a:	4293      	cmp	r3, r2
 800830c:	d028      	beq.n	8008360 <HAL_LPTIM_Init+0x1bc>
  {
    assert_param(IS_LPTIM_EXT_TRG_POLARITY(hlptim->Init.Trigger.ActiveEdge));
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	699b      	ldr	r3, [r3, #24]
 8008312:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008316:	d00e      	beq.n	8008336 <HAL_LPTIM_Init+0x192>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	699b      	ldr	r3, [r3, #24]
 800831c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008320:	d009      	beq.n	8008336 <HAL_LPTIM_Init+0x192>
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	699b      	ldr	r3, [r3, #24]
 8008326:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800832a:	d004      	beq.n	8008336 <HAL_LPTIM_Init+0x192>
 800832c:	f240 1109 	movw	r1, #265	@ 0x109
 8008330:	4832      	ldr	r0, [pc, #200]	@ (80083fc <HAL_LPTIM_Init+0x258>)
 8008332:	f7fe f969 	bl	8006608 <assert_failed>
    assert_param(IS_LPTIM_TRIG_SAMPLE_TIME(hlptim->Init.Trigger.SampleTime));
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	69db      	ldr	r3, [r3, #28]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d010      	beq.n	8008360 <HAL_LPTIM_Init+0x1bc>
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	69db      	ldr	r3, [r3, #28]
 8008342:	2b40      	cmp	r3, #64	@ 0x40
 8008344:	d00c      	beq.n	8008360 <HAL_LPTIM_Init+0x1bc>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	69db      	ldr	r3, [r3, #28]
 800834a:	2b80      	cmp	r3, #128	@ 0x80
 800834c:	d008      	beq.n	8008360 <HAL_LPTIM_Init+0x1bc>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	69db      	ldr	r3, [r3, #28]
 8008352:	2bc0      	cmp	r3, #192	@ 0xc0
 8008354:	d004      	beq.n	8008360 <HAL_LPTIM_Init+0x1bc>
 8008356:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 800835a:	4828      	ldr	r0, [pc, #160]	@ (80083fc <HAL_LPTIM_Init+0x258>)
 800835c:	f7fe f954 	bl	8006608 <assert_failed>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6a1b      	ldr	r3, [r3, #32]
 8008364:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008368:	d008      	beq.n	800837c <HAL_LPTIM_Init+0x1d8>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6a1b      	ldr	r3, [r3, #32]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d004      	beq.n	800837c <HAL_LPTIM_Init+0x1d8>
 8008372:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8008376:	4821      	ldr	r0, [pc, #132]	@ (80083fc <HAL_LPTIM_Init+0x258>)
 8008378:	f7fe f946 	bl	8006608 <assert_failed>
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008380:	2b00      	cmp	r3, #0
 8008382:	d009      	beq.n	8008398 <HAL_LPTIM_Init+0x1f4>
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008388:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800838c:	d004      	beq.n	8008398 <HAL_LPTIM_Init+0x1f4>
 800838e:	f240 110d 	movw	r1, #269	@ 0x10d
 8008392:	481a      	ldr	r0, [pc, #104]	@ (80083fc <HAL_LPTIM_Init+0x258>)
 8008394:	f7fe f938 	bl	8006608 <assert_failed>
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800839c:	2b00      	cmp	r3, #0
 800839e:	d009      	beq.n	80083b4 <HAL_LPTIM_Init+0x210>
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083a4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80083a8:	d004      	beq.n	80083b4 <HAL_LPTIM_Init+0x210>
 80083aa:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 80083ae:	4813      	ldr	r0, [pc, #76]	@ (80083fc <HAL_LPTIM_Init+0x258>)
 80083b0:	f7fe f92a 	bl	8006608 <assert_failed>
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d106      	bne.n	80083ce <HAL_LPTIM_Init+0x22a>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2200      	movs	r2, #0
 80083c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f7fd ff95 	bl	80062f8 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2202      	movs	r2, #2
 80083d2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	68db      	ldr	r3, [r3, #12]
 80083dc:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	685b      	ldr	r3, [r3, #4]
 80083e2:	2b01      	cmp	r3, #1
 80083e4:	d00c      	beq.n	8008400 <HAL_LPTIM_Init+0x25c>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083ea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80083ee:	d10b      	bne.n	8008408 <HAL_LPTIM_Init+0x264>
 80083f0:	e006      	b.n	8008400 <HAL_LPTIM_Init+0x25c>
 80083f2:	bf00      	nop
 80083f4:	40007c00 	.word	0x40007c00
 80083f8:	40009400 	.word	0x40009400
 80083fc:	080110dc 	.word	0x080110dc
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f023 031e 	bic.w	r3, r3, #30
 8008406:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	695b      	ldr	r3, [r3, #20]
 800840c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008410:	4293      	cmp	r3, r2
 8008412:	d005      	beq.n	8008420 <HAL_LPTIM_Init+0x27c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800841a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800841e:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8008420:	68fa      	ldr	r2, [r7, #12]
 8008422:	4b61      	ldr	r3, [pc, #388]	@ (80085a8 <HAL_LPTIM_Init+0x404>)
 8008424:	4013      	ands	r3, r2
 8008426:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008430:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8008436:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 800843c:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8008442:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008444:	68fa      	ldr	r2, [r7, #12]
 8008446:	4313      	orrs	r3, r2
 8008448:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d107      	bne.n	8008462 <HAL_LPTIM_Init+0x2be>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800845a:	4313      	orrs	r3, r2
 800845c:	68fa      	ldr	r2, [r7, #12]
 800845e:	4313      	orrs	r3, r2
 8008460:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	2b01      	cmp	r3, #1
 8008468:	d004      	beq.n	8008474 <HAL_LPTIM_Init+0x2d0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800846e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008472:	d107      	bne.n	8008484 <HAL_LPTIM_Init+0x2e0>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800847c:	4313      	orrs	r3, r2
 800847e:	68fa      	ldr	r2, [r7, #12]
 8008480:	4313      	orrs	r3, r2
 8008482:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	695b      	ldr	r3, [r3, #20]
 8008488:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800848c:	4293      	cmp	r3, r2
 800848e:	d00a      	beq.n	80084a6 <HAL_LPTIM_Init+0x302>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008498:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 800849e:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80084a0:	68fa      	ldr	r2, [r7, #12]
 80084a2:	4313      	orrs	r3, r2
 80084a4:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	68fa      	ldr	r2, [r7, #12]
 80084ac:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a3e      	ldr	r2, [pc, #248]	@ (80085ac <HAL_LPTIM_Init+0x408>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d141      	bne.n	800853c <HAL_LPTIM_Init+0x398>
  {
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a3b      	ldr	r2, [pc, #236]	@ (80085ac <HAL_LPTIM_Init+0x408>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d107      	bne.n	80084d2 <HAL_LPTIM_Init+0x32e>
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d01d      	beq.n	8008506 <HAL_LPTIM_Init+0x362>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084ce:	2b01      	cmp	r3, #1
 80084d0:	d019      	beq.n	8008506 <HAL_LPTIM_Init+0x362>
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4a36      	ldr	r2, [pc, #216]	@ (80085b0 <HAL_LPTIM_Init+0x40c>)
 80084d8:	4293      	cmp	r3, r2
 80084da:	d10f      	bne.n	80084fc <HAL_LPTIM_Init+0x358>
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d010      	beq.n	8008506 <HAL_LPTIM_Init+0x362>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084e8:	2b01      	cmp	r3, #1
 80084ea:	d00c      	beq.n	8008506 <HAL_LPTIM_Init+0x362>
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084f0:	2b02      	cmp	r3, #2
 80084f2:	d008      	beq.n	8008506 <HAL_LPTIM_Init+0x362>
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084f8:	2b03      	cmp	r3, #3
 80084fa:	d004      	beq.n	8008506 <HAL_LPTIM_Init+0x362>
 80084fc:	f240 117f 	movw	r1, #383	@ 0x17f
 8008500:	482c      	ldr	r0, [pc, #176]	@ (80085b4 <HAL_LPTIM_Init+0x410>)
 8008502:	f7fe f881 	bl	8006608 <assert_failed>
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4a28      	ldr	r2, [pc, #160]	@ (80085ac <HAL_LPTIM_Init+0x408>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d107      	bne.n	8008520 <HAL_LPTIM_Init+0x37c>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008514:	2b00      	cmp	r3, #0
 8008516:	d008      	beq.n	800852a <HAL_LPTIM_Init+0x386>
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800851c:	2b02      	cmp	r3, #2
 800851e:	d004      	beq.n	800852a <HAL_LPTIM_Init+0x386>
 8008520:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8008524:	4823      	ldr	r0, [pc, #140]	@ (80085b4 <HAL_LPTIM_Init+0x410>)
 8008526:	f7fe f86f 	bl	8006608 <assert_failed>

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	430a      	orrs	r2, r1
 8008538:	621a      	str	r2, [r3, #32]
 800853a:	e02b      	b.n	8008594 <HAL_LPTIM_Init+0x3f0>
  }
  else
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4a1a      	ldr	r2, [pc, #104]	@ (80085ac <HAL_LPTIM_Init+0x408>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d107      	bne.n	8008556 <HAL_LPTIM_Init+0x3b2>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800854a:	2b00      	cmp	r3, #0
 800854c:	d01d      	beq.n	800858a <HAL_LPTIM_Init+0x3e6>
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008552:	2b01      	cmp	r3, #1
 8008554:	d019      	beq.n	800858a <HAL_LPTIM_Init+0x3e6>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	4a15      	ldr	r2, [pc, #84]	@ (80085b0 <HAL_LPTIM_Init+0x40c>)
 800855c:	4293      	cmp	r3, r2
 800855e:	d10f      	bne.n	8008580 <HAL_LPTIM_Init+0x3dc>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008564:	2b00      	cmp	r3, #0
 8008566:	d010      	beq.n	800858a <HAL_LPTIM_Init+0x3e6>
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800856c:	2b01      	cmp	r3, #1
 800856e:	d00c      	beq.n	800858a <HAL_LPTIM_Init+0x3e6>
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008574:	2b02      	cmp	r3, #2
 8008576:	d008      	beq.n	800858a <HAL_LPTIM_Init+0x3e6>
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800857c:	2b03      	cmp	r3, #3
 800857e:	d004      	beq.n	800858a <HAL_LPTIM_Init+0x3e6>
 8008580:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 8008584:	480b      	ldr	r0, [pc, #44]	@ (80085b4 <HAL_LPTIM_Init+0x410>)
 8008586:	f7fe f83f 	bl	8006608 <assert_failed>

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	687a      	ldr	r2, [r7, #4]
 8008590:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008592:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2201      	movs	r2, #1
 8008598:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 800859c:	2300      	movs	r3, #0
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3710      	adds	r7, #16
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}
 80085a6:	bf00      	nop
 80085a8:	ff19f1fe 	.word	0xff19f1fe
 80085ac:	40007c00 	.word	0x40007c00
 80085b0:	40009400 	.word	0x40009400
 80085b4:	080110dc 	.word	0x080110dc

080085b8 <HAL_LPTIM_Encoder_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b084      	sub	sp, #16
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
 80085c0:	6039      	str	r1, [r7, #0]
  uint32_t          tmpcfgr;

  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	4a3f      	ldr	r2, [pc, #252]	@ (80086c4 <HAL_LPTIM_Encoder_Start+0x10c>)
 80085c8:	4293      	cmp	r3, r2
 80085ca:	d004      	beq.n	80085d6 <HAL_LPTIM_Encoder_Start+0x1e>
 80085cc:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 80085d0:	483d      	ldr	r0, [pc, #244]	@ (80086c8 <HAL_LPTIM_Encoder_Start+0x110>)
 80085d2:	f7fe f819 	bl	8006608 <assert_failed>
  assert_param(IS_LPTIM_PERIOD(Period));
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d003      	beq.n	80085e4 <HAL_LPTIM_Encoder_Start+0x2c>
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80085e2:	d304      	bcc.n	80085ee <HAL_LPTIM_Encoder_Start+0x36>
 80085e4:	f240 41cb 	movw	r1, #1227	@ 0x4cb
 80085e8:	4837      	ldr	r0, [pc, #220]	@ (80086c8 <HAL_LPTIM_Encoder_Start+0x110>)
 80085ea:	f7fe f80d 	bl	8006608 <assert_failed>
  assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d004      	beq.n	8008600 <HAL_LPTIM_Encoder_Start+0x48>
 80085f6:	f240 41cc 	movw	r1, #1228	@ 0x4cc
 80085fa:	4833      	ldr	r0, [pc, #204]	@ (80086c8 <HAL_LPTIM_Encoder_Start+0x110>)
 80085fc:	f7fe f804 	bl	8006608 <assert_failed>
  assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	689b      	ldr	r3, [r3, #8]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d004      	beq.n	8008612 <HAL_LPTIM_Encoder_Start+0x5a>
 8008608:	f240 41cd 	movw	r1, #1229	@ 0x4cd
 800860c:	482e      	ldr	r0, [pc, #184]	@ (80086c8 <HAL_LPTIM_Encoder_Start+0x110>)
 800860e:	f7fd fffb 	bl	8006608 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	68db      	ldr	r3, [r3, #12]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d00c      	beq.n	8008634 <HAL_LPTIM_Encoder_Start+0x7c>
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	68db      	ldr	r3, [r3, #12]
 800861e:	2b02      	cmp	r3, #2
 8008620:	d008      	beq.n	8008634 <HAL_LPTIM_Encoder_Start+0x7c>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	68db      	ldr	r3, [r3, #12]
 8008626:	2b04      	cmp	r3, #4
 8008628:	d004      	beq.n	8008634 <HAL_LPTIM_Encoder_Start+0x7c>
 800862a:	f240 41ce 	movw	r1, #1230	@ 0x4ce
 800862e:	4826      	ldr	r0, [pc, #152]	@ (80086c8 <HAL_LPTIM_Encoder_Start+0x110>)
 8008630:	f7fd ffea 	bl	8006608 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2202      	movs	r2, #2
 8008638:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	68db      	ldr	r3, [r3, #12]
 8008642:	60fb      	str	r3, [r7, #12]

  /* Clear CKPOL bits */
  tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL);
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	f023 0306 	bic.w	r3, r3, #6
 800864a:	60fb      	str	r3, [r7, #12]

  /* Set Input polarity */
  tmpcfgr |=  hlptim->Init.UltraLowPowerClock.Polarity;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	68db      	ldr	r3, [r3, #12]
 8008650:	68fa      	ldr	r2, [r7, #12]
 8008652:	4313      	orrs	r3, r2
 8008654:	60fb      	str	r3, [r7, #12]

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	68fa      	ldr	r2, [r7, #12]
 800865c:	60da      	str	r2, [r3, #12]

  /* Set ENC bit to enable the encoder interface */
  hlptim->Instance->CFGR |= LPTIM_CFGR_ENC;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	68da      	ldr	r2, [r3, #12]
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800866c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	691a      	ldr	r2, [r3, #16]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f042 0201 	orr.w	r2, r2, #1
 800867c:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	2210      	movs	r2, #16
 8008684:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	683a      	ldr	r2, [r7, #0]
 800868c:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 800868e:	2110      	movs	r1, #16
 8008690:	6878      	ldr	r0, [r7, #4]
 8008692:	f000 f93d 	bl	8008910 <LPTIM_WaitForFlag>
 8008696:	4603      	mov	r3, r0
 8008698:	2b03      	cmp	r3, #3
 800869a:	d101      	bne.n	80086a0 <HAL_LPTIM_Encoder_Start+0xe8>
  {
    return HAL_TIMEOUT;
 800869c:	2303      	movs	r3, #3
 800869e:	e00c      	b.n	80086ba <HAL_LPTIM_Encoder_Start+0x102>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	691a      	ldr	r2, [r3, #16]
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f042 0204 	orr.w	r2, r2, #4
 80086ae:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2201      	movs	r2, #1
 80086b4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 80086b8:	2300      	movs	r3, #0
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3710      	adds	r7, #16
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}
 80086c2:	bf00      	nop
 80086c4:	40007c00 	.word	0x40007c00
 80086c8:	080110dc 	.word	0x080110dc

080086cc <HAL_LPTIM_Encoder_Stop>:
  * @brief  Stop the Encoder interface.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop(LPTIM_HandleTypeDef *hlptim)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b082      	sub	sp, #8
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4a13      	ldr	r2, [pc, #76]	@ (8008728 <HAL_LPTIM_Encoder_Stop+0x5c>)
 80086da:	4293      	cmp	r3, r2
 80086dc:	d004      	beq.n	80086e8 <HAL_LPTIM_Encoder_Stop+0x1c>
 80086de:	f240 5103 	movw	r1, #1283	@ 0x503
 80086e2:	4812      	ldr	r0, [pc, #72]	@ (800872c <HAL_LPTIM_Encoder_Stop+0x60>)
 80086e4:	f7fd ff90 	bl	8006608 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2202      	movs	r2, #2
 80086ec:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	f000 f93d 	bl	8008970 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f000 f8fb 	bl	80088f2 <HAL_LPTIM_GetState>
 80086fc:	4603      	mov	r3, r0
 80086fe:	2b03      	cmp	r3, #3
 8008700:	d101      	bne.n	8008706 <HAL_LPTIM_Encoder_Stop+0x3a>
  {
    return HAL_TIMEOUT;
 8008702:	2303      	movs	r3, #3
 8008704:	e00c      	b.n	8008720 <HAL_LPTIM_Encoder_Stop+0x54>
  }

  /* Reset ENC bit to disable the encoder interface */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_ENC;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	68da      	ldr	r2, [r3, #12]
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8008714:	60da      	str	r2, [r3, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2201      	movs	r2, #1
 800871a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 800871e:	2300      	movs	r3, #0
}
 8008720:	4618      	mov	r0, r3
 8008722:	3708      	adds	r7, #8
 8008724:	46bd      	mov	sp, r7
 8008726:	bd80      	pop	{r7, pc}
 8008728:	40007c00 	.word	0x40007c00
 800872c:	080110dc 	.word	0x080110dc

08008730 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b082      	sub	sp, #8
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f003 0301 	and.w	r3, r3, #1
 8008742:	2b01      	cmp	r3, #1
 8008744:	d10d      	bne.n	8008762 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	689b      	ldr	r3, [r3, #8]
 800874c:	f003 0301 	and.w	r3, r3, #1
 8008750:	2b01      	cmp	r3, #1
 8008752:	d106      	bne.n	8008762 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	2201      	movs	r2, #1
 800875a:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 800875c:	6878      	ldr	r0, [r7, #4]
 800875e:	f000 f882 	bl	8008866 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f003 0302 	and.w	r3, r3, #2
 800876c:	2b02      	cmp	r3, #2
 800876e:	d10d      	bne.n	800878c <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	689b      	ldr	r3, [r3, #8]
 8008776:	f003 0302 	and.w	r3, r3, #2
 800877a:	2b02      	cmp	r3, #2
 800877c:	d106      	bne.n	800878c <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	2202      	movs	r2, #2
 8008784:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f000 f877 	bl	800887a <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f003 0304 	and.w	r3, r3, #4
 8008796:	2b04      	cmp	r3, #4
 8008798:	d10d      	bne.n	80087b6 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	689b      	ldr	r3, [r3, #8]
 80087a0:	f003 0304 	and.w	r3, r3, #4
 80087a4:	2b04      	cmp	r3, #4
 80087a6:	d106      	bne.n	80087b6 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	2204      	movs	r2, #4
 80087ae:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 80087b0:	6878      	ldr	r0, [r7, #4]
 80087b2:	f000 f86c 	bl	800888e <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f003 0308 	and.w	r3, r3, #8
 80087c0:	2b08      	cmp	r3, #8
 80087c2:	d10d      	bne.n	80087e0 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	689b      	ldr	r3, [r3, #8]
 80087ca:	f003 0308 	and.w	r3, r3, #8
 80087ce:	2b08      	cmp	r3, #8
 80087d0:	d106      	bne.n	80087e0 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	2208      	movs	r2, #8
 80087d8:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f000 f861 	bl	80088a2 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f003 0310 	and.w	r3, r3, #16
 80087ea:	2b10      	cmp	r3, #16
 80087ec:	d10d      	bne.n	800880a <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	689b      	ldr	r3, [r3, #8]
 80087f4:	f003 0310 	and.w	r3, r3, #16
 80087f8:	2b10      	cmp	r3, #16
 80087fa:	d106      	bne.n	800880a <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	2210      	movs	r2, #16
 8008802:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f000 f856 	bl	80088b6 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f003 0320 	and.w	r3, r3, #32
 8008814:	2b20      	cmp	r3, #32
 8008816:	d10d      	bne.n	8008834 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	689b      	ldr	r3, [r3, #8]
 800881e:	f003 0320 	and.w	r3, r3, #32
 8008822:	2b20      	cmp	r3, #32
 8008824:	d106      	bne.n	8008834 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	2220      	movs	r2, #32
 800882c:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f000 f84b 	bl	80088ca <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800883e:	2b40      	cmp	r3, #64	@ 0x40
 8008840:	d10d      	bne.n	800885e <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	689b      	ldr	r3, [r3, #8]
 8008848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800884c:	2b40      	cmp	r3, #64	@ 0x40
 800884e:	d106      	bne.n	800885e <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	2240      	movs	r2, #64	@ 0x40
 8008856:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f000 f840 	bl	80088de <HAL_LPTIM_DirectionDownCallback>
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 800885e:	bf00      	nop
 8008860:	3708      	adds	r7, #8
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}

08008866 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008866:	b480      	push	{r7}
 8008868:	b083      	sub	sp, #12
 800886a:	af00      	add	r7, sp, #0
 800886c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 800886e:	bf00      	nop
 8008870:	370c      	adds	r7, #12
 8008872:	46bd      	mov	sp, r7
 8008874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008878:	4770      	bx	lr

0800887a <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 800887a:	b480      	push	{r7}
 800887c:	b083      	sub	sp, #12
 800887e:	af00      	add	r7, sp, #0
 8008880:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8008882:	bf00      	nop
 8008884:	370c      	adds	r7, #12
 8008886:	46bd      	mov	sp, r7
 8008888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888c:	4770      	bx	lr

0800888e <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 800888e:	b480      	push	{r7}
 8008890:	b083      	sub	sp, #12
 8008892:	af00      	add	r7, sp, #0
 8008894:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8008896:	bf00      	nop
 8008898:	370c      	adds	r7, #12
 800889a:	46bd      	mov	sp, r7
 800889c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a0:	4770      	bx	lr

080088a2 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80088a2:	b480      	push	{r7}
 80088a4:	b083      	sub	sp, #12
 80088a6:	af00      	add	r7, sp, #0
 80088a8:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 80088aa:	bf00      	nop
 80088ac:	370c      	adds	r7, #12
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr

080088b6 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80088b6:	b480      	push	{r7}
 80088b8:	b083      	sub	sp, #12
 80088ba:	af00      	add	r7, sp, #0
 80088bc:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 80088be:	bf00      	nop
 80088c0:	370c      	adds	r7, #12
 80088c2:	46bd      	mov	sp, r7
 80088c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c8:	4770      	bx	lr

080088ca <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 80088ca:	b480      	push	{r7}
 80088cc:	b083      	sub	sp, #12
 80088ce:	af00      	add	r7, sp, #0
 80088d0:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 80088d2:	bf00      	nop
 80088d4:	370c      	adds	r7, #12
 80088d6:	46bd      	mov	sp, r7
 80088d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088dc:	4770      	bx	lr

080088de <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 80088de:	b480      	push	{r7}
 80088e0:	b083      	sub	sp, #12
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 80088e6:	bf00      	nop
 80088e8:	370c      	adds	r7, #12
 80088ea:	46bd      	mov	sp, r7
 80088ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f0:	4770      	bx	lr

080088f2 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 80088f2:	b480      	push	{r7}
 80088f4:	b083      	sub	sp, #12
 80088f6:	af00      	add	r7, sp, #0
 80088f8:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8008900:	b2db      	uxtb	r3, r3
}
 8008902:	4618      	mov	r0, r3
 8008904:	370c      	adds	r7, #12
 8008906:	46bd      	mov	sp, r7
 8008908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890c:	4770      	bx	lr
	...

08008910 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8008910:	b480      	push	{r7}
 8008912:	b085      	sub	sp, #20
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
 8008918:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 800891a:	2300      	movs	r3, #0
 800891c:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 800891e:	4b12      	ldr	r3, [pc, #72]	@ (8008968 <LPTIM_WaitForFlag+0x58>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4a12      	ldr	r2, [pc, #72]	@ (800896c <LPTIM_WaitForFlag+0x5c>)
 8008924:	fba2 2303 	umull	r2, r3, r2, r3
 8008928:	0b9b      	lsrs	r3, r3, #14
 800892a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800892e:	fb02 f303 	mul.w	r3, r2, r3
 8008932:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	3b01      	subs	r3, #1
 8008938:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d101      	bne.n	8008944 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8008940:	2303      	movs	r3, #3
 8008942:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	681a      	ldr	r2, [r3, #0]
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	4013      	ands	r3, r2
 800894e:	683a      	ldr	r2, [r7, #0]
 8008950:	429a      	cmp	r2, r3
 8008952:	d002      	beq.n	800895a <LPTIM_WaitForFlag+0x4a>
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d1ec      	bne.n	8008934 <LPTIM_WaitForFlag+0x24>

  return result;
 800895a:	7bfb      	ldrb	r3, [r7, #15]
}
 800895c:	4618      	mov	r0, r3
 800895e:	3714      	adds	r7, #20
 8008960:	46bd      	mov	sp, r7
 8008962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008966:	4770      	bx	lr
 8008968:	20000014 	.word	0x20000014
 800896c:	d1b71759 	.word	0xd1b71759

08008970 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b08c      	sub	sp, #48	@ 0x30
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8008978:	2300      	movs	r3, #0
 800897a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800897c:	f3ef 8310 	mrs	r3, PRIMASK
 8008980:	60fb      	str	r3, [r7, #12]
  return(result);
 8008982:	68fb      	ldr	r3, [r7, #12]
#if defined(LPTIM_RCR_REP)
  uint32_t tmpRCR;
#endif

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8008984:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008986:	2301      	movs	r3, #1
 8008988:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800898a:	693b      	ldr	r3, [r7, #16]
 800898c:	f383 8810 	msr	PRIMASK, r3
}
 8008990:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4a73      	ldr	r2, [pc, #460]	@ (8008b64 <LPTIM_Disable+0x1f4>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d003      	beq.n	80089a4 <LPTIM_Disable+0x34>
 800899c:	4a72      	ldr	r2, [pc, #456]	@ (8008b68 <LPTIM_Disable+0x1f8>)
 800899e:	4293      	cmp	r3, r2
 80089a0:	d007      	beq.n	80089b2 <LPTIM_Disable+0x42>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 80089a2:	e00d      	b.n	80089c0 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 80089a4:	4b71      	ldr	r3, [pc, #452]	@ (8008b6c <LPTIM_Disable+0x1fc>)
 80089a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089aa:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80089ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 80089b0:	e006      	b.n	80089c0 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 80089b2:	4b6e      	ldr	r3, [pc, #440]	@ (8008b6c <LPTIM_Disable+0x1fc>)
 80089b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089b8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80089bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 80089be:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	689b      	ldr	r3, [r3, #8]
 80089c6:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	68db      	ldr	r3, [r3, #12]
 80089ce:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	695b      	ldr	r3, [r3, #20]
 80089d6:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	699b      	ldr	r3, [r3, #24]
 80089de:	61bb      	str	r3, [r7, #24]
  tmpOR = hlptim->Instance->OR;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	6a1b      	ldr	r3, [r3, #32]
 80089e6:	617b      	str	r3, [r7, #20]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	4a5d      	ldr	r2, [pc, #372]	@ (8008b64 <LPTIM_Disable+0x1f4>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d003      	beq.n	80089fa <LPTIM_Disable+0x8a>
 80089f2:	4a5d      	ldr	r2, [pc, #372]	@ (8008b68 <LPTIM_Disable+0x1f8>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d00d      	beq.n	8008a14 <LPTIM_Disable+0xa4>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 80089f8:	e019      	b.n	8008a2e <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 80089fa:	4b5c      	ldr	r3, [pc, #368]	@ (8008b6c <LPTIM_Disable+0x1fc>)
 80089fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089fe:	4a5b      	ldr	r2, [pc, #364]	@ (8008b6c <LPTIM_Disable+0x1fc>)
 8008a00:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008a04:	6393      	str	r3, [r2, #56]	@ 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8008a06:	4b59      	ldr	r3, [pc, #356]	@ (8008b6c <LPTIM_Disable+0x1fc>)
 8008a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a0a:	4a58      	ldr	r2, [pc, #352]	@ (8008b6c <LPTIM_Disable+0x1fc>)
 8008a0c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008a10:	6393      	str	r3, [r2, #56]	@ 0x38
      break;
 8008a12:	e00c      	b.n	8008a2e <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8008a14:	4b55      	ldr	r3, [pc, #340]	@ (8008b6c <LPTIM_Disable+0x1fc>)
 8008a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a18:	4a54      	ldr	r2, [pc, #336]	@ (8008b6c <LPTIM_Disable+0x1fc>)
 8008a1a:	f043 0320 	orr.w	r3, r3, #32
 8008a1e:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8008a20:	4b52      	ldr	r3, [pc, #328]	@ (8008b6c <LPTIM_Disable+0x1fc>)
 8008a22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a24:	4a51      	ldr	r2, [pc, #324]	@ (8008b6c <LPTIM_Disable+0x1fc>)
 8008a26:	f023 0320 	bic.w	r3, r3, #32
 8008a2a:	63d3      	str	r3, [r2, #60]	@ 0x3c
      break;
 8008a2c:	bf00      	nop

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8008a2e:	69fb      	ldr	r3, [r7, #28]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d102      	bne.n	8008a3a <LPTIM_Disable+0xca>
 8008a34:	69bb      	ldr	r3, [r7, #24]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d075      	beq.n	8008b26 <LPTIM_Disable+0x1b6>
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	4a49      	ldr	r2, [pc, #292]	@ (8008b64 <LPTIM_Disable+0x1f4>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	d003      	beq.n	8008a4c <LPTIM_Disable+0xdc>
 8008a44:	4a48      	ldr	r2, [pc, #288]	@ (8008b68 <LPTIM_Disable+0x1f8>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d009      	beq.n	8008a5e <LPTIM_Disable+0xee>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8008a4a:	e011      	b.n	8008a70 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8008a4c:	4b47      	ldr	r3, [pc, #284]	@ (8008b6c <LPTIM_Disable+0x1fc>)
 8008a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a52:	4a46      	ldr	r2, [pc, #280]	@ (8008b6c <LPTIM_Disable+0x1fc>)
 8008a54:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8008a58:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8008a5c:	e008      	b.n	8008a70 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 8008a5e:	4b43      	ldr	r3, [pc, #268]	@ (8008b6c <LPTIM_Disable+0x1fc>)
 8008a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a64:	4a41      	ldr	r2, [pc, #260]	@ (8008b6c <LPTIM_Disable+0x1fc>)
 8008a66:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008a6a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8008a6e:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 8008a70:	69fb      	ldr	r3, [r7, #28]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d01a      	beq.n	8008aac <LPTIM_Disable+0x13c>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	691a      	ldr	r2, [r3, #16]
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f042 0201 	orr.w	r2, r2, #1
 8008a84:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	69fa      	ldr	r2, [r7, #28]
 8008a8c:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8008a8e:	2108      	movs	r1, #8
 8008a90:	6878      	ldr	r0, [r7, #4]
 8008a92:	f7ff ff3d 	bl	8008910 <LPTIM_WaitForFlag>
 8008a96:	4603      	mov	r3, r0
 8008a98:	2b03      	cmp	r3, #3
 8008a9a:	d103      	bne.n	8008aa4 <LPTIM_Disable+0x134>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2203      	movs	r2, #3
 8008aa0:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	2208      	movs	r2, #8
 8008aaa:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8008aac:	69bb      	ldr	r3, [r7, #24]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d01a      	beq.n	8008ae8 <LPTIM_Disable+0x178>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	691a      	ldr	r2, [r3, #16]
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f042 0201 	orr.w	r2, r2, #1
 8008ac0:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	69ba      	ldr	r2, [r7, #24]
 8008ac8:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8008aca:	2110      	movs	r1, #16
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f7ff ff1f 	bl	8008910 <LPTIM_WaitForFlag>
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	2b03      	cmp	r3, #3
 8008ad6:	d103      	bne.n	8008ae0 <LPTIM_Disable+0x170>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2203      	movs	r2, #3
 8008adc:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	2210      	movs	r2, #16
 8008ae6:	605a      	str	r2, [r3, #4]
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a1d      	ldr	r2, [pc, #116]	@ (8008b64 <LPTIM_Disable+0x1f4>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d003      	beq.n	8008afa <LPTIM_Disable+0x18a>
 8008af2:	4a1d      	ldr	r2, [pc, #116]	@ (8008b68 <LPTIM_Disable+0x1f8>)
 8008af4:	4293      	cmp	r3, r2
 8008af6:	d00b      	beq.n	8008b10 <LPTIM_Disable+0x1a0>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8008af8:	e015      	b.n	8008b26 <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8008afa:	4b1c      	ldr	r3, [pc, #112]	@ (8008b6c <LPTIM_Disable+0x1fc>)
 8008afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b00:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008b04:	4919      	ldr	r1, [pc, #100]	@ (8008b6c <LPTIM_Disable+0x1fc>)
 8008b06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b08:	4313      	orrs	r3, r2
 8008b0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8008b0e:	e00a      	b.n	8008b26 <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 8008b10:	4b16      	ldr	r3, [pc, #88]	@ (8008b6c <LPTIM_Disable+0x1fc>)
 8008b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b16:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008b1a:	4914      	ldr	r1, [pc, #80]	@ (8008b6c <LPTIM_Disable+0x1fc>)
 8008b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b1e:	4313      	orrs	r3, r2
 8008b20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8008b24:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	691a      	ldr	r2, [r3, #16]
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f022 0201 	bic.w	r2, r2, #1
 8008b34:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b3c:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	6a3a      	ldr	r2, [r7, #32]
 8008b44:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	697a      	ldr	r2, [r7, #20]
 8008b4c:	621a      	str	r2, [r3, #32]
 8008b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b50:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	f383 8810 	msr	PRIMASK, r3
}
 8008b58:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8008b5a:	bf00      	nop
 8008b5c:	3730      	adds	r7, #48	@ 0x30
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	bd80      	pop	{r7, pc}
 8008b62:	bf00      	nop
 8008b64:	40007c00 	.word	0x40007c00
 8008b68:	40009400 	.word	0x40009400
 8008b6c:	40021000 	.word	0x40021000

08008b70 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008b70:	b480      	push	{r7}
 8008b72:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8008b74:	4b04      	ldr	r3, [pc, #16]	@ (8008b88 <HAL_PWREx_GetVoltageRange+0x18>)
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b84:	4770      	bx	lr
 8008b86:	bf00      	nop
 8008b88:	40007000 	.word	0x40007000

08008b8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b084      	sub	sp, #16
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b9a:	d007      	beq.n	8008bac <HAL_PWREx_ControlVoltageScaling+0x20>
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ba2:	d003      	beq.n	8008bac <HAL_PWREx_ControlVoltageScaling+0x20>
 8008ba4:	21a7      	movs	r1, #167	@ 0xa7
 8008ba6:	4826      	ldr	r0, [pc, #152]	@ (8008c40 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8008ba8:	f7fd fd2e 	bl	8006608 <assert_failed>
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bb2:	d130      	bne.n	8008c16 <HAL_PWREx_ControlVoltageScaling+0x8a>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8008bb4:	4b23      	ldr	r3, [pc, #140]	@ (8008c44 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008bbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bc0:	d038      	beq.n	8008c34 <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008bc2:	4b20      	ldr	r3, [pc, #128]	@ (8008c44 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008bca:	4a1e      	ldr	r2, [pc, #120]	@ (8008c44 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8008bcc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008bd0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8008c48 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	2232      	movs	r2, #50	@ 0x32
 8008bd8:	fb02 f303 	mul.w	r3, r2, r3
 8008bdc:	4a1b      	ldr	r2, [pc, #108]	@ (8008c4c <HAL_PWREx_ControlVoltageScaling+0xc0>)
 8008bde:	fba2 2303 	umull	r2, r3, r2, r3
 8008be2:	0c9b      	lsrs	r3, r3, #18
 8008be4:	3301      	adds	r3, #1
 8008be6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008be8:	e002      	b.n	8008bf0 <HAL_PWREx_ControlVoltageScaling+0x64>
      {
        wait_loop_index--;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	3b01      	subs	r3, #1
 8008bee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008bf0:	4b14      	ldr	r3, [pc, #80]	@ (8008c44 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8008bf2:	695b      	ldr	r3, [r3, #20]
 8008bf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008bf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008bfc:	d102      	bne.n	8008c04 <HAL_PWREx_ControlVoltageScaling+0x78>
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d1f2      	bne.n	8008bea <HAL_PWREx_ControlVoltageScaling+0x5e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008c04:	4b0f      	ldr	r3, [pc, #60]	@ (8008c44 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8008c06:	695b      	ldr	r3, [r3, #20]
 8008c08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c10:	d110      	bne.n	8008c34 <HAL_PWREx_ControlVoltageScaling+0xa8>
      {
        return HAL_TIMEOUT;
 8008c12:	2303      	movs	r3, #3
 8008c14:	e00f      	b.n	8008c36 <HAL_PWREx_ControlVoltageScaling+0xaa>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8008c16:	4b0b      	ldr	r3, [pc, #44]	@ (8008c44 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008c1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c22:	d007      	beq.n	8008c34 <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008c24:	4b07      	ldr	r3, [pc, #28]	@ (8008c44 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008c2c:	4a05      	ldr	r2, [pc, #20]	@ (8008c44 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8008c2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008c32:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8008c34:	2300      	movs	r3, #0
}
 8008c36:	4618      	mov	r0, r3
 8008c38:	3710      	adds	r7, #16
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd80      	pop	{r7, pc}
 8008c3e:	bf00      	nop
 8008c40:	08011118 	.word	0x08011118
 8008c44:	40007000 	.word	0x40007000
 8008c48:	20000014 	.word	0x20000014
 8008c4c:	431bde83 	.word	0x431bde83

08008c50 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b088      	sub	sp, #32
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d102      	bne.n	8008c64 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008c5e:	2301      	movs	r3, #1
 8008c60:	f000 bcef 	b.w	8009642 <HAL_RCC_OscConfig+0x9f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d008      	beq.n	8008c7e <HAL_RCC_OscConfig+0x2e>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	2b1f      	cmp	r3, #31
 8008c72:	d904      	bls.n	8008c7e <HAL_RCC_OscConfig+0x2e>
 8008c74:	f44f 71d1 	mov.w	r1, #418	@ 0x1a2
 8008c78:	489a      	ldr	r0, [pc, #616]	@ (8008ee4 <HAL_RCC_OscConfig+0x294>)
 8008c7a:	f7fd fcc5 	bl	8006608 <assert_failed>

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008c7e:	4b9a      	ldr	r3, [pc, #616]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008c80:	689b      	ldr	r3, [r3, #8]
 8008c82:	f003 030c 	and.w	r3, r3, #12
 8008c86:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008c88:	4b97      	ldr	r3, [pc, #604]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008c8a:	68db      	ldr	r3, [r3, #12]
 8008c8c:	f003 0303 	and.w	r3, r3, #3
 8008c90:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f003 0310 	and.w	r3, r3, #16
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	f000 813d 	beq.w	8008f1a <HAL_RCC_OscConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	699b      	ldr	r3, [r3, #24]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d008      	beq.n	8008cba <HAL_RCC_OscConfig+0x6a>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	699b      	ldr	r3, [r3, #24]
 8008cac:	2b01      	cmp	r3, #1
 8008cae:	d004      	beq.n	8008cba <HAL_RCC_OscConfig+0x6a>
 8008cb0:	f240 11ab 	movw	r1, #427	@ 0x1ab
 8008cb4:	488b      	ldr	r0, [pc, #556]	@ (8008ee4 <HAL_RCC_OscConfig+0x294>)
 8008cb6:	f7fd fca7 	bl	8006608 <assert_failed>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	69db      	ldr	r3, [r3, #28]
 8008cbe:	2bff      	cmp	r3, #255	@ 0xff
 8008cc0:	d904      	bls.n	8008ccc <HAL_RCC_OscConfig+0x7c>
 8008cc2:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 8008cc6:	4887      	ldr	r0, [pc, #540]	@ (8008ee4 <HAL_RCC_OscConfig+0x294>)
 8008cc8:	f7fd fc9e 	bl	8006608 <assert_failed>
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6a1b      	ldr	r3, [r3, #32]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d030      	beq.n	8008d36 <HAL_RCC_OscConfig+0xe6>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6a1b      	ldr	r3, [r3, #32]
 8008cd8:	2b10      	cmp	r3, #16
 8008cda:	d02c      	beq.n	8008d36 <HAL_RCC_OscConfig+0xe6>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6a1b      	ldr	r3, [r3, #32]
 8008ce0:	2b20      	cmp	r3, #32
 8008ce2:	d028      	beq.n	8008d36 <HAL_RCC_OscConfig+0xe6>
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	6a1b      	ldr	r3, [r3, #32]
 8008ce8:	2b30      	cmp	r3, #48	@ 0x30
 8008cea:	d024      	beq.n	8008d36 <HAL_RCC_OscConfig+0xe6>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6a1b      	ldr	r3, [r3, #32]
 8008cf0:	2b40      	cmp	r3, #64	@ 0x40
 8008cf2:	d020      	beq.n	8008d36 <HAL_RCC_OscConfig+0xe6>
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6a1b      	ldr	r3, [r3, #32]
 8008cf8:	2b50      	cmp	r3, #80	@ 0x50
 8008cfa:	d01c      	beq.n	8008d36 <HAL_RCC_OscConfig+0xe6>
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	6a1b      	ldr	r3, [r3, #32]
 8008d00:	2b60      	cmp	r3, #96	@ 0x60
 8008d02:	d018      	beq.n	8008d36 <HAL_RCC_OscConfig+0xe6>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	6a1b      	ldr	r3, [r3, #32]
 8008d08:	2b70      	cmp	r3, #112	@ 0x70
 8008d0a:	d014      	beq.n	8008d36 <HAL_RCC_OscConfig+0xe6>
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6a1b      	ldr	r3, [r3, #32]
 8008d10:	2b80      	cmp	r3, #128	@ 0x80
 8008d12:	d010      	beq.n	8008d36 <HAL_RCC_OscConfig+0xe6>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6a1b      	ldr	r3, [r3, #32]
 8008d18:	2b90      	cmp	r3, #144	@ 0x90
 8008d1a:	d00c      	beq.n	8008d36 <HAL_RCC_OscConfig+0xe6>
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6a1b      	ldr	r3, [r3, #32]
 8008d20:	2ba0      	cmp	r3, #160	@ 0xa0
 8008d22:	d008      	beq.n	8008d36 <HAL_RCC_OscConfig+0xe6>
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6a1b      	ldr	r3, [r3, #32]
 8008d28:	2bb0      	cmp	r3, #176	@ 0xb0
 8008d2a:	d004      	beq.n	8008d36 <HAL_RCC_OscConfig+0xe6>
 8008d2c:	f240 11ad 	movw	r1, #429	@ 0x1ad
 8008d30:	486c      	ldr	r0, [pc, #432]	@ (8008ee4 <HAL_RCC_OscConfig+0x294>)
 8008d32:	f7fd fc69 	bl	8006608 <assert_failed>

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008d36:	69bb      	ldr	r3, [r7, #24]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d007      	beq.n	8008d4c <HAL_RCC_OscConfig+0xfc>
 8008d3c:	69bb      	ldr	r3, [r7, #24]
 8008d3e:	2b0c      	cmp	r3, #12
 8008d40:	f040 808e 	bne.w	8008e60 <HAL_RCC_OscConfig+0x210>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8008d44:	697b      	ldr	r3, [r7, #20]
 8008d46:	2b01      	cmp	r3, #1
 8008d48:	f040 808a 	bne.w	8008e60 <HAL_RCC_OscConfig+0x210>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008d4c:	4b66      	ldr	r3, [pc, #408]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f003 0302 	and.w	r3, r3, #2
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d006      	beq.n	8008d66 <HAL_RCC_OscConfig+0x116>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	699b      	ldr	r3, [r3, #24]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d102      	bne.n	8008d66 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8008d60:	2301      	movs	r3, #1
 8008d62:	f000 bc6e 	b.w	8009642 <HAL_RCC_OscConfig+0x9f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6a1a      	ldr	r2, [r3, #32]
 8008d6a:	4b5f      	ldr	r3, [pc, #380]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f003 0308 	and.w	r3, r3, #8
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d004      	beq.n	8008d80 <HAL_RCC_OscConfig+0x130>
 8008d76:	4b5c      	ldr	r3, [pc, #368]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008d7e:	e005      	b.n	8008d8c <HAL_RCC_OscConfig+0x13c>
 8008d80:	4b59      	ldr	r3, [pc, #356]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008d82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d86:	091b      	lsrs	r3, r3, #4
 8008d88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	d224      	bcs.n	8008dda <HAL_RCC_OscConfig+0x18a>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6a1b      	ldr	r3, [r3, #32]
 8008d94:	4618      	mov	r0, r3
 8008d96:	f000 fec1 	bl	8009b1c <RCC_SetFlashLatencyFromMSIRange>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d002      	beq.n	8008da6 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_ERROR;
 8008da0:	2301      	movs	r3, #1
 8008da2:	f000 bc4e 	b.w	8009642 <HAL_RCC_OscConfig+0x9f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008da6:	4b50      	ldr	r3, [pc, #320]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	4a4f      	ldr	r2, [pc, #316]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008dac:	f043 0308 	orr.w	r3, r3, #8
 8008db0:	6013      	str	r3, [r2, #0]
 8008db2:	4b4d      	ldr	r3, [pc, #308]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6a1b      	ldr	r3, [r3, #32]
 8008dbe:	494a      	ldr	r1, [pc, #296]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008dc4:	4b48      	ldr	r3, [pc, #288]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008dc6:	685b      	ldr	r3, [r3, #4]
 8008dc8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	69db      	ldr	r3, [r3, #28]
 8008dd0:	021b      	lsls	r3, r3, #8
 8008dd2:	4945      	ldr	r1, [pc, #276]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008dd4:	4313      	orrs	r3, r2
 8008dd6:	604b      	str	r3, [r1, #4]
 8008dd8:	e026      	b.n	8008e28 <HAL_RCC_OscConfig+0x1d8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008dda:	4b43      	ldr	r3, [pc, #268]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a42      	ldr	r2, [pc, #264]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008de0:	f043 0308 	orr.w	r3, r3, #8
 8008de4:	6013      	str	r3, [r2, #0]
 8008de6:	4b40      	ldr	r3, [pc, #256]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6a1b      	ldr	r3, [r3, #32]
 8008df2:	493d      	ldr	r1, [pc, #244]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008df4:	4313      	orrs	r3, r2
 8008df6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008df8:	4b3b      	ldr	r3, [pc, #236]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008dfa:	685b      	ldr	r3, [r3, #4]
 8008dfc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	69db      	ldr	r3, [r3, #28]
 8008e04:	021b      	lsls	r3, r3, #8
 8008e06:	4938      	ldr	r1, [pc, #224]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008e08:	4313      	orrs	r3, r2
 8008e0a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008e0c:	69bb      	ldr	r3, [r7, #24]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d10a      	bne.n	8008e28 <HAL_RCC_OscConfig+0x1d8>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6a1b      	ldr	r3, [r3, #32]
 8008e16:	4618      	mov	r0, r3
 8008e18:	f000 fe80 	bl	8009b1c <RCC_SetFlashLatencyFromMSIRange>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d002      	beq.n	8008e28 <HAL_RCC_OscConfig+0x1d8>
            {
              return HAL_ERROR;
 8008e22:	2301      	movs	r3, #1
 8008e24:	f000 bc0d 	b.w	8009642 <HAL_RCC_OscConfig+0x9f2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008e28:	f000 fdb4 	bl	8009994 <HAL_RCC_GetSysClockFreq>
 8008e2c:	4602      	mov	r2, r0
 8008e2e:	4b2e      	ldr	r3, [pc, #184]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008e30:	689b      	ldr	r3, [r3, #8]
 8008e32:	091b      	lsrs	r3, r3, #4
 8008e34:	f003 030f 	and.w	r3, r3, #15
 8008e38:	492c      	ldr	r1, [pc, #176]	@ (8008eec <HAL_RCC_OscConfig+0x29c>)
 8008e3a:	5ccb      	ldrb	r3, [r1, r3]
 8008e3c:	f003 031f 	and.w	r3, r3, #31
 8008e40:	fa22 f303 	lsr.w	r3, r2, r3
 8008e44:	4a2a      	ldr	r2, [pc, #168]	@ (8008ef0 <HAL_RCC_OscConfig+0x2a0>)
 8008e46:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8008e48:	4b2a      	ldr	r3, [pc, #168]	@ (8008ef4 <HAL_RCC_OscConfig+0x2a4>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	f7fe f9b5 	bl	80071bc <HAL_InitTick>
 8008e52:	4603      	mov	r3, r0
 8008e54:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8008e56:	7bfb      	ldrb	r3, [r7, #15]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d05d      	beq.n	8008f18 <HAL_RCC_OscConfig+0x2c8>
        {
          return status;
 8008e5c:	7bfb      	ldrb	r3, [r7, #15]
 8008e5e:	e3f0      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	699b      	ldr	r3, [r3, #24]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d032      	beq.n	8008ece <HAL_RCC_OscConfig+0x27e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8008e68:	4b1f      	ldr	r3, [pc, #124]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	4a1e      	ldr	r2, [pc, #120]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008e6e:	f043 0301 	orr.w	r3, r3, #1
 8008e72:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008e74:	f7fe f9f2 	bl	800725c <HAL_GetTick>
 8008e78:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008e7a:	e008      	b.n	8008e8e <HAL_RCC_OscConfig+0x23e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008e7c:	f7fe f9ee 	bl	800725c <HAL_GetTick>
 8008e80:	4602      	mov	r2, r0
 8008e82:	693b      	ldr	r3, [r7, #16]
 8008e84:	1ad3      	subs	r3, r2, r3
 8008e86:	2b02      	cmp	r3, #2
 8008e88:	d901      	bls.n	8008e8e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8008e8a:	2303      	movs	r3, #3
 8008e8c:	e3d9      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008e8e:	4b16      	ldr	r3, [pc, #88]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f003 0302 	and.w	r3, r3, #2
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d0f0      	beq.n	8008e7c <HAL_RCC_OscConfig+0x22c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008e9a:	4b13      	ldr	r3, [pc, #76]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	4a12      	ldr	r2, [pc, #72]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008ea0:	f043 0308 	orr.w	r3, r3, #8
 8008ea4:	6013      	str	r3, [r2, #0]
 8008ea6:	4b10      	ldr	r3, [pc, #64]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6a1b      	ldr	r3, [r3, #32]
 8008eb2:	490d      	ldr	r1, [pc, #52]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008eb4:	4313      	orrs	r3, r2
 8008eb6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008eba:	685b      	ldr	r3, [r3, #4]
 8008ebc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	69db      	ldr	r3, [r3, #28]
 8008ec4:	021b      	lsls	r3, r3, #8
 8008ec6:	4908      	ldr	r1, [pc, #32]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008ec8:	4313      	orrs	r3, r2
 8008eca:	604b      	str	r3, [r1, #4]
 8008ecc:	e025      	b.n	8008f1a <HAL_RCC_OscConfig+0x2ca>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8008ece:	4b06      	ldr	r3, [pc, #24]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4a05      	ldr	r2, [pc, #20]	@ (8008ee8 <HAL_RCC_OscConfig+0x298>)
 8008ed4:	f023 0301 	bic.w	r3, r3, #1
 8008ed8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008eda:	f7fe f9bf 	bl	800725c <HAL_GetTick>
 8008ede:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008ee0:	e013      	b.n	8008f0a <HAL_RCC_OscConfig+0x2ba>
 8008ee2:	bf00      	nop
 8008ee4:	08011154 	.word	0x08011154
 8008ee8:	40021000 	.word	0x40021000
 8008eec:	08011330 	.word	0x08011330
 8008ef0:	20000014 	.word	0x20000014
 8008ef4:	20000018 	.word	0x20000018
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008ef8:	f7fe f9b0 	bl	800725c <HAL_GetTick>
 8008efc:	4602      	mov	r2, r0
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	1ad3      	subs	r3, r2, r3
 8008f02:	2b02      	cmp	r3, #2
 8008f04:	d901      	bls.n	8008f0a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8008f06:	2303      	movs	r3, #3
 8008f08:	e39b      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008f0a:	4b97      	ldr	r3, [pc, #604]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f003 0302 	and.w	r3, r3, #2
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d1f0      	bne.n	8008ef8 <HAL_RCC_OscConfig+0x2a8>
 8008f16:	e000      	b.n	8008f1a <HAL_RCC_OscConfig+0x2ca>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008f18:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f003 0301 	and.w	r3, r3, #1
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d07e      	beq.n	8009024 <HAL_RCC_OscConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d00e      	beq.n	8008f4c <HAL_RCC_OscConfig+0x2fc>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	685b      	ldr	r3, [r3, #4]
 8008f32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f36:	d009      	beq.n	8008f4c <HAL_RCC_OscConfig+0x2fc>
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008f40:	d004      	beq.n	8008f4c <HAL_RCC_OscConfig+0x2fc>
 8008f42:	f240 2119 	movw	r1, #537	@ 0x219
 8008f46:	4889      	ldr	r0, [pc, #548]	@ (800916c <HAL_RCC_OscConfig+0x51c>)
 8008f48:	f7fd fb5e 	bl	8006608 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8008f4c:	69bb      	ldr	r3, [r7, #24]
 8008f4e:	2b08      	cmp	r3, #8
 8008f50:	d005      	beq.n	8008f5e <HAL_RCC_OscConfig+0x30e>
 8008f52:	69bb      	ldr	r3, [r7, #24]
 8008f54:	2b0c      	cmp	r3, #12
 8008f56:	d10e      	bne.n	8008f76 <HAL_RCC_OscConfig+0x326>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008f58:	697b      	ldr	r3, [r7, #20]
 8008f5a:	2b03      	cmp	r3, #3
 8008f5c:	d10b      	bne.n	8008f76 <HAL_RCC_OscConfig+0x326>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f5e:	4b82      	ldr	r3, [pc, #520]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d05b      	beq.n	8009022 <HAL_RCC_OscConfig+0x3d2>
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	685b      	ldr	r3, [r3, #4]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d157      	bne.n	8009022 <HAL_RCC_OscConfig+0x3d2>
      {
        return HAL_ERROR;
 8008f72:	2301      	movs	r3, #1
 8008f74:	e365      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	685b      	ldr	r3, [r3, #4]
 8008f7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f7e:	d106      	bne.n	8008f8e <HAL_RCC_OscConfig+0x33e>
 8008f80:	4b79      	ldr	r3, [pc, #484]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	4a78      	ldr	r2, [pc, #480]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8008f86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008f8a:	6013      	str	r3, [r2, #0]
 8008f8c:	e01d      	b.n	8008fca <HAL_RCC_OscConfig+0x37a>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	685b      	ldr	r3, [r3, #4]
 8008f92:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008f96:	d10c      	bne.n	8008fb2 <HAL_RCC_OscConfig+0x362>
 8008f98:	4b73      	ldr	r3, [pc, #460]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4a72      	ldr	r2, [pc, #456]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8008f9e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008fa2:	6013      	str	r3, [r2, #0]
 8008fa4:	4b70      	ldr	r3, [pc, #448]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	4a6f      	ldr	r2, [pc, #444]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8008faa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008fae:	6013      	str	r3, [r2, #0]
 8008fb0:	e00b      	b.n	8008fca <HAL_RCC_OscConfig+0x37a>
 8008fb2:	4b6d      	ldr	r3, [pc, #436]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	4a6c      	ldr	r2, [pc, #432]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8008fb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008fbc:	6013      	str	r3, [r2, #0]
 8008fbe:	4b6a      	ldr	r3, [pc, #424]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4a69      	ldr	r2, [pc, #420]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8008fc4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008fc8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	685b      	ldr	r3, [r3, #4]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d013      	beq.n	8008ffa <HAL_RCC_OscConfig+0x3aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fd2:	f7fe f943 	bl	800725c <HAL_GetTick>
 8008fd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008fd8:	e008      	b.n	8008fec <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008fda:	f7fe f93f 	bl	800725c <HAL_GetTick>
 8008fde:	4602      	mov	r2, r0
 8008fe0:	693b      	ldr	r3, [r7, #16]
 8008fe2:	1ad3      	subs	r3, r2, r3
 8008fe4:	2b64      	cmp	r3, #100	@ 0x64
 8008fe6:	d901      	bls.n	8008fec <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8008fe8:	2303      	movs	r3, #3
 8008fea:	e32a      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008fec:	4b5e      	ldr	r3, [pc, #376]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d0f0      	beq.n	8008fda <HAL_RCC_OscConfig+0x38a>
 8008ff8:	e014      	b.n	8009024 <HAL_RCC_OscConfig+0x3d4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ffa:	f7fe f92f 	bl	800725c <HAL_GetTick>
 8008ffe:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009000:	e008      	b.n	8009014 <HAL_RCC_OscConfig+0x3c4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009002:	f7fe f92b 	bl	800725c <HAL_GetTick>
 8009006:	4602      	mov	r2, r0
 8009008:	693b      	ldr	r3, [r7, #16]
 800900a:	1ad3      	subs	r3, r2, r3
 800900c:	2b64      	cmp	r3, #100	@ 0x64
 800900e:	d901      	bls.n	8009014 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8009010:	2303      	movs	r3, #3
 8009012:	e316      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009014:	4b54      	ldr	r3, [pc, #336]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800901c:	2b00      	cmp	r3, #0
 800901e:	d1f0      	bne.n	8009002 <HAL_RCC_OscConfig+0x3b2>
 8009020:	e000      	b.n	8009024 <HAL_RCC_OscConfig+0x3d4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009022:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f003 0302 	and.w	r3, r3, #2
 800902c:	2b00      	cmp	r3, #0
 800902e:	d077      	beq.n	8009120 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	68db      	ldr	r3, [r3, #12]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d009      	beq.n	800904c <HAL_RCC_OscConfig+0x3fc>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	68db      	ldr	r3, [r3, #12]
 800903c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009040:	d004      	beq.n	800904c <HAL_RCC_OscConfig+0x3fc>
 8009042:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 8009046:	4849      	ldr	r0, [pc, #292]	@ (800916c <HAL_RCC_OscConfig+0x51c>)
 8009048:	f7fd fade 	bl	8006608 <assert_failed>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	691b      	ldr	r3, [r3, #16]
 8009050:	2b1f      	cmp	r3, #31
 8009052:	d904      	bls.n	800905e <HAL_RCC_OscConfig+0x40e>
 8009054:	f240 214d 	movw	r1, #589	@ 0x24d
 8009058:	4844      	ldr	r0, [pc, #272]	@ (800916c <HAL_RCC_OscConfig+0x51c>)
 800905a:	f7fd fad5 	bl	8006608 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800905e:	69bb      	ldr	r3, [r7, #24]
 8009060:	2b04      	cmp	r3, #4
 8009062:	d005      	beq.n	8009070 <HAL_RCC_OscConfig+0x420>
 8009064:	69bb      	ldr	r3, [r7, #24]
 8009066:	2b0c      	cmp	r3, #12
 8009068:	d119      	bne.n	800909e <HAL_RCC_OscConfig+0x44e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	2b02      	cmp	r3, #2
 800906e:	d116      	bne.n	800909e <HAL_RCC_OscConfig+0x44e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009070:	4b3d      	ldr	r3, [pc, #244]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009078:	2b00      	cmp	r3, #0
 800907a:	d005      	beq.n	8009088 <HAL_RCC_OscConfig+0x438>
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	68db      	ldr	r3, [r3, #12]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d101      	bne.n	8009088 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8009084:	2301      	movs	r3, #1
 8009086:	e2dc      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009088:	4b37      	ldr	r3, [pc, #220]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 800908a:	685b      	ldr	r3, [r3, #4]
 800908c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	691b      	ldr	r3, [r3, #16]
 8009094:	061b      	lsls	r3, r3, #24
 8009096:	4934      	ldr	r1, [pc, #208]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8009098:	4313      	orrs	r3, r2
 800909a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800909c:	e040      	b.n	8009120 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	68db      	ldr	r3, [r3, #12]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d023      	beq.n	80090ee <HAL_RCC_OscConfig+0x49e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80090a6:	4b30      	ldr	r3, [pc, #192]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4a2f      	ldr	r2, [pc, #188]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 80090ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80090b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090b2:	f7fe f8d3 	bl	800725c <HAL_GetTick>
 80090b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80090b8:	e008      	b.n	80090cc <HAL_RCC_OscConfig+0x47c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80090ba:	f7fe f8cf 	bl	800725c <HAL_GetTick>
 80090be:	4602      	mov	r2, r0
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	1ad3      	subs	r3, r2, r3
 80090c4:	2b02      	cmp	r3, #2
 80090c6:	d901      	bls.n	80090cc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80090c8:	2303      	movs	r3, #3
 80090ca:	e2ba      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80090cc:	4b26      	ldr	r3, [pc, #152]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d0f0      	beq.n	80090ba <HAL_RCC_OscConfig+0x46a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090d8:	4b23      	ldr	r3, [pc, #140]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 80090da:	685b      	ldr	r3, [r3, #4]
 80090dc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	691b      	ldr	r3, [r3, #16]
 80090e4:	061b      	lsls	r3, r3, #24
 80090e6:	4920      	ldr	r1, [pc, #128]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 80090e8:	4313      	orrs	r3, r2
 80090ea:	604b      	str	r3, [r1, #4]
 80090ec:	e018      	b.n	8009120 <HAL_RCC_OscConfig+0x4d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80090ee:	4b1e      	ldr	r3, [pc, #120]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	4a1d      	ldr	r2, [pc, #116]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 80090f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80090f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090fa:	f7fe f8af 	bl	800725c <HAL_GetTick>
 80090fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009100:	e008      	b.n	8009114 <HAL_RCC_OscConfig+0x4c4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009102:	f7fe f8ab 	bl	800725c <HAL_GetTick>
 8009106:	4602      	mov	r2, r0
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	1ad3      	subs	r3, r2, r3
 800910c:	2b02      	cmp	r3, #2
 800910e:	d901      	bls.n	8009114 <HAL_RCC_OscConfig+0x4c4>
          {
            return HAL_TIMEOUT;
 8009110:	2303      	movs	r3, #3
 8009112:	e296      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009114:	4b14      	ldr	r3, [pc, #80]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800911c:	2b00      	cmp	r3, #0
 800911e:	d1f0      	bne.n	8009102 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f003 0308 	and.w	r3, r3, #8
 8009128:	2b00      	cmp	r3, #0
 800912a:	d04e      	beq.n	80091ca <HAL_RCC_OscConfig+0x57a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	695b      	ldr	r3, [r3, #20]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d008      	beq.n	8009146 <HAL_RCC_OscConfig+0x4f6>
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	695b      	ldr	r3, [r3, #20]
 8009138:	2b01      	cmp	r3, #1
 800913a:	d004      	beq.n	8009146 <HAL_RCC_OscConfig+0x4f6>
 800913c:	f240 218d 	movw	r1, #653	@ 0x28d
 8009140:	480a      	ldr	r0, [pc, #40]	@ (800916c <HAL_RCC_OscConfig+0x51c>)
 8009142:	f7fd fa61 	bl	8006608 <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	695b      	ldr	r3, [r3, #20]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d021      	beq.n	8009192 <HAL_RCC_OscConfig+0x542>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800914e:	4b06      	ldr	r3, [pc, #24]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8009150:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009154:	4a04      	ldr	r2, [pc, #16]	@ (8009168 <HAL_RCC_OscConfig+0x518>)
 8009156:	f043 0301 	orr.w	r3, r3, #1
 800915a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800915e:	f7fe f87d 	bl	800725c <HAL_GetTick>
 8009162:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009164:	e00d      	b.n	8009182 <HAL_RCC_OscConfig+0x532>
 8009166:	bf00      	nop
 8009168:	40021000 	.word	0x40021000
 800916c:	08011154 	.word	0x08011154
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009170:	f7fe f874 	bl	800725c <HAL_GetTick>
 8009174:	4602      	mov	r2, r0
 8009176:	693b      	ldr	r3, [r7, #16]
 8009178:	1ad3      	subs	r3, r2, r3
 800917a:	2b02      	cmp	r3, #2
 800917c:	d901      	bls.n	8009182 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800917e:	2303      	movs	r3, #3
 8009180:	e25f      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009182:	4b66      	ldr	r3, [pc, #408]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 8009184:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009188:	f003 0302 	and.w	r3, r3, #2
 800918c:	2b00      	cmp	r3, #0
 800918e:	d0ef      	beq.n	8009170 <HAL_RCC_OscConfig+0x520>
 8009190:	e01b      	b.n	80091ca <HAL_RCC_OscConfig+0x57a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009192:	4b62      	ldr	r3, [pc, #392]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 8009194:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009198:	4a60      	ldr	r2, [pc, #384]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 800919a:	f023 0301 	bic.w	r3, r3, #1
 800919e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80091a2:	f7fe f85b 	bl	800725c <HAL_GetTick>
 80091a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80091a8:	e008      	b.n	80091bc <HAL_RCC_OscConfig+0x56c>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80091aa:	f7fe f857 	bl	800725c <HAL_GetTick>
 80091ae:	4602      	mov	r2, r0
 80091b0:	693b      	ldr	r3, [r7, #16]
 80091b2:	1ad3      	subs	r3, r2, r3
 80091b4:	2b02      	cmp	r3, #2
 80091b6:	d901      	bls.n	80091bc <HAL_RCC_OscConfig+0x56c>
        {
          return HAL_TIMEOUT;
 80091b8:	2303      	movs	r3, #3
 80091ba:	e242      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80091bc:	4b57      	ldr	r3, [pc, #348]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 80091be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80091c2:	f003 0302 	and.w	r3, r3, #2
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d1ef      	bne.n	80091aa <HAL_RCC_OscConfig+0x55a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f003 0304 	and.w	r3, r3, #4
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	f000 80b8 	beq.w	8009348 <HAL_RCC_OscConfig+0x6f8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80091d8:	2300      	movs	r3, #0
 80091da:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	689b      	ldr	r3, [r3, #8]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d00c      	beq.n	80091fe <HAL_RCC_OscConfig+0x5ae>
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	689b      	ldr	r3, [r3, #8]
 80091e8:	2b01      	cmp	r3, #1
 80091ea:	d008      	beq.n	80091fe <HAL_RCC_OscConfig+0x5ae>
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	689b      	ldr	r3, [r3, #8]
 80091f0:	2b05      	cmp	r3, #5
 80091f2:	d004      	beq.n	80091fe <HAL_RCC_OscConfig+0x5ae>
 80091f4:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 80091f8:	4849      	ldr	r0, [pc, #292]	@ (8009320 <HAL_RCC_OscConfig+0x6d0>)
 80091fa:	f7fd fa05 	bl	8006608 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80091fe:	4b47      	ldr	r3, [pc, #284]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 8009200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009202:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009206:	2b00      	cmp	r3, #0
 8009208:	d10d      	bne.n	8009226 <HAL_RCC_OscConfig+0x5d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800920a:	4b44      	ldr	r3, [pc, #272]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 800920c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800920e:	4a43      	ldr	r2, [pc, #268]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 8009210:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009214:	6593      	str	r3, [r2, #88]	@ 0x58
 8009216:	4b41      	ldr	r3, [pc, #260]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 8009218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800921a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800921e:	60bb      	str	r3, [r7, #8]
 8009220:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009222:	2301      	movs	r3, #1
 8009224:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009226:	4b3f      	ldr	r3, [pc, #252]	@ (8009324 <HAL_RCC_OscConfig+0x6d4>)
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800922e:	2b00      	cmp	r3, #0
 8009230:	d118      	bne.n	8009264 <HAL_RCC_OscConfig+0x614>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009232:	4b3c      	ldr	r3, [pc, #240]	@ (8009324 <HAL_RCC_OscConfig+0x6d4>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	4a3b      	ldr	r2, [pc, #236]	@ (8009324 <HAL_RCC_OscConfig+0x6d4>)
 8009238:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800923c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800923e:	f7fe f80d 	bl	800725c <HAL_GetTick>
 8009242:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009244:	e008      	b.n	8009258 <HAL_RCC_OscConfig+0x608>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009246:	f7fe f809 	bl	800725c <HAL_GetTick>
 800924a:	4602      	mov	r2, r0
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	1ad3      	subs	r3, r2, r3
 8009250:	2b02      	cmp	r3, #2
 8009252:	d901      	bls.n	8009258 <HAL_RCC_OscConfig+0x608>
        {
          return HAL_TIMEOUT;
 8009254:	2303      	movs	r3, #3
 8009256:	e1f4      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009258:	4b32      	ldr	r3, [pc, #200]	@ (8009324 <HAL_RCC_OscConfig+0x6d4>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009260:	2b00      	cmp	r3, #0
 8009262:	d0f0      	beq.n	8009246 <HAL_RCC_OscConfig+0x5f6>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	689b      	ldr	r3, [r3, #8]
 8009268:	2b01      	cmp	r3, #1
 800926a:	d108      	bne.n	800927e <HAL_RCC_OscConfig+0x62e>
 800926c:	4b2b      	ldr	r3, [pc, #172]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 800926e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009272:	4a2a      	ldr	r2, [pc, #168]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 8009274:	f043 0301 	orr.w	r3, r3, #1
 8009278:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800927c:	e024      	b.n	80092c8 <HAL_RCC_OscConfig+0x678>
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	689b      	ldr	r3, [r3, #8]
 8009282:	2b05      	cmp	r3, #5
 8009284:	d110      	bne.n	80092a8 <HAL_RCC_OscConfig+0x658>
 8009286:	4b25      	ldr	r3, [pc, #148]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 8009288:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800928c:	4a23      	ldr	r2, [pc, #140]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 800928e:	f043 0304 	orr.w	r3, r3, #4
 8009292:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009296:	4b21      	ldr	r3, [pc, #132]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 8009298:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800929c:	4a1f      	ldr	r2, [pc, #124]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 800929e:	f043 0301 	orr.w	r3, r3, #1
 80092a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80092a6:	e00f      	b.n	80092c8 <HAL_RCC_OscConfig+0x678>
 80092a8:	4b1c      	ldr	r3, [pc, #112]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 80092aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092ae:	4a1b      	ldr	r2, [pc, #108]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 80092b0:	f023 0301 	bic.w	r3, r3, #1
 80092b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80092b8:	4b18      	ldr	r3, [pc, #96]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 80092ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092be:	4a17      	ldr	r2, [pc, #92]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 80092c0:	f023 0304 	bic.w	r3, r3, #4
 80092c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	689b      	ldr	r3, [r3, #8]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d016      	beq.n	80092fe <HAL_RCC_OscConfig+0x6ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092d0:	f7fd ffc4 	bl	800725c <HAL_GetTick>
 80092d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80092d6:	e00a      	b.n	80092ee <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80092d8:	f7fd ffc0 	bl	800725c <HAL_GetTick>
 80092dc:	4602      	mov	r2, r0
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	1ad3      	subs	r3, r2, r3
 80092e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092e6:	4293      	cmp	r3, r2
 80092e8:	d901      	bls.n	80092ee <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80092ea:	2303      	movs	r3, #3
 80092ec:	e1a9      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80092ee:	4b0b      	ldr	r3, [pc, #44]	@ (800931c <HAL_RCC_OscConfig+0x6cc>)
 80092f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092f4:	f003 0302 	and.w	r3, r3, #2
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d0ed      	beq.n	80092d8 <HAL_RCC_OscConfig+0x688>
 80092fc:	e01b      	b.n	8009336 <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092fe:	f7fd ffad 	bl	800725c <HAL_GetTick>
 8009302:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009304:	e010      	b.n	8009328 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009306:	f7fd ffa9 	bl	800725c <HAL_GetTick>
 800930a:	4602      	mov	r2, r0
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	1ad3      	subs	r3, r2, r3
 8009310:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009314:	4293      	cmp	r3, r2
 8009316:	d907      	bls.n	8009328 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 8009318:	2303      	movs	r3, #3
 800931a:	e192      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
 800931c:	40021000 	.word	0x40021000
 8009320:	08011154 	.word	0x08011154
 8009324:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009328:	4b98      	ldr	r3, [pc, #608]	@ (800958c <HAL_RCC_OscConfig+0x93c>)
 800932a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800932e:	f003 0302 	and.w	r3, r3, #2
 8009332:	2b00      	cmp	r3, #0
 8009334:	d1e7      	bne.n	8009306 <HAL_RCC_OscConfig+0x6b6>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009336:	7ffb      	ldrb	r3, [r7, #31]
 8009338:	2b01      	cmp	r3, #1
 800933a:	d105      	bne.n	8009348 <HAL_RCC_OscConfig+0x6f8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800933c:	4b93      	ldr	r3, [pc, #588]	@ (800958c <HAL_RCC_OscConfig+0x93c>)
 800933e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009340:	4a92      	ldr	r2, [pc, #584]	@ (800958c <HAL_RCC_OscConfig+0x93c>)
 8009342:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009346:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800934c:	2b00      	cmp	r3, #0
 800934e:	d00c      	beq.n	800936a <HAL_RCC_OscConfig+0x71a>
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009354:	2b01      	cmp	r3, #1
 8009356:	d008      	beq.n	800936a <HAL_RCC_OscConfig+0x71a>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800935c:	2b02      	cmp	r3, #2
 800935e:	d004      	beq.n	800936a <HAL_RCC_OscConfig+0x71a>
 8009360:	f240 316e 	movw	r1, #878	@ 0x36e
 8009364:	488a      	ldr	r0, [pc, #552]	@ (8009590 <HAL_RCC_OscConfig+0x940>)
 8009366:	f7fd f94f 	bl	8006608 <assert_failed>

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800936e:	2b00      	cmp	r3, #0
 8009370:	f000 8166 	beq.w	8009640 <HAL_RCC_OscConfig+0x9f0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009378:	2b02      	cmp	r3, #2
 800937a:	f040 813c 	bne.w	80095f6 <HAL_RCC_OscConfig+0x9a6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009382:	2b00      	cmp	r3, #0
 8009384:	d010      	beq.n	80093a8 <HAL_RCC_OscConfig+0x758>
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800938a:	2b01      	cmp	r3, #1
 800938c:	d00c      	beq.n	80093a8 <HAL_RCC_OscConfig+0x758>
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009392:	2b02      	cmp	r3, #2
 8009394:	d008      	beq.n	80093a8 <HAL_RCC_OscConfig+0x758>
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800939a:	2b03      	cmp	r3, #3
 800939c:	d004      	beq.n	80093a8 <HAL_RCC_OscConfig+0x758>
 800939e:	f240 3176 	movw	r1, #886	@ 0x376
 80093a2:	487b      	ldr	r0, [pc, #492]	@ (8009590 <HAL_RCC_OscConfig+0x940>)
 80093a4:	f7fd f930 	bl	8006608 <assert_failed>
      assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d003      	beq.n	80093b8 <HAL_RCC_OscConfig+0x768>
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093b4:	2b08      	cmp	r3, #8
 80093b6:	d904      	bls.n	80093c2 <HAL_RCC_OscConfig+0x772>
 80093b8:	f240 3177 	movw	r1, #887	@ 0x377
 80093bc:	4874      	ldr	r0, [pc, #464]	@ (8009590 <HAL_RCC_OscConfig+0x940>)
 80093be:	f7fd f923 	bl	8006608 <assert_failed>
      assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093c6:	2b07      	cmp	r3, #7
 80093c8:	d903      	bls.n	80093d2 <HAL_RCC_OscConfig+0x782>
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093ce:	2b56      	cmp	r3, #86	@ 0x56
 80093d0:	d904      	bls.n	80093dc <HAL_RCC_OscConfig+0x78c>
 80093d2:	f44f 715e 	mov.w	r1, #888	@ 0x378
 80093d6:	486e      	ldr	r0, [pc, #440]	@ (8009590 <HAL_RCC_OscConfig+0x940>)
 80093d8:	f7fd f916 	bl	8006608 <assert_failed>
#if defined(RCC_PLLP_SUPPORT)
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093e0:	2b07      	cmp	r3, #7
 80093e2:	d008      	beq.n	80093f6 <HAL_RCC_OscConfig+0x7a6>
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093e8:	2b11      	cmp	r3, #17
 80093ea:	d004      	beq.n	80093f6 <HAL_RCC_OscConfig+0x7a6>
 80093ec:	f240 317a 	movw	r1, #890	@ 0x37a
 80093f0:	4867      	ldr	r0, [pc, #412]	@ (8009590 <HAL_RCC_OscConfig+0x940>)
 80093f2:	f7fd f909 	bl	8006608 <assert_failed>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093fa:	2b02      	cmp	r3, #2
 80093fc:	d010      	beq.n	8009420 <HAL_RCC_OscConfig+0x7d0>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009402:	2b04      	cmp	r3, #4
 8009404:	d00c      	beq.n	8009420 <HAL_RCC_OscConfig+0x7d0>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800940a:	2b06      	cmp	r3, #6
 800940c:	d008      	beq.n	8009420 <HAL_RCC_OscConfig+0x7d0>
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009412:	2b08      	cmp	r3, #8
 8009414:	d004      	beq.n	8009420 <HAL_RCC_OscConfig+0x7d0>
 8009416:	f44f 715f 	mov.w	r1, #892	@ 0x37c
 800941a:	485d      	ldr	r0, [pc, #372]	@ (8009590 <HAL_RCC_OscConfig+0x940>)
 800941c:	f7fd f8f4 	bl	8006608 <assert_failed>
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009424:	2b02      	cmp	r3, #2
 8009426:	d010      	beq.n	800944a <HAL_RCC_OscConfig+0x7fa>
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800942c:	2b04      	cmp	r3, #4
 800942e:	d00c      	beq.n	800944a <HAL_RCC_OscConfig+0x7fa>
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009434:	2b06      	cmp	r3, #6
 8009436:	d008      	beq.n	800944a <HAL_RCC_OscConfig+0x7fa>
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800943c:	2b08      	cmp	r3, #8
 800943e:	d004      	beq.n	800944a <HAL_RCC_OscConfig+0x7fa>
 8009440:	f240 317d 	movw	r1, #893	@ 0x37d
 8009444:	4852      	ldr	r0, [pc, #328]	@ (8009590 <HAL_RCC_OscConfig+0x940>)
 8009446:	f7fd f8df 	bl	8006608 <assert_failed>

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800944a:	4b50      	ldr	r3, [pc, #320]	@ (800958c <HAL_RCC_OscConfig+0x93c>)
 800944c:	68db      	ldr	r3, [r3, #12]
 800944e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009450:	697b      	ldr	r3, [r7, #20]
 8009452:	f003 0203 	and.w	r2, r3, #3
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800945a:	429a      	cmp	r2, r3
 800945c:	d130      	bne.n	80094c0 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800945e:	697b      	ldr	r3, [r7, #20]
 8009460:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009468:	3b01      	subs	r3, #1
 800946a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800946c:	429a      	cmp	r2, r3
 800946e:	d127      	bne.n	80094c0 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009470:	697b      	ldr	r3, [r7, #20]
 8009472:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800947a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800947c:	429a      	cmp	r2, r3
 800947e:	d11f      	bne.n	80094c0 <HAL_RCC_OscConfig+0x870>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8009480:	697b      	ldr	r3, [r7, #20]
 8009482:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009486:	687a      	ldr	r2, [r7, #4]
 8009488:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800948a:	2a07      	cmp	r2, #7
 800948c:	bf14      	ite	ne
 800948e:	2201      	movne	r2, #1
 8009490:	2200      	moveq	r2, #0
 8009492:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009494:	4293      	cmp	r3, r2
 8009496:	d113      	bne.n	80094c0 <HAL_RCC_OscConfig+0x870>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009498:	697b      	ldr	r3, [r7, #20]
 800949a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094a2:	085b      	lsrs	r3, r3, #1
 80094a4:	3b01      	subs	r3, #1
 80094a6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80094a8:	429a      	cmp	r2, r3
 80094aa:	d109      	bne.n	80094c0 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80094ac:	697b      	ldr	r3, [r7, #20]
 80094ae:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094b6:	085b      	lsrs	r3, r3, #1
 80094b8:	3b01      	subs	r3, #1
 80094ba:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80094bc:	429a      	cmp	r2, r3
 80094be:	d074      	beq.n	80095aa <HAL_RCC_OscConfig+0x95a>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80094c0:	69bb      	ldr	r3, [r7, #24]
 80094c2:	2b0c      	cmp	r3, #12
 80094c4:	d06f      	beq.n	80095a6 <HAL_RCC_OscConfig+0x956>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80094c6:	4b31      	ldr	r3, [pc, #196]	@ (800958c <HAL_RCC_OscConfig+0x93c>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d105      	bne.n	80094de <HAL_RCC_OscConfig+0x88e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80094d2:	4b2e      	ldr	r3, [pc, #184]	@ (800958c <HAL_RCC_OscConfig+0x93c>)
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d001      	beq.n	80094e2 <HAL_RCC_OscConfig+0x892>
#endif
            )
          {
            return HAL_ERROR;
 80094de:	2301      	movs	r3, #1
 80094e0:	e0af      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80094e2:	4b2a      	ldr	r3, [pc, #168]	@ (800958c <HAL_RCC_OscConfig+0x93c>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	4a29      	ldr	r2, [pc, #164]	@ (800958c <HAL_RCC_OscConfig+0x93c>)
 80094e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80094ec:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80094ee:	f7fd feb5 	bl	800725c <HAL_GetTick>
 80094f2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80094f4:	e008      	b.n	8009508 <HAL_RCC_OscConfig+0x8b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80094f6:	f7fd feb1 	bl	800725c <HAL_GetTick>
 80094fa:	4602      	mov	r2, r0
 80094fc:	693b      	ldr	r3, [r7, #16]
 80094fe:	1ad3      	subs	r3, r2, r3
 8009500:	2b02      	cmp	r3, #2
 8009502:	d901      	bls.n	8009508 <HAL_RCC_OscConfig+0x8b8>
              {
                return HAL_TIMEOUT;
 8009504:	2303      	movs	r3, #3
 8009506:	e09c      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009508:	4b20      	ldr	r3, [pc, #128]	@ (800958c <HAL_RCC_OscConfig+0x93c>)
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009510:	2b00      	cmp	r3, #0
 8009512:	d1f0      	bne.n	80094f6 <HAL_RCC_OscConfig+0x8a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009514:	4b1d      	ldr	r3, [pc, #116]	@ (800958c <HAL_RCC_OscConfig+0x93c>)
 8009516:	68da      	ldr	r2, [r3, #12]
 8009518:	4b1e      	ldr	r3, [pc, #120]	@ (8009594 <HAL_RCC_OscConfig+0x944>)
 800951a:	4013      	ands	r3, r2
 800951c:	687a      	ldr	r2, [r7, #4]
 800951e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8009520:	687a      	ldr	r2, [r7, #4]
 8009522:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009524:	3a01      	subs	r2, #1
 8009526:	0112      	lsls	r2, r2, #4
 8009528:	4311      	orrs	r1, r2
 800952a:	687a      	ldr	r2, [r7, #4]
 800952c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800952e:	0212      	lsls	r2, r2, #8
 8009530:	4311      	orrs	r1, r2
 8009532:	687a      	ldr	r2, [r7, #4]
 8009534:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009536:	0852      	lsrs	r2, r2, #1
 8009538:	3a01      	subs	r2, #1
 800953a:	0552      	lsls	r2, r2, #21
 800953c:	4311      	orrs	r1, r2
 800953e:	687a      	ldr	r2, [r7, #4]
 8009540:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8009542:	0852      	lsrs	r2, r2, #1
 8009544:	3a01      	subs	r2, #1
 8009546:	0652      	lsls	r2, r2, #25
 8009548:	4311      	orrs	r1, r2
 800954a:	687a      	ldr	r2, [r7, #4]
 800954c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800954e:	0912      	lsrs	r2, r2, #4
 8009550:	0452      	lsls	r2, r2, #17
 8009552:	430a      	orrs	r2, r1
 8009554:	490d      	ldr	r1, [pc, #52]	@ (800958c <HAL_RCC_OscConfig+0x93c>)
 8009556:	4313      	orrs	r3, r2
 8009558:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800955a:	4b0c      	ldr	r3, [pc, #48]	@ (800958c <HAL_RCC_OscConfig+0x93c>)
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	4a0b      	ldr	r2, [pc, #44]	@ (800958c <HAL_RCC_OscConfig+0x93c>)
 8009560:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009564:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009566:	4b09      	ldr	r3, [pc, #36]	@ (800958c <HAL_RCC_OscConfig+0x93c>)
 8009568:	68db      	ldr	r3, [r3, #12]
 800956a:	4a08      	ldr	r2, [pc, #32]	@ (800958c <HAL_RCC_OscConfig+0x93c>)
 800956c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009570:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009572:	f7fd fe73 	bl	800725c <HAL_GetTick>
 8009576:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009578:	e00e      	b.n	8009598 <HAL_RCC_OscConfig+0x948>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800957a:	f7fd fe6f 	bl	800725c <HAL_GetTick>
 800957e:	4602      	mov	r2, r0
 8009580:	693b      	ldr	r3, [r7, #16]
 8009582:	1ad3      	subs	r3, r2, r3
 8009584:	2b02      	cmp	r3, #2
 8009586:	d907      	bls.n	8009598 <HAL_RCC_OscConfig+0x948>
              {
                return HAL_TIMEOUT;
 8009588:	2303      	movs	r3, #3
 800958a:	e05a      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
 800958c:	40021000 	.word	0x40021000
 8009590:	08011154 	.word	0x08011154
 8009594:	f99d808c 	.word	0xf99d808c
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009598:	4b2c      	ldr	r3, [pc, #176]	@ (800964c <HAL_RCC_OscConfig+0x9fc>)
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d0ea      	beq.n	800957a <HAL_RCC_OscConfig+0x92a>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80095a4:	e04c      	b.n	8009640 <HAL_RCC_OscConfig+0x9f0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80095a6:	2301      	movs	r3, #1
 80095a8:	e04b      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80095aa:	4b28      	ldr	r3, [pc, #160]	@ (800964c <HAL_RCC_OscConfig+0x9fc>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d144      	bne.n	8009640 <HAL_RCC_OscConfig+0x9f0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80095b6:	4b25      	ldr	r3, [pc, #148]	@ (800964c <HAL_RCC_OscConfig+0x9fc>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4a24      	ldr	r2, [pc, #144]	@ (800964c <HAL_RCC_OscConfig+0x9fc>)
 80095bc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80095c0:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80095c2:	4b22      	ldr	r3, [pc, #136]	@ (800964c <HAL_RCC_OscConfig+0x9fc>)
 80095c4:	68db      	ldr	r3, [r3, #12]
 80095c6:	4a21      	ldr	r2, [pc, #132]	@ (800964c <HAL_RCC_OscConfig+0x9fc>)
 80095c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80095cc:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80095ce:	f7fd fe45 	bl	800725c <HAL_GetTick>
 80095d2:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80095d4:	e008      	b.n	80095e8 <HAL_RCC_OscConfig+0x998>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80095d6:	f7fd fe41 	bl	800725c <HAL_GetTick>
 80095da:	4602      	mov	r2, r0
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	1ad3      	subs	r3, r2, r3
 80095e0:	2b02      	cmp	r3, #2
 80095e2:	d901      	bls.n	80095e8 <HAL_RCC_OscConfig+0x998>
            {
              return HAL_TIMEOUT;
 80095e4:	2303      	movs	r3, #3
 80095e6:	e02c      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80095e8:	4b18      	ldr	r3, [pc, #96]	@ (800964c <HAL_RCC_OscConfig+0x9fc>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d0f0      	beq.n	80095d6 <HAL_RCC_OscConfig+0x986>
 80095f4:	e024      	b.n	8009640 <HAL_RCC_OscConfig+0x9f0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80095f6:	69bb      	ldr	r3, [r7, #24]
 80095f8:	2b0c      	cmp	r3, #12
 80095fa:	d01f      	beq.n	800963c <HAL_RCC_OscConfig+0x9ec>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80095fc:	4b13      	ldr	r3, [pc, #76]	@ (800964c <HAL_RCC_OscConfig+0x9fc>)
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	4a12      	ldr	r2, [pc, #72]	@ (800964c <HAL_RCC_OscConfig+0x9fc>)
 8009602:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009606:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009608:	f7fd fe28 	bl	800725c <HAL_GetTick>
 800960c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800960e:	e008      	b.n	8009622 <HAL_RCC_OscConfig+0x9d2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009610:	f7fd fe24 	bl	800725c <HAL_GetTick>
 8009614:	4602      	mov	r2, r0
 8009616:	693b      	ldr	r3, [r7, #16]
 8009618:	1ad3      	subs	r3, r2, r3
 800961a:	2b02      	cmp	r3, #2
 800961c:	d901      	bls.n	8009622 <HAL_RCC_OscConfig+0x9d2>
          {
            return HAL_TIMEOUT;
 800961e:	2303      	movs	r3, #3
 8009620:	e00f      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009622:	4b0a      	ldr	r3, [pc, #40]	@ (800964c <HAL_RCC_OscConfig+0x9fc>)
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800962a:	2b00      	cmp	r3, #0
 800962c:	d1f0      	bne.n	8009610 <HAL_RCC_OscConfig+0x9c0>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800962e:	4b07      	ldr	r3, [pc, #28]	@ (800964c <HAL_RCC_OscConfig+0x9fc>)
 8009630:	68da      	ldr	r2, [r3, #12]
 8009632:	4906      	ldr	r1, [pc, #24]	@ (800964c <HAL_RCC_OscConfig+0x9fc>)
 8009634:	4b06      	ldr	r3, [pc, #24]	@ (8009650 <HAL_RCC_OscConfig+0xa00>)
 8009636:	4013      	ands	r3, r2
 8009638:	60cb      	str	r3, [r1, #12]
 800963a:	e001      	b.n	8009640 <HAL_RCC_OscConfig+0x9f0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800963c:	2301      	movs	r3, #1
 800963e:	e000      	b.n	8009642 <HAL_RCC_OscConfig+0x9f2>
      }
    }
  }
  return HAL_OK;
 8009640:	2300      	movs	r3, #0
}
 8009642:	4618      	mov	r0, r3
 8009644:	3720      	adds	r7, #32
 8009646:	46bd      	mov	sp, r7
 8009648:	bd80      	pop	{r7, pc}
 800964a:	bf00      	nop
 800964c:	40021000 	.word	0x40021000
 8009650:	feeefffc 	.word	0xfeeefffc

08009654 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b084      	sub	sp, #16
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
 800965c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d101      	bne.n	8009668 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009664:	2301      	movs	r3, #1
 8009666:	e186      	b.n	8009976 <HAL_RCC_ClockConfig+0x322>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d003      	beq.n	8009678 <HAL_RCC_ClockConfig+0x24>
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	2b0f      	cmp	r3, #15
 8009676:	d904      	bls.n	8009682 <HAL_RCC_ClockConfig+0x2e>
 8009678:	f240 4159 	movw	r1, #1113	@ 0x459
 800967c:	4882      	ldr	r0, [pc, #520]	@ (8009888 <HAL_RCC_ClockConfig+0x234>)
 800967e:	f7fc ffc3 	bl	8006608 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d010      	beq.n	80096aa <HAL_RCC_ClockConfig+0x56>
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	2b01      	cmp	r3, #1
 800968c:	d00d      	beq.n	80096aa <HAL_RCC_ClockConfig+0x56>
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	2b02      	cmp	r3, #2
 8009692:	d00a      	beq.n	80096aa <HAL_RCC_ClockConfig+0x56>
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	2b03      	cmp	r3, #3
 8009698:	d007      	beq.n	80096aa <HAL_RCC_ClockConfig+0x56>
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	2b04      	cmp	r3, #4
 800969e:	d004      	beq.n	80096aa <HAL_RCC_ClockConfig+0x56>
 80096a0:	f240 415a 	movw	r1, #1114	@ 0x45a
 80096a4:	4878      	ldr	r0, [pc, #480]	@ (8009888 <HAL_RCC_ClockConfig+0x234>)
 80096a6:	f7fc ffaf 	bl	8006608 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80096aa:	4b78      	ldr	r3, [pc, #480]	@ (800988c <HAL_RCC_ClockConfig+0x238>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	f003 0307 	and.w	r3, r3, #7
 80096b2:	683a      	ldr	r2, [r7, #0]
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d910      	bls.n	80096da <HAL_RCC_ClockConfig+0x86>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80096b8:	4b74      	ldr	r3, [pc, #464]	@ (800988c <HAL_RCC_ClockConfig+0x238>)
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	f023 0207 	bic.w	r2, r3, #7
 80096c0:	4972      	ldr	r1, [pc, #456]	@ (800988c <HAL_RCC_ClockConfig+0x238>)
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	4313      	orrs	r3, r2
 80096c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80096c8:	4b70      	ldr	r3, [pc, #448]	@ (800988c <HAL_RCC_ClockConfig+0x238>)
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f003 0307 	and.w	r3, r3, #7
 80096d0:	683a      	ldr	r2, [r7, #0]
 80096d2:	429a      	cmp	r2, r3
 80096d4:	d001      	beq.n	80096da <HAL_RCC_ClockConfig+0x86>
    {
      return HAL_ERROR;
 80096d6:	2301      	movs	r3, #1
 80096d8:	e14d      	b.n	8009976 <HAL_RCC_ClockConfig+0x322>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	f003 0302 	and.w	r3, r3, #2
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d039      	beq.n	800975a <HAL_RCC_ClockConfig+0x106>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	689b      	ldr	r3, [r3, #8]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d024      	beq.n	8009738 <HAL_RCC_ClockConfig+0xe4>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	689b      	ldr	r3, [r3, #8]
 80096f2:	2b80      	cmp	r3, #128	@ 0x80
 80096f4:	d020      	beq.n	8009738 <HAL_RCC_ClockConfig+0xe4>
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	689b      	ldr	r3, [r3, #8]
 80096fa:	2b90      	cmp	r3, #144	@ 0x90
 80096fc:	d01c      	beq.n	8009738 <HAL_RCC_ClockConfig+0xe4>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	689b      	ldr	r3, [r3, #8]
 8009702:	2ba0      	cmp	r3, #160	@ 0xa0
 8009704:	d018      	beq.n	8009738 <HAL_RCC_ClockConfig+0xe4>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	689b      	ldr	r3, [r3, #8]
 800970a:	2bb0      	cmp	r3, #176	@ 0xb0
 800970c:	d014      	beq.n	8009738 <HAL_RCC_ClockConfig+0xe4>
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	689b      	ldr	r3, [r3, #8]
 8009712:	2bc0      	cmp	r3, #192	@ 0xc0
 8009714:	d010      	beq.n	8009738 <HAL_RCC_ClockConfig+0xe4>
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	689b      	ldr	r3, [r3, #8]
 800971a:	2bd0      	cmp	r3, #208	@ 0xd0
 800971c:	d00c      	beq.n	8009738 <HAL_RCC_ClockConfig+0xe4>
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	689b      	ldr	r3, [r3, #8]
 8009722:	2be0      	cmp	r3, #224	@ 0xe0
 8009724:	d008      	beq.n	8009738 <HAL_RCC_ClockConfig+0xe4>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	689b      	ldr	r3, [r3, #8]
 800972a:	2bf0      	cmp	r3, #240	@ 0xf0
 800972c:	d004      	beq.n	8009738 <HAL_RCC_ClockConfig+0xe4>
 800972e:	f240 4172 	movw	r1, #1138	@ 0x472
 8009732:	4855      	ldr	r0, [pc, #340]	@ (8009888 <HAL_RCC_ClockConfig+0x234>)
 8009734:	f7fc ff68 	bl	8006608 <assert_failed>

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	689a      	ldr	r2, [r3, #8]
 800973c:	4b54      	ldr	r3, [pc, #336]	@ (8009890 <HAL_RCC_ClockConfig+0x23c>)
 800973e:	689b      	ldr	r3, [r3, #8]
 8009740:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009744:	429a      	cmp	r2, r3
 8009746:	d908      	bls.n	800975a <HAL_RCC_ClockConfig+0x106>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009748:	4b51      	ldr	r3, [pc, #324]	@ (8009890 <HAL_RCC_ClockConfig+0x23c>)
 800974a:	689b      	ldr	r3, [r3, #8]
 800974c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	689b      	ldr	r3, [r3, #8]
 8009754:	494e      	ldr	r1, [pc, #312]	@ (8009890 <HAL_RCC_ClockConfig+0x23c>)
 8009756:	4313      	orrs	r3, r2
 8009758:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f003 0301 	and.w	r3, r3, #1
 8009762:	2b00      	cmp	r3, #0
 8009764:	d061      	beq.n	800982a <HAL_RCC_ClockConfig+0x1d6>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	685b      	ldr	r3, [r3, #4]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d010      	beq.n	8009790 <HAL_RCC_ClockConfig+0x13c>
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	685b      	ldr	r3, [r3, #4]
 8009772:	2b01      	cmp	r3, #1
 8009774:	d00c      	beq.n	8009790 <HAL_RCC_ClockConfig+0x13c>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	685b      	ldr	r3, [r3, #4]
 800977a:	2b02      	cmp	r3, #2
 800977c:	d008      	beq.n	8009790 <HAL_RCC_ClockConfig+0x13c>
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	685b      	ldr	r3, [r3, #4]
 8009782:	2b03      	cmp	r3, #3
 8009784:	d004      	beq.n	8009790 <HAL_RCC_ClockConfig+0x13c>
 8009786:	f240 417d 	movw	r1, #1149	@ 0x47d
 800978a:	483f      	ldr	r0, [pc, #252]	@ (8009888 <HAL_RCC_ClockConfig+0x234>)
 800978c:	f7fc ff3c 	bl	8006608 <assert_failed>

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	685b      	ldr	r3, [r3, #4]
 8009794:	2b03      	cmp	r3, #3
 8009796:	d107      	bne.n	80097a8 <HAL_RCC_ClockConfig+0x154>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009798:	4b3d      	ldr	r3, [pc, #244]	@ (8009890 <HAL_RCC_ClockConfig+0x23c>)
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d121      	bne.n	80097e8 <HAL_RCC_ClockConfig+0x194>
      {
        return HAL_ERROR;
 80097a4:	2301      	movs	r3, #1
 80097a6:	e0e6      	b.n	8009976 <HAL_RCC_ClockConfig+0x322>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	685b      	ldr	r3, [r3, #4]
 80097ac:	2b02      	cmp	r3, #2
 80097ae:	d107      	bne.n	80097c0 <HAL_RCC_ClockConfig+0x16c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80097b0:	4b37      	ldr	r3, [pc, #220]	@ (8009890 <HAL_RCC_ClockConfig+0x23c>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d115      	bne.n	80097e8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 80097bc:	2301      	movs	r3, #1
 80097be:	e0da      	b.n	8009976 <HAL_RCC_ClockConfig+0x322>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	685b      	ldr	r3, [r3, #4]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d107      	bne.n	80097d8 <HAL_RCC_ClockConfig+0x184>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80097c8:	4b31      	ldr	r3, [pc, #196]	@ (8009890 <HAL_RCC_ClockConfig+0x23c>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	f003 0302 	and.w	r3, r3, #2
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d109      	bne.n	80097e8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 80097d4:	2301      	movs	r3, #1
 80097d6:	e0ce      	b.n	8009976 <HAL_RCC_ClockConfig+0x322>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80097d8:	4b2d      	ldr	r3, [pc, #180]	@ (8009890 <HAL_RCC_ClockConfig+0x23c>)
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d101      	bne.n	80097e8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 80097e4:	2301      	movs	r3, #1
 80097e6:	e0c6      	b.n	8009976 <HAL_RCC_ClockConfig+0x322>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80097e8:	4b29      	ldr	r3, [pc, #164]	@ (8009890 <HAL_RCC_ClockConfig+0x23c>)
 80097ea:	689b      	ldr	r3, [r3, #8]
 80097ec:	f023 0203 	bic.w	r2, r3, #3
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	685b      	ldr	r3, [r3, #4]
 80097f4:	4926      	ldr	r1, [pc, #152]	@ (8009890 <HAL_RCC_ClockConfig+0x23c>)
 80097f6:	4313      	orrs	r3, r2
 80097f8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80097fa:	f7fd fd2f 	bl	800725c <HAL_GetTick>
 80097fe:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009800:	e00a      	b.n	8009818 <HAL_RCC_ClockConfig+0x1c4>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009802:	f7fd fd2b 	bl	800725c <HAL_GetTick>
 8009806:	4602      	mov	r2, r0
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	1ad3      	subs	r3, r2, r3
 800980c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009810:	4293      	cmp	r3, r2
 8009812:	d901      	bls.n	8009818 <HAL_RCC_ClockConfig+0x1c4>
      {
        return HAL_TIMEOUT;
 8009814:	2303      	movs	r3, #3
 8009816:	e0ae      	b.n	8009976 <HAL_RCC_ClockConfig+0x322>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009818:	4b1d      	ldr	r3, [pc, #116]	@ (8009890 <HAL_RCC_ClockConfig+0x23c>)
 800981a:	689b      	ldr	r3, [r3, #8]
 800981c:	f003 020c 	and.w	r2, r3, #12
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	685b      	ldr	r3, [r3, #4]
 8009824:	009b      	lsls	r3, r3, #2
 8009826:	429a      	cmp	r2, r3
 8009828:	d1eb      	bne.n	8009802 <HAL_RCC_ClockConfig+0x1ae>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f003 0302 	and.w	r3, r3, #2
 8009832:	2b00      	cmp	r3, #0
 8009834:	d010      	beq.n	8009858 <HAL_RCC_ClockConfig+0x204>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	689a      	ldr	r2, [r3, #8]
 800983a:	4b15      	ldr	r3, [pc, #84]	@ (8009890 <HAL_RCC_ClockConfig+0x23c>)
 800983c:	689b      	ldr	r3, [r3, #8]
 800983e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009842:	429a      	cmp	r2, r3
 8009844:	d208      	bcs.n	8009858 <HAL_RCC_ClockConfig+0x204>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009846:	4b12      	ldr	r3, [pc, #72]	@ (8009890 <HAL_RCC_ClockConfig+0x23c>)
 8009848:	689b      	ldr	r3, [r3, #8]
 800984a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	689b      	ldr	r3, [r3, #8]
 8009852:	490f      	ldr	r1, [pc, #60]	@ (8009890 <HAL_RCC_ClockConfig+0x23c>)
 8009854:	4313      	orrs	r3, r2
 8009856:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009858:	4b0c      	ldr	r3, [pc, #48]	@ (800988c <HAL_RCC_ClockConfig+0x238>)
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	f003 0307 	and.w	r3, r3, #7
 8009860:	683a      	ldr	r2, [r7, #0]
 8009862:	429a      	cmp	r2, r3
 8009864:	d216      	bcs.n	8009894 <HAL_RCC_ClockConfig+0x240>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009866:	4b09      	ldr	r3, [pc, #36]	@ (800988c <HAL_RCC_ClockConfig+0x238>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f023 0207 	bic.w	r2, r3, #7
 800986e:	4907      	ldr	r1, [pc, #28]	@ (800988c <HAL_RCC_ClockConfig+0x238>)
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	4313      	orrs	r3, r2
 8009874:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009876:	4b05      	ldr	r3, [pc, #20]	@ (800988c <HAL_RCC_ClockConfig+0x238>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	f003 0307 	and.w	r3, r3, #7
 800987e:	683a      	ldr	r2, [r7, #0]
 8009880:	429a      	cmp	r2, r3
 8009882:	d007      	beq.n	8009894 <HAL_RCC_ClockConfig+0x240>
    {
      return HAL_ERROR;
 8009884:	2301      	movs	r3, #1
 8009886:	e076      	b.n	8009976 <HAL_RCC_ClockConfig+0x322>
 8009888:	08011154 	.word	0x08011154
 800988c:	40022000 	.word	0x40022000
 8009890:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f003 0304 	and.w	r3, r3, #4
 800989c:	2b00      	cmp	r3, #0
 800989e:	d025      	beq.n	80098ec <HAL_RCC_ClockConfig+0x298>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	68db      	ldr	r3, [r3, #12]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d018      	beq.n	80098da <HAL_RCC_ClockConfig+0x286>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	68db      	ldr	r3, [r3, #12]
 80098ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80098b0:	d013      	beq.n	80098da <HAL_RCC_ClockConfig+0x286>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	68db      	ldr	r3, [r3, #12]
 80098b6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80098ba:	d00e      	beq.n	80098da <HAL_RCC_ClockConfig+0x286>
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	68db      	ldr	r3, [r3, #12]
 80098c0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80098c4:	d009      	beq.n	80098da <HAL_RCC_ClockConfig+0x286>
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	68db      	ldr	r3, [r3, #12]
 80098ca:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80098ce:	d004      	beq.n	80098da <HAL_RCC_ClockConfig+0x286>
 80098d0:	f240 41f5 	movw	r1, #1269	@ 0x4f5
 80098d4:	482a      	ldr	r0, [pc, #168]	@ (8009980 <HAL_RCC_ClockConfig+0x32c>)
 80098d6:	f7fc fe97 	bl	8006608 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80098da:	4b2a      	ldr	r3, [pc, #168]	@ (8009984 <HAL_RCC_ClockConfig+0x330>)
 80098dc:	689b      	ldr	r3, [r3, #8]
 80098de:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	68db      	ldr	r3, [r3, #12]
 80098e6:	4927      	ldr	r1, [pc, #156]	@ (8009984 <HAL_RCC_ClockConfig+0x330>)
 80098e8:	4313      	orrs	r3, r2
 80098ea:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	f003 0308 	and.w	r3, r3, #8
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d026      	beq.n	8009946 <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	691b      	ldr	r3, [r3, #16]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d018      	beq.n	8009932 <HAL_RCC_ClockConfig+0x2de>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	691b      	ldr	r3, [r3, #16]
 8009904:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009908:	d013      	beq.n	8009932 <HAL_RCC_ClockConfig+0x2de>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	691b      	ldr	r3, [r3, #16]
 800990e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8009912:	d00e      	beq.n	8009932 <HAL_RCC_ClockConfig+0x2de>
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	691b      	ldr	r3, [r3, #16]
 8009918:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800991c:	d009      	beq.n	8009932 <HAL_RCC_ClockConfig+0x2de>
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	691b      	ldr	r3, [r3, #16]
 8009922:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009926:	d004      	beq.n	8009932 <HAL_RCC_ClockConfig+0x2de>
 8009928:	f240 41fc 	movw	r1, #1276	@ 0x4fc
 800992c:	4814      	ldr	r0, [pc, #80]	@ (8009980 <HAL_RCC_ClockConfig+0x32c>)
 800992e:	f7fc fe6b 	bl	8006608 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009932:	4b14      	ldr	r3, [pc, #80]	@ (8009984 <HAL_RCC_ClockConfig+0x330>)
 8009934:	689b      	ldr	r3, [r3, #8]
 8009936:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	691b      	ldr	r3, [r3, #16]
 800993e:	00db      	lsls	r3, r3, #3
 8009940:	4910      	ldr	r1, [pc, #64]	@ (8009984 <HAL_RCC_ClockConfig+0x330>)
 8009942:	4313      	orrs	r3, r2
 8009944:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009946:	f000 f825 	bl	8009994 <HAL_RCC_GetSysClockFreq>
 800994a:	4602      	mov	r2, r0
 800994c:	4b0d      	ldr	r3, [pc, #52]	@ (8009984 <HAL_RCC_ClockConfig+0x330>)
 800994e:	689b      	ldr	r3, [r3, #8]
 8009950:	091b      	lsrs	r3, r3, #4
 8009952:	f003 030f 	and.w	r3, r3, #15
 8009956:	490c      	ldr	r1, [pc, #48]	@ (8009988 <HAL_RCC_ClockConfig+0x334>)
 8009958:	5ccb      	ldrb	r3, [r1, r3]
 800995a:	f003 031f 	and.w	r3, r3, #31
 800995e:	fa22 f303 	lsr.w	r3, r2, r3
 8009962:	4a0a      	ldr	r2, [pc, #40]	@ (800998c <HAL_RCC_ClockConfig+0x338>)
 8009964:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8009966:	4b0a      	ldr	r3, [pc, #40]	@ (8009990 <HAL_RCC_ClockConfig+0x33c>)
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	4618      	mov	r0, r3
 800996c:	f7fd fc26 	bl	80071bc <HAL_InitTick>
 8009970:	4603      	mov	r3, r0
 8009972:	72fb      	strb	r3, [r7, #11]

  return status;
 8009974:	7afb      	ldrb	r3, [r7, #11]
}
 8009976:	4618      	mov	r0, r3
 8009978:	3710      	adds	r7, #16
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}
 800997e:	bf00      	nop
 8009980:	08011154 	.word	0x08011154
 8009984:	40021000 	.word	0x40021000
 8009988:	08011330 	.word	0x08011330
 800998c:	20000014 	.word	0x20000014
 8009990:	20000018 	.word	0x20000018

08009994 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009994:	b480      	push	{r7}
 8009996:	b089      	sub	sp, #36	@ 0x24
 8009998:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800999a:	2300      	movs	r3, #0
 800999c:	61fb      	str	r3, [r7, #28]
 800999e:	2300      	movs	r3, #0
 80099a0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80099a2:	4b3e      	ldr	r3, [pc, #248]	@ (8009a9c <HAL_RCC_GetSysClockFreq+0x108>)
 80099a4:	689b      	ldr	r3, [r3, #8]
 80099a6:	f003 030c 	and.w	r3, r3, #12
 80099aa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80099ac:	4b3b      	ldr	r3, [pc, #236]	@ (8009a9c <HAL_RCC_GetSysClockFreq+0x108>)
 80099ae:	68db      	ldr	r3, [r3, #12]
 80099b0:	f003 0303 	and.w	r3, r3, #3
 80099b4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80099b6:	693b      	ldr	r3, [r7, #16]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d005      	beq.n	80099c8 <HAL_RCC_GetSysClockFreq+0x34>
 80099bc:	693b      	ldr	r3, [r7, #16]
 80099be:	2b0c      	cmp	r3, #12
 80099c0:	d121      	bne.n	8009a06 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	2b01      	cmp	r3, #1
 80099c6:	d11e      	bne.n	8009a06 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80099c8:	4b34      	ldr	r3, [pc, #208]	@ (8009a9c <HAL_RCC_GetSysClockFreq+0x108>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	f003 0308 	and.w	r3, r3, #8
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d107      	bne.n	80099e4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80099d4:	4b31      	ldr	r3, [pc, #196]	@ (8009a9c <HAL_RCC_GetSysClockFreq+0x108>)
 80099d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80099da:	0a1b      	lsrs	r3, r3, #8
 80099dc:	f003 030f 	and.w	r3, r3, #15
 80099e0:	61fb      	str	r3, [r7, #28]
 80099e2:	e005      	b.n	80099f0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80099e4:	4b2d      	ldr	r3, [pc, #180]	@ (8009a9c <HAL_RCC_GetSysClockFreq+0x108>)
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	091b      	lsrs	r3, r3, #4
 80099ea:	f003 030f 	and.w	r3, r3, #15
 80099ee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80099f0:	4a2b      	ldr	r2, [pc, #172]	@ (8009aa0 <HAL_RCC_GetSysClockFreq+0x10c>)
 80099f2:	69fb      	ldr	r3, [r7, #28]
 80099f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80099f8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d10d      	bne.n	8009a1c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8009a00:	69fb      	ldr	r3, [r7, #28]
 8009a02:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009a04:	e00a      	b.n	8009a1c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8009a06:	693b      	ldr	r3, [r7, #16]
 8009a08:	2b04      	cmp	r3, #4
 8009a0a:	d102      	bne.n	8009a12 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009a0c:	4b25      	ldr	r3, [pc, #148]	@ (8009aa4 <HAL_RCC_GetSysClockFreq+0x110>)
 8009a0e:	61bb      	str	r3, [r7, #24]
 8009a10:	e004      	b.n	8009a1c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8009a12:	693b      	ldr	r3, [r7, #16]
 8009a14:	2b08      	cmp	r3, #8
 8009a16:	d101      	bne.n	8009a1c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009a18:	4b23      	ldr	r3, [pc, #140]	@ (8009aa8 <HAL_RCC_GetSysClockFreq+0x114>)
 8009a1a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8009a1c:	693b      	ldr	r3, [r7, #16]
 8009a1e:	2b0c      	cmp	r3, #12
 8009a20:	d134      	bne.n	8009a8c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009a22:	4b1e      	ldr	r3, [pc, #120]	@ (8009a9c <HAL_RCC_GetSysClockFreq+0x108>)
 8009a24:	68db      	ldr	r3, [r3, #12]
 8009a26:	f003 0303 	and.w	r3, r3, #3
 8009a2a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	2b02      	cmp	r3, #2
 8009a30:	d003      	beq.n	8009a3a <HAL_RCC_GetSysClockFreq+0xa6>
 8009a32:	68bb      	ldr	r3, [r7, #8]
 8009a34:	2b03      	cmp	r3, #3
 8009a36:	d003      	beq.n	8009a40 <HAL_RCC_GetSysClockFreq+0xac>
 8009a38:	e005      	b.n	8009a46 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8009a3a:	4b1a      	ldr	r3, [pc, #104]	@ (8009aa4 <HAL_RCC_GetSysClockFreq+0x110>)
 8009a3c:	617b      	str	r3, [r7, #20]
      break;
 8009a3e:	e005      	b.n	8009a4c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8009a40:	4b19      	ldr	r3, [pc, #100]	@ (8009aa8 <HAL_RCC_GetSysClockFreq+0x114>)
 8009a42:	617b      	str	r3, [r7, #20]
      break;
 8009a44:	e002      	b.n	8009a4c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8009a46:	69fb      	ldr	r3, [r7, #28]
 8009a48:	617b      	str	r3, [r7, #20]
      break;
 8009a4a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009a4c:	4b13      	ldr	r3, [pc, #76]	@ (8009a9c <HAL_RCC_GetSysClockFreq+0x108>)
 8009a4e:	68db      	ldr	r3, [r3, #12]
 8009a50:	091b      	lsrs	r3, r3, #4
 8009a52:	f003 0307 	and.w	r3, r3, #7
 8009a56:	3301      	adds	r3, #1
 8009a58:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8009a5a:	4b10      	ldr	r3, [pc, #64]	@ (8009a9c <HAL_RCC_GetSysClockFreq+0x108>)
 8009a5c:	68db      	ldr	r3, [r3, #12]
 8009a5e:	0a1b      	lsrs	r3, r3, #8
 8009a60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a64:	697a      	ldr	r2, [r7, #20]
 8009a66:	fb03 f202 	mul.w	r2, r3, r2
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a70:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009a72:	4b0a      	ldr	r3, [pc, #40]	@ (8009a9c <HAL_RCC_GetSysClockFreq+0x108>)
 8009a74:	68db      	ldr	r3, [r3, #12]
 8009a76:	0e5b      	lsrs	r3, r3, #25
 8009a78:	f003 0303 	and.w	r3, r3, #3
 8009a7c:	3301      	adds	r3, #1
 8009a7e:	005b      	lsls	r3, r3, #1
 8009a80:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8009a82:	697a      	ldr	r2, [r7, #20]
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a8a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8009a8c:	69bb      	ldr	r3, [r7, #24]
}
 8009a8e:	4618      	mov	r0, r3
 8009a90:	3724      	adds	r7, #36	@ 0x24
 8009a92:	46bd      	mov	sp, r7
 8009a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a98:	4770      	bx	lr
 8009a9a:	bf00      	nop
 8009a9c:	40021000 	.word	0x40021000
 8009aa0:	08011348 	.word	0x08011348
 8009aa4:	00f42400 	.word	0x00f42400
 8009aa8:	007a1200 	.word	0x007a1200

08009aac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009aac:	b480      	push	{r7}
 8009aae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009ab0:	4b03      	ldr	r3, [pc, #12]	@ (8009ac0 <HAL_RCC_GetHCLKFreq+0x14>)
 8009ab2:	681b      	ldr	r3, [r3, #0]
}
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009abc:	4770      	bx	lr
 8009abe:	bf00      	nop
 8009ac0:	20000014 	.word	0x20000014

08009ac4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009ac8:	f7ff fff0 	bl	8009aac <HAL_RCC_GetHCLKFreq>
 8009acc:	4602      	mov	r2, r0
 8009ace:	4b06      	ldr	r3, [pc, #24]	@ (8009ae8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009ad0:	689b      	ldr	r3, [r3, #8]
 8009ad2:	0a1b      	lsrs	r3, r3, #8
 8009ad4:	f003 0307 	and.w	r3, r3, #7
 8009ad8:	4904      	ldr	r1, [pc, #16]	@ (8009aec <HAL_RCC_GetPCLK1Freq+0x28>)
 8009ada:	5ccb      	ldrb	r3, [r1, r3]
 8009adc:	f003 031f 	and.w	r3, r3, #31
 8009ae0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	bd80      	pop	{r7, pc}
 8009ae8:	40021000 	.word	0x40021000
 8009aec:	08011340 	.word	0x08011340

08009af0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009af4:	f7ff ffda 	bl	8009aac <HAL_RCC_GetHCLKFreq>
 8009af8:	4602      	mov	r2, r0
 8009afa:	4b06      	ldr	r3, [pc, #24]	@ (8009b14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009afc:	689b      	ldr	r3, [r3, #8]
 8009afe:	0adb      	lsrs	r3, r3, #11
 8009b00:	f003 0307 	and.w	r3, r3, #7
 8009b04:	4904      	ldr	r1, [pc, #16]	@ (8009b18 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009b06:	5ccb      	ldrb	r3, [r1, r3]
 8009b08:	f003 031f 	and.w	r3, r3, #31
 8009b0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009b10:	4618      	mov	r0, r3
 8009b12:	bd80      	pop	{r7, pc}
 8009b14:	40021000 	.word	0x40021000
 8009b18:	08011340 	.word	0x08011340

08009b1c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b086      	sub	sp, #24
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8009b24:	2300      	movs	r3, #0
 8009b26:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8009b28:	4b2a      	ldr	r3, [pc, #168]	@ (8009bd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009b2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d003      	beq.n	8009b3c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8009b34:	f7ff f81c 	bl	8008b70 <HAL_PWREx_GetVoltageRange>
 8009b38:	6178      	str	r0, [r7, #20]
 8009b3a:	e014      	b.n	8009b66 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8009b3c:	4b25      	ldr	r3, [pc, #148]	@ (8009bd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009b3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b40:	4a24      	ldr	r2, [pc, #144]	@ (8009bd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009b42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009b46:	6593      	str	r3, [r2, #88]	@ 0x58
 8009b48:	4b22      	ldr	r3, [pc, #136]	@ (8009bd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009b50:	60fb      	str	r3, [r7, #12]
 8009b52:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8009b54:	f7ff f80c 	bl	8008b70 <HAL_PWREx_GetVoltageRange>
 8009b58:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8009b5a:	4b1e      	ldr	r3, [pc, #120]	@ (8009bd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b5e:	4a1d      	ldr	r2, [pc, #116]	@ (8009bd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009b60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009b64:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009b66:	697b      	ldr	r3, [r7, #20]
 8009b68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b6c:	d10b      	bne.n	8009b86 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2b80      	cmp	r3, #128	@ 0x80
 8009b72:	d919      	bls.n	8009ba8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2ba0      	cmp	r3, #160	@ 0xa0
 8009b78:	d902      	bls.n	8009b80 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009b7a:	2302      	movs	r3, #2
 8009b7c:	613b      	str	r3, [r7, #16]
 8009b7e:	e013      	b.n	8009ba8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009b80:	2301      	movs	r3, #1
 8009b82:	613b      	str	r3, [r7, #16]
 8009b84:	e010      	b.n	8009ba8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	2b80      	cmp	r3, #128	@ 0x80
 8009b8a:	d902      	bls.n	8009b92 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8009b8c:	2303      	movs	r3, #3
 8009b8e:	613b      	str	r3, [r7, #16]
 8009b90:	e00a      	b.n	8009ba8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2b80      	cmp	r3, #128	@ 0x80
 8009b96:	d102      	bne.n	8009b9e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009b98:	2302      	movs	r3, #2
 8009b9a:	613b      	str	r3, [r7, #16]
 8009b9c:	e004      	b.n	8009ba8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	2b70      	cmp	r3, #112	@ 0x70
 8009ba2:	d101      	bne.n	8009ba8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8009bd8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f023 0207 	bic.w	r2, r3, #7
 8009bb0:	4909      	ldr	r1, [pc, #36]	@ (8009bd8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009bb2:	693b      	ldr	r3, [r7, #16]
 8009bb4:	4313      	orrs	r3, r2
 8009bb6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8009bb8:	4b07      	ldr	r3, [pc, #28]	@ (8009bd8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f003 0307 	and.w	r3, r3, #7
 8009bc0:	693a      	ldr	r2, [r7, #16]
 8009bc2:	429a      	cmp	r2, r3
 8009bc4:	d001      	beq.n	8009bca <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8009bc6:	2301      	movs	r3, #1
 8009bc8:	e000      	b.n	8009bcc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8009bca:	2300      	movs	r3, #0
}
 8009bcc:	4618      	mov	r0, r3
 8009bce:	3718      	adds	r7, #24
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	bd80      	pop	{r7, pc}
 8009bd4:	40021000 	.word	0x40021000
 8009bd8:	40022000 	.word	0x40022000

08009bdc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b086      	sub	sp, #24
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009be4:	2300      	movs	r3, #0
 8009be6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009be8:	2300      	movs	r3, #0
 8009bea:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d004      	beq.n	8009c02 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009c00:	d303      	bcc.n	8009c0a <HAL_RCCEx_PeriphCLKConfig+0x2e>
 8009c02:	21c9      	movs	r1, #201	@ 0xc9
 8009c04:	4889      	ldr	r0, [pc, #548]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8009c06:	f7fc fcff 	bl	8006608 <assert_failed>

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d058      	beq.n	8009cc8 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d012      	beq.n	8009c44 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009c22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009c26:	d00d      	beq.n	8009c44 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009c2c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009c30:	d008      	beq.n	8009c44 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009c36:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009c3a:	d003      	beq.n	8009c44 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8009c3c:	21d1      	movs	r1, #209	@ 0xd1
 8009c3e:	487b      	ldr	r0, [pc, #492]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8009c40:	f7fc fce2 	bl	8006608 <assert_failed>

    switch(PeriphClkInit->Sai1ClockSelection)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009c48:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009c4c:	d02a      	beq.n	8009ca4 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 8009c4e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009c52:	d824      	bhi.n	8009c9e <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8009c54:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009c58:	d008      	beq.n	8009c6c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009c5a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009c5e:	d81e      	bhi.n	8009c9e <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d00a      	beq.n	8009c7a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8009c64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009c68:	d010      	beq.n	8009c8c <HAL_RCCEx_PeriphCLKConfig+0xb0>
 8009c6a:	e018      	b.n	8009c9e <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009c6c:	4b70      	ldr	r3, [pc, #448]	@ (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009c6e:	68db      	ldr	r3, [r3, #12]
 8009c70:	4a6f      	ldr	r2, [pc, #444]	@ (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009c72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009c76:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009c78:	e015      	b.n	8009ca6 <HAL_RCCEx_PeriphCLKConfig+0xca>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	3304      	adds	r3, #4
 8009c7e:	2100      	movs	r1, #0
 8009c80:	4618      	mov	r0, r3
 8009c82:	f000 fc69 	bl	800a558 <RCCEx_PLLSAI1_Config>
 8009c86:	4603      	mov	r3, r0
 8009c88:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009c8a:	e00c      	b.n	8009ca6 <HAL_RCCEx_PeriphCLKConfig+0xca>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	3320      	adds	r3, #32
 8009c90:	2100      	movs	r1, #0
 8009c92:	4618      	mov	r0, r3
 8009c94:	f000 fde0 	bl	800a858 <RCCEx_PLLSAI2_Config>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009c9c:	e003      	b.n	8009ca6 <HAL_RCCEx_PeriphCLKConfig+0xca>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	74fb      	strb	r3, [r7, #19]
      break;
 8009ca2:	e000      	b.n	8009ca6 <HAL_RCCEx_PeriphCLKConfig+0xca>
      break;
 8009ca4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009ca6:	7cfb      	ldrb	r3, [r7, #19]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d10b      	bne.n	8009cc4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009cac:	4b60      	ldr	r3, [pc, #384]	@ (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cb2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009cba:	495d      	ldr	r1, [pc, #372]	@ (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009cbc:	4313      	orrs	r3, r2
 8009cbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8009cc2:	e001      	b.n	8009cc8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009cc4:	7cfb      	ldrb	r3, [r7, #19]
 8009cc6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d059      	beq.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d013      	beq.n	8009d04 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009ce0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009ce4:	d00e      	beq.n	8009d04 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009cea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009cee:	d009      	beq.n	8009d04 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009cf4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009cf8:	d004      	beq.n	8009d04 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8009cfa:	f240 110f 	movw	r1, #271	@ 0x10f
 8009cfe:	484b      	ldr	r0, [pc, #300]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8009d00:	f7fc fc82 	bl	8006608 <assert_failed>

    switch(PeriphClkInit->Sai2ClockSelection)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009d08:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009d0c:	d02a      	beq.n	8009d64 <HAL_RCCEx_PeriphCLKConfig+0x188>
 8009d0e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009d12:	d824      	bhi.n	8009d5e <HAL_RCCEx_PeriphCLKConfig+0x182>
 8009d14:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009d18:	d008      	beq.n	8009d2c <HAL_RCCEx_PeriphCLKConfig+0x150>
 8009d1a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009d1e:	d81e      	bhi.n	8009d5e <HAL_RCCEx_PeriphCLKConfig+0x182>
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d00a      	beq.n	8009d3a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8009d24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009d28:	d010      	beq.n	8009d4c <HAL_RCCEx_PeriphCLKConfig+0x170>
 8009d2a:	e018      	b.n	8009d5e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009d2c:	4b40      	ldr	r3, [pc, #256]	@ (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009d2e:	68db      	ldr	r3, [r3, #12]
 8009d30:	4a3f      	ldr	r2, [pc, #252]	@ (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009d32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009d36:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009d38:	e015      	b.n	8009d66 <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	3304      	adds	r3, #4
 8009d3e:	2100      	movs	r1, #0
 8009d40:	4618      	mov	r0, r3
 8009d42:	f000 fc09 	bl	800a558 <RCCEx_PLLSAI1_Config>
 8009d46:	4603      	mov	r3, r0
 8009d48:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009d4a:	e00c      	b.n	8009d66 <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	3320      	adds	r3, #32
 8009d50:	2100      	movs	r1, #0
 8009d52:	4618      	mov	r0, r3
 8009d54:	f000 fd80 	bl	800a858 <RCCEx_PLLSAI2_Config>
 8009d58:	4603      	mov	r3, r0
 8009d5a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009d5c:	e003      	b.n	8009d66 <HAL_RCCEx_PeriphCLKConfig+0x18a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009d5e:	2301      	movs	r3, #1
 8009d60:	74fb      	strb	r3, [r7, #19]
      break;
 8009d62:	e000      	b.n	8009d66 <HAL_RCCEx_PeriphCLKConfig+0x18a>
      break;
 8009d64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009d66:	7cfb      	ldrb	r3, [r7, #19]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d10b      	bne.n	8009d84 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009d6c:	4b30      	ldr	r3, [pc, #192]	@ (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d72:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009d7a:	492d      	ldr	r1, [pc, #180]	@ (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009d7c:	4313      	orrs	r3, r2
 8009d7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8009d82:	e001      	b.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d84:	7cfb      	ldrb	r3, [r7, #19]
 8009d86:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	f000 80c2 	beq.w	8009f1a <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009d96:	2300      	movs	r3, #0
 8009d98:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d016      	beq.n	8009dd2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009daa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009dae:	d010      	beq.n	8009dd2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009db6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009dba:	d00a      	beq.n	8009dd2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009dc2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009dc6:	d004      	beq.n	8009dd2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8009dc8:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 8009dcc:	4817      	ldr	r0, [pc, #92]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8009dce:	f7fc fc1b 	bl	8006608 <assert_failed>

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009dd2:	4b17      	ldr	r3, [pc, #92]	@ (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d101      	bne.n	8009de2 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8009dde:	2301      	movs	r3, #1
 8009de0:	e000      	b.n	8009de4 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8009de2:	2300      	movs	r3, #0
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d00d      	beq.n	8009e04 <HAL_RCCEx_PeriphCLKConfig+0x228>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009de8:	4b11      	ldr	r3, [pc, #68]	@ (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009dea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dec:	4a10      	ldr	r2, [pc, #64]	@ (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009dee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009df2:	6593      	str	r3, [r2, #88]	@ 0x58
 8009df4:	4b0e      	ldr	r3, [pc, #56]	@ (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009df8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009dfc:	60bb      	str	r3, [r7, #8]
 8009dfe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009e00:	2301      	movs	r3, #1
 8009e02:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009e04:	4b0b      	ldr	r3, [pc, #44]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	4a0a      	ldr	r2, [pc, #40]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009e0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e0e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009e10:	f7fd fa24 	bl	800725c <HAL_GetTick>
 8009e14:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009e16:	e00f      	b.n	8009e38 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009e18:	f7fd fa20 	bl	800725c <HAL_GetTick>
 8009e1c:	4602      	mov	r2, r0
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	1ad3      	subs	r3, r2, r3
 8009e22:	2b02      	cmp	r3, #2
 8009e24:	d908      	bls.n	8009e38 <HAL_RCCEx_PeriphCLKConfig+0x25c>
      {
        ret = HAL_TIMEOUT;
 8009e26:	2303      	movs	r3, #3
 8009e28:	74fb      	strb	r3, [r7, #19]
        break;
 8009e2a:	e00b      	b.n	8009e44 <HAL_RCCEx_PeriphCLKConfig+0x268>
 8009e2c:	0801118c 	.word	0x0801118c
 8009e30:	40021000 	.word	0x40021000
 8009e34:	40007000 	.word	0x40007000
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009e38:	4b30      	ldr	r3, [pc, #192]	@ (8009efc <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d0e9      	beq.n	8009e18 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      }
    }

    if(ret == HAL_OK)
 8009e44:	7cfb      	ldrb	r3, [r7, #19]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d15c      	bne.n	8009f04 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009e4a:	4b2d      	ldr	r3, [pc, #180]	@ (8009f00 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009e54:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009e56:	697b      	ldr	r3, [r7, #20]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d01f      	beq.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009e62:	697a      	ldr	r2, [r7, #20]
 8009e64:	429a      	cmp	r2, r3
 8009e66:	d019      	beq.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009e68:	4b25      	ldr	r3, [pc, #148]	@ (8009f00 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009e6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009e72:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009e74:	4b22      	ldr	r3, [pc, #136]	@ (8009f00 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e7a:	4a21      	ldr	r2, [pc, #132]	@ (8009f00 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009e7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009e84:	4b1e      	ldr	r3, [pc, #120]	@ (8009f00 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e8a:	4a1d      	ldr	r2, [pc, #116]	@ (8009f00 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009e8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009e90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009e94:	4a1a      	ldr	r2, [pc, #104]	@ (8009f00 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009e96:	697b      	ldr	r3, [r7, #20]
 8009e98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009e9c:	697b      	ldr	r3, [r7, #20]
 8009e9e:	f003 0301 	and.w	r3, r3, #1
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d016      	beq.n	8009ed4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ea6:	f7fd f9d9 	bl	800725c <HAL_GetTick>
 8009eaa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009eac:	e00b      	b.n	8009ec6 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009eae:	f7fd f9d5 	bl	800725c <HAL_GetTick>
 8009eb2:	4602      	mov	r2, r0
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	1ad3      	subs	r3, r2, r3
 8009eb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d902      	bls.n	8009ec6 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
          {
            ret = HAL_TIMEOUT;
 8009ec0:	2303      	movs	r3, #3
 8009ec2:	74fb      	strb	r3, [r7, #19]
            break;
 8009ec4:	e006      	b.n	8009ed4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8009f00 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ecc:	f003 0302 	and.w	r3, r3, #2
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d0ec      	beq.n	8009eae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
          }
        }
      }

      if(ret == HAL_OK)
 8009ed4:	7cfb      	ldrb	r3, [r7, #19]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d10c      	bne.n	8009ef4 <HAL_RCCEx_PeriphCLKConfig+0x318>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009eda:	4b09      	ldr	r3, [pc, #36]	@ (8009f00 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ee0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009eea:	4905      	ldr	r1, [pc, #20]	@ (8009f00 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009eec:	4313      	orrs	r3, r2
 8009eee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009ef2:	e009      	b.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009ef4:	7cfb      	ldrb	r3, [r7, #19]
 8009ef6:	74bb      	strb	r3, [r7, #18]
 8009ef8:	e006      	b.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 8009efa:	bf00      	nop
 8009efc:	40007000 	.word	0x40007000
 8009f00:	40021000 	.word	0x40021000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f04:	7cfb      	ldrb	r3, [r7, #19]
 8009f06:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009f08:	7c7b      	ldrb	r3, [r7, #17]
 8009f0a:	2b01      	cmp	r3, #1
 8009f0c:	d105      	bne.n	8009f1a <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009f0e:	4b8d      	ldr	r3, [pc, #564]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009f10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f12:	4a8c      	ldr	r2, [pc, #560]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009f14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009f18:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f003 0301 	and.w	r3, r3, #1
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d01f      	beq.n	8009f66 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d010      	beq.n	8009f50 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f32:	2b01      	cmp	r3, #1
 8009f34:	d00c      	beq.n	8009f50 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f3a:	2b03      	cmp	r3, #3
 8009f3c:	d008      	beq.n	8009f50 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f42:	2b02      	cmp	r3, #2
 8009f44:	d004      	beq.n	8009f50 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8009f46:	f240 1199 	movw	r1, #409	@ 0x199
 8009f4a:	487f      	ldr	r0, [pc, #508]	@ (800a148 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8009f4c:	f7fc fb5c 	bl	8006608 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009f50:	4b7c      	ldr	r3, [pc, #496]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f56:	f023 0203 	bic.w	r2, r3, #3
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f5e:	4979      	ldr	r1, [pc, #484]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009f60:	4313      	orrs	r3, r2
 8009f62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	f003 0302 	and.w	r3, r3, #2
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d01f      	beq.n	8009fb2 <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d010      	beq.n	8009f9c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f7e:	2b04      	cmp	r3, #4
 8009f80:	d00c      	beq.n	8009f9c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f86:	2b0c      	cmp	r3, #12
 8009f88:	d008      	beq.n	8009f9c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f8e:	2b08      	cmp	r3, #8
 8009f90:	d004      	beq.n	8009f9c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8009f92:	f240 11a3 	movw	r1, #419	@ 0x1a3
 8009f96:	486c      	ldr	r0, [pc, #432]	@ (800a148 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8009f98:	f7fc fb36 	bl	8006608 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009f9c:	4b69      	ldr	r3, [pc, #420]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fa2:	f023 020c 	bic.w	r2, r3, #12
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009faa:	4966      	ldr	r1, [pc, #408]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009fac:	4313      	orrs	r3, r2
 8009fae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f003 0304 	and.w	r3, r3, #4
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d01f      	beq.n	8009ffe <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d010      	beq.n	8009fe8 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fca:	2b10      	cmp	r3, #16
 8009fcc:	d00c      	beq.n	8009fe8 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fd2:	2b30      	cmp	r3, #48	@ 0x30
 8009fd4:	d008      	beq.n	8009fe8 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fda:	2b20      	cmp	r3, #32
 8009fdc:	d004      	beq.n	8009fe8 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8009fde:	f240 11af 	movw	r1, #431	@ 0x1af
 8009fe2:	4859      	ldr	r0, [pc, #356]	@ (800a148 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8009fe4:	f7fc fb10 	bl	8006608 <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009fe8:	4b56      	ldr	r3, [pc, #344]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fee:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ff6:	4953      	ldr	r1, [pc, #332]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009ff8:	4313      	orrs	r3, r2
 8009ffa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f003 0308 	and.w	r3, r3, #8
 800a006:	2b00      	cmp	r3, #0
 800a008:	d01f      	beq.n	800a04a <HAL_RCCEx_PeriphCLKConfig+0x46e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d010      	beq.n	800a034 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a016:	2b40      	cmp	r3, #64	@ 0x40
 800a018:	d00c      	beq.n	800a034 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a01e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a020:	d008      	beq.n	800a034 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a026:	2b80      	cmp	r3, #128	@ 0x80
 800a028:	d004      	beq.n	800a034 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800a02a:	f240 11bd 	movw	r1, #445	@ 0x1bd
 800a02e:	4846      	ldr	r0, [pc, #280]	@ (800a148 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a030:	f7fc faea 	bl	8006608 <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a034:	4b43      	ldr	r3, [pc, #268]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a03a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a042:	4940      	ldr	r1, [pc, #256]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a044:	4313      	orrs	r3, r2
 800a046:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f003 0310 	and.w	r3, r3, #16
 800a052:	2b00      	cmp	r3, #0
 800a054:	d022      	beq.n	800a09c <HAL_RCCEx_PeriphCLKConfig+0x4c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d013      	beq.n	800a086 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a062:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a066:	d00e      	beq.n	800a086 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a06c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a070:	d009      	beq.n	800a086 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a076:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a07a:	d004      	beq.n	800a086 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800a07c:	f240 11cb 	movw	r1, #459	@ 0x1cb
 800a080:	4831      	ldr	r0, [pc, #196]	@ (800a148 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a082:	f7fc fac1 	bl	8006608 <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a086:	4b2f      	ldr	r3, [pc, #188]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a088:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a08c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a094:	492b      	ldr	r1, [pc, #172]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a096:	4313      	orrs	r3, r2
 800a098:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	f003 0320 	and.w	r3, r3, #32
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d022      	beq.n	800a0ee <HAL_RCCEx_PeriphCLKConfig+0x512>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d013      	beq.n	800a0d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a0b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a0b8:	d00e      	beq.n	800a0d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a0be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a0c2:	d009      	beq.n	800a0d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a0c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a0cc:	d004      	beq.n	800a0d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800a0ce:	f240 11d7 	movw	r1, #471	@ 0x1d7
 800a0d2:	481d      	ldr	r0, [pc, #116]	@ (800a148 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a0d4:	f7fc fa98 	bl	8006608 <assert_failed>

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a0d8:	4b1a      	ldr	r3, [pc, #104]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a0da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0de:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a0e6:	4917      	ldr	r1, [pc, #92]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a0e8:	4313      	orrs	r3, r2
 800a0ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d028      	beq.n	800a14c <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d013      	beq.n	800a12a <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a106:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a10a:	d00e      	beq.n	800a12a <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a110:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a114:	d009      	beq.n	800a12a <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a11a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800a11e:	d004      	beq.n	800a12a <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800a120:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800a124:	4808      	ldr	r0, [pc, #32]	@ (800a148 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a126:	f7fc fa6f 	bl	8006608 <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a12a:	4b06      	ldr	r3, [pc, #24]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a12c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a130:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a138:	4902      	ldr	r1, [pc, #8]	@ (800a144 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a13a:	4313      	orrs	r3, r2
 800a13c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800a140:	e004      	b.n	800a14c <HAL_RCCEx_PeriphCLKConfig+0x570>
 800a142:	bf00      	nop
 800a144:	40021000 	.word	0x40021000
 800a148:	0801118c 	.word	0x0801118c
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a154:	2b00      	cmp	r3, #0
 800a156:	d022      	beq.n	800a19e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d013      	beq.n	800a188 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a164:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a168:	d00e      	beq.n	800a188 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a16e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a172:	d009      	beq.n	800a188 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a178:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a17c:	d004      	beq.n	800a188 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800a17e:	f240 11e7 	movw	r1, #487	@ 0x1e7
 800a182:	489e      	ldr	r0, [pc, #632]	@ (800a3fc <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a184:	f7fc fa40 	bl	8006608 <assert_failed>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a188:	4b9d      	ldr	r3, [pc, #628]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a18a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a18e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a196:	499a      	ldr	r1, [pc, #616]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a198:	4313      	orrs	r3, r2
 800a19a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d01d      	beq.n	800a1e6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d00e      	beq.n	800a1d0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a1ba:	d009      	beq.n	800a1d0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a1c4:	d004      	beq.n	800a1d0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800a1c6:	f240 11ef 	movw	r1, #495	@ 0x1ef
 800a1ca:	488c      	ldr	r0, [pc, #560]	@ (800a3fc <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a1cc:	f7fc fa1c 	bl	8006608 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a1d0:	4b8b      	ldr	r3, [pc, #556]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a1d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1d6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1de:	4988      	ldr	r1, [pc, #544]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a1e0:	4313      	orrs	r3, r2
 800a1e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d01d      	beq.n	800a22e <HAL_RCCEx_PeriphCLKConfig+0x652>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d00e      	beq.n	800a218 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a202:	d009      	beq.n	800a218 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a208:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a20c:	d004      	beq.n	800a218 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800a20e:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800a212:	487a      	ldr	r0, [pc, #488]	@ (800a3fc <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a214:	f7fc f9f8 	bl	8006608 <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a218:	4b79      	ldr	r3, [pc, #484]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a21a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a21e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a226:	4976      	ldr	r1, [pc, #472]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a228:	4313      	orrs	r3, r2
 800a22a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a236:	2b00      	cmp	r3, #0
 800a238:	d01d      	beq.n	800a276 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d00e      	beq.n	800a260 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a246:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a24a:	d009      	beq.n	800a260 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a250:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a254:	d004      	beq.n	800a260 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800a256:	f240 2107 	movw	r1, #519	@ 0x207
 800a25a:	4868      	ldr	r0, [pc, #416]	@ (800a3fc <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a25c:	f7fc f9d4 	bl	8006608 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a260:	4b67      	ldr	r3, [pc, #412]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a262:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a266:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a26e:	4964      	ldr	r1, [pc, #400]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a270:	4313      	orrs	r3, r2
 800a272:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d040      	beq.n	800a304 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a286:	2b00      	cmp	r3, #0
 800a288:	d013      	beq.n	800a2b2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a28e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a292:	d00e      	beq.n	800a2b2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a298:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a29c:	d009      	beq.n	800a2b2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2a2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800a2a6:	d004      	beq.n	800a2b2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800a2a8:	f44f 7108 	mov.w	r1, #544	@ 0x220
 800a2ac:	4853      	ldr	r0, [pc, #332]	@ (800a3fc <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a2ae:	f7fc f9ab 	bl	8006608 <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a2b2:	4b53      	ldr	r3, [pc, #332]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a2b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2b8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2c0:	494f      	ldr	r1, [pc, #316]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a2c2:	4313      	orrs	r3, r2
 800a2c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a2d0:	d106      	bne.n	800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x704>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a2d2:	4b4b      	ldr	r3, [pc, #300]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a2d4:	68db      	ldr	r3, [r3, #12]
 800a2d6:	4a4a      	ldr	r2, [pc, #296]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a2d8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a2dc:	60d3      	str	r3, [r2, #12]
 800a2de:	e011      	b.n	800a304 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a2e8:	d10c      	bne.n	800a304 <HAL_RCCEx_PeriphCLKConfig+0x728>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	3304      	adds	r3, #4
 800a2ee:	2101      	movs	r1, #1
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	f000 f931 	bl	800a558 <RCCEx_PLLSAI1_Config>
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800a2fa:	7cfb      	ldrb	r3, [r7, #19]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d001      	beq.n	800a304 <HAL_RCCEx_PeriphCLKConfig+0x728>
        {
          /* set overall return value */
          status = ret;
 800a300:	7cfb      	ldrb	r3, [r7, #19]
 800a302:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d040      	beq.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a314:	2b00      	cmp	r3, #0
 800a316:	d013      	beq.n	800a340 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a31c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a320:	d00e      	beq.n	800a340 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a326:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a32a:	d009      	beq.n	800a340 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a330:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800a334:	d004      	beq.n	800a340 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800a336:	f240 2141 	movw	r1, #577	@ 0x241
 800a33a:	4830      	ldr	r0, [pc, #192]	@ (800a3fc <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a33c:	f7fc f964 	bl	8006608 <assert_failed>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800a340:	4b2f      	ldr	r3, [pc, #188]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a346:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a34e:	492c      	ldr	r1, [pc, #176]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a350:	4313      	orrs	r3, r2
 800a352:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a35a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a35e:	d106      	bne.n	800a36e <HAL_RCCEx_PeriphCLKConfig+0x792>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a360:	4b27      	ldr	r3, [pc, #156]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a362:	68db      	ldr	r3, [r3, #12]
 800a364:	4a26      	ldr	r2, [pc, #152]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a366:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a36a:	60d3      	str	r3, [r2, #12]
 800a36c:	e011      	b.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a372:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a376:	d10c      	bne.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	3304      	adds	r3, #4
 800a37c:	2101      	movs	r1, #1
 800a37e:	4618      	mov	r0, r3
 800a380:	f000 f8ea 	bl	800a558 <RCCEx_PLLSAI1_Config>
 800a384:	4603      	mov	r3, r0
 800a386:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a388:	7cfb      	ldrb	r3, [r7, #19]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d001      	beq.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
      {
        /* set overall return value */
        status = ret;
 800a38e:	7cfb      	ldrb	r3, [r7, #19]
 800a390:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d044      	beq.n	800a428 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d013      	beq.n	800a3ce <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a3aa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a3ae:	d00e      	beq.n	800a3ce <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a3b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a3b8:	d009      	beq.n	800a3ce <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a3be:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800a3c2:	d004      	beq.n	800a3ce <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800a3c4:	f240 2166 	movw	r1, #614	@ 0x266
 800a3c8:	480c      	ldr	r0, [pc, #48]	@ (800a3fc <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a3ca:	f7fc f91d 	bl	8006608 <assert_failed>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a3ce:	4b0c      	ldr	r3, [pc, #48]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a3d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3d4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a3dc:	4908      	ldr	r1, [pc, #32]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a3de:	4313      	orrs	r3, r2
 800a3e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a3e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a3ec:	d10a      	bne.n	800a404 <HAL_RCCEx_PeriphCLKConfig+0x828>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a3ee:	4b04      	ldr	r3, [pc, #16]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a3f0:	68db      	ldr	r3, [r3, #12]
 800a3f2:	4a03      	ldr	r2, [pc, #12]	@ (800a400 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a3f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a3f8:	60d3      	str	r3, [r2, #12]
 800a3fa:	e015      	b.n	800a428 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 800a3fc:	0801118c 	.word	0x0801118c
 800a400:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a408:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a40c:	d10c      	bne.n	800a428 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	3304      	adds	r3, #4
 800a412:	2101      	movs	r1, #1
 800a414:	4618      	mov	r0, r3
 800a416:	f000 f89f 	bl	800a558 <RCCEx_PLLSAI1_Config>
 800a41a:	4603      	mov	r3, r0
 800a41c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a41e:	7cfb      	ldrb	r3, [r7, #19]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d001      	beq.n	800a428 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      {
        /* set overall return value */
        status = ret;
 800a424:	7cfb      	ldrb	r3, [r7, #19]
 800a426:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a430:	2b00      	cmp	r3, #0
 800a432:	d047      	beq.n	800a4c4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d013      	beq.n	800a464 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a440:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a444:	d00e      	beq.n	800a464 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a44a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a44e:	d009      	beq.n	800a464 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a454:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a458:	d004      	beq.n	800a464 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800a45a:	f240 2186 	movw	r1, #646	@ 0x286
 800a45e:	483c      	ldr	r0, [pc, #240]	@ (800a550 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800a460:	f7fc f8d2 	bl	8006608 <assert_failed>

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a464:	4b3b      	ldr	r3, [pc, #236]	@ (800a554 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800a466:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a46a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a472:	4938      	ldr	r1, [pc, #224]	@ (800a554 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800a474:	4313      	orrs	r3, r2
 800a476:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a47e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a482:	d10d      	bne.n	800a4a0 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	3304      	adds	r3, #4
 800a488:	2102      	movs	r1, #2
 800a48a:	4618      	mov	r0, r3
 800a48c:	f000 f864 	bl	800a558 <RCCEx_PLLSAI1_Config>
 800a490:	4603      	mov	r3, r0
 800a492:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a494:	7cfb      	ldrb	r3, [r7, #19]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d014      	beq.n	800a4c4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800a49a:	7cfb      	ldrb	r3, [r7, #19]
 800a49c:	74bb      	strb	r3, [r7, #18]
 800a49e:	e011      	b.n	800a4c4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a4a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a4a8:	d10c      	bne.n	800a4c4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	3320      	adds	r3, #32
 800a4ae:	2102      	movs	r1, #2
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	f000 f9d1 	bl	800a858 <RCCEx_PLLSAI2_Config>
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a4ba:	7cfb      	ldrb	r3, [r7, #19]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d001      	beq.n	800a4c4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800a4c0:	7cfb      	ldrb	r3, [r7, #19]
 800a4c2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d018      	beq.n	800a502 <HAL_RCCEx_PeriphCLKConfig+0x926>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d009      	beq.n	800a4ec <HAL_RCCEx_PeriphCLKConfig+0x910>
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a4dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a4e0:	d004      	beq.n	800a4ec <HAL_RCCEx_PeriphCLKConfig+0x910>
 800a4e2:	f240 21b6 	movw	r1, #694	@ 0x2b6
 800a4e6:	481a      	ldr	r0, [pc, #104]	@ (800a550 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800a4e8:	f7fc f88e 	bl	8006608 <assert_failed>

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a4ec:	4b19      	ldr	r3, [pc, #100]	@ (800a554 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800a4ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a4f2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a4fa:	4916      	ldr	r1, [pc, #88]	@ (800a554 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800a4fc:	4313      	orrs	r3, r2
 800a4fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d01b      	beq.n	800a546 <HAL_RCCEx_PeriphCLKConfig+0x96a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a514:	2b00      	cmp	r3, #0
 800a516:	d00a      	beq.n	800a52e <HAL_RCCEx_PeriphCLKConfig+0x952>
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a51e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a522:	d004      	beq.n	800a52e <HAL_RCCEx_PeriphCLKConfig+0x952>
 800a524:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 800a528:	4809      	ldr	r0, [pc, #36]	@ (800a550 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800a52a:	f7fc f86d 	bl	8006608 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a52e:	4b09      	ldr	r3, [pc, #36]	@ (800a554 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800a530:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a534:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a53e:	4905      	ldr	r1, [pc, #20]	@ (800a554 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800a540:	4313      	orrs	r3, r2
 800a542:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800a546:	7cbb      	ldrb	r3, [r7, #18]
}
 800a548:	4618      	mov	r0, r3
 800a54a:	3718      	adds	r7, #24
 800a54c:	46bd      	mov	sp, r7
 800a54e:	bd80      	pop	{r7, pc}
 800a550:	0801118c 	.word	0x0801118c
 800a554:	40021000 	.word	0x40021000

0800a558 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b084      	sub	sp, #16
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
 800a560:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a562:	2300      	movs	r3, #0
 800a564:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d010      	beq.n	800a590 <RCCEx_PLLSAI1_Config+0x38>
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	2b01      	cmp	r3, #1
 800a574:	d00c      	beq.n	800a590 <RCCEx_PLLSAI1_Config+0x38>
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	2b02      	cmp	r3, #2
 800a57c:	d008      	beq.n	800a590 <RCCEx_PLLSAI1_Config+0x38>
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	2b03      	cmp	r3, #3
 800a584:	d004      	beq.n	800a590 <RCCEx_PLLSAI1_Config+0x38>
 800a586:	f640 3162 	movw	r1, #2914	@ 0xb62
 800a58a:	4887      	ldr	r0, [pc, #540]	@ (800a7a8 <RCCEx_PLLSAI1_Config+0x250>)
 800a58c:	f7fc f83c 	bl	8006608 <assert_failed>
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	685b      	ldr	r3, [r3, #4]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d003      	beq.n	800a5a0 <RCCEx_PLLSAI1_Config+0x48>
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	685b      	ldr	r3, [r3, #4]
 800a59c:	2b08      	cmp	r3, #8
 800a59e:	d904      	bls.n	800a5aa <RCCEx_PLLSAI1_Config+0x52>
 800a5a0:	f640 3163 	movw	r1, #2915	@ 0xb63
 800a5a4:	4880      	ldr	r0, [pc, #512]	@ (800a7a8 <RCCEx_PLLSAI1_Config+0x250>)
 800a5a6:	f7fc f82f 	bl	8006608 <assert_failed>
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	689b      	ldr	r3, [r3, #8]
 800a5ae:	2b07      	cmp	r3, #7
 800a5b0:	d903      	bls.n	800a5ba <RCCEx_PLLSAI1_Config+0x62>
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	689b      	ldr	r3, [r3, #8]
 800a5b6:	2b56      	cmp	r3, #86	@ 0x56
 800a5b8:	d904      	bls.n	800a5c4 <RCCEx_PLLSAI1_Config+0x6c>
 800a5ba:	f640 3164 	movw	r1, #2916	@ 0xb64
 800a5be:	487a      	ldr	r0, [pc, #488]	@ (800a7a8 <RCCEx_PLLSAI1_Config+0x250>)
 800a5c0:	f7fc f822 	bl	8006608 <assert_failed>
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	699b      	ldr	r3, [r3, #24]
 800a5c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d10b      	bne.n	800a5e8 <RCCEx_PLLSAI1_Config+0x90>
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	699b      	ldr	r3, [r3, #24]
 800a5d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d105      	bne.n	800a5e8 <RCCEx_PLLSAI1_Config+0x90>
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	699b      	ldr	r3, [r3, #24]
 800a5e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d007      	beq.n	800a5f8 <RCCEx_PLLSAI1_Config+0xa0>
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	699b      	ldr	r3, [r3, #24]
 800a5ec:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 800a5f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d004      	beq.n	800a602 <RCCEx_PLLSAI1_Config+0xaa>
 800a5f8:	f640 3165 	movw	r1, #2917	@ 0xb65
 800a5fc:	486a      	ldr	r0, [pc, #424]	@ (800a7a8 <RCCEx_PLLSAI1_Config+0x250>)
 800a5fe:	f7fc f803 	bl	8006608 <assert_failed>

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a602:	4b6a      	ldr	r3, [pc, #424]	@ (800a7ac <RCCEx_PLLSAI1_Config+0x254>)
 800a604:	68db      	ldr	r3, [r3, #12]
 800a606:	f003 0303 	and.w	r3, r3, #3
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d018      	beq.n	800a640 <RCCEx_PLLSAI1_Config+0xe8>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800a60e:	4b67      	ldr	r3, [pc, #412]	@ (800a7ac <RCCEx_PLLSAI1_Config+0x254>)
 800a610:	68db      	ldr	r3, [r3, #12]
 800a612:	f003 0203 	and.w	r2, r3, #3
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	429a      	cmp	r2, r3
 800a61c:	d10d      	bne.n	800a63a <RCCEx_PLLSAI1_Config+0xe2>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
       ||
 800a622:	2b00      	cmp	r3, #0
 800a624:	d009      	beq.n	800a63a <RCCEx_PLLSAI1_Config+0xe2>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800a626:	4b61      	ldr	r3, [pc, #388]	@ (800a7ac <RCCEx_PLLSAI1_Config+0x254>)
 800a628:	68db      	ldr	r3, [r3, #12]
 800a62a:	091b      	lsrs	r3, r3, #4
 800a62c:	f003 0307 	and.w	r3, r3, #7
 800a630:	1c5a      	adds	r2, r3, #1
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	685b      	ldr	r3, [r3, #4]
       ||
 800a636:	429a      	cmp	r2, r3
 800a638:	d047      	beq.n	800a6ca <RCCEx_PLLSAI1_Config+0x172>
#endif
      )
    {
      status = HAL_ERROR;
 800a63a:	2301      	movs	r3, #1
 800a63c:	73fb      	strb	r3, [r7, #15]
 800a63e:	e044      	b.n	800a6ca <RCCEx_PLLSAI1_Config+0x172>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	2b03      	cmp	r3, #3
 800a646:	d018      	beq.n	800a67a <RCCEx_PLLSAI1_Config+0x122>
 800a648:	2b03      	cmp	r3, #3
 800a64a:	d825      	bhi.n	800a698 <RCCEx_PLLSAI1_Config+0x140>
 800a64c:	2b01      	cmp	r3, #1
 800a64e:	d002      	beq.n	800a656 <RCCEx_PLLSAI1_Config+0xfe>
 800a650:	2b02      	cmp	r3, #2
 800a652:	d009      	beq.n	800a668 <RCCEx_PLLSAI1_Config+0x110>
 800a654:	e020      	b.n	800a698 <RCCEx_PLLSAI1_Config+0x140>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a656:	4b55      	ldr	r3, [pc, #340]	@ (800a7ac <RCCEx_PLLSAI1_Config+0x254>)
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f003 0302 	and.w	r3, r3, #2
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d11d      	bne.n	800a69e <RCCEx_PLLSAI1_Config+0x146>
      {
        status = HAL_ERROR;
 800a662:	2301      	movs	r3, #1
 800a664:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a666:	e01a      	b.n	800a69e <RCCEx_PLLSAI1_Config+0x146>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a668:	4b50      	ldr	r3, [pc, #320]	@ (800a7ac <RCCEx_PLLSAI1_Config+0x254>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a670:	2b00      	cmp	r3, #0
 800a672:	d116      	bne.n	800a6a2 <RCCEx_PLLSAI1_Config+0x14a>
      {
        status = HAL_ERROR;
 800a674:	2301      	movs	r3, #1
 800a676:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a678:	e013      	b.n	800a6a2 <RCCEx_PLLSAI1_Config+0x14a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a67a:	4b4c      	ldr	r3, [pc, #304]	@ (800a7ac <RCCEx_PLLSAI1_Config+0x254>)
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a682:	2b00      	cmp	r3, #0
 800a684:	d10f      	bne.n	800a6a6 <RCCEx_PLLSAI1_Config+0x14e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a686:	4b49      	ldr	r3, [pc, #292]	@ (800a7ac <RCCEx_PLLSAI1_Config+0x254>)
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d109      	bne.n	800a6a6 <RCCEx_PLLSAI1_Config+0x14e>
        {
          status = HAL_ERROR;
 800a692:	2301      	movs	r3, #1
 800a694:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a696:	e006      	b.n	800a6a6 <RCCEx_PLLSAI1_Config+0x14e>
    default:
      status = HAL_ERROR;
 800a698:	2301      	movs	r3, #1
 800a69a:	73fb      	strb	r3, [r7, #15]
      break;
 800a69c:	e004      	b.n	800a6a8 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800a69e:	bf00      	nop
 800a6a0:	e002      	b.n	800a6a8 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800a6a2:	bf00      	nop
 800a6a4:	e000      	b.n	800a6a8 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800a6a6:	bf00      	nop
    }

    if(status == HAL_OK)
 800a6a8:	7bfb      	ldrb	r3, [r7, #15]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d10d      	bne.n	800a6ca <RCCEx_PLLSAI1_Config+0x172>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a6ae:	4b3f      	ldr	r3, [pc, #252]	@ (800a7ac <RCCEx_PLLSAI1_Config+0x254>)
 800a6b0:	68db      	ldr	r3, [r3, #12]
 800a6b2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	6819      	ldr	r1, [r3, #0]
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	685b      	ldr	r3, [r3, #4]
 800a6be:	3b01      	subs	r3, #1
 800a6c0:	011b      	lsls	r3, r3, #4
 800a6c2:	430b      	orrs	r3, r1
 800a6c4:	4939      	ldr	r1, [pc, #228]	@ (800a7ac <RCCEx_PLLSAI1_Config+0x254>)
 800a6c6:	4313      	orrs	r3, r2
 800a6c8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a6ca:	7bfb      	ldrb	r3, [r7, #15]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	f040 80ba 	bne.w	800a846 <RCCEx_PLLSAI1_Config+0x2ee>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800a6d2:	4b36      	ldr	r3, [pc, #216]	@ (800a7ac <RCCEx_PLLSAI1_Config+0x254>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	4a35      	ldr	r2, [pc, #212]	@ (800a7ac <RCCEx_PLLSAI1_Config+0x254>)
 800a6d8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a6dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a6de:	f7fc fdbd 	bl	800725c <HAL_GetTick>
 800a6e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a6e4:	e009      	b.n	800a6fa <RCCEx_PLLSAI1_Config+0x1a2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a6e6:	f7fc fdb9 	bl	800725c <HAL_GetTick>
 800a6ea:	4602      	mov	r2, r0
 800a6ec:	68bb      	ldr	r3, [r7, #8]
 800a6ee:	1ad3      	subs	r3, r2, r3
 800a6f0:	2b02      	cmp	r3, #2
 800a6f2:	d902      	bls.n	800a6fa <RCCEx_PLLSAI1_Config+0x1a2>
      {
        status = HAL_TIMEOUT;
 800a6f4:	2303      	movs	r3, #3
 800a6f6:	73fb      	strb	r3, [r7, #15]
        break;
 800a6f8:	e005      	b.n	800a706 <RCCEx_PLLSAI1_Config+0x1ae>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a6fa:	4b2c      	ldr	r3, [pc, #176]	@ (800a7ac <RCCEx_PLLSAI1_Config+0x254>)
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a702:	2b00      	cmp	r3, #0
 800a704:	d1ef      	bne.n	800a6e6 <RCCEx_PLLSAI1_Config+0x18e>
      }
    }

    if(status == HAL_OK)
 800a706:	7bfb      	ldrb	r3, [r7, #15]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	f040 809c 	bne.w	800a846 <RCCEx_PLLSAI1_Config+0x2ee>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d11e      	bne.n	800a752 <RCCEx_PLLSAI1_Config+0x1fa>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	68db      	ldr	r3, [r3, #12]
 800a718:	2b07      	cmp	r3, #7
 800a71a:	d008      	beq.n	800a72e <RCCEx_PLLSAI1_Config+0x1d6>
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	68db      	ldr	r3, [r3, #12]
 800a720:	2b11      	cmp	r3, #17
 800a722:	d004      	beq.n	800a72e <RCCEx_PLLSAI1_Config+0x1d6>
 800a724:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800a728:	481f      	ldr	r0, [pc, #124]	@ (800a7a8 <RCCEx_PLLSAI1_Config+0x250>)
 800a72a:	f7fb ff6d 	bl	8006608 <assert_failed>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a72e:	4b1f      	ldr	r3, [pc, #124]	@ (800a7ac <RCCEx_PLLSAI1_Config+0x254>)
 800a730:	691b      	ldr	r3, [r3, #16]
 800a732:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800a736:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a73a:	687a      	ldr	r2, [r7, #4]
 800a73c:	6892      	ldr	r2, [r2, #8]
 800a73e:	0211      	lsls	r1, r2, #8
 800a740:	687a      	ldr	r2, [r7, #4]
 800a742:	68d2      	ldr	r2, [r2, #12]
 800a744:	0912      	lsrs	r2, r2, #4
 800a746:	0452      	lsls	r2, r2, #17
 800a748:	430a      	orrs	r2, r1
 800a74a:	4918      	ldr	r1, [pc, #96]	@ (800a7ac <RCCEx_PLLSAI1_Config+0x254>)
 800a74c:	4313      	orrs	r3, r2
 800a74e:	610b      	str	r3, [r1, #16]
 800a750:	e055      	b.n	800a7fe <RCCEx_PLLSAI1_Config+0x2a6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	2b01      	cmp	r3, #1
 800a756:	d12b      	bne.n	800a7b0 <RCCEx_PLLSAI1_Config+0x258>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	691b      	ldr	r3, [r3, #16]
 800a75c:	2b02      	cmp	r3, #2
 800a75e:	d010      	beq.n	800a782 <RCCEx_PLLSAI1_Config+0x22a>
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	691b      	ldr	r3, [r3, #16]
 800a764:	2b04      	cmp	r3, #4
 800a766:	d00c      	beq.n	800a782 <RCCEx_PLLSAI1_Config+0x22a>
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	691b      	ldr	r3, [r3, #16]
 800a76c:	2b06      	cmp	r3, #6
 800a76e:	d008      	beq.n	800a782 <RCCEx_PLLSAI1_Config+0x22a>
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	691b      	ldr	r3, [r3, #16]
 800a774:	2b08      	cmp	r3, #8
 800a776:	d004      	beq.n	800a782 <RCCEx_PLLSAI1_Config+0x22a>
 800a778:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 800a77c:	480a      	ldr	r0, [pc, #40]	@ (800a7a8 <RCCEx_PLLSAI1_Config+0x250>)
 800a77e:	f7fb ff43 	bl	8006608 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a782:	4b0a      	ldr	r3, [pc, #40]	@ (800a7ac <RCCEx_PLLSAI1_Config+0x254>)
 800a784:	691b      	ldr	r3, [r3, #16]
 800a786:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800a78a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800a78e:	687a      	ldr	r2, [r7, #4]
 800a790:	6892      	ldr	r2, [r2, #8]
 800a792:	0211      	lsls	r1, r2, #8
 800a794:	687a      	ldr	r2, [r7, #4]
 800a796:	6912      	ldr	r2, [r2, #16]
 800a798:	0852      	lsrs	r2, r2, #1
 800a79a:	3a01      	subs	r2, #1
 800a79c:	0552      	lsls	r2, r2, #21
 800a79e:	430a      	orrs	r2, r1
 800a7a0:	4902      	ldr	r1, [pc, #8]	@ (800a7ac <RCCEx_PLLSAI1_Config+0x254>)
 800a7a2:	4313      	orrs	r3, r2
 800a7a4:	610b      	str	r3, [r1, #16]
 800a7a6:	e02a      	b.n	800a7fe <RCCEx_PLLSAI1_Config+0x2a6>
 800a7a8:	0801118c 	.word	0x0801118c
 800a7ac:	40021000 	.word	0x40021000
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	695b      	ldr	r3, [r3, #20]
 800a7b4:	2b02      	cmp	r3, #2
 800a7b6:	d010      	beq.n	800a7da <RCCEx_PLLSAI1_Config+0x282>
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	695b      	ldr	r3, [r3, #20]
 800a7bc:	2b04      	cmp	r3, #4
 800a7be:	d00c      	beq.n	800a7da <RCCEx_PLLSAI1_Config+0x282>
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	695b      	ldr	r3, [r3, #20]
 800a7c4:	2b06      	cmp	r3, #6
 800a7c6:	d008      	beq.n	800a7da <RCCEx_PLLSAI1_Config+0x282>
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	695b      	ldr	r3, [r3, #20]
 800a7cc:	2b08      	cmp	r3, #8
 800a7ce:	d004      	beq.n	800a7da <RCCEx_PLLSAI1_Config+0x282>
 800a7d0:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800a7d4:	481e      	ldr	r0, [pc, #120]	@ (800a850 <RCCEx_PLLSAI1_Config+0x2f8>)
 800a7d6:	f7fb ff17 	bl	8006608 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a7da:	4b1e      	ldr	r3, [pc, #120]	@ (800a854 <RCCEx_PLLSAI1_Config+0x2fc>)
 800a7dc:	691b      	ldr	r3, [r3, #16]
 800a7de:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800a7e2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800a7e6:	687a      	ldr	r2, [r7, #4]
 800a7e8:	6892      	ldr	r2, [r2, #8]
 800a7ea:	0211      	lsls	r1, r2, #8
 800a7ec:	687a      	ldr	r2, [r7, #4]
 800a7ee:	6952      	ldr	r2, [r2, #20]
 800a7f0:	0852      	lsrs	r2, r2, #1
 800a7f2:	3a01      	subs	r2, #1
 800a7f4:	0652      	lsls	r2, r2, #25
 800a7f6:	430a      	orrs	r2, r1
 800a7f8:	4916      	ldr	r1, [pc, #88]	@ (800a854 <RCCEx_PLLSAI1_Config+0x2fc>)
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800a7fe:	4b15      	ldr	r3, [pc, #84]	@ (800a854 <RCCEx_PLLSAI1_Config+0x2fc>)
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	4a14      	ldr	r2, [pc, #80]	@ (800a854 <RCCEx_PLLSAI1_Config+0x2fc>)
 800a804:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a808:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a80a:	f7fc fd27 	bl	800725c <HAL_GetTick>
 800a80e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a810:	e009      	b.n	800a826 <RCCEx_PLLSAI1_Config+0x2ce>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a812:	f7fc fd23 	bl	800725c <HAL_GetTick>
 800a816:	4602      	mov	r2, r0
 800a818:	68bb      	ldr	r3, [r7, #8]
 800a81a:	1ad3      	subs	r3, r2, r3
 800a81c:	2b02      	cmp	r3, #2
 800a81e:	d902      	bls.n	800a826 <RCCEx_PLLSAI1_Config+0x2ce>
        {
          status = HAL_TIMEOUT;
 800a820:	2303      	movs	r3, #3
 800a822:	73fb      	strb	r3, [r7, #15]
          break;
 800a824:	e005      	b.n	800a832 <RCCEx_PLLSAI1_Config+0x2da>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a826:	4b0b      	ldr	r3, [pc, #44]	@ (800a854 <RCCEx_PLLSAI1_Config+0x2fc>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d0ef      	beq.n	800a812 <RCCEx_PLLSAI1_Config+0x2ba>
        }
      }

      if(status == HAL_OK)
 800a832:	7bfb      	ldrb	r3, [r7, #15]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d106      	bne.n	800a846 <RCCEx_PLLSAI1_Config+0x2ee>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800a838:	4b06      	ldr	r3, [pc, #24]	@ (800a854 <RCCEx_PLLSAI1_Config+0x2fc>)
 800a83a:	691a      	ldr	r2, [r3, #16]
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	699b      	ldr	r3, [r3, #24]
 800a840:	4904      	ldr	r1, [pc, #16]	@ (800a854 <RCCEx_PLLSAI1_Config+0x2fc>)
 800a842:	4313      	orrs	r3, r2
 800a844:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800a846:	7bfb      	ldrb	r3, [r7, #15]
}
 800a848:	4618      	mov	r0, r3
 800a84a:	3710      	adds	r7, #16
 800a84c:	46bd      	mov	sp, r7
 800a84e:	bd80      	pop	{r7, pc}
 800a850:	0801118c 	.word	0x0801118c
 800a854:	40021000 	.word	0x40021000

0800a858 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b084      	sub	sp, #16
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
 800a860:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a862:	2300      	movs	r3, #0
 800a864:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d010      	beq.n	800a890 <RCCEx_PLLSAI2_Config+0x38>
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	2b01      	cmp	r3, #1
 800a874:	d00c      	beq.n	800a890 <RCCEx_PLLSAI2_Config+0x38>
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	2b02      	cmp	r3, #2
 800a87c:	d008      	beq.n	800a890 <RCCEx_PLLSAI2_Config+0x38>
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	2b03      	cmp	r3, #3
 800a884:	d004      	beq.n	800a890 <RCCEx_PLLSAI2_Config+0x38>
 800a886:	f640 412f 	movw	r1, #3119	@ 0xc2f
 800a88a:	4896      	ldr	r0, [pc, #600]	@ (800aae4 <RCCEx_PLLSAI2_Config+0x28c>)
 800a88c:	f7fb febc 	bl	8006608 <assert_failed>
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	685b      	ldr	r3, [r3, #4]
 800a894:	2b00      	cmp	r3, #0
 800a896:	d003      	beq.n	800a8a0 <RCCEx_PLLSAI2_Config+0x48>
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	685b      	ldr	r3, [r3, #4]
 800a89c:	2b08      	cmp	r3, #8
 800a89e:	d904      	bls.n	800a8aa <RCCEx_PLLSAI2_Config+0x52>
 800a8a0:	f44f 6143 	mov.w	r1, #3120	@ 0xc30
 800a8a4:	488f      	ldr	r0, [pc, #572]	@ (800aae4 <RCCEx_PLLSAI2_Config+0x28c>)
 800a8a6:	f7fb feaf 	bl	8006608 <assert_failed>
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	689b      	ldr	r3, [r3, #8]
 800a8ae:	2b07      	cmp	r3, #7
 800a8b0:	d903      	bls.n	800a8ba <RCCEx_PLLSAI2_Config+0x62>
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	689b      	ldr	r3, [r3, #8]
 800a8b6:	2b56      	cmp	r3, #86	@ 0x56
 800a8b8:	d904      	bls.n	800a8c4 <RCCEx_PLLSAI2_Config+0x6c>
 800a8ba:	f640 4131 	movw	r1, #3121	@ 0xc31
 800a8be:	4889      	ldr	r0, [pc, #548]	@ (800aae4 <RCCEx_PLLSAI2_Config+0x28c>)
 800a8c0:	f7fb fea2 	bl	8006608 <assert_failed>
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	695b      	ldr	r3, [r3, #20]
 800a8c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d105      	bne.n	800a8dc <RCCEx_PLLSAI2_Config+0x84>
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	695b      	ldr	r3, [r3, #20]
 800a8d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d007      	beq.n	800a8ec <RCCEx_PLLSAI2_Config+0x94>
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	695b      	ldr	r3, [r3, #20]
 800a8e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a8e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d004      	beq.n	800a8f6 <RCCEx_PLLSAI2_Config+0x9e>
 800a8ec:	f640 4132 	movw	r1, #3122	@ 0xc32
 800a8f0:	487c      	ldr	r0, [pc, #496]	@ (800aae4 <RCCEx_PLLSAI2_Config+0x28c>)
 800a8f2:	f7fb fe89 	bl	8006608 <assert_failed>

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a8f6:	4b7c      	ldr	r3, [pc, #496]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800a8f8:	68db      	ldr	r3, [r3, #12]
 800a8fa:	f003 0303 	and.w	r3, r3, #3
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d018      	beq.n	800a934 <RCCEx_PLLSAI2_Config+0xdc>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800a902:	4b79      	ldr	r3, [pc, #484]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800a904:	68db      	ldr	r3, [r3, #12]
 800a906:	f003 0203 	and.w	r2, r3, #3
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	429a      	cmp	r2, r3
 800a910:	d10d      	bne.n	800a92e <RCCEx_PLLSAI2_Config+0xd6>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
       ||
 800a916:	2b00      	cmp	r3, #0
 800a918:	d009      	beq.n	800a92e <RCCEx_PLLSAI2_Config+0xd6>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800a91a:	4b73      	ldr	r3, [pc, #460]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800a91c:	68db      	ldr	r3, [r3, #12]
 800a91e:	091b      	lsrs	r3, r3, #4
 800a920:	f003 0307 	and.w	r3, r3, #7
 800a924:	1c5a      	adds	r2, r3, #1
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	685b      	ldr	r3, [r3, #4]
       ||
 800a92a:	429a      	cmp	r2, r3
 800a92c:	d047      	beq.n	800a9be <RCCEx_PLLSAI2_Config+0x166>
#endif
      )
    {
      status = HAL_ERROR;
 800a92e:	2301      	movs	r3, #1
 800a930:	73fb      	strb	r3, [r7, #15]
 800a932:	e044      	b.n	800a9be <RCCEx_PLLSAI2_Config+0x166>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	2b03      	cmp	r3, #3
 800a93a:	d018      	beq.n	800a96e <RCCEx_PLLSAI2_Config+0x116>
 800a93c:	2b03      	cmp	r3, #3
 800a93e:	d825      	bhi.n	800a98c <RCCEx_PLLSAI2_Config+0x134>
 800a940:	2b01      	cmp	r3, #1
 800a942:	d002      	beq.n	800a94a <RCCEx_PLLSAI2_Config+0xf2>
 800a944:	2b02      	cmp	r3, #2
 800a946:	d009      	beq.n	800a95c <RCCEx_PLLSAI2_Config+0x104>
 800a948:	e020      	b.n	800a98c <RCCEx_PLLSAI2_Config+0x134>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a94a:	4b67      	ldr	r3, [pc, #412]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f003 0302 	and.w	r3, r3, #2
 800a952:	2b00      	cmp	r3, #0
 800a954:	d11d      	bne.n	800a992 <RCCEx_PLLSAI2_Config+0x13a>
      {
        status = HAL_ERROR;
 800a956:	2301      	movs	r3, #1
 800a958:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a95a:	e01a      	b.n	800a992 <RCCEx_PLLSAI2_Config+0x13a>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a95c:	4b62      	ldr	r3, [pc, #392]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a964:	2b00      	cmp	r3, #0
 800a966:	d116      	bne.n	800a996 <RCCEx_PLLSAI2_Config+0x13e>
      {
        status = HAL_ERROR;
 800a968:	2301      	movs	r3, #1
 800a96a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a96c:	e013      	b.n	800a996 <RCCEx_PLLSAI2_Config+0x13e>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a96e:	4b5e      	ldr	r3, [pc, #376]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a976:	2b00      	cmp	r3, #0
 800a978:	d10f      	bne.n	800a99a <RCCEx_PLLSAI2_Config+0x142>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a97a:	4b5b      	ldr	r3, [pc, #364]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a982:	2b00      	cmp	r3, #0
 800a984:	d109      	bne.n	800a99a <RCCEx_PLLSAI2_Config+0x142>
        {
          status = HAL_ERROR;
 800a986:	2301      	movs	r3, #1
 800a988:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a98a:	e006      	b.n	800a99a <RCCEx_PLLSAI2_Config+0x142>
    default:
      status = HAL_ERROR;
 800a98c:	2301      	movs	r3, #1
 800a98e:	73fb      	strb	r3, [r7, #15]
      break;
 800a990:	e004      	b.n	800a99c <RCCEx_PLLSAI2_Config+0x144>
      break;
 800a992:	bf00      	nop
 800a994:	e002      	b.n	800a99c <RCCEx_PLLSAI2_Config+0x144>
      break;
 800a996:	bf00      	nop
 800a998:	e000      	b.n	800a99c <RCCEx_PLLSAI2_Config+0x144>
      break;
 800a99a:	bf00      	nop
    }

    if(status == HAL_OK)
 800a99c:	7bfb      	ldrb	r3, [r7, #15]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d10d      	bne.n	800a9be <RCCEx_PLLSAI2_Config+0x166>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a9a2:	4b51      	ldr	r3, [pc, #324]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800a9a4:	68db      	ldr	r3, [r3, #12]
 800a9a6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	6819      	ldr	r1, [r3, #0]
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	685b      	ldr	r3, [r3, #4]
 800a9b2:	3b01      	subs	r3, #1
 800a9b4:	011b      	lsls	r3, r3, #4
 800a9b6:	430b      	orrs	r3, r1
 800a9b8:	494b      	ldr	r1, [pc, #300]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800a9ba:	4313      	orrs	r3, r2
 800a9bc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a9be:	7bfb      	ldrb	r3, [r7, #15]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	f040 808a 	bne.w	800aada <RCCEx_PLLSAI2_Config+0x282>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800a9c6:	4b48      	ldr	r3, [pc, #288]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	4a47      	ldr	r2, [pc, #284]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800a9cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a9d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a9d2:	f7fc fc43 	bl	800725c <HAL_GetTick>
 800a9d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800a9d8:	e009      	b.n	800a9ee <RCCEx_PLLSAI2_Config+0x196>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800a9da:	f7fc fc3f 	bl	800725c <HAL_GetTick>
 800a9de:	4602      	mov	r2, r0
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	1ad3      	subs	r3, r2, r3
 800a9e4:	2b02      	cmp	r3, #2
 800a9e6:	d902      	bls.n	800a9ee <RCCEx_PLLSAI2_Config+0x196>
      {
        status = HAL_TIMEOUT;
 800a9e8:	2303      	movs	r3, #3
 800a9ea:	73fb      	strb	r3, [r7, #15]
        break;
 800a9ec:	e005      	b.n	800a9fa <RCCEx_PLLSAI2_Config+0x1a2>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800a9ee:	4b3e      	ldr	r3, [pc, #248]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d1ef      	bne.n	800a9da <RCCEx_PLLSAI2_Config+0x182>
      }
    }

    if(status == HAL_OK)
 800a9fa:	7bfb      	ldrb	r3, [r7, #15]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d16c      	bne.n	800aada <RCCEx_PLLSAI2_Config+0x282>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800aa00:	683b      	ldr	r3, [r7, #0]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d11e      	bne.n	800aa44 <RCCEx_PLLSAI2_Config+0x1ec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	68db      	ldr	r3, [r3, #12]
 800aa0a:	2b07      	cmp	r3, #7
 800aa0c:	d008      	beq.n	800aa20 <RCCEx_PLLSAI2_Config+0x1c8>
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	68db      	ldr	r3, [r3, #12]
 800aa12:	2b11      	cmp	r3, #17
 800aa14:	d004      	beq.n	800aa20 <RCCEx_PLLSAI2_Config+0x1c8>
 800aa16:	f640 4185 	movw	r1, #3205	@ 0xc85
 800aa1a:	4832      	ldr	r0, [pc, #200]	@ (800aae4 <RCCEx_PLLSAI2_Config+0x28c>)
 800aa1c:	f7fb fdf4 	bl	8006608 <assert_failed>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800aa20:	4b31      	ldr	r3, [pc, #196]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800aa22:	695b      	ldr	r3, [r3, #20]
 800aa24:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800aa28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aa2c:	687a      	ldr	r2, [r7, #4]
 800aa2e:	6892      	ldr	r2, [r2, #8]
 800aa30:	0211      	lsls	r1, r2, #8
 800aa32:	687a      	ldr	r2, [r7, #4]
 800aa34:	68d2      	ldr	r2, [r2, #12]
 800aa36:	0912      	lsrs	r2, r2, #4
 800aa38:	0452      	lsls	r2, r2, #17
 800aa3a:	430a      	orrs	r2, r1
 800aa3c:	492a      	ldr	r1, [pc, #168]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800aa3e:	4313      	orrs	r3, r2
 800aa40:	614b      	str	r3, [r1, #20]
 800aa42:	e026      	b.n	800aa92 <RCCEx_PLLSAI2_Config+0x23a>
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	691b      	ldr	r3, [r3, #16]
 800aa48:	2b02      	cmp	r3, #2
 800aa4a:	d010      	beq.n	800aa6e <RCCEx_PLLSAI2_Config+0x216>
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	691b      	ldr	r3, [r3, #16]
 800aa50:	2b04      	cmp	r3, #4
 800aa52:	d00c      	beq.n	800aa6e <RCCEx_PLLSAI2_Config+0x216>
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	691b      	ldr	r3, [r3, #16]
 800aa58:	2b06      	cmp	r3, #6
 800aa5a:	d008      	beq.n	800aa6e <RCCEx_PLLSAI2_Config+0x216>
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	691b      	ldr	r3, [r3, #16]
 800aa60:	2b08      	cmp	r3, #8
 800aa62:	d004      	beq.n	800aa6e <RCCEx_PLLSAI2_Config+0x216>
 800aa64:	f640 41bd 	movw	r1, #3261	@ 0xcbd
 800aa68:	481e      	ldr	r0, [pc, #120]	@ (800aae4 <RCCEx_PLLSAI2_Config+0x28c>)
 800aa6a:	f7fb fdcd 	bl	8006608 <assert_failed>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800aa6e:	4b1e      	ldr	r3, [pc, #120]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800aa70:	695b      	ldr	r3, [r3, #20]
 800aa72:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800aa76:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800aa7a:	687a      	ldr	r2, [r7, #4]
 800aa7c:	6892      	ldr	r2, [r2, #8]
 800aa7e:	0211      	lsls	r1, r2, #8
 800aa80:	687a      	ldr	r2, [r7, #4]
 800aa82:	6912      	ldr	r2, [r2, #16]
 800aa84:	0852      	lsrs	r2, r2, #1
 800aa86:	3a01      	subs	r2, #1
 800aa88:	0652      	lsls	r2, r2, #25
 800aa8a:	430a      	orrs	r2, r1
 800aa8c:	4916      	ldr	r1, [pc, #88]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800aa8e:	4313      	orrs	r3, r2
 800aa90:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800aa92:	4b15      	ldr	r3, [pc, #84]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	4a14      	ldr	r2, [pc, #80]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800aa98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aa9c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa9e:	f7fc fbdd 	bl	800725c <HAL_GetTick>
 800aaa2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800aaa4:	e009      	b.n	800aaba <RCCEx_PLLSAI2_Config+0x262>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800aaa6:	f7fc fbd9 	bl	800725c <HAL_GetTick>
 800aaaa:	4602      	mov	r2, r0
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	1ad3      	subs	r3, r2, r3
 800aab0:	2b02      	cmp	r3, #2
 800aab2:	d902      	bls.n	800aaba <RCCEx_PLLSAI2_Config+0x262>
        {
          status = HAL_TIMEOUT;
 800aab4:	2303      	movs	r3, #3
 800aab6:	73fb      	strb	r3, [r7, #15]
          break;
 800aab8:	e005      	b.n	800aac6 <RCCEx_PLLSAI2_Config+0x26e>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800aaba:	4b0b      	ldr	r3, [pc, #44]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d0ef      	beq.n	800aaa6 <RCCEx_PLLSAI2_Config+0x24e>
        }
      }

      if(status == HAL_OK)
 800aac6:	7bfb      	ldrb	r3, [r7, #15]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d106      	bne.n	800aada <RCCEx_PLLSAI2_Config+0x282>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800aacc:	4b06      	ldr	r3, [pc, #24]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800aace:	695a      	ldr	r2, [r3, #20]
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	695b      	ldr	r3, [r3, #20]
 800aad4:	4904      	ldr	r1, [pc, #16]	@ (800aae8 <RCCEx_PLLSAI2_Config+0x290>)
 800aad6:	4313      	orrs	r3, r2
 800aad8:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800aada:	7bfb      	ldrb	r3, [r7, #15]
}
 800aadc:	4618      	mov	r0, r3
 800aade:	3710      	adds	r7, #16
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}
 800aae4:	0801118c 	.word	0x0801118c
 800aae8:	40021000 	.word	0x40021000

0800aaec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b084      	sub	sp, #16
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d101      	bne.n	800aafe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800aafa:	2301      	movs	r3, #1
 800aafc:	e1dd      	b.n	800aeba <HAL_SPI_Init+0x3ce>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	4a7b      	ldr	r2, [pc, #492]	@ (800acf0 <HAL_SPI_Init+0x204>)
 800ab04:	4293      	cmp	r3, r2
 800ab06:	d00e      	beq.n	800ab26 <HAL_SPI_Init+0x3a>
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	4a79      	ldr	r2, [pc, #484]	@ (800acf4 <HAL_SPI_Init+0x208>)
 800ab0e:	4293      	cmp	r3, r2
 800ab10:	d009      	beq.n	800ab26 <HAL_SPI_Init+0x3a>
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	4a78      	ldr	r2, [pc, #480]	@ (800acf8 <HAL_SPI_Init+0x20c>)
 800ab18:	4293      	cmp	r3, r2
 800ab1a:	d004      	beq.n	800ab26 <HAL_SPI_Init+0x3a>
 800ab1c:	f240 1147 	movw	r1, #327	@ 0x147
 800ab20:	4876      	ldr	r0, [pc, #472]	@ (800acfc <HAL_SPI_Init+0x210>)
 800ab22:	f7fb fd71 	bl	8006608 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	685b      	ldr	r3, [r3, #4]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d009      	beq.n	800ab42 <HAL_SPI_Init+0x56>
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	685b      	ldr	r3, [r3, #4]
 800ab32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ab36:	d004      	beq.n	800ab42 <HAL_SPI_Init+0x56>
 800ab38:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 800ab3c:	486f      	ldr	r0, [pc, #444]	@ (800acfc <HAL_SPI_Init+0x210>)
 800ab3e:	f7fb fd63 	bl	8006608 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	689b      	ldr	r3, [r3, #8]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d00e      	beq.n	800ab68 <HAL_SPI_Init+0x7c>
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	689b      	ldr	r3, [r3, #8]
 800ab4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab52:	d009      	beq.n	800ab68 <HAL_SPI_Init+0x7c>
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	689b      	ldr	r3, [r3, #8]
 800ab58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ab5c:	d004      	beq.n	800ab68 <HAL_SPI_Init+0x7c>
 800ab5e:	f240 1149 	movw	r1, #329	@ 0x149
 800ab62:	4866      	ldr	r0, [pc, #408]	@ (800acfc <HAL_SPI_Init+0x210>)
 800ab64:	f7fb fd50 	bl	8006608 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	68db      	ldr	r3, [r3, #12]
 800ab6c:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800ab70:	d040      	beq.n	800abf4 <HAL_SPI_Init+0x108>
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	68db      	ldr	r3, [r3, #12]
 800ab76:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800ab7a:	d03b      	beq.n	800abf4 <HAL_SPI_Init+0x108>
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	68db      	ldr	r3, [r3, #12]
 800ab80:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 800ab84:	d036      	beq.n	800abf4 <HAL_SPI_Init+0x108>
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	68db      	ldr	r3, [r3, #12]
 800ab8a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ab8e:	d031      	beq.n	800abf4 <HAL_SPI_Init+0x108>
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	68db      	ldr	r3, [r3, #12]
 800ab94:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 800ab98:	d02c      	beq.n	800abf4 <HAL_SPI_Init+0x108>
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	68db      	ldr	r3, [r3, #12]
 800ab9e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800aba2:	d027      	beq.n	800abf4 <HAL_SPI_Init+0x108>
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	68db      	ldr	r3, [r3, #12]
 800aba8:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 800abac:	d022      	beq.n	800abf4 <HAL_SPI_Init+0x108>
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	68db      	ldr	r3, [r3, #12]
 800abb2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800abb6:	d01d      	beq.n	800abf4 <HAL_SPI_Init+0x108>
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	68db      	ldr	r3, [r3, #12]
 800abbc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800abc0:	d018      	beq.n	800abf4 <HAL_SPI_Init+0x108>
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	68db      	ldr	r3, [r3, #12]
 800abc6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800abca:	d013      	beq.n	800abf4 <HAL_SPI_Init+0x108>
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	68db      	ldr	r3, [r3, #12]
 800abd0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800abd4:	d00e      	beq.n	800abf4 <HAL_SPI_Init+0x108>
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	68db      	ldr	r3, [r3, #12]
 800abda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800abde:	d009      	beq.n	800abf4 <HAL_SPI_Init+0x108>
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	68db      	ldr	r3, [r3, #12]
 800abe4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800abe8:	d004      	beq.n	800abf4 <HAL_SPI_Init+0x108>
 800abea:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 800abee:	4843      	ldr	r0, [pc, #268]	@ (800acfc <HAL_SPI_Init+0x210>)
 800abf0:	f7fb fd0a 	bl	8006608 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	699b      	ldr	r3, [r3, #24]
 800abf8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800abfc:	d00d      	beq.n	800ac1a <HAL_SPI_Init+0x12e>
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	699b      	ldr	r3, [r3, #24]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d009      	beq.n	800ac1a <HAL_SPI_Init+0x12e>
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	699b      	ldr	r3, [r3, #24]
 800ac0a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ac0e:	d004      	beq.n	800ac1a <HAL_SPI_Init+0x12e>
 800ac10:	f240 114b 	movw	r1, #331	@ 0x14b
 800ac14:	4839      	ldr	r0, [pc, #228]	@ (800acfc <HAL_SPI_Init+0x210>)
 800ac16:	f7fb fcf7 	bl	8006608 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac1e:	2b08      	cmp	r3, #8
 800ac20:	d008      	beq.n	800ac34 <HAL_SPI_Init+0x148>
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d004      	beq.n	800ac34 <HAL_SPI_Init+0x148>
 800ac2a:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 800ac2e:	4833      	ldr	r0, [pc, #204]	@ (800acfc <HAL_SPI_Init+0x210>)
 800ac30:	f7fb fcea 	bl	8006608 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	69db      	ldr	r3, [r3, #28]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d020      	beq.n	800ac7e <HAL_SPI_Init+0x192>
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	69db      	ldr	r3, [r3, #28]
 800ac40:	2b08      	cmp	r3, #8
 800ac42:	d01c      	beq.n	800ac7e <HAL_SPI_Init+0x192>
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	69db      	ldr	r3, [r3, #28]
 800ac48:	2b10      	cmp	r3, #16
 800ac4a:	d018      	beq.n	800ac7e <HAL_SPI_Init+0x192>
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	69db      	ldr	r3, [r3, #28]
 800ac50:	2b18      	cmp	r3, #24
 800ac52:	d014      	beq.n	800ac7e <HAL_SPI_Init+0x192>
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	69db      	ldr	r3, [r3, #28]
 800ac58:	2b20      	cmp	r3, #32
 800ac5a:	d010      	beq.n	800ac7e <HAL_SPI_Init+0x192>
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	69db      	ldr	r3, [r3, #28]
 800ac60:	2b28      	cmp	r3, #40	@ 0x28
 800ac62:	d00c      	beq.n	800ac7e <HAL_SPI_Init+0x192>
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	69db      	ldr	r3, [r3, #28]
 800ac68:	2b30      	cmp	r3, #48	@ 0x30
 800ac6a:	d008      	beq.n	800ac7e <HAL_SPI_Init+0x192>
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	69db      	ldr	r3, [r3, #28]
 800ac70:	2b38      	cmp	r3, #56	@ 0x38
 800ac72:	d004      	beq.n	800ac7e <HAL_SPI_Init+0x192>
 800ac74:	f240 114d 	movw	r1, #333	@ 0x14d
 800ac78:	4820      	ldr	r0, [pc, #128]	@ (800acfc <HAL_SPI_Init+0x210>)
 800ac7a:	f7fb fcc5 	bl	8006608 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	6a1b      	ldr	r3, [r3, #32]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d008      	beq.n	800ac98 <HAL_SPI_Init+0x1ac>
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	6a1b      	ldr	r3, [r3, #32]
 800ac8a:	2b80      	cmp	r3, #128	@ 0x80
 800ac8c:	d004      	beq.n	800ac98 <HAL_SPI_Init+0x1ac>
 800ac8e:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 800ac92:	481a      	ldr	r0, [pc, #104]	@ (800acfc <HAL_SPI_Init+0x210>)
 800ac94:	f7fb fcb8 	bl	8006608 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d008      	beq.n	800acb2 <HAL_SPI_Init+0x1c6>
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aca4:	2b10      	cmp	r3, #16
 800aca6:	d004      	beq.n	800acb2 <HAL_SPI_Init+0x1c6>
 800aca8:	f240 114f 	movw	r1, #335	@ 0x14f
 800acac:	4813      	ldr	r0, [pc, #76]	@ (800acfc <HAL_SPI_Init+0x210>)
 800acae:	f7fb fcab 	bl	8006608 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d151      	bne.n	800ad5e <HAL_SPI_Init+0x272>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	691b      	ldr	r3, [r3, #16]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d008      	beq.n	800acd4 <HAL_SPI_Init+0x1e8>
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	691b      	ldr	r3, [r3, #16]
 800acc6:	2b02      	cmp	r3, #2
 800acc8:	d004      	beq.n	800acd4 <HAL_SPI_Init+0x1e8>
 800acca:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800acce:	480b      	ldr	r0, [pc, #44]	@ (800acfc <HAL_SPI_Init+0x210>)
 800acd0:	f7fb fc9a 	bl	8006608 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	695b      	ldr	r3, [r3, #20]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d011      	beq.n	800ad00 <HAL_SPI_Init+0x214>
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	695b      	ldr	r3, [r3, #20]
 800ace0:	2b01      	cmp	r3, #1
 800ace2:	d00d      	beq.n	800ad00 <HAL_SPI_Init+0x214>
 800ace4:	f240 1153 	movw	r1, #339	@ 0x153
 800ace8:	4804      	ldr	r0, [pc, #16]	@ (800acfc <HAL_SPI_Init+0x210>)
 800acea:	f7fb fc8d 	bl	8006608 <assert_failed>
 800acee:	e007      	b.n	800ad00 <HAL_SPI_Init+0x214>
 800acf0:	40013000 	.word	0x40013000
 800acf4:	40003800 	.word	0x40003800
 800acf8:	40003c00 	.word	0x40003c00
 800acfc:	080111c8 	.word	0x080111c8

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	685b      	ldr	r3, [r3, #4]
 800ad04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ad08:	d125      	bne.n	800ad56 <HAL_SPI_Init+0x26a>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	69db      	ldr	r3, [r3, #28]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d050      	beq.n	800adb4 <HAL_SPI_Init+0x2c8>
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	69db      	ldr	r3, [r3, #28]
 800ad16:	2b08      	cmp	r3, #8
 800ad18:	d04c      	beq.n	800adb4 <HAL_SPI_Init+0x2c8>
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	69db      	ldr	r3, [r3, #28]
 800ad1e:	2b10      	cmp	r3, #16
 800ad20:	d048      	beq.n	800adb4 <HAL_SPI_Init+0x2c8>
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	69db      	ldr	r3, [r3, #28]
 800ad26:	2b18      	cmp	r3, #24
 800ad28:	d044      	beq.n	800adb4 <HAL_SPI_Init+0x2c8>
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	69db      	ldr	r3, [r3, #28]
 800ad2e:	2b20      	cmp	r3, #32
 800ad30:	d040      	beq.n	800adb4 <HAL_SPI_Init+0x2c8>
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	69db      	ldr	r3, [r3, #28]
 800ad36:	2b28      	cmp	r3, #40	@ 0x28
 800ad38:	d03c      	beq.n	800adb4 <HAL_SPI_Init+0x2c8>
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	69db      	ldr	r3, [r3, #28]
 800ad3e:	2b30      	cmp	r3, #48	@ 0x30
 800ad40:	d038      	beq.n	800adb4 <HAL_SPI_Init+0x2c8>
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	69db      	ldr	r3, [r3, #28]
 800ad46:	2b38      	cmp	r3, #56	@ 0x38
 800ad48:	d034      	beq.n	800adb4 <HAL_SPI_Init+0x2c8>
 800ad4a:	f240 1157 	movw	r1, #343	@ 0x157
 800ad4e:	485d      	ldr	r0, [pc, #372]	@ (800aec4 <HAL_SPI_Init+0x3d8>)
 800ad50:	f7fb fc5a 	bl	8006608 <assert_failed>
 800ad54:	e02e      	b.n	800adb4 <HAL_SPI_Init+0x2c8>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	2200      	movs	r2, #0
 800ad5a:	61da      	str	r2, [r3, #28]
 800ad5c:	e02a      	b.n	800adb4 <HAL_SPI_Init+0x2c8>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	69db      	ldr	r3, [r3, #28]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d020      	beq.n	800ada8 <HAL_SPI_Init+0x2bc>
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	69db      	ldr	r3, [r3, #28]
 800ad6a:	2b08      	cmp	r3, #8
 800ad6c:	d01c      	beq.n	800ada8 <HAL_SPI_Init+0x2bc>
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	69db      	ldr	r3, [r3, #28]
 800ad72:	2b10      	cmp	r3, #16
 800ad74:	d018      	beq.n	800ada8 <HAL_SPI_Init+0x2bc>
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	69db      	ldr	r3, [r3, #28]
 800ad7a:	2b18      	cmp	r3, #24
 800ad7c:	d014      	beq.n	800ada8 <HAL_SPI_Init+0x2bc>
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	69db      	ldr	r3, [r3, #28]
 800ad82:	2b20      	cmp	r3, #32
 800ad84:	d010      	beq.n	800ada8 <HAL_SPI_Init+0x2bc>
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	69db      	ldr	r3, [r3, #28]
 800ad8a:	2b28      	cmp	r3, #40	@ 0x28
 800ad8c:	d00c      	beq.n	800ada8 <HAL_SPI_Init+0x2bc>
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	69db      	ldr	r3, [r3, #28]
 800ad92:	2b30      	cmp	r3, #48	@ 0x30
 800ad94:	d008      	beq.n	800ada8 <HAL_SPI_Init+0x2bc>
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	69db      	ldr	r3, [r3, #28]
 800ad9a:	2b38      	cmp	r3, #56	@ 0x38
 800ad9c:	d004      	beq.n	800ada8 <HAL_SPI_Init+0x2bc>
 800ad9e:	f240 1161 	movw	r1, #353	@ 0x161
 800ada2:	4848      	ldr	r0, [pc, #288]	@ (800aec4 <HAL_SPI_Init+0x3d8>)
 800ada4:	f7fb fc30 	bl	8006608 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	2200      	movs	r2, #0
 800adac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	2200      	movs	r2, #0
 800adb2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	2200      	movs	r2, #0
 800adb8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800adc0:	b2db      	uxtb	r3, r3
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d106      	bne.n	800add4 <HAL_SPI_Init+0x2e8>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2200      	movs	r2, #0
 800adca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800adce:	6878      	ldr	r0, [r7, #4]
 800add0:	f7fb fc5e 	bl	8006690 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	2202      	movs	r2, #2
 800add8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	681a      	ldr	r2, [r3, #0]
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800adea:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	68db      	ldr	r3, [r3, #12]
 800adf0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800adf4:	d902      	bls.n	800adfc <HAL_SPI_Init+0x310>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800adf6:	2300      	movs	r3, #0
 800adf8:	60fb      	str	r3, [r7, #12]
 800adfa:	e002      	b.n	800ae02 <HAL_SPI_Init+0x316>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800adfc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ae00:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	68db      	ldr	r3, [r3, #12]
 800ae06:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800ae0a:	d007      	beq.n	800ae1c <HAL_SPI_Init+0x330>
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	68db      	ldr	r3, [r3, #12]
 800ae10:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ae14:	d002      	beq.n	800ae1c <HAL_SPI_Init+0x330>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	2200      	movs	r2, #0
 800ae1a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	685b      	ldr	r3, [r3, #4]
 800ae20:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	689b      	ldr	r3, [r3, #8]
 800ae28:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800ae2c:	431a      	orrs	r2, r3
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	691b      	ldr	r3, [r3, #16]
 800ae32:	f003 0302 	and.w	r3, r3, #2
 800ae36:	431a      	orrs	r2, r3
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	695b      	ldr	r3, [r3, #20]
 800ae3c:	f003 0301 	and.w	r3, r3, #1
 800ae40:	431a      	orrs	r2, r3
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	699b      	ldr	r3, [r3, #24]
 800ae46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ae4a:	431a      	orrs	r2, r3
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	69db      	ldr	r3, [r3, #28]
 800ae50:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ae54:	431a      	orrs	r2, r3
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	6a1b      	ldr	r3, [r3, #32]
 800ae5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae5e:	ea42 0103 	orr.w	r1, r2, r3
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae66:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	430a      	orrs	r2, r1
 800ae70:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	699b      	ldr	r3, [r3, #24]
 800ae76:	0c1b      	lsrs	r3, r3, #16
 800ae78:	f003 0204 	and.w	r2, r3, #4
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae80:	f003 0310 	and.w	r3, r3, #16
 800ae84:	431a      	orrs	r2, r3
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae8a:	f003 0308 	and.w	r3, r3, #8
 800ae8e:	431a      	orrs	r2, r3
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	68db      	ldr	r3, [r3, #12]
 800ae94:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800ae98:	ea42 0103 	orr.w	r1, r2, r3
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	430a      	orrs	r2, r1
 800aea8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	2200      	movs	r2, #0
 800aeae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800aeb8:	2300      	movs	r3, #0
}
 800aeba:	4618      	mov	r0, r3
 800aebc:	3710      	adds	r7, #16
 800aebe:	46bd      	mov	sp, r7
 800aec0:	bd80      	pop	{r7, pc}
 800aec2:	bf00      	nop
 800aec4:	080111c8 	.word	0x080111c8

0800aec8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b086      	sub	sp, #24
 800aecc:	af00      	add	r7, sp, #0
 800aece:	60f8      	str	r0, [r7, #12]
 800aed0:	60b9      	str	r1, [r7, #8]
 800aed2:	607a      	str	r2, [r7, #4]
 800aed4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;

  /* Check rx & tx dma handles */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d104      	bne.n	800aee8 <HAL_SPI_TransmitReceive_DMA+0x20>
 800aede:	f640 0172 	movw	r1, #2162	@ 0x872
 800aee2:	487f      	ldr	r0, [pc, #508]	@ (800b0e0 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800aee4:	f7fb fb90 	bl	8006608 <assert_failed>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d104      	bne.n	800aefa <HAL_SPI_TransmitReceive_DMA+0x32>
 800aef0:	f640 0173 	movw	r1, #2163	@ 0x873
 800aef4:	487a      	ldr	r0, [pc, #488]	@ (800b0e0 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800aef6:	f7fb fb87 	bl	8006608 <assert_failed>

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	689b      	ldr	r3, [r3, #8]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d004      	beq.n	800af0c <HAL_SPI_TransmitReceive_DMA+0x44>
 800af02:	f640 0176 	movw	r1, #2166	@ 0x876
 800af06:	4876      	ldr	r0, [pc, #472]	@ (800b0e0 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800af08:	f7fb fb7e 	bl	8006608 <assert_failed>

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800af12:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	685b      	ldr	r3, [r3, #4]
 800af18:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800af1a:	7dfb      	ldrb	r3, [r7, #23]
 800af1c:	2b01      	cmp	r3, #1
 800af1e:	d00c      	beq.n	800af3a <HAL_SPI_TransmitReceive_DMA+0x72>
 800af20:	693b      	ldr	r3, [r7, #16]
 800af22:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800af26:	d106      	bne.n	800af36 <HAL_SPI_TransmitReceive_DMA+0x6e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	689b      	ldr	r3, [r3, #8]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d102      	bne.n	800af36 <HAL_SPI_TransmitReceive_DMA+0x6e>
 800af30:	7dfb      	ldrb	r3, [r7, #23]
 800af32:	2b04      	cmp	r3, #4
 800af34:	d001      	beq.n	800af3a <HAL_SPI_TransmitReceive_DMA+0x72>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800af36:	2302      	movs	r3, #2
 800af38:	e15f      	b.n	800b1fa <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d005      	beq.n	800af4c <HAL_SPI_TransmitReceive_DMA+0x84>
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2b00      	cmp	r3, #0
 800af44:	d002      	beq.n	800af4c <HAL_SPI_TransmitReceive_DMA+0x84>
 800af46:	887b      	ldrh	r3, [r7, #2]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d101      	bne.n	800af50 <HAL_SPI_TransmitReceive_DMA+0x88>
  {
    return HAL_ERROR;
 800af4c:	2301      	movs	r3, #1
 800af4e:	e154      	b.n	800b1fa <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800af56:	2b01      	cmp	r3, #1
 800af58:	d101      	bne.n	800af5e <HAL_SPI_TransmitReceive_DMA+0x96>
 800af5a:	2302      	movs	r3, #2
 800af5c:	e14d      	b.n	800b1fa <HAL_SPI_TransmitReceive_DMA+0x332>
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	2201      	movs	r2, #1
 800af62:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800af6c:	b2db      	uxtb	r3, r3
 800af6e:	2b04      	cmp	r3, #4
 800af70:	d003      	beq.n	800af7a <HAL_SPI_TransmitReceive_DMA+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	2205      	movs	r2, #5
 800af76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	2200      	movs	r2, #0
 800af7e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	68ba      	ldr	r2, [r7, #8]
 800af84:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	887a      	ldrh	r2, [r7, #2]
 800af8a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	887a      	ldrh	r2, [r7, #2]
 800af90:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	687a      	ldr	r2, [r7, #4]
 800af96:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	887a      	ldrh	r2, [r7, #2]
 800af9c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	887a      	ldrh	r2, [r7, #2]
 800afa4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	2200      	movs	r2, #0
 800afac:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	2200      	movs	r2, #0
 800afb2:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	685a      	ldr	r2, [r3, #4]
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 800afc2:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	68db      	ldr	r3, [r3, #12]
 800afc8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800afcc:	d908      	bls.n	800afe0 <HAL_SPI_TransmitReceive_DMA+0x118>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	685a      	ldr	r2, [r3, #4]
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800afdc:	605a      	str	r2, [r3, #4]
 800afde:	e06f      	b.n	800b0c0 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	685a      	ldr	r2, [r3, #4]
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800afee:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aff4:	699b      	ldr	r3, [r3, #24]
 800aff6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800affa:	d126      	bne.n	800b04a <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800b000:	f003 0301 	and.w	r3, r3, #1
 800b004:	2b00      	cmp	r3, #0
 800b006:	d10f      	bne.n	800b028 <HAL_SPI_TransmitReceive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	685a      	ldr	r2, [r3, #4]
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b016:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b01c:	b29b      	uxth	r3, r3
 800b01e:	085b      	lsrs	r3, r3, #1
 800b020:	b29a      	uxth	r2, r3
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b026:	e010      	b.n	800b04a <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	685a      	ldr	r2, [r3, #4]
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b036:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b03c:	b29b      	uxth	r3, r3
 800b03e:	085b      	lsrs	r3, r3, #1
 800b040:	b29b      	uxth	r3, r3
 800b042:	3301      	adds	r3, #1
 800b044:	b29a      	uxth	r2, r3
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b04e:	699b      	ldr	r3, [r3, #24]
 800b050:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b054:	d134      	bne.n	800b0c0 <HAL_SPI_TransmitReceive_DMA+0x1f8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	685a      	ldr	r2, [r3, #4]
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b064:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b06c:	b29b      	uxth	r3, r3
 800b06e:	f003 0301 	and.w	r3, r3, #1
 800b072:	2b00      	cmp	r3, #0
 800b074:	d111      	bne.n	800b09a <HAL_SPI_TransmitReceive_DMA+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	685a      	ldr	r2, [r3, #4]
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b084:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b08c:	b29b      	uxth	r3, r3
 800b08e:	085b      	lsrs	r3, r3, #1
 800b090:	b29a      	uxth	r2, r3
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800b098:	e012      	b.n	800b0c0 <HAL_SPI_TransmitReceive_DMA+0x1f8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	685a      	ldr	r2, [r3, #4]
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b0a8:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b0b0:	b29b      	uxth	r3, r3
 800b0b2:	085b      	lsrs	r3, r3, #1
 800b0b4:	b29b      	uxth	r3, r3
 800b0b6:	3301      	adds	r3, #1
 800b0b8:	b29a      	uxth	r2, r3
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b0c6:	b2db      	uxtb	r3, r3
 800b0c8:	2b04      	cmp	r3, #4
 800b0ca:	d10f      	bne.n	800b0ec <HAL_SPI_TransmitReceive_DMA+0x224>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b0d0:	4a04      	ldr	r2, [pc, #16]	@ (800b0e4 <HAL_SPI_TransmitReceive_DMA+0x21c>)
 800b0d2:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b0d8:	4a03      	ldr	r2, [pc, #12]	@ (800b0e8 <HAL_SPI_TransmitReceive_DMA+0x220>)
 800b0da:	62da      	str	r2, [r3, #44]	@ 0x2c
 800b0dc:	e00e      	b.n	800b0fc <HAL_SPI_TransmitReceive_DMA+0x234>
 800b0de:	bf00      	nop
 800b0e0:	080111c8 	.word	0x080111c8
 800b0e4:	0800b5a1 	.word	0x0800b5a1
 800b0e8:	0800b469 	.word	0x0800b469
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b0f0:	4a44      	ldr	r2, [pc, #272]	@ (800b204 <HAL_SPI_TransmitReceive_DMA+0x33c>)
 800b0f2:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b0f8:	4a43      	ldr	r2, [pc, #268]	@ (800b208 <HAL_SPI_TransmitReceive_DMA+0x340>)
 800b0fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b100:	4a42      	ldr	r2, [pc, #264]	@ (800b20c <HAL_SPI_TransmitReceive_DMA+0x344>)
 800b102:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b108:	2200      	movs	r2, #0
 800b10a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	330c      	adds	r3, #12
 800b116:	4619      	mov	r1, r3
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b11c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b124:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800b126:	f7fc fb9d 	bl	8007864 <HAL_DMA_Start_IT>
 800b12a:	4603      	mov	r3, r0
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d00b      	beq.n	800b148 <HAL_SPI_TransmitReceive_DMA+0x280>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b134:	f043 0210 	orr.w	r2, r3, #16
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	2200      	movs	r2, #0
 800b140:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800b144:	2301      	movs	r3, #1
 800b146:	e058      	b.n	800b1fa <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	685a      	ldr	r2, [r3, #4]
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	f042 0201 	orr.w	r2, r2, #1
 800b156:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b15c:	2200      	movs	r2, #0
 800b15e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b164:	2200      	movs	r2, #0
 800b166:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b16c:	2200      	movs	r2, #0
 800b16e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b174:	2200      	movs	r2, #0
 800b176:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b180:	4619      	mov	r1, r3
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	330c      	adds	r3, #12
 800b188:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b18e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800b190:	f7fc fb68 	bl	8007864 <HAL_DMA_Start_IT>
 800b194:	4603      	mov	r3, r0
 800b196:	2b00      	cmp	r3, #0
 800b198:	d00b      	beq.n	800b1b2 <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b19e:	f043 0210 	orr.w	r2, r3, #16
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800b1ae:	2301      	movs	r3, #1
 800b1b0:	e023      	b.n	800b1fa <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1bc:	2b40      	cmp	r3, #64	@ 0x40
 800b1be:	d007      	beq.n	800b1d0 <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	681a      	ldr	r2, [r3, #0]
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b1ce:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	2200      	movs	r2, #0
 800b1d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	685a      	ldr	r2, [r3, #4]
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	f042 0220 	orr.w	r2, r2, #32
 800b1e6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	685a      	ldr	r2, [r3, #4]
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	f042 0202 	orr.w	r2, r2, #2
 800b1f6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800b1f8:	2300      	movs	r3, #0
}
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	3718      	adds	r7, #24
 800b1fe:	46bd      	mov	sp, r7
 800b200:	bd80      	pop	{r7, pc}
 800b202:	bf00      	nop
 800b204:	0800b5bd 	.word	0x0800b5bd
 800b208:	0800b511 	.word	0x0800b511
 800b20c:	0800b5d9 	.word	0x0800b5d9

0800b210 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b088      	sub	sp, #32
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	685b      	ldr	r3, [r3, #4]
 800b21e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	689b      	ldr	r3, [r3, #8]
 800b226:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800b228:	69bb      	ldr	r3, [r7, #24]
 800b22a:	099b      	lsrs	r3, r3, #6
 800b22c:	f003 0301 	and.w	r3, r3, #1
 800b230:	2b00      	cmp	r3, #0
 800b232:	d10f      	bne.n	800b254 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800b234:	69bb      	ldr	r3, [r7, #24]
 800b236:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d00a      	beq.n	800b254 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800b23e:	69fb      	ldr	r3, [r7, #28]
 800b240:	099b      	lsrs	r3, r3, #6
 800b242:	f003 0301 	and.w	r3, r3, #1
 800b246:	2b00      	cmp	r3, #0
 800b248:	d004      	beq.n	800b254 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b24e:	6878      	ldr	r0, [r7, #4]
 800b250:	4798      	blx	r3
    return;
 800b252:	e0d7      	b.n	800b404 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800b254:	69bb      	ldr	r3, [r7, #24]
 800b256:	085b      	lsrs	r3, r3, #1
 800b258:	f003 0301 	and.w	r3, r3, #1
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d00a      	beq.n	800b276 <HAL_SPI_IRQHandler+0x66>
 800b260:	69fb      	ldr	r3, [r7, #28]
 800b262:	09db      	lsrs	r3, r3, #7
 800b264:	f003 0301 	and.w	r3, r3, #1
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d004      	beq.n	800b276 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b270:	6878      	ldr	r0, [r7, #4]
 800b272:	4798      	blx	r3
    return;
 800b274:	e0c6      	b.n	800b404 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b276:	69bb      	ldr	r3, [r7, #24]
 800b278:	095b      	lsrs	r3, r3, #5
 800b27a:	f003 0301 	and.w	r3, r3, #1
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d10c      	bne.n	800b29c <HAL_SPI_IRQHandler+0x8c>
 800b282:	69bb      	ldr	r3, [r7, #24]
 800b284:	099b      	lsrs	r3, r3, #6
 800b286:	f003 0301 	and.w	r3, r3, #1
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d106      	bne.n	800b29c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800b28e:	69bb      	ldr	r3, [r7, #24]
 800b290:	0a1b      	lsrs	r3, r3, #8
 800b292:	f003 0301 	and.w	r3, r3, #1
 800b296:	2b00      	cmp	r3, #0
 800b298:	f000 80b4 	beq.w	800b404 <HAL_SPI_IRQHandler+0x1f4>
 800b29c:	69fb      	ldr	r3, [r7, #28]
 800b29e:	095b      	lsrs	r3, r3, #5
 800b2a0:	f003 0301 	and.w	r3, r3, #1
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	f000 80ad 	beq.w	800b404 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b2aa:	69bb      	ldr	r3, [r7, #24]
 800b2ac:	099b      	lsrs	r3, r3, #6
 800b2ae:	f003 0301 	and.w	r3, r3, #1
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d023      	beq.n	800b2fe <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b2bc:	b2db      	uxtb	r3, r3
 800b2be:	2b03      	cmp	r3, #3
 800b2c0:	d011      	beq.n	800b2e6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b2c6:	f043 0204 	orr.w	r2, r3, #4
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	617b      	str	r3, [r7, #20]
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	68db      	ldr	r3, [r3, #12]
 800b2d8:	617b      	str	r3, [r7, #20]
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	689b      	ldr	r3, [r3, #8]
 800b2e0:	617b      	str	r3, [r7, #20]
 800b2e2:	697b      	ldr	r3, [r7, #20]
 800b2e4:	e00b      	b.n	800b2fe <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	613b      	str	r3, [r7, #16]
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	68db      	ldr	r3, [r3, #12]
 800b2f0:	613b      	str	r3, [r7, #16]
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	689b      	ldr	r3, [r3, #8]
 800b2f8:	613b      	str	r3, [r7, #16]
 800b2fa:	693b      	ldr	r3, [r7, #16]
        return;
 800b2fc:	e082      	b.n	800b404 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800b2fe:	69bb      	ldr	r3, [r7, #24]
 800b300:	095b      	lsrs	r3, r3, #5
 800b302:	f003 0301 	and.w	r3, r3, #1
 800b306:	2b00      	cmp	r3, #0
 800b308:	d014      	beq.n	800b334 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b30e:	f043 0201 	orr.w	r2, r3, #1
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b316:	2300      	movs	r3, #0
 800b318:	60fb      	str	r3, [r7, #12]
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	689b      	ldr	r3, [r3, #8]
 800b320:	60fb      	str	r3, [r7, #12]
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	681a      	ldr	r2, [r3, #0]
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b330:	601a      	str	r2, [r3, #0]
 800b332:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800b334:	69bb      	ldr	r3, [r7, #24]
 800b336:	0a1b      	lsrs	r3, r3, #8
 800b338:	f003 0301 	and.w	r3, r3, #1
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d00c      	beq.n	800b35a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b344:	f043 0208 	orr.w	r2, r3, #8
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b34c:	2300      	movs	r3, #0
 800b34e:	60bb      	str	r3, [r7, #8]
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	689b      	ldr	r3, [r3, #8]
 800b356:	60bb      	str	r3, [r7, #8]
 800b358:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d04f      	beq.n	800b402 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	685a      	ldr	r2, [r3, #4]
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b370:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	2201      	movs	r2, #1
 800b376:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800b37a:	69fb      	ldr	r3, [r7, #28]
 800b37c:	f003 0302 	and.w	r3, r3, #2
 800b380:	2b00      	cmp	r3, #0
 800b382:	d104      	bne.n	800b38e <HAL_SPI_IRQHandler+0x17e>
 800b384:	69fb      	ldr	r3, [r7, #28]
 800b386:	f003 0301 	and.w	r3, r3, #1
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d034      	beq.n	800b3f8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	685a      	ldr	r2, [r3, #4]
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	f022 0203 	bic.w	r2, r2, #3
 800b39c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d011      	beq.n	800b3ca <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3aa:	4a18      	ldr	r2, [pc, #96]	@ (800b40c <HAL_SPI_IRQHandler+0x1fc>)
 800b3ac:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	f7fc fac4 	bl	8007940 <HAL_DMA_Abort_IT>
 800b3b8:	4603      	mov	r3, r0
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d005      	beq.n	800b3ca <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b3c2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d016      	beq.n	800b400 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3d6:	4a0d      	ldr	r2, [pc, #52]	@ (800b40c <HAL_SPI_IRQHandler+0x1fc>)
 800b3d8:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3de:	4618      	mov	r0, r3
 800b3e0:	f7fc faae 	bl	8007940 <HAL_DMA_Abort_IT>
 800b3e4:	4603      	mov	r3, r0
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d00a      	beq.n	800b400 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b3ee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800b3f6:	e003      	b.n	800b400 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	f7fb f871 	bl	80064e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800b3fe:	e000      	b.n	800b402 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800b400:	bf00      	nop
    return;
 800b402:	bf00      	nop
  }
}
 800b404:	3720      	adds	r7, #32
 800b406:	46bd      	mov	sp, r7
 800b408:	bd80      	pop	{r7, pc}
 800b40a:	bf00      	nop
 800b40c:	0800b619 	.word	0x0800b619

0800b410 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b410:	b480      	push	{r7}
 800b412:	b083      	sub	sp, #12
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800b418:	bf00      	nop
 800b41a:	370c      	adds	r7, #12
 800b41c:	46bd      	mov	sp, r7
 800b41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b422:	4770      	bx	lr

0800b424 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b424:	b480      	push	{r7}
 800b426:	b083      	sub	sp, #12
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800b42c:	bf00      	nop
 800b42e:	370c      	adds	r7, #12
 800b430:	46bd      	mov	sp, r7
 800b432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b436:	4770      	bx	lr

0800b438 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b438:	b480      	push	{r7}
 800b43a:	b083      	sub	sp, #12
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800b440:	bf00      	nop
 800b442:	370c      	adds	r7, #12
 800b444:	46bd      	mov	sp, r7
 800b446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44a:	4770      	bx	lr

0800b44c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800b44c:	b480      	push	{r7}
 800b44e:	b083      	sub	sp, #12
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b45a:	b2db      	uxtb	r3, r3
}
 800b45c:	4618      	mov	r0, r3
 800b45e:	370c      	adds	r7, #12
 800b460:	46bd      	mov	sp, r7
 800b462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b466:	4770      	bx	lr

0800b468 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	b084      	sub	sp, #16
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b474:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b476:	f7fb fef1 	bl	800725c <HAL_GetTick>
 800b47a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	f003 0320 	and.w	r3, r3, #32
 800b486:	2b20      	cmp	r3, #32
 800b488:	d03c      	beq.n	800b504 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	685a      	ldr	r2, [r3, #4]
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	f022 0220 	bic.w	r2, r2, #32
 800b498:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	689b      	ldr	r3, [r3, #8]
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d10d      	bne.n	800b4be <SPI_DMAReceiveCplt+0x56>
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	685b      	ldr	r3, [r3, #4]
 800b4a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b4aa:	d108      	bne.n	800b4be <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	685a      	ldr	r2, [r3, #4]
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	f022 0203 	bic.w	r2, r2, #3
 800b4ba:	605a      	str	r2, [r3, #4]
 800b4bc:	e007      	b.n	800b4ce <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	685a      	ldr	r2, [r3, #4]
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	f022 0201 	bic.w	r2, r2, #1
 800b4cc:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800b4ce:	68ba      	ldr	r2, [r7, #8]
 800b4d0:	2164      	movs	r1, #100	@ 0x64
 800b4d2:	68f8      	ldr	r0, [r7, #12]
 800b4d4:	f000 f9d4 	bl	800b880 <SPI_EndRxTransaction>
 800b4d8:	4603      	mov	r3, r0
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d002      	beq.n	800b4e4 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	2220      	movs	r2, #32
 800b4e2:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	2200      	movs	r2, #0
 800b4e8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	2201      	movs	r2, #1
 800b4f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d003      	beq.n	800b504 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800b4fc:	68f8      	ldr	r0, [r7, #12]
 800b4fe:	f7fa ffef 	bl	80064e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800b502:	e002      	b.n	800b50a <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800b504:	68f8      	ldr	r0, [r7, #12]
 800b506:	f7ff ff83 	bl	800b410 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b50a:	3710      	adds	r7, #16
 800b50c:	46bd      	mov	sp, r7
 800b50e:	bd80      	pop	{r7, pc}

0800b510 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b084      	sub	sp, #16
 800b514:	af00      	add	r7, sp, #0
 800b516:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b51c:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b51e:	f7fb fe9d 	bl	800725c <HAL_GetTick>
 800b522:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	f003 0320 	and.w	r3, r3, #32
 800b52e:	2b20      	cmp	r3, #32
 800b530:	d030      	beq.n	800b594 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	685a      	ldr	r2, [r3, #4]
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	f022 0220 	bic.w	r2, r2, #32
 800b540:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800b542:	68ba      	ldr	r2, [r7, #8]
 800b544:	2164      	movs	r1, #100	@ 0x64
 800b546:	68f8      	ldr	r0, [r7, #12]
 800b548:	f000 f9f2 	bl	800b930 <SPI_EndRxTxTransaction>
 800b54c:	4603      	mov	r3, r0
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d005      	beq.n	800b55e <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b556:	f043 0220 	orr.w	r2, r3, #32
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	685a      	ldr	r2, [r3, #4]
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	f022 0203 	bic.w	r2, r2, #3
 800b56c:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	2200      	movs	r2, #0
 800b572:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	2200      	movs	r2, #0
 800b578:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	2201      	movs	r2, #1
 800b580:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d003      	beq.n	800b594 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800b58c:	68f8      	ldr	r0, [r7, #12]
 800b58e:	f7fa ffa7 	bl	80064e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800b592:	e002      	b.n	800b59a <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800b594:	68f8      	ldr	r0, [r7, #12]
 800b596:	f7fa ff98 	bl	80064ca <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b59a:	3710      	adds	r7, #16
 800b59c:	46bd      	mov	sp, r7
 800b59e:	bd80      	pop	{r7, pc}

0800b5a0 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b084      	sub	sp, #16
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5ac:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800b5ae:	68f8      	ldr	r0, [r7, #12]
 800b5b0:	f7ff ff38 	bl	800b424 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b5b4:	bf00      	nop
 800b5b6:	3710      	adds	r7, #16
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd80      	pop	{r7, pc}

0800b5bc <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b084      	sub	sp, #16
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5c8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800b5ca:	68f8      	ldr	r0, [r7, #12]
 800b5cc:	f7ff ff34 	bl	800b438 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b5d0:	bf00      	nop
 800b5d2:	3710      	adds	r7, #16
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	bd80      	pop	{r7, pc}

0800b5d8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	b084      	sub	sp, #16
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5e4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	685a      	ldr	r2, [r3, #4]
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	f022 0203 	bic.w	r2, r2, #3
 800b5f4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b5fa:	f043 0210 	orr.w	r2, r3, #16
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	2201      	movs	r2, #1
 800b606:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b60a:	68f8      	ldr	r0, [r7, #12]
 800b60c:	f7fa ff68 	bl	80064e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b610:	bf00      	nop
 800b612:	3710      	adds	r7, #16
 800b614:	46bd      	mov	sp, r7
 800b616:	bd80      	pop	{r7, pc}

0800b618 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b618:	b580      	push	{r7, lr}
 800b61a:	b084      	sub	sp, #16
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b624:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	2200      	movs	r2, #0
 800b62a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	2200      	movs	r2, #0
 800b632:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b634:	68f8      	ldr	r0, [r7, #12]
 800b636:	f7fa ff53 	bl	80064e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b63a:	bf00      	nop
 800b63c:	3710      	adds	r7, #16
 800b63e:	46bd      	mov	sp, r7
 800b640:	bd80      	pop	{r7, pc}
	...

0800b644 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b644:	b580      	push	{r7, lr}
 800b646:	b088      	sub	sp, #32
 800b648:	af00      	add	r7, sp, #0
 800b64a:	60f8      	str	r0, [r7, #12]
 800b64c:	60b9      	str	r1, [r7, #8]
 800b64e:	603b      	str	r3, [r7, #0]
 800b650:	4613      	mov	r3, r2
 800b652:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b654:	f7fb fe02 	bl	800725c <HAL_GetTick>
 800b658:	4602      	mov	r2, r0
 800b65a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b65c:	1a9b      	subs	r3, r3, r2
 800b65e:	683a      	ldr	r2, [r7, #0]
 800b660:	4413      	add	r3, r2
 800b662:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b664:	f7fb fdfa 	bl	800725c <HAL_GetTick>
 800b668:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b66a:	4b39      	ldr	r3, [pc, #228]	@ (800b750 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	015b      	lsls	r3, r3, #5
 800b670:	0d1b      	lsrs	r3, r3, #20
 800b672:	69fa      	ldr	r2, [r7, #28]
 800b674:	fb02 f303 	mul.w	r3, r2, r3
 800b678:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b67a:	e054      	b.n	800b726 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b682:	d050      	beq.n	800b726 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b684:	f7fb fdea 	bl	800725c <HAL_GetTick>
 800b688:	4602      	mov	r2, r0
 800b68a:	69bb      	ldr	r3, [r7, #24]
 800b68c:	1ad3      	subs	r3, r2, r3
 800b68e:	69fa      	ldr	r2, [r7, #28]
 800b690:	429a      	cmp	r2, r3
 800b692:	d902      	bls.n	800b69a <SPI_WaitFlagStateUntilTimeout+0x56>
 800b694:	69fb      	ldr	r3, [r7, #28]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d13d      	bne.n	800b716 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	685a      	ldr	r2, [r3, #4]
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b6a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	685b      	ldr	r3, [r3, #4]
 800b6ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b6b2:	d111      	bne.n	800b6d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	689b      	ldr	r3, [r3, #8]
 800b6b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b6bc:	d004      	beq.n	800b6c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	689b      	ldr	r3, [r3, #8]
 800b6c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b6c6:	d107      	bne.n	800b6d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	681a      	ldr	r2, [r3, #0]
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b6d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b6e0:	d10f      	bne.n	800b702 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	681a      	ldr	r2, [r3, #0]
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b6f0:	601a      	str	r2, [r3, #0]
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	681a      	ldr	r2, [r3, #0]
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b700:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	2201      	movs	r2, #1
 800b706:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	2200      	movs	r2, #0
 800b70e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b712:	2303      	movs	r3, #3
 800b714:	e017      	b.n	800b746 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b716:	697b      	ldr	r3, [r7, #20]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d101      	bne.n	800b720 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b71c:	2300      	movs	r3, #0
 800b71e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b720:	697b      	ldr	r3, [r7, #20]
 800b722:	3b01      	subs	r3, #1
 800b724:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	689a      	ldr	r2, [r3, #8]
 800b72c:	68bb      	ldr	r3, [r7, #8]
 800b72e:	4013      	ands	r3, r2
 800b730:	68ba      	ldr	r2, [r7, #8]
 800b732:	429a      	cmp	r2, r3
 800b734:	bf0c      	ite	eq
 800b736:	2301      	moveq	r3, #1
 800b738:	2300      	movne	r3, #0
 800b73a:	b2db      	uxtb	r3, r3
 800b73c:	461a      	mov	r2, r3
 800b73e:	79fb      	ldrb	r3, [r7, #7]
 800b740:	429a      	cmp	r2, r3
 800b742:	d19b      	bne.n	800b67c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b744:	2300      	movs	r3, #0
}
 800b746:	4618      	mov	r0, r3
 800b748:	3720      	adds	r7, #32
 800b74a:	46bd      	mov	sp, r7
 800b74c:	bd80      	pop	{r7, pc}
 800b74e:	bf00      	nop
 800b750:	20000014 	.word	0x20000014

0800b754 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b08a      	sub	sp, #40	@ 0x28
 800b758:	af00      	add	r7, sp, #0
 800b75a:	60f8      	str	r0, [r7, #12]
 800b75c:	60b9      	str	r1, [r7, #8]
 800b75e:	607a      	str	r2, [r7, #4]
 800b760:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b762:	2300      	movs	r3, #0
 800b764:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b766:	f7fb fd79 	bl	800725c <HAL_GetTick>
 800b76a:	4602      	mov	r2, r0
 800b76c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b76e:	1a9b      	subs	r3, r3, r2
 800b770:	683a      	ldr	r2, [r7, #0]
 800b772:	4413      	add	r3, r2
 800b774:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800b776:	f7fb fd71 	bl	800725c <HAL_GetTick>
 800b77a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	330c      	adds	r3, #12
 800b782:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b784:	4b3d      	ldr	r3, [pc, #244]	@ (800b87c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800b786:	681a      	ldr	r2, [r3, #0]
 800b788:	4613      	mov	r3, r2
 800b78a:	009b      	lsls	r3, r3, #2
 800b78c:	4413      	add	r3, r2
 800b78e:	00da      	lsls	r2, r3, #3
 800b790:	1ad3      	subs	r3, r2, r3
 800b792:	0d1b      	lsrs	r3, r3, #20
 800b794:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b796:	fb02 f303 	mul.w	r3, r2, r3
 800b79a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b79c:	e060      	b.n	800b860 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b79e:	68bb      	ldr	r3, [r7, #8]
 800b7a0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800b7a4:	d107      	bne.n	800b7b6 <SPI_WaitFifoStateUntilTimeout+0x62>
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d104      	bne.n	800b7b6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b7ac:	69fb      	ldr	r3, [r7, #28]
 800b7ae:	781b      	ldrb	r3, [r3, #0]
 800b7b0:	b2db      	uxtb	r3, r3
 800b7b2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b7b4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b7b6:	683b      	ldr	r3, [r7, #0]
 800b7b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7bc:	d050      	beq.n	800b860 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b7be:	f7fb fd4d 	bl	800725c <HAL_GetTick>
 800b7c2:	4602      	mov	r2, r0
 800b7c4:	6a3b      	ldr	r3, [r7, #32]
 800b7c6:	1ad3      	subs	r3, r2, r3
 800b7c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b7ca:	429a      	cmp	r2, r3
 800b7cc:	d902      	bls.n	800b7d4 <SPI_WaitFifoStateUntilTimeout+0x80>
 800b7ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d13d      	bne.n	800b850 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	685a      	ldr	r2, [r3, #4]
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b7e2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	685b      	ldr	r3, [r3, #4]
 800b7e8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b7ec:	d111      	bne.n	800b812 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	689b      	ldr	r3, [r3, #8]
 800b7f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b7f6:	d004      	beq.n	800b802 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	689b      	ldr	r3, [r3, #8]
 800b7fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b800:	d107      	bne.n	800b812 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	681a      	ldr	r2, [r3, #0]
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b810:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b816:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b81a:	d10f      	bne.n	800b83c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	681a      	ldr	r2, [r3, #0]
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b82a:	601a      	str	r2, [r3, #0]
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	681a      	ldr	r2, [r3, #0]
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b83a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	2201      	movs	r2, #1
 800b840:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	2200      	movs	r2, #0
 800b848:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b84c:	2303      	movs	r3, #3
 800b84e:	e010      	b.n	800b872 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b850:	69bb      	ldr	r3, [r7, #24]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d101      	bne.n	800b85a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800b856:	2300      	movs	r3, #0
 800b858:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800b85a:	69bb      	ldr	r3, [r7, #24]
 800b85c:	3b01      	subs	r3, #1
 800b85e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	689a      	ldr	r2, [r3, #8]
 800b866:	68bb      	ldr	r3, [r7, #8]
 800b868:	4013      	ands	r3, r2
 800b86a:	687a      	ldr	r2, [r7, #4]
 800b86c:	429a      	cmp	r2, r3
 800b86e:	d196      	bne.n	800b79e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800b870:	2300      	movs	r3, #0
}
 800b872:	4618      	mov	r0, r3
 800b874:	3728      	adds	r7, #40	@ 0x28
 800b876:	46bd      	mov	sp, r7
 800b878:	bd80      	pop	{r7, pc}
 800b87a:	bf00      	nop
 800b87c:	20000014 	.word	0x20000014

0800b880 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b880:	b580      	push	{r7, lr}
 800b882:	b086      	sub	sp, #24
 800b884:	af02      	add	r7, sp, #8
 800b886:	60f8      	str	r0, [r7, #12]
 800b888:	60b9      	str	r1, [r7, #8]
 800b88a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	685b      	ldr	r3, [r3, #4]
 800b890:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b894:	d111      	bne.n	800b8ba <SPI_EndRxTransaction+0x3a>
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	689b      	ldr	r3, [r3, #8]
 800b89a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b89e:	d004      	beq.n	800b8aa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	689b      	ldr	r3, [r3, #8]
 800b8a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b8a8:	d107      	bne.n	800b8ba <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	681a      	ldr	r2, [r3, #0]
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b8b8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	9300      	str	r3, [sp, #0]
 800b8be:	68bb      	ldr	r3, [r7, #8]
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	2180      	movs	r1, #128	@ 0x80
 800b8c4:	68f8      	ldr	r0, [r7, #12]
 800b8c6:	f7ff febd 	bl	800b644 <SPI_WaitFlagStateUntilTimeout>
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d007      	beq.n	800b8e0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b8d4:	f043 0220 	orr.w	r2, r3, #32
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b8dc:	2303      	movs	r3, #3
 800b8de:	e023      	b.n	800b928 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	685b      	ldr	r3, [r3, #4]
 800b8e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b8e8:	d11d      	bne.n	800b926 <SPI_EndRxTransaction+0xa6>
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	689b      	ldr	r3, [r3, #8]
 800b8ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b8f2:	d004      	beq.n	800b8fe <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	689b      	ldr	r3, [r3, #8]
 800b8f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b8fc:	d113      	bne.n	800b926 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	9300      	str	r3, [sp, #0]
 800b902:	68bb      	ldr	r3, [r7, #8]
 800b904:	2200      	movs	r2, #0
 800b906:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b90a:	68f8      	ldr	r0, [r7, #12]
 800b90c:	f7ff ff22 	bl	800b754 <SPI_WaitFifoStateUntilTimeout>
 800b910:	4603      	mov	r3, r0
 800b912:	2b00      	cmp	r3, #0
 800b914:	d007      	beq.n	800b926 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b91a:	f043 0220 	orr.w	r2, r3, #32
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800b922:	2303      	movs	r3, #3
 800b924:	e000      	b.n	800b928 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800b926:	2300      	movs	r3, #0
}
 800b928:	4618      	mov	r0, r3
 800b92a:	3710      	adds	r7, #16
 800b92c:	46bd      	mov	sp, r7
 800b92e:	bd80      	pop	{r7, pc}

0800b930 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b086      	sub	sp, #24
 800b934:	af02      	add	r7, sp, #8
 800b936:	60f8      	str	r0, [r7, #12]
 800b938:	60b9      	str	r1, [r7, #8]
 800b93a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	9300      	str	r3, [sp, #0]
 800b940:	68bb      	ldr	r3, [r7, #8]
 800b942:	2200      	movs	r2, #0
 800b944:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800b948:	68f8      	ldr	r0, [r7, #12]
 800b94a:	f7ff ff03 	bl	800b754 <SPI_WaitFifoStateUntilTimeout>
 800b94e:	4603      	mov	r3, r0
 800b950:	2b00      	cmp	r3, #0
 800b952:	d007      	beq.n	800b964 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b958:	f043 0220 	orr.w	r2, r3, #32
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b960:	2303      	movs	r3, #3
 800b962:	e027      	b.n	800b9b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	9300      	str	r3, [sp, #0]
 800b968:	68bb      	ldr	r3, [r7, #8]
 800b96a:	2200      	movs	r2, #0
 800b96c:	2180      	movs	r1, #128	@ 0x80
 800b96e:	68f8      	ldr	r0, [r7, #12]
 800b970:	f7ff fe68 	bl	800b644 <SPI_WaitFlagStateUntilTimeout>
 800b974:	4603      	mov	r3, r0
 800b976:	2b00      	cmp	r3, #0
 800b978:	d007      	beq.n	800b98a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b97e:	f043 0220 	orr.w	r2, r3, #32
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b986:	2303      	movs	r3, #3
 800b988:	e014      	b.n	800b9b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	9300      	str	r3, [sp, #0]
 800b98e:	68bb      	ldr	r3, [r7, #8]
 800b990:	2200      	movs	r2, #0
 800b992:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b996:	68f8      	ldr	r0, [r7, #12]
 800b998:	f7ff fedc 	bl	800b754 <SPI_WaitFifoStateUntilTimeout>
 800b99c:	4603      	mov	r3, r0
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d007      	beq.n	800b9b2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b9a6:	f043 0220 	orr.w	r2, r3, #32
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b9ae:	2303      	movs	r3, #3
 800b9b0:	e000      	b.n	800b9b4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800b9b2:	2300      	movs	r3, #0
}
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	3710      	adds	r7, #16
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	bd80      	pop	{r7, pc}

0800b9bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	b082      	sub	sp, #8
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d101      	bne.n	800b9ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b9ca:	2301      	movs	r3, #1
 800b9cc:	e0e6      	b.n	800bb9c <HAL_TIM_Base_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	4a74      	ldr	r2, [pc, #464]	@ (800bba4 <HAL_TIM_Base_Init+0x1e8>)
 800b9d4:	4293      	cmp	r3, r2
 800b9d6:	d036      	beq.n	800ba46 <HAL_TIM_Base_Init+0x8a>
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b9e0:	d031      	beq.n	800ba46 <HAL_TIM_Base_Init+0x8a>
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	4a70      	ldr	r2, [pc, #448]	@ (800bba8 <HAL_TIM_Base_Init+0x1ec>)
 800b9e8:	4293      	cmp	r3, r2
 800b9ea:	d02c      	beq.n	800ba46 <HAL_TIM_Base_Init+0x8a>
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	4a6e      	ldr	r2, [pc, #440]	@ (800bbac <HAL_TIM_Base_Init+0x1f0>)
 800b9f2:	4293      	cmp	r3, r2
 800b9f4:	d027      	beq.n	800ba46 <HAL_TIM_Base_Init+0x8a>
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	4a6d      	ldr	r2, [pc, #436]	@ (800bbb0 <HAL_TIM_Base_Init+0x1f4>)
 800b9fc:	4293      	cmp	r3, r2
 800b9fe:	d022      	beq.n	800ba46 <HAL_TIM_Base_Init+0x8a>
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	4a6b      	ldr	r2, [pc, #428]	@ (800bbb4 <HAL_TIM_Base_Init+0x1f8>)
 800ba06:	4293      	cmp	r3, r2
 800ba08:	d01d      	beq.n	800ba46 <HAL_TIM_Base_Init+0x8a>
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	4a6a      	ldr	r2, [pc, #424]	@ (800bbb8 <HAL_TIM_Base_Init+0x1fc>)
 800ba10:	4293      	cmp	r3, r2
 800ba12:	d018      	beq.n	800ba46 <HAL_TIM_Base_Init+0x8a>
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	4a68      	ldr	r2, [pc, #416]	@ (800bbbc <HAL_TIM_Base_Init+0x200>)
 800ba1a:	4293      	cmp	r3, r2
 800ba1c:	d013      	beq.n	800ba46 <HAL_TIM_Base_Init+0x8a>
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	4a67      	ldr	r2, [pc, #412]	@ (800bbc0 <HAL_TIM_Base_Init+0x204>)
 800ba24:	4293      	cmp	r3, r2
 800ba26:	d00e      	beq.n	800ba46 <HAL_TIM_Base_Init+0x8a>
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	4a65      	ldr	r2, [pc, #404]	@ (800bbc4 <HAL_TIM_Base_Init+0x208>)
 800ba2e:	4293      	cmp	r3, r2
 800ba30:	d009      	beq.n	800ba46 <HAL_TIM_Base_Init+0x8a>
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	4a64      	ldr	r2, [pc, #400]	@ (800bbc8 <HAL_TIM_Base_Init+0x20c>)
 800ba38:	4293      	cmp	r3, r2
 800ba3a:	d004      	beq.n	800ba46 <HAL_TIM_Base_Init+0x8a>
 800ba3c:	f44f 718b 	mov.w	r1, #278	@ 0x116
 800ba40:	4862      	ldr	r0, [pc, #392]	@ (800bbcc <HAL_TIM_Base_Init+0x210>)
 800ba42:	f7fa fde1 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	689b      	ldr	r3, [r3, #8]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d014      	beq.n	800ba78 <HAL_TIM_Base_Init+0xbc>
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	689b      	ldr	r3, [r3, #8]
 800ba52:	2b10      	cmp	r3, #16
 800ba54:	d010      	beq.n	800ba78 <HAL_TIM_Base_Init+0xbc>
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	689b      	ldr	r3, [r3, #8]
 800ba5a:	2b20      	cmp	r3, #32
 800ba5c:	d00c      	beq.n	800ba78 <HAL_TIM_Base_Init+0xbc>
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	689b      	ldr	r3, [r3, #8]
 800ba62:	2b40      	cmp	r3, #64	@ 0x40
 800ba64:	d008      	beq.n	800ba78 <HAL_TIM_Base_Init+0xbc>
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	689b      	ldr	r3, [r3, #8]
 800ba6a:	2b60      	cmp	r3, #96	@ 0x60
 800ba6c:	d004      	beq.n	800ba78 <HAL_TIM_Base_Init+0xbc>
 800ba6e:	f240 1117 	movw	r1, #279	@ 0x117
 800ba72:	4856      	ldr	r0, [pc, #344]	@ (800bbcc <HAL_TIM_Base_Init+0x210>)
 800ba74:	f7fa fdc8 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	691b      	ldr	r3, [r3, #16]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d00e      	beq.n	800ba9e <HAL_TIM_Base_Init+0xe2>
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	691b      	ldr	r3, [r3, #16]
 800ba84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ba88:	d009      	beq.n	800ba9e <HAL_TIM_Base_Init+0xe2>
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	691b      	ldr	r3, [r3, #16]
 800ba8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ba92:	d004      	beq.n	800ba9e <HAL_TIM_Base_Init+0xe2>
 800ba94:	f44f 718c 	mov.w	r1, #280	@ 0x118
 800ba98:	484c      	ldr	r0, [pc, #304]	@ (800bbcc <HAL_TIM_Base_Init+0x210>)
 800ba9a:	f7fa fdb5 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800baa6:	d004      	beq.n	800bab2 <HAL_TIM_Base_Init+0xf6>
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	4a40      	ldr	r2, [pc, #256]	@ (800bbb0 <HAL_TIM_Base_Init+0x1f4>)
 800baae:	4293      	cmp	r3, r2
 800bab0:	d107      	bne.n	800bac2 <HAL_TIM_Base_Init+0x106>
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	68db      	ldr	r3, [r3, #12]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	bf14      	ite	ne
 800baba:	2301      	movne	r3, #1
 800babc:	2300      	moveq	r3, #0
 800babe:	b2db      	uxtb	r3, r3
 800bac0:	e00e      	b.n	800bae0 <HAL_TIM_Base_Init+0x124>
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	68db      	ldr	r3, [r3, #12]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d006      	beq.n	800bad8 <HAL_TIM_Base_Init+0x11c>
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	68db      	ldr	r3, [r3, #12]
 800bace:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bad2:	d201      	bcs.n	800bad8 <HAL_TIM_Base_Init+0x11c>
 800bad4:	2301      	movs	r3, #1
 800bad6:	e000      	b.n	800bada <HAL_TIM_Base_Init+0x11e>
 800bad8:	2300      	movs	r3, #0
 800bada:	f003 0301 	and.w	r3, r3, #1
 800bade:	b2db      	uxtb	r3, r3
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d104      	bne.n	800baee <HAL_TIM_Base_Init+0x132>
 800bae4:	f240 1119 	movw	r1, #281	@ 0x119
 800bae8:	4838      	ldr	r0, [pc, #224]	@ (800bbcc <HAL_TIM_Base_Init+0x210>)
 800baea:	f7fa fd8d 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	699b      	ldr	r3, [r3, #24]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d008      	beq.n	800bb08 <HAL_TIM_Base_Init+0x14c>
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	699b      	ldr	r3, [r3, #24]
 800bafa:	2b80      	cmp	r3, #128	@ 0x80
 800bafc:	d004      	beq.n	800bb08 <HAL_TIM_Base_Init+0x14c>
 800bafe:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 800bb02:	4832      	ldr	r0, [pc, #200]	@ (800bbcc <HAL_TIM_Base_Init+0x210>)
 800bb04:	f7fa fd80 	bl	8006608 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bb0e:	b2db      	uxtb	r3, r3
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d106      	bne.n	800bb22 <HAL_TIM_Base_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	2200      	movs	r2, #0
 800bb18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bb1c:	6878      	ldr	r0, [r7, #4]
 800bb1e:	f7fb f9d1 	bl	8006ec4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2202      	movs	r2, #2
 800bb26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	681a      	ldr	r2, [r3, #0]
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	3304      	adds	r3, #4
 800bb32:	4619      	mov	r1, r3
 800bb34:	4610      	mov	r0, r2
 800bb36:	f001 ff43 	bl	800d9c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2201      	movs	r2, #1
 800bb3e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	2201      	movs	r2, #1
 800bb46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	2201      	movs	r2, #1
 800bb4e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	2201      	movs	r2, #1
 800bb56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	2201      	movs	r2, #1
 800bb5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	2201      	movs	r2, #1
 800bb66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	2201      	movs	r2, #1
 800bb6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	2201      	movs	r2, #1
 800bb76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	2201      	movs	r2, #1
 800bb7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	2201      	movs	r2, #1
 800bb86:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	2201      	movs	r2, #1
 800bb8e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	2201      	movs	r2, #1
 800bb96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bb9a:	2300      	movs	r3, #0
}
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	3708      	adds	r7, #8
 800bba0:	46bd      	mov	sp, r7
 800bba2:	bd80      	pop	{r7, pc}
 800bba4:	40012c00 	.word	0x40012c00
 800bba8:	40000400 	.word	0x40000400
 800bbac:	40000800 	.word	0x40000800
 800bbb0:	40000c00 	.word	0x40000c00
 800bbb4:	40001000 	.word	0x40001000
 800bbb8:	40001400 	.word	0x40001400
 800bbbc:	40013400 	.word	0x40013400
 800bbc0:	40014000 	.word	0x40014000
 800bbc4:	40014400 	.word	0x40014400
 800bbc8:	40014800 	.word	0x40014800
 800bbcc:	08011200 	.word	0x08011200

0800bbd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b084      	sub	sp, #16
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	4a4a      	ldr	r2, [pc, #296]	@ (800bd08 <HAL_TIM_Base_Start_IT+0x138>)
 800bbde:	4293      	cmp	r3, r2
 800bbe0:	d036      	beq.n	800bc50 <HAL_TIM_Base_Start_IT+0x80>
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bbea:	d031      	beq.n	800bc50 <HAL_TIM_Base_Start_IT+0x80>
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	4a46      	ldr	r2, [pc, #280]	@ (800bd0c <HAL_TIM_Base_Start_IT+0x13c>)
 800bbf2:	4293      	cmp	r3, r2
 800bbf4:	d02c      	beq.n	800bc50 <HAL_TIM_Base_Start_IT+0x80>
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	4a45      	ldr	r2, [pc, #276]	@ (800bd10 <HAL_TIM_Base_Start_IT+0x140>)
 800bbfc:	4293      	cmp	r3, r2
 800bbfe:	d027      	beq.n	800bc50 <HAL_TIM_Base_Start_IT+0x80>
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	4a43      	ldr	r2, [pc, #268]	@ (800bd14 <HAL_TIM_Base_Start_IT+0x144>)
 800bc06:	4293      	cmp	r3, r2
 800bc08:	d022      	beq.n	800bc50 <HAL_TIM_Base_Start_IT+0x80>
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	4a42      	ldr	r2, [pc, #264]	@ (800bd18 <HAL_TIM_Base_Start_IT+0x148>)
 800bc10:	4293      	cmp	r3, r2
 800bc12:	d01d      	beq.n	800bc50 <HAL_TIM_Base_Start_IT+0x80>
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	4a40      	ldr	r2, [pc, #256]	@ (800bd1c <HAL_TIM_Base_Start_IT+0x14c>)
 800bc1a:	4293      	cmp	r3, r2
 800bc1c:	d018      	beq.n	800bc50 <HAL_TIM_Base_Start_IT+0x80>
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	4a3f      	ldr	r2, [pc, #252]	@ (800bd20 <HAL_TIM_Base_Start_IT+0x150>)
 800bc24:	4293      	cmp	r3, r2
 800bc26:	d013      	beq.n	800bc50 <HAL_TIM_Base_Start_IT+0x80>
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	4a3d      	ldr	r2, [pc, #244]	@ (800bd24 <HAL_TIM_Base_Start_IT+0x154>)
 800bc2e:	4293      	cmp	r3, r2
 800bc30:	d00e      	beq.n	800bc50 <HAL_TIM_Base_Start_IT+0x80>
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	4a3c      	ldr	r2, [pc, #240]	@ (800bd28 <HAL_TIM_Base_Start_IT+0x158>)
 800bc38:	4293      	cmp	r3, r2
 800bc3a:	d009      	beq.n	800bc50 <HAL_TIM_Base_Start_IT+0x80>
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	4a3a      	ldr	r2, [pc, #232]	@ (800bd2c <HAL_TIM_Base_Start_IT+0x15c>)
 800bc42:	4293      	cmp	r3, r2
 800bc44:	d004      	beq.n	800bc50 <HAL_TIM_Base_Start_IT+0x80>
 800bc46:	f240 11d3 	movw	r1, #467	@ 0x1d3
 800bc4a:	4839      	ldr	r0, [pc, #228]	@ (800bd30 <HAL_TIM_Base_Start_IT+0x160>)
 800bc4c:	f7fa fcdc 	bl	8006608 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bc56:	b2db      	uxtb	r3, r3
 800bc58:	2b01      	cmp	r3, #1
 800bc5a:	d001      	beq.n	800bc60 <HAL_TIM_Base_Start_IT+0x90>
  {
    return HAL_ERROR;
 800bc5c:	2301      	movs	r3, #1
 800bc5e:	e04f      	b.n	800bd00 <HAL_TIM_Base_Start_IT+0x130>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	2202      	movs	r2, #2
 800bc64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	68da      	ldr	r2, [r3, #12]
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	f042 0201 	orr.w	r2, r2, #1
 800bc76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	4a22      	ldr	r2, [pc, #136]	@ (800bd08 <HAL_TIM_Base_Start_IT+0x138>)
 800bc7e:	4293      	cmp	r3, r2
 800bc80:	d01d      	beq.n	800bcbe <HAL_TIM_Base_Start_IT+0xee>
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc8a:	d018      	beq.n	800bcbe <HAL_TIM_Base_Start_IT+0xee>
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	4a1e      	ldr	r2, [pc, #120]	@ (800bd0c <HAL_TIM_Base_Start_IT+0x13c>)
 800bc92:	4293      	cmp	r3, r2
 800bc94:	d013      	beq.n	800bcbe <HAL_TIM_Base_Start_IT+0xee>
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	4a1d      	ldr	r2, [pc, #116]	@ (800bd10 <HAL_TIM_Base_Start_IT+0x140>)
 800bc9c:	4293      	cmp	r3, r2
 800bc9e:	d00e      	beq.n	800bcbe <HAL_TIM_Base_Start_IT+0xee>
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	4a1b      	ldr	r2, [pc, #108]	@ (800bd14 <HAL_TIM_Base_Start_IT+0x144>)
 800bca6:	4293      	cmp	r3, r2
 800bca8:	d009      	beq.n	800bcbe <HAL_TIM_Base_Start_IT+0xee>
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	4a1c      	ldr	r2, [pc, #112]	@ (800bd20 <HAL_TIM_Base_Start_IT+0x150>)
 800bcb0:	4293      	cmp	r3, r2
 800bcb2:	d004      	beq.n	800bcbe <HAL_TIM_Base_Start_IT+0xee>
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	4a1a      	ldr	r2, [pc, #104]	@ (800bd24 <HAL_TIM_Base_Start_IT+0x154>)
 800bcba:	4293      	cmp	r3, r2
 800bcbc:	d115      	bne.n	800bcea <HAL_TIM_Base_Start_IT+0x11a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	689a      	ldr	r2, [r3, #8]
 800bcc4:	4b1b      	ldr	r3, [pc, #108]	@ (800bd34 <HAL_TIM_Base_Start_IT+0x164>)
 800bcc6:	4013      	ands	r3, r2
 800bcc8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	2b06      	cmp	r3, #6
 800bcce:	d015      	beq.n	800bcfc <HAL_TIM_Base_Start_IT+0x12c>
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bcd6:	d011      	beq.n	800bcfc <HAL_TIM_Base_Start_IT+0x12c>
    {
      __HAL_TIM_ENABLE(htim);
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	681a      	ldr	r2, [r3, #0]
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	f042 0201 	orr.w	r2, r2, #1
 800bce6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bce8:	e008      	b.n	800bcfc <HAL_TIM_Base_Start_IT+0x12c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	681a      	ldr	r2, [r3, #0]
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	f042 0201 	orr.w	r2, r2, #1
 800bcf8:	601a      	str	r2, [r3, #0]
 800bcfa:	e000      	b.n	800bcfe <HAL_TIM_Base_Start_IT+0x12e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bcfc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bcfe:	2300      	movs	r3, #0
}
 800bd00:	4618      	mov	r0, r3
 800bd02:	3710      	adds	r7, #16
 800bd04:	46bd      	mov	sp, r7
 800bd06:	bd80      	pop	{r7, pc}
 800bd08:	40012c00 	.word	0x40012c00
 800bd0c:	40000400 	.word	0x40000400
 800bd10:	40000800 	.word	0x40000800
 800bd14:	40000c00 	.word	0x40000c00
 800bd18:	40001000 	.word	0x40001000
 800bd1c:	40001400 	.word	0x40001400
 800bd20:	40013400 	.word	0x40013400
 800bd24:	40014000 	.word	0x40014000
 800bd28:	40014400 	.word	0x40014400
 800bd2c:	40014800 	.word	0x40014800
 800bd30:	08011200 	.word	0x08011200
 800bd34:	00010007 	.word	0x00010007

0800bd38 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800bd38:	b580      	push	{r7, lr}
 800bd3a:	b082      	sub	sp, #8
 800bd3c:	af00      	add	r7, sp, #0
 800bd3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	4a31      	ldr	r2, [pc, #196]	@ (800be0c <HAL_TIM_Base_Stop_IT+0xd4>)
 800bd46:	4293      	cmp	r3, r2
 800bd48:	d036      	beq.n	800bdb8 <HAL_TIM_Base_Stop_IT+0x80>
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bd52:	d031      	beq.n	800bdb8 <HAL_TIM_Base_Stop_IT+0x80>
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	4a2d      	ldr	r2, [pc, #180]	@ (800be10 <HAL_TIM_Base_Stop_IT+0xd8>)
 800bd5a:	4293      	cmp	r3, r2
 800bd5c:	d02c      	beq.n	800bdb8 <HAL_TIM_Base_Stop_IT+0x80>
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	4a2c      	ldr	r2, [pc, #176]	@ (800be14 <HAL_TIM_Base_Stop_IT+0xdc>)
 800bd64:	4293      	cmp	r3, r2
 800bd66:	d027      	beq.n	800bdb8 <HAL_TIM_Base_Stop_IT+0x80>
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	4a2a      	ldr	r2, [pc, #168]	@ (800be18 <HAL_TIM_Base_Stop_IT+0xe0>)
 800bd6e:	4293      	cmp	r3, r2
 800bd70:	d022      	beq.n	800bdb8 <HAL_TIM_Base_Stop_IT+0x80>
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	4a29      	ldr	r2, [pc, #164]	@ (800be1c <HAL_TIM_Base_Stop_IT+0xe4>)
 800bd78:	4293      	cmp	r3, r2
 800bd7a:	d01d      	beq.n	800bdb8 <HAL_TIM_Base_Stop_IT+0x80>
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	4a27      	ldr	r2, [pc, #156]	@ (800be20 <HAL_TIM_Base_Stop_IT+0xe8>)
 800bd82:	4293      	cmp	r3, r2
 800bd84:	d018      	beq.n	800bdb8 <HAL_TIM_Base_Stop_IT+0x80>
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	4a26      	ldr	r2, [pc, #152]	@ (800be24 <HAL_TIM_Base_Stop_IT+0xec>)
 800bd8c:	4293      	cmp	r3, r2
 800bd8e:	d013      	beq.n	800bdb8 <HAL_TIM_Base_Stop_IT+0x80>
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	4a24      	ldr	r2, [pc, #144]	@ (800be28 <HAL_TIM_Base_Stop_IT+0xf0>)
 800bd96:	4293      	cmp	r3, r2
 800bd98:	d00e      	beq.n	800bdb8 <HAL_TIM_Base_Stop_IT+0x80>
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	4a23      	ldr	r2, [pc, #140]	@ (800be2c <HAL_TIM_Base_Stop_IT+0xf4>)
 800bda0:	4293      	cmp	r3, r2
 800bda2:	d009      	beq.n	800bdb8 <HAL_TIM_Base_Stop_IT+0x80>
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	4a21      	ldr	r2, [pc, #132]	@ (800be30 <HAL_TIM_Base_Stop_IT+0xf8>)
 800bdaa:	4293      	cmp	r3, r2
 800bdac:	d004      	beq.n	800bdb8 <HAL_TIM_Base_Stop_IT+0x80>
 800bdae:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800bdb2:	4820      	ldr	r0, [pc, #128]	@ (800be34 <HAL_TIM_Base_Stop_IT+0xfc>)
 800bdb4:	f7fa fc28 	bl	8006608 <assert_failed>

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	68da      	ldr	r2, [r3, #12]
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	f022 0201 	bic.w	r2, r2, #1
 800bdc6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	6a1a      	ldr	r2, [r3, #32]
 800bdce:	f241 1311 	movw	r3, #4369	@ 0x1111
 800bdd2:	4013      	ands	r3, r2
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d10f      	bne.n	800bdf8 <HAL_TIM_Base_Stop_IT+0xc0>
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	6a1a      	ldr	r2, [r3, #32]
 800bdde:	f240 4344 	movw	r3, #1092	@ 0x444
 800bde2:	4013      	ands	r3, r2
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d107      	bne.n	800bdf8 <HAL_TIM_Base_Stop_IT+0xc0>
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	681a      	ldr	r2, [r3, #0]
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	f022 0201 	bic.w	r2, r2, #1
 800bdf6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	2201      	movs	r2, #1
 800bdfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800be00:	2300      	movs	r3, #0
}
 800be02:	4618      	mov	r0, r3
 800be04:	3708      	adds	r7, #8
 800be06:	46bd      	mov	sp, r7
 800be08:	bd80      	pop	{r7, pc}
 800be0a:	bf00      	nop
 800be0c:	40012c00 	.word	0x40012c00
 800be10:	40000400 	.word	0x40000400
 800be14:	40000800 	.word	0x40000800
 800be18:	40000c00 	.word	0x40000c00
 800be1c:	40001000 	.word	0x40001000
 800be20:	40001400 	.word	0x40001400
 800be24:	40013400 	.word	0x40013400
 800be28:	40014000 	.word	0x40014000
 800be2c:	40014400 	.word	0x40014400
 800be30:	40014800 	.word	0x40014800
 800be34:	08011200 	.word	0x08011200

0800be38 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800be38:	b580      	push	{r7, lr}
 800be3a:	b082      	sub	sp, #8
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d101      	bne.n	800be4a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800be46:	2301      	movs	r3, #1
 800be48:	e0e6      	b.n	800c018 <HAL_TIM_PWM_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	4a74      	ldr	r2, [pc, #464]	@ (800c020 <HAL_TIM_PWM_Init+0x1e8>)
 800be50:	4293      	cmp	r3, r2
 800be52:	d036      	beq.n	800bec2 <HAL_TIM_PWM_Init+0x8a>
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be5c:	d031      	beq.n	800bec2 <HAL_TIM_PWM_Init+0x8a>
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	4a70      	ldr	r2, [pc, #448]	@ (800c024 <HAL_TIM_PWM_Init+0x1ec>)
 800be64:	4293      	cmp	r3, r2
 800be66:	d02c      	beq.n	800bec2 <HAL_TIM_PWM_Init+0x8a>
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	4a6e      	ldr	r2, [pc, #440]	@ (800c028 <HAL_TIM_PWM_Init+0x1f0>)
 800be6e:	4293      	cmp	r3, r2
 800be70:	d027      	beq.n	800bec2 <HAL_TIM_PWM_Init+0x8a>
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	4a6d      	ldr	r2, [pc, #436]	@ (800c02c <HAL_TIM_PWM_Init+0x1f4>)
 800be78:	4293      	cmp	r3, r2
 800be7a:	d022      	beq.n	800bec2 <HAL_TIM_PWM_Init+0x8a>
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	4a6b      	ldr	r2, [pc, #428]	@ (800c030 <HAL_TIM_PWM_Init+0x1f8>)
 800be82:	4293      	cmp	r3, r2
 800be84:	d01d      	beq.n	800bec2 <HAL_TIM_PWM_Init+0x8a>
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	4a6a      	ldr	r2, [pc, #424]	@ (800c034 <HAL_TIM_PWM_Init+0x1fc>)
 800be8c:	4293      	cmp	r3, r2
 800be8e:	d018      	beq.n	800bec2 <HAL_TIM_PWM_Init+0x8a>
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	4a68      	ldr	r2, [pc, #416]	@ (800c038 <HAL_TIM_PWM_Init+0x200>)
 800be96:	4293      	cmp	r3, r2
 800be98:	d013      	beq.n	800bec2 <HAL_TIM_PWM_Init+0x8a>
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	4a67      	ldr	r2, [pc, #412]	@ (800c03c <HAL_TIM_PWM_Init+0x204>)
 800bea0:	4293      	cmp	r3, r2
 800bea2:	d00e      	beq.n	800bec2 <HAL_TIM_PWM_Init+0x8a>
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	4a65      	ldr	r2, [pc, #404]	@ (800c040 <HAL_TIM_PWM_Init+0x208>)
 800beaa:	4293      	cmp	r3, r2
 800beac:	d009      	beq.n	800bec2 <HAL_TIM_PWM_Init+0x8a>
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	4a64      	ldr	r2, [pc, #400]	@ (800c044 <HAL_TIM_PWM_Init+0x20c>)
 800beb4:	4293      	cmp	r3, r2
 800beb6:	d004      	beq.n	800bec2 <HAL_TIM_PWM_Init+0x8a>
 800beb8:	f240 5133 	movw	r1, #1331	@ 0x533
 800bebc:	4862      	ldr	r0, [pc, #392]	@ (800c048 <HAL_TIM_PWM_Init+0x210>)
 800bebe:	f7fa fba3 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	689b      	ldr	r3, [r3, #8]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d014      	beq.n	800bef4 <HAL_TIM_PWM_Init+0xbc>
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	689b      	ldr	r3, [r3, #8]
 800bece:	2b10      	cmp	r3, #16
 800bed0:	d010      	beq.n	800bef4 <HAL_TIM_PWM_Init+0xbc>
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	689b      	ldr	r3, [r3, #8]
 800bed6:	2b20      	cmp	r3, #32
 800bed8:	d00c      	beq.n	800bef4 <HAL_TIM_PWM_Init+0xbc>
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	689b      	ldr	r3, [r3, #8]
 800bede:	2b40      	cmp	r3, #64	@ 0x40
 800bee0:	d008      	beq.n	800bef4 <HAL_TIM_PWM_Init+0xbc>
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	689b      	ldr	r3, [r3, #8]
 800bee6:	2b60      	cmp	r3, #96	@ 0x60
 800bee8:	d004      	beq.n	800bef4 <HAL_TIM_PWM_Init+0xbc>
 800beea:	f240 5134 	movw	r1, #1332	@ 0x534
 800beee:	4856      	ldr	r0, [pc, #344]	@ (800c048 <HAL_TIM_PWM_Init+0x210>)
 800bef0:	f7fa fb8a 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	691b      	ldr	r3, [r3, #16]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d00e      	beq.n	800bf1a <HAL_TIM_PWM_Init+0xe2>
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	691b      	ldr	r3, [r3, #16]
 800bf00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bf04:	d009      	beq.n	800bf1a <HAL_TIM_PWM_Init+0xe2>
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	691b      	ldr	r3, [r3, #16]
 800bf0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bf0e:	d004      	beq.n	800bf1a <HAL_TIM_PWM_Init+0xe2>
 800bf10:	f240 5135 	movw	r1, #1333	@ 0x535
 800bf14:	484c      	ldr	r0, [pc, #304]	@ (800c048 <HAL_TIM_PWM_Init+0x210>)
 800bf16:	f7fa fb77 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf22:	d004      	beq.n	800bf2e <HAL_TIM_PWM_Init+0xf6>
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	4a40      	ldr	r2, [pc, #256]	@ (800c02c <HAL_TIM_PWM_Init+0x1f4>)
 800bf2a:	4293      	cmp	r3, r2
 800bf2c:	d107      	bne.n	800bf3e <HAL_TIM_PWM_Init+0x106>
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	68db      	ldr	r3, [r3, #12]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	bf14      	ite	ne
 800bf36:	2301      	movne	r3, #1
 800bf38:	2300      	moveq	r3, #0
 800bf3a:	b2db      	uxtb	r3, r3
 800bf3c:	e00e      	b.n	800bf5c <HAL_TIM_PWM_Init+0x124>
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	68db      	ldr	r3, [r3, #12]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d006      	beq.n	800bf54 <HAL_TIM_PWM_Init+0x11c>
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	68db      	ldr	r3, [r3, #12]
 800bf4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf4e:	d201      	bcs.n	800bf54 <HAL_TIM_PWM_Init+0x11c>
 800bf50:	2301      	movs	r3, #1
 800bf52:	e000      	b.n	800bf56 <HAL_TIM_PWM_Init+0x11e>
 800bf54:	2300      	movs	r3, #0
 800bf56:	f003 0301 	and.w	r3, r3, #1
 800bf5a:	b2db      	uxtb	r3, r3
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d104      	bne.n	800bf6a <HAL_TIM_PWM_Init+0x132>
 800bf60:	f240 5136 	movw	r1, #1334	@ 0x536
 800bf64:	4838      	ldr	r0, [pc, #224]	@ (800c048 <HAL_TIM_PWM_Init+0x210>)
 800bf66:	f7fa fb4f 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	699b      	ldr	r3, [r3, #24]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d008      	beq.n	800bf84 <HAL_TIM_PWM_Init+0x14c>
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	699b      	ldr	r3, [r3, #24]
 800bf76:	2b80      	cmp	r3, #128	@ 0x80
 800bf78:	d004      	beq.n	800bf84 <HAL_TIM_PWM_Init+0x14c>
 800bf7a:	f240 5137 	movw	r1, #1335	@ 0x537
 800bf7e:	4832      	ldr	r0, [pc, #200]	@ (800c048 <HAL_TIM_PWM_Init+0x210>)
 800bf80:	f7fa fb42 	bl	8006608 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bf8a:	b2db      	uxtb	r3, r3
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d106      	bne.n	800bf9e <HAL_TIM_PWM_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	2200      	movs	r2, #0
 800bf94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bf98:	6878      	ldr	r0, [r7, #4]
 800bf9a:	f000 f857 	bl	800c04c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	2202      	movs	r2, #2
 800bfa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681a      	ldr	r2, [r3, #0]
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	3304      	adds	r3, #4
 800bfae:	4619      	mov	r1, r3
 800bfb0:	4610      	mov	r0, r2
 800bfb2:	f001 fd05 	bl	800d9c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	2201      	movs	r2, #1
 800bfba:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	2201      	movs	r2, #1
 800bfc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	2201      	movs	r2, #1
 800bfca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	2201      	movs	r2, #1
 800bfd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	2201      	movs	r2, #1
 800bfda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	2201      	movs	r2, #1
 800bfe2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	2201      	movs	r2, #1
 800bfea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	2201      	movs	r2, #1
 800bff2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	2201      	movs	r2, #1
 800bffa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	2201      	movs	r2, #1
 800c002:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	2201      	movs	r2, #1
 800c00a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	2201      	movs	r2, #1
 800c012:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c016:	2300      	movs	r3, #0
}
 800c018:	4618      	mov	r0, r3
 800c01a:	3708      	adds	r7, #8
 800c01c:	46bd      	mov	sp, r7
 800c01e:	bd80      	pop	{r7, pc}
 800c020:	40012c00 	.word	0x40012c00
 800c024:	40000400 	.word	0x40000400
 800c028:	40000800 	.word	0x40000800
 800c02c:	40000c00 	.word	0x40000c00
 800c030:	40001000 	.word	0x40001000
 800c034:	40001400 	.word	0x40001400
 800c038:	40013400 	.word	0x40013400
 800c03c:	40014000 	.word	0x40014000
 800c040:	40014400 	.word	0x40014400
 800c044:	40014800 	.word	0x40014800
 800c048:	08011200 	.word	0x08011200

0800c04c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c04c:	b480      	push	{r7}
 800c04e:	b083      	sub	sp, #12
 800c050:	af00      	add	r7, sp, #0
 800c052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c054:	bf00      	nop
 800c056:	370c      	adds	r7, #12
 800c058:	46bd      	mov	sp, r7
 800c05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05e:	4770      	bx	lr

0800c060 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c060:	b580      	push	{r7, lr}
 800c062:	b084      	sub	sp, #16
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
 800c068:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	4a85      	ldr	r2, [pc, #532]	@ (800c284 <HAL_TIM_PWM_Start+0x224>)
 800c070:	4293      	cmp	r3, r2
 800c072:	d115      	bne.n	800c0a0 <HAL_TIM_PWM_Start+0x40>
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	2b00      	cmp	r3, #0
 800c078:	f000 808d 	beq.w	800c196 <HAL_TIM_PWM_Start+0x136>
 800c07c:	683b      	ldr	r3, [r7, #0]
 800c07e:	2b04      	cmp	r3, #4
 800c080:	f000 8089 	beq.w	800c196 <HAL_TIM_PWM_Start+0x136>
 800c084:	683b      	ldr	r3, [r7, #0]
 800c086:	2b08      	cmp	r3, #8
 800c088:	f000 8085 	beq.w	800c196 <HAL_TIM_PWM_Start+0x136>
 800c08c:	683b      	ldr	r3, [r7, #0]
 800c08e:	2b0c      	cmp	r3, #12
 800c090:	f000 8081 	beq.w	800c196 <HAL_TIM_PWM_Start+0x136>
 800c094:	683b      	ldr	r3, [r7, #0]
 800c096:	2b10      	cmp	r3, #16
 800c098:	d07d      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c09a:	683b      	ldr	r3, [r7, #0]
 800c09c:	2b14      	cmp	r3, #20
 800c09e:	d07a      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c0a8:	d10b      	bne.n	800c0c2 <HAL_TIM_PWM_Start+0x62>
 800c0aa:	683b      	ldr	r3, [r7, #0]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d072      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c0b0:	683b      	ldr	r3, [r7, #0]
 800c0b2:	2b04      	cmp	r3, #4
 800c0b4:	d06f      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c0b6:	683b      	ldr	r3, [r7, #0]
 800c0b8:	2b08      	cmp	r3, #8
 800c0ba:	d06c      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c0bc:	683b      	ldr	r3, [r7, #0]
 800c0be:	2b0c      	cmp	r3, #12
 800c0c0:	d069      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	4a70      	ldr	r2, [pc, #448]	@ (800c288 <HAL_TIM_PWM_Start+0x228>)
 800c0c8:	4293      	cmp	r3, r2
 800c0ca:	d10b      	bne.n	800c0e4 <HAL_TIM_PWM_Start+0x84>
 800c0cc:	683b      	ldr	r3, [r7, #0]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d061      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c0d2:	683b      	ldr	r3, [r7, #0]
 800c0d4:	2b04      	cmp	r3, #4
 800c0d6:	d05e      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c0d8:	683b      	ldr	r3, [r7, #0]
 800c0da:	2b08      	cmp	r3, #8
 800c0dc:	d05b      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c0de:	683b      	ldr	r3, [r7, #0]
 800c0e0:	2b0c      	cmp	r3, #12
 800c0e2:	d058      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	4a68      	ldr	r2, [pc, #416]	@ (800c28c <HAL_TIM_PWM_Start+0x22c>)
 800c0ea:	4293      	cmp	r3, r2
 800c0ec:	d10b      	bne.n	800c106 <HAL_TIM_PWM_Start+0xa6>
 800c0ee:	683b      	ldr	r3, [r7, #0]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d050      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c0f4:	683b      	ldr	r3, [r7, #0]
 800c0f6:	2b04      	cmp	r3, #4
 800c0f8:	d04d      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c0fa:	683b      	ldr	r3, [r7, #0]
 800c0fc:	2b08      	cmp	r3, #8
 800c0fe:	d04a      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c100:	683b      	ldr	r3, [r7, #0]
 800c102:	2b0c      	cmp	r3, #12
 800c104:	d047      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	4a61      	ldr	r2, [pc, #388]	@ (800c290 <HAL_TIM_PWM_Start+0x230>)
 800c10c:	4293      	cmp	r3, r2
 800c10e:	d10b      	bne.n	800c128 <HAL_TIM_PWM_Start+0xc8>
 800c110:	683b      	ldr	r3, [r7, #0]
 800c112:	2b00      	cmp	r3, #0
 800c114:	d03f      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c116:	683b      	ldr	r3, [r7, #0]
 800c118:	2b04      	cmp	r3, #4
 800c11a:	d03c      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c11c:	683b      	ldr	r3, [r7, #0]
 800c11e:	2b08      	cmp	r3, #8
 800c120:	d039      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c122:	683b      	ldr	r3, [r7, #0]
 800c124:	2b0c      	cmp	r3, #12
 800c126:	d036      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	4a59      	ldr	r2, [pc, #356]	@ (800c294 <HAL_TIM_PWM_Start+0x234>)
 800c12e:	4293      	cmp	r3, r2
 800c130:	d111      	bne.n	800c156 <HAL_TIM_PWM_Start+0xf6>
 800c132:	683b      	ldr	r3, [r7, #0]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d02e      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c138:	683b      	ldr	r3, [r7, #0]
 800c13a:	2b04      	cmp	r3, #4
 800c13c:	d02b      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c13e:	683b      	ldr	r3, [r7, #0]
 800c140:	2b08      	cmp	r3, #8
 800c142:	d028      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c144:	683b      	ldr	r3, [r7, #0]
 800c146:	2b0c      	cmp	r3, #12
 800c148:	d025      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c14a:	683b      	ldr	r3, [r7, #0]
 800c14c:	2b10      	cmp	r3, #16
 800c14e:	d022      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c150:	683b      	ldr	r3, [r7, #0]
 800c152:	2b14      	cmp	r3, #20
 800c154:	d01f      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	4a4f      	ldr	r2, [pc, #316]	@ (800c298 <HAL_TIM_PWM_Start+0x238>)
 800c15c:	4293      	cmp	r3, r2
 800c15e:	d105      	bne.n	800c16c <HAL_TIM_PWM_Start+0x10c>
 800c160:	683b      	ldr	r3, [r7, #0]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d017      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c166:	683b      	ldr	r3, [r7, #0]
 800c168:	2b04      	cmp	r3, #4
 800c16a:	d014      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	4a4a      	ldr	r2, [pc, #296]	@ (800c29c <HAL_TIM_PWM_Start+0x23c>)
 800c172:	4293      	cmp	r3, r2
 800c174:	d102      	bne.n	800c17c <HAL_TIM_PWM_Start+0x11c>
 800c176:	683b      	ldr	r3, [r7, #0]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d00c      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	4a47      	ldr	r2, [pc, #284]	@ (800c2a0 <HAL_TIM_PWM_Start+0x240>)
 800c182:	4293      	cmp	r3, r2
 800c184:	d102      	bne.n	800c18c <HAL_TIM_PWM_Start+0x12c>
 800c186:	683b      	ldr	r3, [r7, #0]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d004      	beq.n	800c196 <HAL_TIM_PWM_Start+0x136>
 800c18c:	f240 51bc 	movw	r1, #1468	@ 0x5bc
 800c190:	4844      	ldr	r0, [pc, #272]	@ (800c2a4 <HAL_TIM_PWM_Start+0x244>)
 800c192:	f7fa fa39 	bl	8006608 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c196:	683b      	ldr	r3, [r7, #0]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d109      	bne.n	800c1b0 <HAL_TIM_PWM_Start+0x150>
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c1a2:	b2db      	uxtb	r3, r3
 800c1a4:	2b01      	cmp	r3, #1
 800c1a6:	bf14      	ite	ne
 800c1a8:	2301      	movne	r3, #1
 800c1aa:	2300      	moveq	r3, #0
 800c1ac:	b2db      	uxtb	r3, r3
 800c1ae:	e03c      	b.n	800c22a <HAL_TIM_PWM_Start+0x1ca>
 800c1b0:	683b      	ldr	r3, [r7, #0]
 800c1b2:	2b04      	cmp	r3, #4
 800c1b4:	d109      	bne.n	800c1ca <HAL_TIM_PWM_Start+0x16a>
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c1bc:	b2db      	uxtb	r3, r3
 800c1be:	2b01      	cmp	r3, #1
 800c1c0:	bf14      	ite	ne
 800c1c2:	2301      	movne	r3, #1
 800c1c4:	2300      	moveq	r3, #0
 800c1c6:	b2db      	uxtb	r3, r3
 800c1c8:	e02f      	b.n	800c22a <HAL_TIM_PWM_Start+0x1ca>
 800c1ca:	683b      	ldr	r3, [r7, #0]
 800c1cc:	2b08      	cmp	r3, #8
 800c1ce:	d109      	bne.n	800c1e4 <HAL_TIM_PWM_Start+0x184>
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c1d6:	b2db      	uxtb	r3, r3
 800c1d8:	2b01      	cmp	r3, #1
 800c1da:	bf14      	ite	ne
 800c1dc:	2301      	movne	r3, #1
 800c1de:	2300      	moveq	r3, #0
 800c1e0:	b2db      	uxtb	r3, r3
 800c1e2:	e022      	b.n	800c22a <HAL_TIM_PWM_Start+0x1ca>
 800c1e4:	683b      	ldr	r3, [r7, #0]
 800c1e6:	2b0c      	cmp	r3, #12
 800c1e8:	d109      	bne.n	800c1fe <HAL_TIM_PWM_Start+0x19e>
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c1f0:	b2db      	uxtb	r3, r3
 800c1f2:	2b01      	cmp	r3, #1
 800c1f4:	bf14      	ite	ne
 800c1f6:	2301      	movne	r3, #1
 800c1f8:	2300      	moveq	r3, #0
 800c1fa:	b2db      	uxtb	r3, r3
 800c1fc:	e015      	b.n	800c22a <HAL_TIM_PWM_Start+0x1ca>
 800c1fe:	683b      	ldr	r3, [r7, #0]
 800c200:	2b10      	cmp	r3, #16
 800c202:	d109      	bne.n	800c218 <HAL_TIM_PWM_Start+0x1b8>
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c20a:	b2db      	uxtb	r3, r3
 800c20c:	2b01      	cmp	r3, #1
 800c20e:	bf14      	ite	ne
 800c210:	2301      	movne	r3, #1
 800c212:	2300      	moveq	r3, #0
 800c214:	b2db      	uxtb	r3, r3
 800c216:	e008      	b.n	800c22a <HAL_TIM_PWM_Start+0x1ca>
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800c21e:	b2db      	uxtb	r3, r3
 800c220:	2b01      	cmp	r3, #1
 800c222:	bf14      	ite	ne
 800c224:	2301      	movne	r3, #1
 800c226:	2300      	moveq	r3, #0
 800c228:	b2db      	uxtb	r3, r3
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d001      	beq.n	800c232 <HAL_TIM_PWM_Start+0x1d2>
  {
    return HAL_ERROR;
 800c22e:	2301      	movs	r3, #1
 800c230:	e0af      	b.n	800c392 <HAL_TIM_PWM_Start+0x332>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c232:	683b      	ldr	r3, [r7, #0]
 800c234:	2b00      	cmp	r3, #0
 800c236:	d104      	bne.n	800c242 <HAL_TIM_PWM_Start+0x1e2>
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	2202      	movs	r2, #2
 800c23c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c240:	e036      	b.n	800c2b0 <HAL_TIM_PWM_Start+0x250>
 800c242:	683b      	ldr	r3, [r7, #0]
 800c244:	2b04      	cmp	r3, #4
 800c246:	d104      	bne.n	800c252 <HAL_TIM_PWM_Start+0x1f2>
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	2202      	movs	r2, #2
 800c24c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c250:	e02e      	b.n	800c2b0 <HAL_TIM_PWM_Start+0x250>
 800c252:	683b      	ldr	r3, [r7, #0]
 800c254:	2b08      	cmp	r3, #8
 800c256:	d104      	bne.n	800c262 <HAL_TIM_PWM_Start+0x202>
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	2202      	movs	r2, #2
 800c25c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c260:	e026      	b.n	800c2b0 <HAL_TIM_PWM_Start+0x250>
 800c262:	683b      	ldr	r3, [r7, #0]
 800c264:	2b0c      	cmp	r3, #12
 800c266:	d104      	bne.n	800c272 <HAL_TIM_PWM_Start+0x212>
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	2202      	movs	r2, #2
 800c26c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c270:	e01e      	b.n	800c2b0 <HAL_TIM_PWM_Start+0x250>
 800c272:	683b      	ldr	r3, [r7, #0]
 800c274:	2b10      	cmp	r3, #16
 800c276:	d117      	bne.n	800c2a8 <HAL_TIM_PWM_Start+0x248>
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	2202      	movs	r2, #2
 800c27c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c280:	e016      	b.n	800c2b0 <HAL_TIM_PWM_Start+0x250>
 800c282:	bf00      	nop
 800c284:	40012c00 	.word	0x40012c00
 800c288:	40000400 	.word	0x40000400
 800c28c:	40000800 	.word	0x40000800
 800c290:	40000c00 	.word	0x40000c00
 800c294:	40013400 	.word	0x40013400
 800c298:	40014000 	.word	0x40014000
 800c29c:	40014400 	.word	0x40014400
 800c2a0:	40014800 	.word	0x40014800
 800c2a4:	08011200 	.word	0x08011200
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2202      	movs	r2, #2
 800c2ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	2201      	movs	r2, #1
 800c2b6:	6839      	ldr	r1, [r7, #0]
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	f002 f821 	bl	800e300 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	4a36      	ldr	r2, [pc, #216]	@ (800c39c <HAL_TIM_PWM_Start+0x33c>)
 800c2c4:	4293      	cmp	r3, r2
 800c2c6:	d013      	beq.n	800c2f0 <HAL_TIM_PWM_Start+0x290>
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	4a34      	ldr	r2, [pc, #208]	@ (800c3a0 <HAL_TIM_PWM_Start+0x340>)
 800c2ce:	4293      	cmp	r3, r2
 800c2d0:	d00e      	beq.n	800c2f0 <HAL_TIM_PWM_Start+0x290>
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	4a33      	ldr	r2, [pc, #204]	@ (800c3a4 <HAL_TIM_PWM_Start+0x344>)
 800c2d8:	4293      	cmp	r3, r2
 800c2da:	d009      	beq.n	800c2f0 <HAL_TIM_PWM_Start+0x290>
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	4a31      	ldr	r2, [pc, #196]	@ (800c3a8 <HAL_TIM_PWM_Start+0x348>)
 800c2e2:	4293      	cmp	r3, r2
 800c2e4:	d004      	beq.n	800c2f0 <HAL_TIM_PWM_Start+0x290>
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	4a30      	ldr	r2, [pc, #192]	@ (800c3ac <HAL_TIM_PWM_Start+0x34c>)
 800c2ec:	4293      	cmp	r3, r2
 800c2ee:	d101      	bne.n	800c2f4 <HAL_TIM_PWM_Start+0x294>
 800c2f0:	2301      	movs	r3, #1
 800c2f2:	e000      	b.n	800c2f6 <HAL_TIM_PWM_Start+0x296>
 800c2f4:	2300      	movs	r3, #0
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d007      	beq.n	800c30a <HAL_TIM_PWM_Start+0x2aa>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c308:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	4a23      	ldr	r2, [pc, #140]	@ (800c39c <HAL_TIM_PWM_Start+0x33c>)
 800c310:	4293      	cmp	r3, r2
 800c312:	d01d      	beq.n	800c350 <HAL_TIM_PWM_Start+0x2f0>
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c31c:	d018      	beq.n	800c350 <HAL_TIM_PWM_Start+0x2f0>
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	4a23      	ldr	r2, [pc, #140]	@ (800c3b0 <HAL_TIM_PWM_Start+0x350>)
 800c324:	4293      	cmp	r3, r2
 800c326:	d013      	beq.n	800c350 <HAL_TIM_PWM_Start+0x2f0>
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	4a21      	ldr	r2, [pc, #132]	@ (800c3b4 <HAL_TIM_PWM_Start+0x354>)
 800c32e:	4293      	cmp	r3, r2
 800c330:	d00e      	beq.n	800c350 <HAL_TIM_PWM_Start+0x2f0>
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	4a20      	ldr	r2, [pc, #128]	@ (800c3b8 <HAL_TIM_PWM_Start+0x358>)
 800c338:	4293      	cmp	r3, r2
 800c33a:	d009      	beq.n	800c350 <HAL_TIM_PWM_Start+0x2f0>
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	4a17      	ldr	r2, [pc, #92]	@ (800c3a0 <HAL_TIM_PWM_Start+0x340>)
 800c342:	4293      	cmp	r3, r2
 800c344:	d004      	beq.n	800c350 <HAL_TIM_PWM_Start+0x2f0>
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	4a16      	ldr	r2, [pc, #88]	@ (800c3a4 <HAL_TIM_PWM_Start+0x344>)
 800c34c:	4293      	cmp	r3, r2
 800c34e:	d115      	bne.n	800c37c <HAL_TIM_PWM_Start+0x31c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	689a      	ldr	r2, [r3, #8]
 800c356:	4b19      	ldr	r3, [pc, #100]	@ (800c3bc <HAL_TIM_PWM_Start+0x35c>)
 800c358:	4013      	ands	r3, r2
 800c35a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	2b06      	cmp	r3, #6
 800c360:	d015      	beq.n	800c38e <HAL_TIM_PWM_Start+0x32e>
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c368:	d011      	beq.n	800c38e <HAL_TIM_PWM_Start+0x32e>
    {
      __HAL_TIM_ENABLE(htim);
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	681a      	ldr	r2, [r3, #0]
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	f042 0201 	orr.w	r2, r2, #1
 800c378:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c37a:	e008      	b.n	800c38e <HAL_TIM_PWM_Start+0x32e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	681a      	ldr	r2, [r3, #0]
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	f042 0201 	orr.w	r2, r2, #1
 800c38a:	601a      	str	r2, [r3, #0]
 800c38c:	e000      	b.n	800c390 <HAL_TIM_PWM_Start+0x330>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c38e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c390:	2300      	movs	r3, #0
}
 800c392:	4618      	mov	r0, r3
 800c394:	3710      	adds	r7, #16
 800c396:	46bd      	mov	sp, r7
 800c398:	bd80      	pop	{r7, pc}
 800c39a:	bf00      	nop
 800c39c:	40012c00 	.word	0x40012c00
 800c3a0:	40013400 	.word	0x40013400
 800c3a4:	40014000 	.word	0x40014000
 800c3a8:	40014400 	.word	0x40014400
 800c3ac:	40014800 	.word	0x40014800
 800c3b0:	40000400 	.word	0x40000400
 800c3b4:	40000800 	.word	0x40000800
 800c3b8:	40000c00 	.word	0x40000c00
 800c3bc:	00010007 	.word	0x00010007

0800c3c0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c3c0:	b580      	push	{r7, lr}
 800c3c2:	b082      	sub	sp, #8
 800c3c4:	af00      	add	r7, sp, #0
 800c3c6:	6078      	str	r0, [r7, #4]
 800c3c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	4a8d      	ldr	r2, [pc, #564]	@ (800c604 <HAL_TIM_PWM_Stop+0x244>)
 800c3d0:	4293      	cmp	r3, r2
 800c3d2:	d115      	bne.n	800c400 <HAL_TIM_PWM_Stop+0x40>
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	f000 808d 	beq.w	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c3dc:	683b      	ldr	r3, [r7, #0]
 800c3de:	2b04      	cmp	r3, #4
 800c3e0:	f000 8089 	beq.w	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c3e4:	683b      	ldr	r3, [r7, #0]
 800c3e6:	2b08      	cmp	r3, #8
 800c3e8:	f000 8085 	beq.w	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	2b0c      	cmp	r3, #12
 800c3f0:	f000 8081 	beq.w	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c3f4:	683b      	ldr	r3, [r7, #0]
 800c3f6:	2b10      	cmp	r3, #16
 800c3f8:	d07d      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c3fa:	683b      	ldr	r3, [r7, #0]
 800c3fc:	2b14      	cmp	r3, #20
 800c3fe:	d07a      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c408:	d10b      	bne.n	800c422 <HAL_TIM_PWM_Stop+0x62>
 800c40a:	683b      	ldr	r3, [r7, #0]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d072      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c410:	683b      	ldr	r3, [r7, #0]
 800c412:	2b04      	cmp	r3, #4
 800c414:	d06f      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c416:	683b      	ldr	r3, [r7, #0]
 800c418:	2b08      	cmp	r3, #8
 800c41a:	d06c      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c41c:	683b      	ldr	r3, [r7, #0]
 800c41e:	2b0c      	cmp	r3, #12
 800c420:	d069      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	4a78      	ldr	r2, [pc, #480]	@ (800c608 <HAL_TIM_PWM_Stop+0x248>)
 800c428:	4293      	cmp	r3, r2
 800c42a:	d10b      	bne.n	800c444 <HAL_TIM_PWM_Stop+0x84>
 800c42c:	683b      	ldr	r3, [r7, #0]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d061      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c432:	683b      	ldr	r3, [r7, #0]
 800c434:	2b04      	cmp	r3, #4
 800c436:	d05e      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	2b08      	cmp	r3, #8
 800c43c:	d05b      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	2b0c      	cmp	r3, #12
 800c442:	d058      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	4a70      	ldr	r2, [pc, #448]	@ (800c60c <HAL_TIM_PWM_Stop+0x24c>)
 800c44a:	4293      	cmp	r3, r2
 800c44c:	d10b      	bne.n	800c466 <HAL_TIM_PWM_Stop+0xa6>
 800c44e:	683b      	ldr	r3, [r7, #0]
 800c450:	2b00      	cmp	r3, #0
 800c452:	d050      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c454:	683b      	ldr	r3, [r7, #0]
 800c456:	2b04      	cmp	r3, #4
 800c458:	d04d      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c45a:	683b      	ldr	r3, [r7, #0]
 800c45c:	2b08      	cmp	r3, #8
 800c45e:	d04a      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c460:	683b      	ldr	r3, [r7, #0]
 800c462:	2b0c      	cmp	r3, #12
 800c464:	d047      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	4a69      	ldr	r2, [pc, #420]	@ (800c610 <HAL_TIM_PWM_Stop+0x250>)
 800c46c:	4293      	cmp	r3, r2
 800c46e:	d10b      	bne.n	800c488 <HAL_TIM_PWM_Stop+0xc8>
 800c470:	683b      	ldr	r3, [r7, #0]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d03f      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c476:	683b      	ldr	r3, [r7, #0]
 800c478:	2b04      	cmp	r3, #4
 800c47a:	d03c      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c47c:	683b      	ldr	r3, [r7, #0]
 800c47e:	2b08      	cmp	r3, #8
 800c480:	d039      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c482:	683b      	ldr	r3, [r7, #0]
 800c484:	2b0c      	cmp	r3, #12
 800c486:	d036      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	4a61      	ldr	r2, [pc, #388]	@ (800c614 <HAL_TIM_PWM_Stop+0x254>)
 800c48e:	4293      	cmp	r3, r2
 800c490:	d111      	bne.n	800c4b6 <HAL_TIM_PWM_Stop+0xf6>
 800c492:	683b      	ldr	r3, [r7, #0]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d02e      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c498:	683b      	ldr	r3, [r7, #0]
 800c49a:	2b04      	cmp	r3, #4
 800c49c:	d02b      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c49e:	683b      	ldr	r3, [r7, #0]
 800c4a0:	2b08      	cmp	r3, #8
 800c4a2:	d028      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c4a4:	683b      	ldr	r3, [r7, #0]
 800c4a6:	2b0c      	cmp	r3, #12
 800c4a8:	d025      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c4aa:	683b      	ldr	r3, [r7, #0]
 800c4ac:	2b10      	cmp	r3, #16
 800c4ae:	d022      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c4b0:	683b      	ldr	r3, [r7, #0]
 800c4b2:	2b14      	cmp	r3, #20
 800c4b4:	d01f      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	4a57      	ldr	r2, [pc, #348]	@ (800c618 <HAL_TIM_PWM_Stop+0x258>)
 800c4bc:	4293      	cmp	r3, r2
 800c4be:	d105      	bne.n	800c4cc <HAL_TIM_PWM_Stop+0x10c>
 800c4c0:	683b      	ldr	r3, [r7, #0]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d017      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c4c6:	683b      	ldr	r3, [r7, #0]
 800c4c8:	2b04      	cmp	r3, #4
 800c4ca:	d014      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	4a52      	ldr	r2, [pc, #328]	@ (800c61c <HAL_TIM_PWM_Stop+0x25c>)
 800c4d2:	4293      	cmp	r3, r2
 800c4d4:	d102      	bne.n	800c4dc <HAL_TIM_PWM_Stop+0x11c>
 800c4d6:	683b      	ldr	r3, [r7, #0]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d00c      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	4a4f      	ldr	r2, [pc, #316]	@ (800c620 <HAL_TIM_PWM_Stop+0x260>)
 800c4e2:	4293      	cmp	r3, r2
 800c4e4:	d102      	bne.n	800c4ec <HAL_TIM_PWM_Stop+0x12c>
 800c4e6:	683b      	ldr	r3, [r7, #0]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d004      	beq.n	800c4f6 <HAL_TIM_PWM_Stop+0x136>
 800c4ec:	f240 51f2 	movw	r1, #1522	@ 0x5f2
 800c4f0:	484c      	ldr	r0, [pc, #304]	@ (800c624 <HAL_TIM_PWM_Stop+0x264>)
 800c4f2:	f7fa f889 	bl	8006608 <assert_failed>

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	2200      	movs	r2, #0
 800c4fc:	6839      	ldr	r1, [r7, #0]
 800c4fe:	4618      	mov	r0, r3
 800c500:	f001 fefe 	bl	800e300 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	4a3e      	ldr	r2, [pc, #248]	@ (800c604 <HAL_TIM_PWM_Stop+0x244>)
 800c50a:	4293      	cmp	r3, r2
 800c50c:	d013      	beq.n	800c536 <HAL_TIM_PWM_Stop+0x176>
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	4a40      	ldr	r2, [pc, #256]	@ (800c614 <HAL_TIM_PWM_Stop+0x254>)
 800c514:	4293      	cmp	r3, r2
 800c516:	d00e      	beq.n	800c536 <HAL_TIM_PWM_Stop+0x176>
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	4a3e      	ldr	r2, [pc, #248]	@ (800c618 <HAL_TIM_PWM_Stop+0x258>)
 800c51e:	4293      	cmp	r3, r2
 800c520:	d009      	beq.n	800c536 <HAL_TIM_PWM_Stop+0x176>
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	4a3d      	ldr	r2, [pc, #244]	@ (800c61c <HAL_TIM_PWM_Stop+0x25c>)
 800c528:	4293      	cmp	r3, r2
 800c52a:	d004      	beq.n	800c536 <HAL_TIM_PWM_Stop+0x176>
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	4a3b      	ldr	r2, [pc, #236]	@ (800c620 <HAL_TIM_PWM_Stop+0x260>)
 800c532:	4293      	cmp	r3, r2
 800c534:	d101      	bne.n	800c53a <HAL_TIM_PWM_Stop+0x17a>
 800c536:	2301      	movs	r3, #1
 800c538:	e000      	b.n	800c53c <HAL_TIM_PWM_Stop+0x17c>
 800c53a:	2300      	movs	r3, #0
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d017      	beq.n	800c570 <HAL_TIM_PWM_Stop+0x1b0>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	6a1a      	ldr	r2, [r3, #32]
 800c546:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c54a:	4013      	ands	r3, r2
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d10f      	bne.n	800c570 <HAL_TIM_PWM_Stop+0x1b0>
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	6a1a      	ldr	r2, [r3, #32]
 800c556:	f240 4344 	movw	r3, #1092	@ 0x444
 800c55a:	4013      	ands	r3, r2
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d107      	bne.n	800c570 <HAL_TIM_PWM_Stop+0x1b0>
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c56e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	6a1a      	ldr	r2, [r3, #32]
 800c576:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c57a:	4013      	ands	r3, r2
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d10f      	bne.n	800c5a0 <HAL_TIM_PWM_Stop+0x1e0>
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	6a1a      	ldr	r2, [r3, #32]
 800c586:	f240 4344 	movw	r3, #1092	@ 0x444
 800c58a:	4013      	ands	r3, r2
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d107      	bne.n	800c5a0 <HAL_TIM_PWM_Stop+0x1e0>
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	681a      	ldr	r2, [r3, #0]
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	f022 0201 	bic.w	r2, r2, #1
 800c59e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c5a0:	683b      	ldr	r3, [r7, #0]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d104      	bne.n	800c5b0 <HAL_TIM_PWM_Stop+0x1f0>
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	2201      	movs	r2, #1
 800c5aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c5ae:	e023      	b.n	800c5f8 <HAL_TIM_PWM_Stop+0x238>
 800c5b0:	683b      	ldr	r3, [r7, #0]
 800c5b2:	2b04      	cmp	r3, #4
 800c5b4:	d104      	bne.n	800c5c0 <HAL_TIM_PWM_Stop+0x200>
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	2201      	movs	r2, #1
 800c5ba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c5be:	e01b      	b.n	800c5f8 <HAL_TIM_PWM_Stop+0x238>
 800c5c0:	683b      	ldr	r3, [r7, #0]
 800c5c2:	2b08      	cmp	r3, #8
 800c5c4:	d104      	bne.n	800c5d0 <HAL_TIM_PWM_Stop+0x210>
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	2201      	movs	r2, #1
 800c5ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c5ce:	e013      	b.n	800c5f8 <HAL_TIM_PWM_Stop+0x238>
 800c5d0:	683b      	ldr	r3, [r7, #0]
 800c5d2:	2b0c      	cmp	r3, #12
 800c5d4:	d104      	bne.n	800c5e0 <HAL_TIM_PWM_Stop+0x220>
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	2201      	movs	r2, #1
 800c5da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c5de:	e00b      	b.n	800c5f8 <HAL_TIM_PWM_Stop+0x238>
 800c5e0:	683b      	ldr	r3, [r7, #0]
 800c5e2:	2b10      	cmp	r3, #16
 800c5e4:	d104      	bne.n	800c5f0 <HAL_TIM_PWM_Stop+0x230>
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	2201      	movs	r2, #1
 800c5ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c5ee:	e003      	b.n	800c5f8 <HAL_TIM_PWM_Stop+0x238>
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	2201      	movs	r2, #1
 800c5f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800c5f8:	2300      	movs	r3, #0
}
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	3708      	adds	r7, #8
 800c5fe:	46bd      	mov	sp, r7
 800c600:	bd80      	pop	{r7, pc}
 800c602:	bf00      	nop
 800c604:	40012c00 	.word	0x40012c00
 800c608:	40000400 	.word	0x40000400
 800c60c:	40000800 	.word	0x40000800
 800c610:	40000c00 	.word	0x40000c00
 800c614:	40013400 	.word	0x40013400
 800c618:	40014000 	.word	0x40014000
 800c61c:	40014400 	.word	0x40014400
 800c620:	40014800 	.word	0x40014800
 800c624:	08011200 	.word	0x08011200

0800c628 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800c628:	b580      	push	{r7, lr}
 800c62a:	b086      	sub	sp, #24
 800c62c:	af00      	add	r7, sp, #0
 800c62e:	6078      	str	r0, [r7, #4]
 800c630:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	2b00      	cmp	r3, #0
 800c636:	d101      	bne.n	800c63c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c638:	2301      	movs	r3, #1
 800c63a:	e1b0      	b.n	800c99e <HAL_TIM_Encoder_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	4a7f      	ldr	r2, [pc, #508]	@ (800c840 <HAL_TIM_Encoder_Init+0x218>)
 800c642:	4293      	cmp	r3, r2
 800c644:	d01d      	beq.n	800c682 <HAL_TIM_Encoder_Init+0x5a>
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c64e:	d018      	beq.n	800c682 <HAL_TIM_Encoder_Init+0x5a>
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	4a7b      	ldr	r2, [pc, #492]	@ (800c844 <HAL_TIM_Encoder_Init+0x21c>)
 800c656:	4293      	cmp	r3, r2
 800c658:	d013      	beq.n	800c682 <HAL_TIM_Encoder_Init+0x5a>
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	4a7a      	ldr	r2, [pc, #488]	@ (800c848 <HAL_TIM_Encoder_Init+0x220>)
 800c660:	4293      	cmp	r3, r2
 800c662:	d00e      	beq.n	800c682 <HAL_TIM_Encoder_Init+0x5a>
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	4a78      	ldr	r2, [pc, #480]	@ (800c84c <HAL_TIM_Encoder_Init+0x224>)
 800c66a:	4293      	cmp	r3, r2
 800c66c:	d009      	beq.n	800c682 <HAL_TIM_Encoder_Init+0x5a>
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	4a77      	ldr	r2, [pc, #476]	@ (800c850 <HAL_TIM_Encoder_Init+0x228>)
 800c674:	4293      	cmp	r3, r2
 800c676:	d004      	beq.n	800c682 <HAL_TIM_Encoder_Init+0x5a>
 800c678:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 800c67c:	4875      	ldr	r0, [pc, #468]	@ (800c854 <HAL_TIM_Encoder_Init+0x22c>)
 800c67e:	f7f9 ffc3 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	689b      	ldr	r3, [r3, #8]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d014      	beq.n	800c6b4 <HAL_TIM_Encoder_Init+0x8c>
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	689b      	ldr	r3, [r3, #8]
 800c68e:	2b10      	cmp	r3, #16
 800c690:	d010      	beq.n	800c6b4 <HAL_TIM_Encoder_Init+0x8c>
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	689b      	ldr	r3, [r3, #8]
 800c696:	2b20      	cmp	r3, #32
 800c698:	d00c      	beq.n	800c6b4 <HAL_TIM_Encoder_Init+0x8c>
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	689b      	ldr	r3, [r3, #8]
 800c69e:	2b40      	cmp	r3, #64	@ 0x40
 800c6a0:	d008      	beq.n	800c6b4 <HAL_TIM_Encoder_Init+0x8c>
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	689b      	ldr	r3, [r3, #8]
 800c6a6:	2b60      	cmp	r3, #96	@ 0x60
 800c6a8:	d004      	beq.n	800c6b4 <HAL_TIM_Encoder_Init+0x8c>
 800c6aa:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 800c6ae:	4869      	ldr	r0, [pc, #420]	@ (800c854 <HAL_TIM_Encoder_Init+0x22c>)
 800c6b0:	f7f9 ffaa 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	691b      	ldr	r3, [r3, #16]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d00e      	beq.n	800c6da <HAL_TIM_Encoder_Init+0xb2>
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	691b      	ldr	r3, [r3, #16]
 800c6c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c6c4:	d009      	beq.n	800c6da <HAL_TIM_Encoder_Init+0xb2>
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	691b      	ldr	r3, [r3, #16]
 800c6ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c6ce:	d004      	beq.n	800c6da <HAL_TIM_Encoder_Init+0xb2>
 800c6d0:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 800c6d4:	485f      	ldr	r0, [pc, #380]	@ (800c854 <HAL_TIM_Encoder_Init+0x22c>)
 800c6d6:	f7f9 ff97 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	699b      	ldr	r3, [r3, #24]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d008      	beq.n	800c6f4 <HAL_TIM_Encoder_Init+0xcc>
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	699b      	ldr	r3, [r3, #24]
 800c6e6:	2b80      	cmp	r3, #128	@ 0x80
 800c6e8:	d004      	beq.n	800c6f4 <HAL_TIM_Encoder_Init+0xcc>
 800c6ea:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 800c6ee:	4859      	ldr	r0, [pc, #356]	@ (800c854 <HAL_TIM_Encoder_Init+0x22c>)
 800c6f0:	f7f9 ff8a 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 800c6f4:	683b      	ldr	r3, [r7, #0]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	2b01      	cmp	r3, #1
 800c6fa:	d00c      	beq.n	800c716 <HAL_TIM_Encoder_Init+0xee>
 800c6fc:	683b      	ldr	r3, [r7, #0]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	2b02      	cmp	r3, #2
 800c702:	d008      	beq.n	800c716 <HAL_TIM_Encoder_Init+0xee>
 800c704:	683b      	ldr	r3, [r7, #0]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	2b03      	cmp	r3, #3
 800c70a:	d004      	beq.n	800c716 <HAL_TIM_Encoder_Init+0xee>
 800c70c:	f640 31e7 	movw	r1, #3047	@ 0xbe7
 800c710:	4850      	ldr	r0, [pc, #320]	@ (800c854 <HAL_TIM_Encoder_Init+0x22c>)
 800c712:	f7f9 ff79 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 800c716:	683b      	ldr	r3, [r7, #0]
 800c718:	689b      	ldr	r3, [r3, #8]
 800c71a:	2b01      	cmp	r3, #1
 800c71c:	d00c      	beq.n	800c738 <HAL_TIM_Encoder_Init+0x110>
 800c71e:	683b      	ldr	r3, [r7, #0]
 800c720:	689b      	ldr	r3, [r3, #8]
 800c722:	2b02      	cmp	r3, #2
 800c724:	d008      	beq.n	800c738 <HAL_TIM_Encoder_Init+0x110>
 800c726:	683b      	ldr	r3, [r7, #0]
 800c728:	689b      	ldr	r3, [r3, #8]
 800c72a:	2b03      	cmp	r3, #3
 800c72c:	d004      	beq.n	800c738 <HAL_TIM_Encoder_Init+0x110>
 800c72e:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 800c732:	4848      	ldr	r0, [pc, #288]	@ (800c854 <HAL_TIM_Encoder_Init+0x22c>)
 800c734:	f7f9 ff68 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 800c738:	683b      	ldr	r3, [r7, #0]
 800c73a:	699b      	ldr	r3, [r3, #24]
 800c73c:	2b01      	cmp	r3, #1
 800c73e:	d00c      	beq.n	800c75a <HAL_TIM_Encoder_Init+0x132>
 800c740:	683b      	ldr	r3, [r7, #0]
 800c742:	699b      	ldr	r3, [r3, #24]
 800c744:	2b02      	cmp	r3, #2
 800c746:	d008      	beq.n	800c75a <HAL_TIM_Encoder_Init+0x132>
 800c748:	683b      	ldr	r3, [r7, #0]
 800c74a:	699b      	ldr	r3, [r3, #24]
 800c74c:	2b03      	cmp	r3, #3
 800c74e:	d004      	beq.n	800c75a <HAL_TIM_Encoder_Init+0x132>
 800c750:	f640 31e9 	movw	r1, #3049	@ 0xbe9
 800c754:	483f      	ldr	r0, [pc, #252]	@ (800c854 <HAL_TIM_Encoder_Init+0x22c>)
 800c756:	f7f9 ff57 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 800c75a:	683b      	ldr	r3, [r7, #0]
 800c75c:	685b      	ldr	r3, [r3, #4]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d008      	beq.n	800c774 <HAL_TIM_Encoder_Init+0x14c>
 800c762:	683b      	ldr	r3, [r7, #0]
 800c764:	685b      	ldr	r3, [r3, #4]
 800c766:	2b02      	cmp	r3, #2
 800c768:	d004      	beq.n	800c774 <HAL_TIM_Encoder_Init+0x14c>
 800c76a:	f640 31ea 	movw	r1, #3050	@ 0xbea
 800c76e:	4839      	ldr	r0, [pc, #228]	@ (800c854 <HAL_TIM_Encoder_Init+0x22c>)
 800c770:	f7f9 ff4a 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 800c774:	683b      	ldr	r3, [r7, #0]
 800c776:	695b      	ldr	r3, [r3, #20]
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d008      	beq.n	800c78e <HAL_TIM_Encoder_Init+0x166>
 800c77c:	683b      	ldr	r3, [r7, #0]
 800c77e:	695b      	ldr	r3, [r3, #20]
 800c780:	2b02      	cmp	r3, #2
 800c782:	d004      	beq.n	800c78e <HAL_TIM_Encoder_Init+0x166>
 800c784:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 800c788:	4832      	ldr	r0, [pc, #200]	@ (800c854 <HAL_TIM_Encoder_Init+0x22c>)
 800c78a:	f7f9 ff3d 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 800c78e:	683b      	ldr	r3, [r7, #0]
 800c790:	68db      	ldr	r3, [r3, #12]
 800c792:	2b00      	cmp	r3, #0
 800c794:	d010      	beq.n	800c7b8 <HAL_TIM_Encoder_Init+0x190>
 800c796:	683b      	ldr	r3, [r7, #0]
 800c798:	68db      	ldr	r3, [r3, #12]
 800c79a:	2b04      	cmp	r3, #4
 800c79c:	d00c      	beq.n	800c7b8 <HAL_TIM_Encoder_Init+0x190>
 800c79e:	683b      	ldr	r3, [r7, #0]
 800c7a0:	68db      	ldr	r3, [r3, #12]
 800c7a2:	2b08      	cmp	r3, #8
 800c7a4:	d008      	beq.n	800c7b8 <HAL_TIM_Encoder_Init+0x190>
 800c7a6:	683b      	ldr	r3, [r7, #0]
 800c7a8:	68db      	ldr	r3, [r3, #12]
 800c7aa:	2b0c      	cmp	r3, #12
 800c7ac:	d004      	beq.n	800c7b8 <HAL_TIM_Encoder_Init+0x190>
 800c7ae:	f640 31ec 	movw	r1, #3052	@ 0xbec
 800c7b2:	4828      	ldr	r0, [pc, #160]	@ (800c854 <HAL_TIM_Encoder_Init+0x22c>)
 800c7b4:	f7f9 ff28 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 800c7b8:	683b      	ldr	r3, [r7, #0]
 800c7ba:	69db      	ldr	r3, [r3, #28]
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d010      	beq.n	800c7e2 <HAL_TIM_Encoder_Init+0x1ba>
 800c7c0:	683b      	ldr	r3, [r7, #0]
 800c7c2:	69db      	ldr	r3, [r3, #28]
 800c7c4:	2b04      	cmp	r3, #4
 800c7c6:	d00c      	beq.n	800c7e2 <HAL_TIM_Encoder_Init+0x1ba>
 800c7c8:	683b      	ldr	r3, [r7, #0]
 800c7ca:	69db      	ldr	r3, [r3, #28]
 800c7cc:	2b08      	cmp	r3, #8
 800c7ce:	d008      	beq.n	800c7e2 <HAL_TIM_Encoder_Init+0x1ba>
 800c7d0:	683b      	ldr	r3, [r7, #0]
 800c7d2:	69db      	ldr	r3, [r3, #28]
 800c7d4:	2b0c      	cmp	r3, #12
 800c7d6:	d004      	beq.n	800c7e2 <HAL_TIM_Encoder_Init+0x1ba>
 800c7d8:	f640 31ed 	movw	r1, #3053	@ 0xbed
 800c7dc:	481d      	ldr	r0, [pc, #116]	@ (800c854 <HAL_TIM_Encoder_Init+0x22c>)
 800c7de:	f7f9 ff13 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	691b      	ldr	r3, [r3, #16]
 800c7e6:	2b0f      	cmp	r3, #15
 800c7e8:	d904      	bls.n	800c7f4 <HAL_TIM_Encoder_Init+0x1cc>
 800c7ea:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800c7ee:	4819      	ldr	r0, [pc, #100]	@ (800c854 <HAL_TIM_Encoder_Init+0x22c>)
 800c7f0:	f7f9 ff0a 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 800c7f4:	683b      	ldr	r3, [r7, #0]
 800c7f6:	6a1b      	ldr	r3, [r3, #32]
 800c7f8:	2b0f      	cmp	r3, #15
 800c7fa:	d904      	bls.n	800c806 <HAL_TIM_Encoder_Init+0x1de>
 800c7fc:	f640 31ef 	movw	r1, #3055	@ 0xbef
 800c800:	4814      	ldr	r0, [pc, #80]	@ (800c854 <HAL_TIM_Encoder_Init+0x22c>)
 800c802:	f7f9 ff01 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c80e:	d004      	beq.n	800c81a <HAL_TIM_Encoder_Init+0x1f2>
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	4a0d      	ldr	r2, [pc, #52]	@ (800c84c <HAL_TIM_Encoder_Init+0x224>)
 800c816:	4293      	cmp	r3, r2
 800c818:	d107      	bne.n	800c82a <HAL_TIM_Encoder_Init+0x202>
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	68db      	ldr	r3, [r3, #12]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	bf14      	ite	ne
 800c822:	2301      	movne	r3, #1
 800c824:	2300      	moveq	r3, #0
 800c826:	b2db      	uxtb	r3, r3
 800c828:	e01a      	b.n	800c860 <HAL_TIM_Encoder_Init+0x238>
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	68db      	ldr	r3, [r3, #12]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d012      	beq.n	800c858 <HAL_TIM_Encoder_Init+0x230>
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	68db      	ldr	r3, [r3, #12]
 800c836:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c83a:	d20d      	bcs.n	800c858 <HAL_TIM_Encoder_Init+0x230>
 800c83c:	2301      	movs	r3, #1
 800c83e:	e00c      	b.n	800c85a <HAL_TIM_Encoder_Init+0x232>
 800c840:	40012c00 	.word	0x40012c00
 800c844:	40000400 	.word	0x40000400
 800c848:	40000800 	.word	0x40000800
 800c84c:	40000c00 	.word	0x40000c00
 800c850:	40013400 	.word	0x40013400
 800c854:	08011200 	.word	0x08011200
 800c858:	2300      	movs	r3, #0
 800c85a:	f003 0301 	and.w	r3, r3, #1
 800c85e:	b2db      	uxtb	r3, r3
 800c860:	2b00      	cmp	r3, #0
 800c862:	d104      	bne.n	800c86e <HAL_TIM_Encoder_Init+0x246>
 800c864:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 800c868:	484f      	ldr	r0, [pc, #316]	@ (800c9a8 <HAL_TIM_Encoder_Init+0x380>)
 800c86a:	f7f9 fecd 	bl	8006608 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c874:	b2db      	uxtb	r3, r3
 800c876:	2b00      	cmp	r3, #0
 800c878:	d106      	bne.n	800c888 <HAL_TIM_Encoder_Init+0x260>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	2200      	movs	r2, #0
 800c87e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800c882:	6878      	ldr	r0, [r7, #4]
 800c884:	f7fa faaa 	bl	8006ddc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	2202      	movs	r2, #2
 800c88c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	689b      	ldr	r3, [r3, #8]
 800c896:	687a      	ldr	r2, [r7, #4]
 800c898:	6812      	ldr	r2, [r2, #0]
 800c89a:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800c89e:	f023 0307 	bic.w	r3, r3, #7
 800c8a2:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	681a      	ldr	r2, [r3, #0]
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	3304      	adds	r3, #4
 800c8ac:	4619      	mov	r1, r3
 800c8ae:	4610      	mov	r0, r2
 800c8b0:	f001 f886 	bl	800d9c0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	689b      	ldr	r3, [r3, #8]
 800c8ba:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	699b      	ldr	r3, [r3, #24]
 800c8c2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	6a1b      	ldr	r3, [r3, #32]
 800c8ca:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c8cc:	683b      	ldr	r3, [r7, #0]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	697a      	ldr	r2, [r7, #20]
 800c8d2:	4313      	orrs	r3, r2
 800c8d4:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c8d6:	693b      	ldr	r3, [r7, #16]
 800c8d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c8dc:	f023 0303 	bic.w	r3, r3, #3
 800c8e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c8e2:	683b      	ldr	r3, [r7, #0]
 800c8e4:	689a      	ldr	r2, [r3, #8]
 800c8e6:	683b      	ldr	r3, [r7, #0]
 800c8e8:	699b      	ldr	r3, [r3, #24]
 800c8ea:	021b      	lsls	r3, r3, #8
 800c8ec:	4313      	orrs	r3, r2
 800c8ee:	693a      	ldr	r2, [r7, #16]
 800c8f0:	4313      	orrs	r3, r2
 800c8f2:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c8f4:	693b      	ldr	r3, [r7, #16]
 800c8f6:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800c8fa:	f023 030c 	bic.w	r3, r3, #12
 800c8fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c900:	693b      	ldr	r3, [r7, #16]
 800c902:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c906:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c90a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	68da      	ldr	r2, [r3, #12]
 800c910:	683b      	ldr	r3, [r7, #0]
 800c912:	69db      	ldr	r3, [r3, #28]
 800c914:	021b      	lsls	r3, r3, #8
 800c916:	4313      	orrs	r3, r2
 800c918:	693a      	ldr	r2, [r7, #16]
 800c91a:	4313      	orrs	r3, r2
 800c91c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c91e:	683b      	ldr	r3, [r7, #0]
 800c920:	691b      	ldr	r3, [r3, #16]
 800c922:	011a      	lsls	r2, r3, #4
 800c924:	683b      	ldr	r3, [r7, #0]
 800c926:	6a1b      	ldr	r3, [r3, #32]
 800c928:	031b      	lsls	r3, r3, #12
 800c92a:	4313      	orrs	r3, r2
 800c92c:	693a      	ldr	r2, [r7, #16]
 800c92e:	4313      	orrs	r3, r2
 800c930:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800c938:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800c940:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c942:	683b      	ldr	r3, [r7, #0]
 800c944:	685a      	ldr	r2, [r3, #4]
 800c946:	683b      	ldr	r3, [r7, #0]
 800c948:	695b      	ldr	r3, [r3, #20]
 800c94a:	011b      	lsls	r3, r3, #4
 800c94c:	4313      	orrs	r3, r2
 800c94e:	68fa      	ldr	r2, [r7, #12]
 800c950:	4313      	orrs	r3, r2
 800c952:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	697a      	ldr	r2, [r7, #20]
 800c95a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	693a      	ldr	r2, [r7, #16]
 800c962:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	68fa      	ldr	r2, [r7, #12]
 800c96a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	2201      	movs	r2, #1
 800c970:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2201      	movs	r2, #1
 800c978:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	2201      	movs	r2, #1
 800c980:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	2201      	movs	r2, #1
 800c988:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	2201      	movs	r2, #1
 800c990:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	2201      	movs	r2, #1
 800c998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c99c:	2300      	movs	r3, #0
}
 800c99e:	4618      	mov	r0, r3
 800c9a0:	3718      	adds	r7, #24
 800c9a2:	46bd      	mov	sp, r7
 800c9a4:	bd80      	pop	{r7, pc}
 800c9a6:	bf00      	nop
 800c9a8:	08011200 	.word	0x08011200

0800c9ac <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c9ac:	b580      	push	{r7, lr}
 800c9ae:	b084      	sub	sp, #16
 800c9b0:	af00      	add	r7, sp, #0
 800c9b2:	6078      	str	r0, [r7, #4]
 800c9b4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c9bc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c9c4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c9cc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c9d4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	4a4d      	ldr	r2, [pc, #308]	@ (800cb10 <HAL_TIM_Encoder_Start+0x164>)
 800c9dc:	4293      	cmp	r3, r2
 800c9de:	d01d      	beq.n	800ca1c <HAL_TIM_Encoder_Start+0x70>
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c9e8:	d018      	beq.n	800ca1c <HAL_TIM_Encoder_Start+0x70>
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	4a49      	ldr	r2, [pc, #292]	@ (800cb14 <HAL_TIM_Encoder_Start+0x168>)
 800c9f0:	4293      	cmp	r3, r2
 800c9f2:	d013      	beq.n	800ca1c <HAL_TIM_Encoder_Start+0x70>
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	4a47      	ldr	r2, [pc, #284]	@ (800cb18 <HAL_TIM_Encoder_Start+0x16c>)
 800c9fa:	4293      	cmp	r3, r2
 800c9fc:	d00e      	beq.n	800ca1c <HAL_TIM_Encoder_Start+0x70>
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	4a46      	ldr	r2, [pc, #280]	@ (800cb1c <HAL_TIM_Encoder_Start+0x170>)
 800ca04:	4293      	cmp	r3, r2
 800ca06:	d009      	beq.n	800ca1c <HAL_TIM_Encoder_Start+0x70>
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	4a44      	ldr	r2, [pc, #272]	@ (800cb20 <HAL_TIM_Encoder_Start+0x174>)
 800ca0e:	4293      	cmp	r3, r2
 800ca10:	d004      	beq.n	800ca1c <HAL_TIM_Encoder_Start+0x70>
 800ca12:	f640 41a1 	movw	r1, #3233	@ 0xca1
 800ca16:	4843      	ldr	r0, [pc, #268]	@ (800cb24 <HAL_TIM_Encoder_Start+0x178>)
 800ca18:	f7f9 fdf6 	bl	8006608 <assert_failed>

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800ca1c:	683b      	ldr	r3, [r7, #0]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d110      	bne.n	800ca44 <HAL_TIM_Encoder_Start+0x98>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ca22:	7bfb      	ldrb	r3, [r7, #15]
 800ca24:	2b01      	cmp	r3, #1
 800ca26:	d102      	bne.n	800ca2e <HAL_TIM_Encoder_Start+0x82>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800ca28:	7b7b      	ldrb	r3, [r7, #13]
 800ca2a:	2b01      	cmp	r3, #1
 800ca2c:	d001      	beq.n	800ca32 <HAL_TIM_Encoder_Start+0x86>
    {
      return HAL_ERROR;
 800ca2e:	2301      	movs	r3, #1
 800ca30:	e069      	b.n	800cb06 <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	2202      	movs	r2, #2
 800ca36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	2202      	movs	r2, #2
 800ca3e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ca42:	e031      	b.n	800caa8 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800ca44:	683b      	ldr	r3, [r7, #0]
 800ca46:	2b04      	cmp	r3, #4
 800ca48:	d110      	bne.n	800ca6c <HAL_TIM_Encoder_Start+0xc0>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ca4a:	7bbb      	ldrb	r3, [r7, #14]
 800ca4c:	2b01      	cmp	r3, #1
 800ca4e:	d102      	bne.n	800ca56 <HAL_TIM_Encoder_Start+0xaa>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ca50:	7b3b      	ldrb	r3, [r7, #12]
 800ca52:	2b01      	cmp	r3, #1
 800ca54:	d001      	beq.n	800ca5a <HAL_TIM_Encoder_Start+0xae>
    {
      return HAL_ERROR;
 800ca56:	2301      	movs	r3, #1
 800ca58:	e055      	b.n	800cb06 <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	2202      	movs	r2, #2
 800ca5e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	2202      	movs	r2, #2
 800ca66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ca6a:	e01d      	b.n	800caa8 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ca6c:	7bfb      	ldrb	r3, [r7, #15]
 800ca6e:	2b01      	cmp	r3, #1
 800ca70:	d108      	bne.n	800ca84 <HAL_TIM_Encoder_Start+0xd8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ca72:	7bbb      	ldrb	r3, [r7, #14]
 800ca74:	2b01      	cmp	r3, #1
 800ca76:	d105      	bne.n	800ca84 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ca78:	7b7b      	ldrb	r3, [r7, #13]
 800ca7a:	2b01      	cmp	r3, #1
 800ca7c:	d102      	bne.n	800ca84 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ca7e:	7b3b      	ldrb	r3, [r7, #12]
 800ca80:	2b01      	cmp	r3, #1
 800ca82:	d001      	beq.n	800ca88 <HAL_TIM_Encoder_Start+0xdc>
    {
      return HAL_ERROR;
 800ca84:	2301      	movs	r3, #1
 800ca86:	e03e      	b.n	800cb06 <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	2202      	movs	r2, #2
 800ca8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2202      	movs	r2, #2
 800ca94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	2202      	movs	r2, #2
 800ca9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2202      	movs	r2, #2
 800caa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800caa8:	683b      	ldr	r3, [r7, #0]
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d003      	beq.n	800cab6 <HAL_TIM_Encoder_Start+0x10a>
 800caae:	683b      	ldr	r3, [r7, #0]
 800cab0:	2b04      	cmp	r3, #4
 800cab2:	d008      	beq.n	800cac6 <HAL_TIM_Encoder_Start+0x11a>
 800cab4:	e00f      	b.n	800cad6 <HAL_TIM_Encoder_Start+0x12a>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	2201      	movs	r2, #1
 800cabc:	2100      	movs	r1, #0
 800cabe:	4618      	mov	r0, r3
 800cac0:	f001 fc1e 	bl	800e300 <TIM_CCxChannelCmd>
      break;
 800cac4:	e016      	b.n	800caf4 <HAL_TIM_Encoder_Start+0x148>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	2201      	movs	r2, #1
 800cacc:	2104      	movs	r1, #4
 800cace:	4618      	mov	r0, r3
 800cad0:	f001 fc16 	bl	800e300 <TIM_CCxChannelCmd>
      break;
 800cad4:	e00e      	b.n	800caf4 <HAL_TIM_Encoder_Start+0x148>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	2201      	movs	r2, #1
 800cadc:	2100      	movs	r1, #0
 800cade:	4618      	mov	r0, r3
 800cae0:	f001 fc0e 	bl	800e300 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	2201      	movs	r2, #1
 800caea:	2104      	movs	r1, #4
 800caec:	4618      	mov	r0, r3
 800caee:	f001 fc07 	bl	800e300 <TIM_CCxChannelCmd>
      break;
 800caf2:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	681a      	ldr	r2, [r3, #0]
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	f042 0201 	orr.w	r2, r2, #1
 800cb02:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800cb04:	2300      	movs	r3, #0
}
 800cb06:	4618      	mov	r0, r3
 800cb08:	3710      	adds	r7, #16
 800cb0a:	46bd      	mov	sp, r7
 800cb0c:	bd80      	pop	{r7, pc}
 800cb0e:	bf00      	nop
 800cb10:	40012c00 	.word	0x40012c00
 800cb14:	40000400 	.word	0x40000400
 800cb18:	40000800 	.word	0x40000800
 800cb1c:	40000c00 	.word	0x40000c00
 800cb20:	40013400 	.word	0x40013400
 800cb24:	08011200 	.word	0x08011200

0800cb28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cb28:	b580      	push	{r7, lr}
 800cb2a:	b084      	sub	sp, #16
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	68db      	ldr	r3, [r3, #12]
 800cb36:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	691b      	ldr	r3, [r3, #16]
 800cb3e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800cb40:	68bb      	ldr	r3, [r7, #8]
 800cb42:	f003 0302 	and.w	r3, r3, #2
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d020      	beq.n	800cb8c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	f003 0302 	and.w	r3, r3, #2
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d01b      	beq.n	800cb8c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	f06f 0202 	mvn.w	r2, #2
 800cb5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	2201      	movs	r2, #1
 800cb62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	699b      	ldr	r3, [r3, #24]
 800cb6a:	f003 0303 	and.w	r3, r3, #3
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d003      	beq.n	800cb7a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cb72:	6878      	ldr	r0, [r7, #4]
 800cb74:	f000 ff06 	bl	800d984 <HAL_TIM_IC_CaptureCallback>
 800cb78:	e005      	b.n	800cb86 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cb7a:	6878      	ldr	r0, [r7, #4]
 800cb7c:	f000 fef8 	bl	800d970 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cb80:	6878      	ldr	r0, [r7, #4]
 800cb82:	f000 ff09 	bl	800d998 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	2200      	movs	r2, #0
 800cb8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800cb8c:	68bb      	ldr	r3, [r7, #8]
 800cb8e:	f003 0304 	and.w	r3, r3, #4
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d020      	beq.n	800cbd8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	f003 0304 	and.w	r3, r3, #4
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d01b      	beq.n	800cbd8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	f06f 0204 	mvn.w	r2, #4
 800cba8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	2202      	movs	r2, #2
 800cbae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	699b      	ldr	r3, [r3, #24]
 800cbb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d003      	beq.n	800cbc6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cbbe:	6878      	ldr	r0, [r7, #4]
 800cbc0:	f000 fee0 	bl	800d984 <HAL_TIM_IC_CaptureCallback>
 800cbc4:	e005      	b.n	800cbd2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cbc6:	6878      	ldr	r0, [r7, #4]
 800cbc8:	f000 fed2 	bl	800d970 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cbcc:	6878      	ldr	r0, [r7, #4]
 800cbce:	f000 fee3 	bl	800d998 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	2200      	movs	r2, #0
 800cbd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800cbd8:	68bb      	ldr	r3, [r7, #8]
 800cbda:	f003 0308 	and.w	r3, r3, #8
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d020      	beq.n	800cc24 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	f003 0308 	and.w	r3, r3, #8
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d01b      	beq.n	800cc24 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	f06f 0208 	mvn.w	r2, #8
 800cbf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	2204      	movs	r2, #4
 800cbfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	69db      	ldr	r3, [r3, #28]
 800cc02:	f003 0303 	and.w	r3, r3, #3
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d003      	beq.n	800cc12 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cc0a:	6878      	ldr	r0, [r7, #4]
 800cc0c:	f000 feba 	bl	800d984 <HAL_TIM_IC_CaptureCallback>
 800cc10:	e005      	b.n	800cc1e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cc12:	6878      	ldr	r0, [r7, #4]
 800cc14:	f000 feac 	bl	800d970 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cc18:	6878      	ldr	r0, [r7, #4]
 800cc1a:	f000 febd 	bl	800d998 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	2200      	movs	r2, #0
 800cc22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800cc24:	68bb      	ldr	r3, [r7, #8]
 800cc26:	f003 0310 	and.w	r3, r3, #16
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d020      	beq.n	800cc70 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	f003 0310 	and.w	r3, r3, #16
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d01b      	beq.n	800cc70 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	f06f 0210 	mvn.w	r2, #16
 800cc40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	2208      	movs	r2, #8
 800cc46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	69db      	ldr	r3, [r3, #28]
 800cc4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d003      	beq.n	800cc5e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cc56:	6878      	ldr	r0, [r7, #4]
 800cc58:	f000 fe94 	bl	800d984 <HAL_TIM_IC_CaptureCallback>
 800cc5c:	e005      	b.n	800cc6a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cc5e:	6878      	ldr	r0, [r7, #4]
 800cc60:	f000 fe86 	bl	800d970 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cc64:	6878      	ldr	r0, [r7, #4]
 800cc66:	f000 fe97 	bl	800d998 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	2200      	movs	r2, #0
 800cc6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800cc70:	68bb      	ldr	r3, [r7, #8]
 800cc72:	f003 0301 	and.w	r3, r3, #1
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d00c      	beq.n	800cc94 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	f003 0301 	and.w	r3, r3, #1
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d007      	beq.n	800cc94 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	f06f 0201 	mvn.w	r2, #1
 800cc8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cc8e:	6878      	ldr	r0, [r7, #4]
 800cc90:	f7f8 fcde 	bl	8005650 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800cc94:	68bb      	ldr	r3, [r7, #8]
 800cc96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d104      	bne.n	800cca8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800cc9e:	68bb      	ldr	r3, [r7, #8]
 800cca0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d00c      	beq.n	800ccc2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d007      	beq.n	800ccc2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ccba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ccbc:	6878      	ldr	r0, [r7, #4]
 800ccbe:	f001 fe2f 	bl	800e920 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ccc2:	68bb      	ldr	r3, [r7, #8]
 800ccc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d00c      	beq.n	800cce6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d007      	beq.n	800cce6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ccde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800cce0:	6878      	ldr	r0, [r7, #4]
 800cce2:	f001 fe27 	bl	800e934 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800cce6:	68bb      	ldr	r3, [r7, #8]
 800cce8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d00c      	beq.n	800cd0a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d007      	beq.n	800cd0a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800cd02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cd04:	6878      	ldr	r0, [r7, #4]
 800cd06:	f000 fe51 	bl	800d9ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800cd0a:	68bb      	ldr	r3, [r7, #8]
 800cd0c:	f003 0320 	and.w	r3, r3, #32
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d00c      	beq.n	800cd2e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	f003 0320 	and.w	r3, r3, #32
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d007      	beq.n	800cd2e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	f06f 0220 	mvn.w	r2, #32
 800cd26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cd28:	6878      	ldr	r0, [r7, #4]
 800cd2a:	f001 fdef 	bl	800e90c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800cd2e:	bf00      	nop
 800cd30:	3710      	adds	r7, #16
 800cd32:	46bd      	mov	sp, r7
 800cd34:	bd80      	pop	{r7, pc}
	...

0800cd38 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b086      	sub	sp, #24
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	60f8      	str	r0, [r7, #12]
 800cd40:	60b9      	str	r1, [r7, #8]
 800cd42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cd44:	2300      	movs	r3, #0
 800cd46:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d016      	beq.n	800cd7c <HAL_TIM_PWM_ConfigChannel+0x44>
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	2b04      	cmp	r3, #4
 800cd52:	d013      	beq.n	800cd7c <HAL_TIM_PWM_ConfigChannel+0x44>
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	2b08      	cmp	r3, #8
 800cd58:	d010      	beq.n	800cd7c <HAL_TIM_PWM_ConfigChannel+0x44>
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	2b0c      	cmp	r3, #12
 800cd5e:	d00d      	beq.n	800cd7c <HAL_TIM_PWM_ConfigChannel+0x44>
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	2b10      	cmp	r3, #16
 800cd64:	d00a      	beq.n	800cd7c <HAL_TIM_PWM_ConfigChannel+0x44>
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	2b14      	cmp	r3, #20
 800cd6a:	d007      	beq.n	800cd7c <HAL_TIM_PWM_ConfigChannel+0x44>
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	2b3c      	cmp	r3, #60	@ 0x3c
 800cd70:	d004      	beq.n	800cd7c <HAL_TIM_PWM_ConfigChannel+0x44>
 800cd72:	f241 01b3 	movw	r1, #4275	@ 0x10b3
 800cd76:	488b      	ldr	r0, [pc, #556]	@ (800cfa4 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800cd78:	f7f9 fc46 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800cd7c:	68bb      	ldr	r3, [r7, #8]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	2b60      	cmp	r3, #96	@ 0x60
 800cd82:	d01c      	beq.n	800cdbe <HAL_TIM_PWM_ConfigChannel+0x86>
 800cd84:	68bb      	ldr	r3, [r7, #8]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	2b70      	cmp	r3, #112	@ 0x70
 800cd8a:	d018      	beq.n	800cdbe <HAL_TIM_PWM_ConfigChannel+0x86>
 800cd8c:	68bb      	ldr	r3, [r7, #8]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	4a85      	ldr	r2, [pc, #532]	@ (800cfa8 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800cd92:	4293      	cmp	r3, r2
 800cd94:	d013      	beq.n	800cdbe <HAL_TIM_PWM_ConfigChannel+0x86>
 800cd96:	68bb      	ldr	r3, [r7, #8]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	4a84      	ldr	r2, [pc, #528]	@ (800cfac <HAL_TIM_PWM_ConfigChannel+0x274>)
 800cd9c:	4293      	cmp	r3, r2
 800cd9e:	d00e      	beq.n	800cdbe <HAL_TIM_PWM_ConfigChannel+0x86>
 800cda0:	68bb      	ldr	r3, [r7, #8]
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	4a82      	ldr	r2, [pc, #520]	@ (800cfb0 <HAL_TIM_PWM_ConfigChannel+0x278>)
 800cda6:	4293      	cmp	r3, r2
 800cda8:	d009      	beq.n	800cdbe <HAL_TIM_PWM_ConfigChannel+0x86>
 800cdaa:	68bb      	ldr	r3, [r7, #8]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	4a81      	ldr	r2, [pc, #516]	@ (800cfb4 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800cdb0:	4293      	cmp	r3, r2
 800cdb2:	d004      	beq.n	800cdbe <HAL_TIM_PWM_ConfigChannel+0x86>
 800cdb4:	f241 01b4 	movw	r1, #4276	@ 0x10b4
 800cdb8:	487a      	ldr	r0, [pc, #488]	@ (800cfa4 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800cdba:	f7f9 fc25 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800cdbe:	68bb      	ldr	r3, [r7, #8]
 800cdc0:	689b      	ldr	r3, [r3, #8]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d008      	beq.n	800cdd8 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800cdc6:	68bb      	ldr	r3, [r7, #8]
 800cdc8:	689b      	ldr	r3, [r3, #8]
 800cdca:	2b02      	cmp	r3, #2
 800cdcc:	d004      	beq.n	800cdd8 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800cdce:	f241 01b5 	movw	r1, #4277	@ 0x10b5
 800cdd2:	4874      	ldr	r0, [pc, #464]	@ (800cfa4 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800cdd4:	f7f9 fc18 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800cdd8:	68bb      	ldr	r3, [r7, #8]
 800cdda:	691b      	ldr	r3, [r3, #16]
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d008      	beq.n	800cdf2 <HAL_TIM_PWM_ConfigChannel+0xba>
 800cde0:	68bb      	ldr	r3, [r7, #8]
 800cde2:	691b      	ldr	r3, [r3, #16]
 800cde4:	2b04      	cmp	r3, #4
 800cde6:	d004      	beq.n	800cdf2 <HAL_TIM_PWM_ConfigChannel+0xba>
 800cde8:	f241 01b6 	movw	r1, #4278	@ 0x10b6
 800cdec:	486d      	ldr	r0, [pc, #436]	@ (800cfa4 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800cdee:	f7f9 fc0b 	bl	8006608 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cdf8:	2b01      	cmp	r3, #1
 800cdfa:	d101      	bne.n	800ce00 <HAL_TIM_PWM_ConfigChannel+0xc8>
 800cdfc:	2302      	movs	r3, #2
 800cdfe:	e1d9      	b.n	800d1b4 <HAL_TIM_PWM_ConfigChannel+0x47c>
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	2201      	movs	r2, #1
 800ce04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	2b14      	cmp	r3, #20
 800ce0c:	f200 81ca 	bhi.w	800d1a4 <HAL_TIM_PWM_ConfigChannel+0x46c>
 800ce10:	a201      	add	r2, pc, #4	@ (adr r2, 800ce18 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 800ce12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce16:	bf00      	nop
 800ce18:	0800ce6d 	.word	0x0800ce6d
 800ce1c:	0800d1a5 	.word	0x0800d1a5
 800ce20:	0800d1a5 	.word	0x0800d1a5
 800ce24:	0800d1a5 	.word	0x0800d1a5
 800ce28:	0800cf11 	.word	0x0800cf11
 800ce2c:	0800d1a5 	.word	0x0800d1a5
 800ce30:	0800d1a5 	.word	0x0800d1a5
 800ce34:	0800d1a5 	.word	0x0800d1a5
 800ce38:	0800cfd9 	.word	0x0800cfd9
 800ce3c:	0800d1a5 	.word	0x0800d1a5
 800ce40:	0800d1a5 	.word	0x0800d1a5
 800ce44:	0800d1a5 	.word	0x0800d1a5
 800ce48:	0800d05f 	.word	0x0800d05f
 800ce4c:	0800d1a5 	.word	0x0800d1a5
 800ce50:	0800d1a5 	.word	0x0800d1a5
 800ce54:	0800d1a5 	.word	0x0800d1a5
 800ce58:	0800d0e7 	.word	0x0800d0e7
 800ce5c:	0800d1a5 	.word	0x0800d1a5
 800ce60:	0800d1a5 	.word	0x0800d1a5
 800ce64:	0800d1a5 	.word	0x0800d1a5
 800ce68:	0800d145 	.word	0x0800d145
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	4a51      	ldr	r2, [pc, #324]	@ (800cfb8 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800ce72:	4293      	cmp	r3, r2
 800ce74:	d02c      	beq.n	800ced0 <HAL_TIM_PWM_ConfigChannel+0x198>
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ce7e:	d027      	beq.n	800ced0 <HAL_TIM_PWM_ConfigChannel+0x198>
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	4a4d      	ldr	r2, [pc, #308]	@ (800cfbc <HAL_TIM_PWM_ConfigChannel+0x284>)
 800ce86:	4293      	cmp	r3, r2
 800ce88:	d022      	beq.n	800ced0 <HAL_TIM_PWM_ConfigChannel+0x198>
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	4a4c      	ldr	r2, [pc, #304]	@ (800cfc0 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800ce90:	4293      	cmp	r3, r2
 800ce92:	d01d      	beq.n	800ced0 <HAL_TIM_PWM_ConfigChannel+0x198>
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	4a4a      	ldr	r2, [pc, #296]	@ (800cfc4 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d018      	beq.n	800ced0 <HAL_TIM_PWM_ConfigChannel+0x198>
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	4a49      	ldr	r2, [pc, #292]	@ (800cfc8 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800cea4:	4293      	cmp	r3, r2
 800cea6:	d013      	beq.n	800ced0 <HAL_TIM_PWM_ConfigChannel+0x198>
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	4a47      	ldr	r2, [pc, #284]	@ (800cfcc <HAL_TIM_PWM_ConfigChannel+0x294>)
 800ceae:	4293      	cmp	r3, r2
 800ceb0:	d00e      	beq.n	800ced0 <HAL_TIM_PWM_ConfigChannel+0x198>
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	4a46      	ldr	r2, [pc, #280]	@ (800cfd0 <HAL_TIM_PWM_ConfigChannel+0x298>)
 800ceb8:	4293      	cmp	r3, r2
 800ceba:	d009      	beq.n	800ced0 <HAL_TIM_PWM_ConfigChannel+0x198>
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	4a44      	ldr	r2, [pc, #272]	@ (800cfd4 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 800cec2:	4293      	cmp	r3, r2
 800cec4:	d004      	beq.n	800ced0 <HAL_TIM_PWM_ConfigChannel+0x198>
 800cec6:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 800ceca:	4836      	ldr	r0, [pc, #216]	@ (800cfa4 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800cecc:	f7f9 fb9c 	bl	8006608 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	68b9      	ldr	r1, [r7, #8]
 800ced6:	4618      	mov	r0, r3
 800ced8:	f000 fe18 	bl	800db0c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	699a      	ldr	r2, [r3, #24]
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	f042 0208 	orr.w	r2, r2, #8
 800ceea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	699a      	ldr	r2, [r3, #24]
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	f022 0204 	bic.w	r2, r2, #4
 800cefa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	6999      	ldr	r1, [r3, #24]
 800cf02:	68bb      	ldr	r3, [r7, #8]
 800cf04:	691a      	ldr	r2, [r3, #16]
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	430a      	orrs	r2, r1
 800cf0c:	619a      	str	r2, [r3, #24]
      break;
 800cf0e:	e14c      	b.n	800d1aa <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	4a28      	ldr	r2, [pc, #160]	@ (800cfb8 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800cf16:	4293      	cmp	r3, r2
 800cf18:	d022      	beq.n	800cf60 <HAL_TIM_PWM_ConfigChannel+0x228>
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf22:	d01d      	beq.n	800cf60 <HAL_TIM_PWM_ConfigChannel+0x228>
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	4a24      	ldr	r2, [pc, #144]	@ (800cfbc <HAL_TIM_PWM_ConfigChannel+0x284>)
 800cf2a:	4293      	cmp	r3, r2
 800cf2c:	d018      	beq.n	800cf60 <HAL_TIM_PWM_ConfigChannel+0x228>
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	4a23      	ldr	r2, [pc, #140]	@ (800cfc0 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800cf34:	4293      	cmp	r3, r2
 800cf36:	d013      	beq.n	800cf60 <HAL_TIM_PWM_ConfigChannel+0x228>
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	4a21      	ldr	r2, [pc, #132]	@ (800cfc4 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800cf3e:	4293      	cmp	r3, r2
 800cf40:	d00e      	beq.n	800cf60 <HAL_TIM_PWM_ConfigChannel+0x228>
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	4a20      	ldr	r2, [pc, #128]	@ (800cfc8 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800cf48:	4293      	cmp	r3, r2
 800cf4a:	d009      	beq.n	800cf60 <HAL_TIM_PWM_ConfigChannel+0x228>
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	4a1e      	ldr	r2, [pc, #120]	@ (800cfcc <HAL_TIM_PWM_ConfigChannel+0x294>)
 800cf52:	4293      	cmp	r3, r2
 800cf54:	d004      	beq.n	800cf60 <HAL_TIM_PWM_ConfigChannel+0x228>
 800cf56:	f241 01d1 	movw	r1, #4305	@ 0x10d1
 800cf5a:	4812      	ldr	r0, [pc, #72]	@ (800cfa4 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800cf5c:	f7f9 fb54 	bl	8006608 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	68b9      	ldr	r1, [r7, #8]
 800cf66:	4618      	mov	r0, r3
 800cf68:	f000 fe8a 	bl	800dc80 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	699a      	ldr	r2, [r3, #24]
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cf7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	699a      	ldr	r2, [r3, #24]
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800cf8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	6999      	ldr	r1, [r3, #24]
 800cf92:	68bb      	ldr	r3, [r7, #8]
 800cf94:	691b      	ldr	r3, [r3, #16]
 800cf96:	021a      	lsls	r2, r3, #8
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	430a      	orrs	r2, r1
 800cf9e:	619a      	str	r2, [r3, #24]
      break;
 800cfa0:	e103      	b.n	800d1aa <HAL_TIM_PWM_ConfigChannel+0x472>
 800cfa2:	bf00      	nop
 800cfa4:	08011200 	.word	0x08011200
 800cfa8:	00010040 	.word	0x00010040
 800cfac:	00010050 	.word	0x00010050
 800cfb0:	00010060 	.word	0x00010060
 800cfb4:	00010070 	.word	0x00010070
 800cfb8:	40012c00 	.word	0x40012c00
 800cfbc:	40000400 	.word	0x40000400
 800cfc0:	40000800 	.word	0x40000800
 800cfc4:	40000c00 	.word	0x40000c00
 800cfc8:	40013400 	.word	0x40013400
 800cfcc:	40014000 	.word	0x40014000
 800cfd0:	40014400 	.word	0x40014400
 800cfd4:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	4a77      	ldr	r2, [pc, #476]	@ (800d1bc <HAL_TIM_PWM_ConfigChannel+0x484>)
 800cfde:	4293      	cmp	r3, r2
 800cfe0:	d01d      	beq.n	800d01e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cfea:	d018      	beq.n	800d01e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	4a73      	ldr	r2, [pc, #460]	@ (800d1c0 <HAL_TIM_PWM_ConfigChannel+0x488>)
 800cff2:	4293      	cmp	r3, r2
 800cff4:	d013      	beq.n	800d01e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	4a72      	ldr	r2, [pc, #456]	@ (800d1c4 <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800cffc:	4293      	cmp	r3, r2
 800cffe:	d00e      	beq.n	800d01e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	4a70      	ldr	r2, [pc, #448]	@ (800d1c8 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800d006:	4293      	cmp	r3, r2
 800d008:	d009      	beq.n	800d01e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	4a6f      	ldr	r2, [pc, #444]	@ (800d1cc <HAL_TIM_PWM_ConfigChannel+0x494>)
 800d010:	4293      	cmp	r3, r2
 800d012:	d004      	beq.n	800d01e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d014:	f241 01e2 	movw	r1, #4322	@ 0x10e2
 800d018:	486d      	ldr	r0, [pc, #436]	@ (800d1d0 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800d01a:	f7f9 faf5 	bl	8006608 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	68b9      	ldr	r1, [r7, #8]
 800d024:	4618      	mov	r0, r3
 800d026:	f000 fedd 	bl	800dde4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	69da      	ldr	r2, [r3, #28]
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	f042 0208 	orr.w	r2, r2, #8
 800d038:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	69da      	ldr	r2, [r3, #28]
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	f022 0204 	bic.w	r2, r2, #4
 800d048:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	69d9      	ldr	r1, [r3, #28]
 800d050:	68bb      	ldr	r3, [r7, #8]
 800d052:	691a      	ldr	r2, [r3, #16]
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	430a      	orrs	r2, r1
 800d05a:	61da      	str	r2, [r3, #28]
      break;
 800d05c:	e0a5      	b.n	800d1aa <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	4a56      	ldr	r2, [pc, #344]	@ (800d1bc <HAL_TIM_PWM_ConfigChannel+0x484>)
 800d064:	4293      	cmp	r3, r2
 800d066:	d01d      	beq.n	800d0a4 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d070:	d018      	beq.n	800d0a4 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	4a52      	ldr	r2, [pc, #328]	@ (800d1c0 <HAL_TIM_PWM_ConfigChannel+0x488>)
 800d078:	4293      	cmp	r3, r2
 800d07a:	d013      	beq.n	800d0a4 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	4a50      	ldr	r2, [pc, #320]	@ (800d1c4 <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800d082:	4293      	cmp	r3, r2
 800d084:	d00e      	beq.n	800d0a4 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	4a4f      	ldr	r2, [pc, #316]	@ (800d1c8 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800d08c:	4293      	cmp	r3, r2
 800d08e:	d009      	beq.n	800d0a4 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	4a4d      	ldr	r2, [pc, #308]	@ (800d1cc <HAL_TIM_PWM_ConfigChannel+0x494>)
 800d096:	4293      	cmp	r3, r2
 800d098:	d004      	beq.n	800d0a4 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800d09a:	f241 01f3 	movw	r1, #4339	@ 0x10f3
 800d09e:	484c      	ldr	r0, [pc, #304]	@ (800d1d0 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800d0a0:	f7f9 fab2 	bl	8006608 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	68b9      	ldr	r1, [r7, #8]
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	f000 ff4c 	bl	800df48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	69da      	ldr	r2, [r3, #28]
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d0be:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	69da      	ldr	r2, [r3, #28]
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d0ce:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	69d9      	ldr	r1, [r3, #28]
 800d0d6:	68bb      	ldr	r3, [r7, #8]
 800d0d8:	691b      	ldr	r3, [r3, #16]
 800d0da:	021a      	lsls	r2, r3, #8
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	430a      	orrs	r2, r1
 800d0e2:	61da      	str	r2, [r3, #28]
      break;
 800d0e4:	e061      	b.n	800d1aa <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	4a34      	ldr	r2, [pc, #208]	@ (800d1bc <HAL_TIM_PWM_ConfigChannel+0x484>)
 800d0ec:	4293      	cmp	r3, r2
 800d0ee:	d009      	beq.n	800d104 <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	4a35      	ldr	r2, [pc, #212]	@ (800d1cc <HAL_TIM_PWM_ConfigChannel+0x494>)
 800d0f6:	4293      	cmp	r3, r2
 800d0f8:	d004      	beq.n	800d104 <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800d0fa:	f241 1104 	movw	r1, #4356	@ 0x1104
 800d0fe:	4834      	ldr	r0, [pc, #208]	@ (800d1d0 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800d100:	f7f9 fa82 	bl	8006608 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	68b9      	ldr	r1, [r7, #8]
 800d10a:	4618      	mov	r0, r3
 800d10c:	f000 ff94 	bl	800e038 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	f042 0208 	orr.w	r2, r2, #8
 800d11e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	f022 0204 	bic.w	r2, r2, #4
 800d12e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d136:	68bb      	ldr	r3, [r7, #8]
 800d138:	691a      	ldr	r2, [r3, #16]
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	430a      	orrs	r2, r1
 800d140:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800d142:	e032      	b.n	800d1aa <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	4a1c      	ldr	r2, [pc, #112]	@ (800d1bc <HAL_TIM_PWM_ConfigChannel+0x484>)
 800d14a:	4293      	cmp	r3, r2
 800d14c:	d009      	beq.n	800d162 <HAL_TIM_PWM_ConfigChannel+0x42a>
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	4a1e      	ldr	r2, [pc, #120]	@ (800d1cc <HAL_TIM_PWM_ConfigChannel+0x494>)
 800d154:	4293      	cmp	r3, r2
 800d156:	d004      	beq.n	800d162 <HAL_TIM_PWM_ConfigChannel+0x42a>
 800d158:	f241 1115 	movw	r1, #4373	@ 0x1115
 800d15c:	481c      	ldr	r0, [pc, #112]	@ (800d1d0 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800d15e:	f7f9 fa53 	bl	8006608 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	68b9      	ldr	r1, [r7, #8]
 800d168:	4618      	mov	r0, r3
 800d16a:	f000 ffc9 	bl	800e100 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d17c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d18c:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d194:	68bb      	ldr	r3, [r7, #8]
 800d196:	691b      	ldr	r3, [r3, #16]
 800d198:	021a      	lsls	r2, r3, #8
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	430a      	orrs	r2, r1
 800d1a0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800d1a2:	e002      	b.n	800d1aa <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    default:
      status = HAL_ERROR;
 800d1a4:	2301      	movs	r3, #1
 800d1a6:	75fb      	strb	r3, [r7, #23]
      break;
 800d1a8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	2200      	movs	r2, #0
 800d1ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d1b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1b4:	4618      	mov	r0, r3
 800d1b6:	3718      	adds	r7, #24
 800d1b8:	46bd      	mov	sp, r7
 800d1ba:	bd80      	pop	{r7, pc}
 800d1bc:	40012c00 	.word	0x40012c00
 800d1c0:	40000400 	.word	0x40000400
 800d1c4:	40000800 	.word	0x40000800
 800d1c8:	40000c00 	.word	0x40000c00
 800d1cc:	40013400 	.word	0x40013400
 800d1d0:	08011200 	.word	0x08011200

0800d1d4 <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800d1d4:	b580      	push	{r7, lr}
 800d1d6:	b082      	sub	sp, #8
 800d1d8:	af00      	add	r7, sp, #0
 800d1da:	6078      	str	r0, [r7, #4]
 800d1dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	4a33      	ldr	r2, [pc, #204]	@ (800d2b0 <HAL_TIM_GenerateEvent+0xdc>)
 800d1e4:	4293      	cmp	r3, r2
 800d1e6:	d036      	beq.n	800d256 <HAL_TIM_GenerateEvent+0x82>
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d1f0:	d031      	beq.n	800d256 <HAL_TIM_GenerateEvent+0x82>
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	4a2f      	ldr	r2, [pc, #188]	@ (800d2b4 <HAL_TIM_GenerateEvent+0xe0>)
 800d1f8:	4293      	cmp	r3, r2
 800d1fa:	d02c      	beq.n	800d256 <HAL_TIM_GenerateEvent+0x82>
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	4a2d      	ldr	r2, [pc, #180]	@ (800d2b8 <HAL_TIM_GenerateEvent+0xe4>)
 800d202:	4293      	cmp	r3, r2
 800d204:	d027      	beq.n	800d256 <HAL_TIM_GenerateEvent+0x82>
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	4a2c      	ldr	r2, [pc, #176]	@ (800d2bc <HAL_TIM_GenerateEvent+0xe8>)
 800d20c:	4293      	cmp	r3, r2
 800d20e:	d022      	beq.n	800d256 <HAL_TIM_GenerateEvent+0x82>
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	4a2a      	ldr	r2, [pc, #168]	@ (800d2c0 <HAL_TIM_GenerateEvent+0xec>)
 800d216:	4293      	cmp	r3, r2
 800d218:	d01d      	beq.n	800d256 <HAL_TIM_GenerateEvent+0x82>
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	4a29      	ldr	r2, [pc, #164]	@ (800d2c4 <HAL_TIM_GenerateEvent+0xf0>)
 800d220:	4293      	cmp	r3, r2
 800d222:	d018      	beq.n	800d256 <HAL_TIM_GenerateEvent+0x82>
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	4a27      	ldr	r2, [pc, #156]	@ (800d2c8 <HAL_TIM_GenerateEvent+0xf4>)
 800d22a:	4293      	cmp	r3, r2
 800d22c:	d013      	beq.n	800d256 <HAL_TIM_GenerateEvent+0x82>
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	4a26      	ldr	r2, [pc, #152]	@ (800d2cc <HAL_TIM_GenerateEvent+0xf8>)
 800d234:	4293      	cmp	r3, r2
 800d236:	d00e      	beq.n	800d256 <HAL_TIM_GenerateEvent+0x82>
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	4a24      	ldr	r2, [pc, #144]	@ (800d2d0 <HAL_TIM_GenerateEvent+0xfc>)
 800d23e:	4293      	cmp	r3, r2
 800d240:	d009      	beq.n	800d256 <HAL_TIM_GenerateEvent+0x82>
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	4a23      	ldr	r2, [pc, #140]	@ (800d2d4 <HAL_TIM_GenerateEvent+0x100>)
 800d248:	4293      	cmp	r3, r2
 800d24a:	d004      	beq.n	800d256 <HAL_TIM_GenerateEvent+0x82>
 800d24c:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 800d250:	4821      	ldr	r0, [pc, #132]	@ (800d2d8 <HAL_TIM_GenerateEvent+0x104>)
 800d252:	f7f9 f9d9 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));
 800d256:	683b      	ldr	r3, [r7, #0]
 800d258:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d25c:	d202      	bcs.n	800d264 <HAL_TIM_GenerateEvent+0x90>
 800d25e:	683b      	ldr	r3, [r7, #0]
 800d260:	2b00      	cmp	r3, #0
 800d262:	d104      	bne.n	800d26e <HAL_TIM_GenerateEvent+0x9a>
 800d264:	f241 4181 	movw	r1, #5249	@ 0x1481
 800d268:	481b      	ldr	r0, [pc, #108]	@ (800d2d8 <HAL_TIM_GenerateEvent+0x104>)
 800d26a:	f7f9 f9cd 	bl	8006608 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d274:	2b01      	cmp	r3, #1
 800d276:	d101      	bne.n	800d27c <HAL_TIM_GenerateEvent+0xa8>
 800d278:	2302      	movs	r3, #2
 800d27a:	e014      	b.n	800d2a6 <HAL_TIM_GenerateEvent+0xd2>
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	2201      	movs	r2, #1
 800d280:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	2202      	movs	r2, #2
 800d288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	683a      	ldr	r2, [r7, #0]
 800d292:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	2201      	movs	r2, #1
 800d298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	2200      	movs	r2, #0
 800d2a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800d2a4:	2300      	movs	r3, #0
}
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	3708      	adds	r7, #8
 800d2aa:	46bd      	mov	sp, r7
 800d2ac:	bd80      	pop	{r7, pc}
 800d2ae:	bf00      	nop
 800d2b0:	40012c00 	.word	0x40012c00
 800d2b4:	40000400 	.word	0x40000400
 800d2b8:	40000800 	.word	0x40000800
 800d2bc:	40000c00 	.word	0x40000c00
 800d2c0:	40001000 	.word	0x40001000
 800d2c4:	40001400 	.word	0x40001400
 800d2c8:	40013400 	.word	0x40013400
 800d2cc:	40014000 	.word	0x40014000
 800d2d0:	40014400 	.word	0x40014400
 800d2d4:	40014800 	.word	0x40014800
 800d2d8:	08011200 	.word	0x08011200

0800d2dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d2dc:	b580      	push	{r7, lr}
 800d2de:	b084      	sub	sp, #16
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	6078      	str	r0, [r7, #4]
 800d2e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d2e6:	2300      	movs	r3, #0
 800d2e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d2f0:	2b01      	cmp	r3, #1
 800d2f2:	d101      	bne.n	800d2f8 <HAL_TIM_ConfigClockSource+0x1c>
 800d2f4:	2302      	movs	r3, #2
 800d2f6:	e329      	b.n	800d94c <HAL_TIM_ConfigClockSource+0x670>
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	2201      	movs	r2, #1
 800d2fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	2202      	movs	r2, #2
 800d304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800d308:	683b      	ldr	r3, [r7, #0]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d310:	d029      	beq.n	800d366 <HAL_TIM_ConfigClockSource+0x8a>
 800d312:	683b      	ldr	r3, [r7, #0]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	2b70      	cmp	r3, #112	@ 0x70
 800d318:	d025      	beq.n	800d366 <HAL_TIM_ConfigClockSource+0x8a>
 800d31a:	683b      	ldr	r3, [r7, #0]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d322:	d020      	beq.n	800d366 <HAL_TIM_ConfigClockSource+0x8a>
 800d324:	683b      	ldr	r3, [r7, #0]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	2b40      	cmp	r3, #64	@ 0x40
 800d32a:	d01c      	beq.n	800d366 <HAL_TIM_ConfigClockSource+0x8a>
 800d32c:	683b      	ldr	r3, [r7, #0]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	2b50      	cmp	r3, #80	@ 0x50
 800d332:	d018      	beq.n	800d366 <HAL_TIM_ConfigClockSource+0x8a>
 800d334:	683b      	ldr	r3, [r7, #0]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	2b60      	cmp	r3, #96	@ 0x60
 800d33a:	d014      	beq.n	800d366 <HAL_TIM_ConfigClockSource+0x8a>
 800d33c:	683b      	ldr	r3, [r7, #0]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	2b00      	cmp	r3, #0
 800d342:	d010      	beq.n	800d366 <HAL_TIM_ConfigClockSource+0x8a>
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	2b10      	cmp	r3, #16
 800d34a:	d00c      	beq.n	800d366 <HAL_TIM_ConfigClockSource+0x8a>
 800d34c:	683b      	ldr	r3, [r7, #0]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	2b20      	cmp	r3, #32
 800d352:	d008      	beq.n	800d366 <HAL_TIM_ConfigClockSource+0x8a>
 800d354:	683b      	ldr	r3, [r7, #0]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	2b30      	cmp	r3, #48	@ 0x30
 800d35a:	d004      	beq.n	800d366 <HAL_TIM_ConfigClockSource+0x8a>
 800d35c:	f241 5156 	movw	r1, #5462	@ 0x1556
 800d360:	4888      	ldr	r0, [pc, #544]	@ (800d584 <HAL_TIM_ConfigClockSource+0x2a8>)
 800d362:	f7f9 f951 	bl	8006608 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	689b      	ldr	r3, [r3, #8]
 800d36c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d36e:	68bb      	ldr	r3, [r7, #8]
 800d370:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d374:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800d378:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d37a:	68bb      	ldr	r3, [r7, #8]
 800d37c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d380:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	68ba      	ldr	r2, [r7, #8]
 800d388:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d392:	f000 810d 	beq.w	800d5b0 <HAL_TIM_ConfigClockSource+0x2d4>
 800d396:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d39a:	f200 82ca 	bhi.w	800d932 <HAL_TIM_ConfigClockSource+0x656>
 800d39e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d3a2:	d02d      	beq.n	800d400 <HAL_TIM_ConfigClockSource+0x124>
 800d3a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d3a8:	f200 82c3 	bhi.w	800d932 <HAL_TIM_ConfigClockSource+0x656>
 800d3ac:	2b70      	cmp	r3, #112	@ 0x70
 800d3ae:	d06f      	beq.n	800d490 <HAL_TIM_ConfigClockSource+0x1b4>
 800d3b0:	2b70      	cmp	r3, #112	@ 0x70
 800d3b2:	f200 82be 	bhi.w	800d932 <HAL_TIM_ConfigClockSource+0x656>
 800d3b6:	2b60      	cmp	r3, #96	@ 0x60
 800d3b8:	f000 81d4 	beq.w	800d764 <HAL_TIM_ConfigClockSource+0x488>
 800d3bc:	2b60      	cmp	r3, #96	@ 0x60
 800d3be:	f200 82b8 	bhi.w	800d932 <HAL_TIM_ConfigClockSource+0x656>
 800d3c2:	2b50      	cmp	r3, #80	@ 0x50
 800d3c4:	f000 8165 	beq.w	800d692 <HAL_TIM_ConfigClockSource+0x3b6>
 800d3c8:	2b50      	cmp	r3, #80	@ 0x50
 800d3ca:	f200 82b2 	bhi.w	800d932 <HAL_TIM_ConfigClockSource+0x656>
 800d3ce:	2b40      	cmp	r3, #64	@ 0x40
 800d3d0:	f000 8223 	beq.w	800d81a <HAL_TIM_ConfigClockSource+0x53e>
 800d3d4:	2b40      	cmp	r3, #64	@ 0x40
 800d3d6:	f200 82ac 	bhi.w	800d932 <HAL_TIM_ConfigClockSource+0x656>
 800d3da:	2b30      	cmp	r3, #48	@ 0x30
 800d3dc:	f000 8278 	beq.w	800d8d0 <HAL_TIM_ConfigClockSource+0x5f4>
 800d3e0:	2b30      	cmp	r3, #48	@ 0x30
 800d3e2:	f200 82a6 	bhi.w	800d932 <HAL_TIM_ConfigClockSource+0x656>
 800d3e6:	2b20      	cmp	r3, #32
 800d3e8:	f000 8272 	beq.w	800d8d0 <HAL_TIM_ConfigClockSource+0x5f4>
 800d3ec:	2b20      	cmp	r3, #32
 800d3ee:	f200 82a0 	bhi.w	800d932 <HAL_TIM_ConfigClockSource+0x656>
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	f000 826c 	beq.w	800d8d0 <HAL_TIM_ConfigClockSource+0x5f4>
 800d3f8:	2b10      	cmp	r3, #16
 800d3fa:	f000 8269 	beq.w	800d8d0 <HAL_TIM_ConfigClockSource+0x5f4>
 800d3fe:	e298      	b.n	800d932 <HAL_TIM_ConfigClockSource+0x656>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	4a60      	ldr	r2, [pc, #384]	@ (800d588 <HAL_TIM_ConfigClockSource+0x2ac>)
 800d406:	4293      	cmp	r3, r2
 800d408:	f000 8296 	beq.w	800d938 <HAL_TIM_ConfigClockSource+0x65c>
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d414:	f000 8290 	beq.w	800d938 <HAL_TIM_ConfigClockSource+0x65c>
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	4a5b      	ldr	r2, [pc, #364]	@ (800d58c <HAL_TIM_ConfigClockSource+0x2b0>)
 800d41e:	4293      	cmp	r3, r2
 800d420:	f000 828a 	beq.w	800d938 <HAL_TIM_ConfigClockSource+0x65c>
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	4a59      	ldr	r2, [pc, #356]	@ (800d590 <HAL_TIM_ConfigClockSource+0x2b4>)
 800d42a:	4293      	cmp	r3, r2
 800d42c:	f000 8284 	beq.w	800d938 <HAL_TIM_ConfigClockSource+0x65c>
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	4a57      	ldr	r2, [pc, #348]	@ (800d594 <HAL_TIM_ConfigClockSource+0x2b8>)
 800d436:	4293      	cmp	r3, r2
 800d438:	f000 827e 	beq.w	800d938 <HAL_TIM_ConfigClockSource+0x65c>
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	4a55      	ldr	r2, [pc, #340]	@ (800d598 <HAL_TIM_ConfigClockSource+0x2bc>)
 800d442:	4293      	cmp	r3, r2
 800d444:	f000 8278 	beq.w	800d938 <HAL_TIM_ConfigClockSource+0x65c>
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	4a53      	ldr	r2, [pc, #332]	@ (800d59c <HAL_TIM_ConfigClockSource+0x2c0>)
 800d44e:	4293      	cmp	r3, r2
 800d450:	f000 8272 	beq.w	800d938 <HAL_TIM_ConfigClockSource+0x65c>
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	4a51      	ldr	r2, [pc, #324]	@ (800d5a0 <HAL_TIM_ConfigClockSource+0x2c4>)
 800d45a:	4293      	cmp	r3, r2
 800d45c:	f000 826c 	beq.w	800d938 <HAL_TIM_ConfigClockSource+0x65c>
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	4a4f      	ldr	r2, [pc, #316]	@ (800d5a4 <HAL_TIM_ConfigClockSource+0x2c8>)
 800d466:	4293      	cmp	r3, r2
 800d468:	f000 8266 	beq.w	800d938 <HAL_TIM_ConfigClockSource+0x65c>
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	4a4d      	ldr	r2, [pc, #308]	@ (800d5a8 <HAL_TIM_ConfigClockSource+0x2cc>)
 800d472:	4293      	cmp	r3, r2
 800d474:	f000 8260 	beq.w	800d938 <HAL_TIM_ConfigClockSource+0x65c>
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	4a4b      	ldr	r2, [pc, #300]	@ (800d5ac <HAL_TIM_ConfigClockSource+0x2d0>)
 800d47e:	4293      	cmp	r3, r2
 800d480:	f000 825a 	beq.w	800d938 <HAL_TIM_ConfigClockSource+0x65c>
 800d484:	f241 5162 	movw	r1, #5474	@ 0x1562
 800d488:	483e      	ldr	r0, [pc, #248]	@ (800d584 <HAL_TIM_ConfigClockSource+0x2a8>)
 800d48a:	f7f9 f8bd 	bl	8006608 <assert_failed>
      break;
 800d48e:	e253      	b.n	800d938 <HAL_TIM_ConfigClockSource+0x65c>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	4a3c      	ldr	r2, [pc, #240]	@ (800d588 <HAL_TIM_ConfigClockSource+0x2ac>)
 800d496:	4293      	cmp	r3, r2
 800d498:	d022      	beq.n	800d4e0 <HAL_TIM_ConfigClockSource+0x204>
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d4a2:	d01d      	beq.n	800d4e0 <HAL_TIM_ConfigClockSource+0x204>
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	4a38      	ldr	r2, [pc, #224]	@ (800d58c <HAL_TIM_ConfigClockSource+0x2b0>)
 800d4aa:	4293      	cmp	r3, r2
 800d4ac:	d018      	beq.n	800d4e0 <HAL_TIM_ConfigClockSource+0x204>
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	4a37      	ldr	r2, [pc, #220]	@ (800d590 <HAL_TIM_ConfigClockSource+0x2b4>)
 800d4b4:	4293      	cmp	r3, r2
 800d4b6:	d013      	beq.n	800d4e0 <HAL_TIM_ConfigClockSource+0x204>
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	4a35      	ldr	r2, [pc, #212]	@ (800d594 <HAL_TIM_ConfigClockSource+0x2b8>)
 800d4be:	4293      	cmp	r3, r2
 800d4c0:	d00e      	beq.n	800d4e0 <HAL_TIM_ConfigClockSource+0x204>
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	4a36      	ldr	r2, [pc, #216]	@ (800d5a0 <HAL_TIM_ConfigClockSource+0x2c4>)
 800d4c8:	4293      	cmp	r3, r2
 800d4ca:	d009      	beq.n	800d4e0 <HAL_TIM_ConfigClockSource+0x204>
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	4a34      	ldr	r2, [pc, #208]	@ (800d5a4 <HAL_TIM_ConfigClockSource+0x2c8>)
 800d4d2:	4293      	cmp	r3, r2
 800d4d4:	d004      	beq.n	800d4e0 <HAL_TIM_ConfigClockSource+0x204>
 800d4d6:	f241 5169 	movw	r1, #5481	@ 0x1569
 800d4da:	482a      	ldr	r0, [pc, #168]	@ (800d584 <HAL_TIM_ConfigClockSource+0x2a8>)
 800d4dc:	f7f9 f894 	bl	8006608 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800d4e0:	683b      	ldr	r3, [r7, #0]
 800d4e2:	689b      	ldr	r3, [r3, #8]
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d013      	beq.n	800d510 <HAL_TIM_ConfigClockSource+0x234>
 800d4e8:	683b      	ldr	r3, [r7, #0]
 800d4ea:	689b      	ldr	r3, [r3, #8]
 800d4ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d4f0:	d00e      	beq.n	800d510 <HAL_TIM_ConfigClockSource+0x234>
 800d4f2:	683b      	ldr	r3, [r7, #0]
 800d4f4:	689b      	ldr	r3, [r3, #8]
 800d4f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d4fa:	d009      	beq.n	800d510 <HAL_TIM_ConfigClockSource+0x234>
 800d4fc:	683b      	ldr	r3, [r7, #0]
 800d4fe:	689b      	ldr	r3, [r3, #8]
 800d500:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d504:	d004      	beq.n	800d510 <HAL_TIM_ConfigClockSource+0x234>
 800d506:	f241 516c 	movw	r1, #5484	@ 0x156c
 800d50a:	481e      	ldr	r0, [pc, #120]	@ (800d584 <HAL_TIM_ConfigClockSource+0x2a8>)
 800d50c:	f7f9 f87c 	bl	8006608 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d510:	683b      	ldr	r3, [r7, #0]
 800d512:	685b      	ldr	r3, [r3, #4]
 800d514:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d518:	d014      	beq.n	800d544 <HAL_TIM_ConfigClockSource+0x268>
 800d51a:	683b      	ldr	r3, [r7, #0]
 800d51c:	685b      	ldr	r3, [r3, #4]
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d010      	beq.n	800d544 <HAL_TIM_ConfigClockSource+0x268>
 800d522:	683b      	ldr	r3, [r7, #0]
 800d524:	685b      	ldr	r3, [r3, #4]
 800d526:	2b00      	cmp	r3, #0
 800d528:	d00c      	beq.n	800d544 <HAL_TIM_ConfigClockSource+0x268>
 800d52a:	683b      	ldr	r3, [r7, #0]
 800d52c:	685b      	ldr	r3, [r3, #4]
 800d52e:	2b02      	cmp	r3, #2
 800d530:	d008      	beq.n	800d544 <HAL_TIM_ConfigClockSource+0x268>
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	685b      	ldr	r3, [r3, #4]
 800d536:	2b0a      	cmp	r3, #10
 800d538:	d004      	beq.n	800d544 <HAL_TIM_ConfigClockSource+0x268>
 800d53a:	f241 516d 	movw	r1, #5485	@ 0x156d
 800d53e:	4811      	ldr	r0, [pc, #68]	@ (800d584 <HAL_TIM_ConfigClockSource+0x2a8>)
 800d540:	f7f9 f862 	bl	8006608 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d544:	683b      	ldr	r3, [r7, #0]
 800d546:	68db      	ldr	r3, [r3, #12]
 800d548:	2b0f      	cmp	r3, #15
 800d54a:	d904      	bls.n	800d556 <HAL_TIM_ConfigClockSource+0x27a>
 800d54c:	f241 516e 	movw	r1, #5486	@ 0x156e
 800d550:	480c      	ldr	r0, [pc, #48]	@ (800d584 <HAL_TIM_ConfigClockSource+0x2a8>)
 800d552:	f7f9 f859 	bl	8006608 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d55a:	683b      	ldr	r3, [r7, #0]
 800d55c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d562:	683b      	ldr	r3, [r7, #0]
 800d564:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d566:	f000 feab 	bl	800e2c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	689b      	ldr	r3, [r3, #8]
 800d570:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d572:	68bb      	ldr	r3, [r7, #8]
 800d574:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800d578:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	68ba      	ldr	r2, [r7, #8]
 800d580:	609a      	str	r2, [r3, #8]
      break;
 800d582:	e1da      	b.n	800d93a <HAL_TIM_ConfigClockSource+0x65e>
 800d584:	08011200 	.word	0x08011200
 800d588:	40012c00 	.word	0x40012c00
 800d58c:	40000400 	.word	0x40000400
 800d590:	40000800 	.word	0x40000800
 800d594:	40000c00 	.word	0x40000c00
 800d598:	40001000 	.word	0x40001000
 800d59c:	40001400 	.word	0x40001400
 800d5a0:	40013400 	.word	0x40013400
 800d5a4:	40014000 	.word	0x40014000
 800d5a8:	40014400 	.word	0x40014400
 800d5ac:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	4a64      	ldr	r2, [pc, #400]	@ (800d748 <HAL_TIM_ConfigClockSource+0x46c>)
 800d5b6:	4293      	cmp	r3, r2
 800d5b8:	d01d      	beq.n	800d5f6 <HAL_TIM_ConfigClockSource+0x31a>
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d5c2:	d018      	beq.n	800d5f6 <HAL_TIM_ConfigClockSource+0x31a>
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	4a60      	ldr	r2, [pc, #384]	@ (800d74c <HAL_TIM_ConfigClockSource+0x470>)
 800d5ca:	4293      	cmp	r3, r2
 800d5cc:	d013      	beq.n	800d5f6 <HAL_TIM_ConfigClockSource+0x31a>
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	4a5f      	ldr	r2, [pc, #380]	@ (800d750 <HAL_TIM_ConfigClockSource+0x474>)
 800d5d4:	4293      	cmp	r3, r2
 800d5d6:	d00e      	beq.n	800d5f6 <HAL_TIM_ConfigClockSource+0x31a>
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	4a5d      	ldr	r2, [pc, #372]	@ (800d754 <HAL_TIM_ConfigClockSource+0x478>)
 800d5de:	4293      	cmp	r3, r2
 800d5e0:	d009      	beq.n	800d5f6 <HAL_TIM_ConfigClockSource+0x31a>
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	4a5c      	ldr	r2, [pc, #368]	@ (800d758 <HAL_TIM_ConfigClockSource+0x47c>)
 800d5e8:	4293      	cmp	r3, r2
 800d5ea:	d004      	beq.n	800d5f6 <HAL_TIM_ConfigClockSource+0x31a>
 800d5ec:	f241 5181 	movw	r1, #5505	@ 0x1581
 800d5f0:	485a      	ldr	r0, [pc, #360]	@ (800d75c <HAL_TIM_ConfigClockSource+0x480>)
 800d5f2:	f7f9 f809 	bl	8006608 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800d5f6:	683b      	ldr	r3, [r7, #0]
 800d5f8:	689b      	ldr	r3, [r3, #8]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d013      	beq.n	800d626 <HAL_TIM_ConfigClockSource+0x34a>
 800d5fe:	683b      	ldr	r3, [r7, #0]
 800d600:	689b      	ldr	r3, [r3, #8]
 800d602:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d606:	d00e      	beq.n	800d626 <HAL_TIM_ConfigClockSource+0x34a>
 800d608:	683b      	ldr	r3, [r7, #0]
 800d60a:	689b      	ldr	r3, [r3, #8]
 800d60c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d610:	d009      	beq.n	800d626 <HAL_TIM_ConfigClockSource+0x34a>
 800d612:	683b      	ldr	r3, [r7, #0]
 800d614:	689b      	ldr	r3, [r3, #8]
 800d616:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d61a:	d004      	beq.n	800d626 <HAL_TIM_ConfigClockSource+0x34a>
 800d61c:	f241 5184 	movw	r1, #5508	@ 0x1584
 800d620:	484e      	ldr	r0, [pc, #312]	@ (800d75c <HAL_TIM_ConfigClockSource+0x480>)
 800d622:	f7f8 fff1 	bl	8006608 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d626:	683b      	ldr	r3, [r7, #0]
 800d628:	685b      	ldr	r3, [r3, #4]
 800d62a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d62e:	d014      	beq.n	800d65a <HAL_TIM_ConfigClockSource+0x37e>
 800d630:	683b      	ldr	r3, [r7, #0]
 800d632:	685b      	ldr	r3, [r3, #4]
 800d634:	2b00      	cmp	r3, #0
 800d636:	d010      	beq.n	800d65a <HAL_TIM_ConfigClockSource+0x37e>
 800d638:	683b      	ldr	r3, [r7, #0]
 800d63a:	685b      	ldr	r3, [r3, #4]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d00c      	beq.n	800d65a <HAL_TIM_ConfigClockSource+0x37e>
 800d640:	683b      	ldr	r3, [r7, #0]
 800d642:	685b      	ldr	r3, [r3, #4]
 800d644:	2b02      	cmp	r3, #2
 800d646:	d008      	beq.n	800d65a <HAL_TIM_ConfigClockSource+0x37e>
 800d648:	683b      	ldr	r3, [r7, #0]
 800d64a:	685b      	ldr	r3, [r3, #4]
 800d64c:	2b0a      	cmp	r3, #10
 800d64e:	d004      	beq.n	800d65a <HAL_TIM_ConfigClockSource+0x37e>
 800d650:	f241 5185 	movw	r1, #5509	@ 0x1585
 800d654:	4841      	ldr	r0, [pc, #260]	@ (800d75c <HAL_TIM_ConfigClockSource+0x480>)
 800d656:	f7f8 ffd7 	bl	8006608 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d65a:	683b      	ldr	r3, [r7, #0]
 800d65c:	68db      	ldr	r3, [r3, #12]
 800d65e:	2b0f      	cmp	r3, #15
 800d660:	d904      	bls.n	800d66c <HAL_TIM_ConfigClockSource+0x390>
 800d662:	f241 5186 	movw	r1, #5510	@ 0x1586
 800d666:	483d      	ldr	r0, [pc, #244]	@ (800d75c <HAL_TIM_ConfigClockSource+0x480>)
 800d668:	f7f8 ffce 	bl	8006608 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d670:	683b      	ldr	r3, [r7, #0]
 800d672:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d674:	683b      	ldr	r3, [r7, #0]
 800d676:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d678:	683b      	ldr	r3, [r7, #0]
 800d67a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d67c:	f000 fe20 	bl	800e2c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	689a      	ldr	r2, [r3, #8]
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d68e:	609a      	str	r2, [r3, #8]
      break;
 800d690:	e153      	b.n	800d93a <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	4a2c      	ldr	r2, [pc, #176]	@ (800d748 <HAL_TIM_ConfigClockSource+0x46c>)
 800d698:	4293      	cmp	r3, r2
 800d69a:	d022      	beq.n	800d6e2 <HAL_TIM_ConfigClockSource+0x406>
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d6a4:	d01d      	beq.n	800d6e2 <HAL_TIM_ConfigClockSource+0x406>
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	4a28      	ldr	r2, [pc, #160]	@ (800d74c <HAL_TIM_ConfigClockSource+0x470>)
 800d6ac:	4293      	cmp	r3, r2
 800d6ae:	d018      	beq.n	800d6e2 <HAL_TIM_ConfigClockSource+0x406>
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	4a26      	ldr	r2, [pc, #152]	@ (800d750 <HAL_TIM_ConfigClockSource+0x474>)
 800d6b6:	4293      	cmp	r3, r2
 800d6b8:	d013      	beq.n	800d6e2 <HAL_TIM_ConfigClockSource+0x406>
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	4a25      	ldr	r2, [pc, #148]	@ (800d754 <HAL_TIM_ConfigClockSource+0x478>)
 800d6c0:	4293      	cmp	r3, r2
 800d6c2:	d00e      	beq.n	800d6e2 <HAL_TIM_ConfigClockSource+0x406>
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	4a23      	ldr	r2, [pc, #140]	@ (800d758 <HAL_TIM_ConfigClockSource+0x47c>)
 800d6ca:	4293      	cmp	r3, r2
 800d6cc:	d009      	beq.n	800d6e2 <HAL_TIM_ConfigClockSource+0x406>
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	4a23      	ldr	r2, [pc, #140]	@ (800d760 <HAL_TIM_ConfigClockSource+0x484>)
 800d6d4:	4293      	cmp	r3, r2
 800d6d6:	d004      	beq.n	800d6e2 <HAL_TIM_ConfigClockSource+0x406>
 800d6d8:	f241 5195 	movw	r1, #5525	@ 0x1595
 800d6dc:	481f      	ldr	r0, [pc, #124]	@ (800d75c <HAL_TIM_ConfigClockSource+0x480>)
 800d6de:	f7f8 ff93 	bl	8006608 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d6e2:	683b      	ldr	r3, [r7, #0]
 800d6e4:	685b      	ldr	r3, [r3, #4]
 800d6e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d6ea:	d014      	beq.n	800d716 <HAL_TIM_ConfigClockSource+0x43a>
 800d6ec:	683b      	ldr	r3, [r7, #0]
 800d6ee:	685b      	ldr	r3, [r3, #4]
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d010      	beq.n	800d716 <HAL_TIM_ConfigClockSource+0x43a>
 800d6f4:	683b      	ldr	r3, [r7, #0]
 800d6f6:	685b      	ldr	r3, [r3, #4]
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d00c      	beq.n	800d716 <HAL_TIM_ConfigClockSource+0x43a>
 800d6fc:	683b      	ldr	r3, [r7, #0]
 800d6fe:	685b      	ldr	r3, [r3, #4]
 800d700:	2b02      	cmp	r3, #2
 800d702:	d008      	beq.n	800d716 <HAL_TIM_ConfigClockSource+0x43a>
 800d704:	683b      	ldr	r3, [r7, #0]
 800d706:	685b      	ldr	r3, [r3, #4]
 800d708:	2b0a      	cmp	r3, #10
 800d70a:	d004      	beq.n	800d716 <HAL_TIM_ConfigClockSource+0x43a>
 800d70c:	f241 5198 	movw	r1, #5528	@ 0x1598
 800d710:	4812      	ldr	r0, [pc, #72]	@ (800d75c <HAL_TIM_ConfigClockSource+0x480>)
 800d712:	f7f8 ff79 	bl	8006608 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	68db      	ldr	r3, [r3, #12]
 800d71a:	2b0f      	cmp	r3, #15
 800d71c:	d904      	bls.n	800d728 <HAL_TIM_ConfigClockSource+0x44c>
 800d71e:	f241 5199 	movw	r1, #5529	@ 0x1599
 800d722:	480e      	ldr	r0, [pc, #56]	@ (800d75c <HAL_TIM_ConfigClockSource+0x480>)
 800d724:	f7f8 ff70 	bl	8006608 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d72c:	683b      	ldr	r3, [r7, #0]
 800d72e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d730:	683b      	ldr	r3, [r7, #0]
 800d732:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d734:	461a      	mov	r2, r3
 800d736:	f000 fd49 	bl	800e1cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	2150      	movs	r1, #80	@ 0x50
 800d740:	4618      	mov	r0, r3
 800d742:	f000 fda2 	bl	800e28a <TIM_ITRx_SetConfig>
      break;
 800d746:	e0f8      	b.n	800d93a <HAL_TIM_ConfigClockSource+0x65e>
 800d748:	40012c00 	.word	0x40012c00
 800d74c:	40000400 	.word	0x40000400
 800d750:	40000800 	.word	0x40000800
 800d754:	40000c00 	.word	0x40000c00
 800d758:	40013400 	.word	0x40013400
 800d75c:	08011200 	.word	0x08011200
 800d760:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	4a7a      	ldr	r2, [pc, #488]	@ (800d954 <HAL_TIM_ConfigClockSource+0x678>)
 800d76a:	4293      	cmp	r3, r2
 800d76c:	d022      	beq.n	800d7b4 <HAL_TIM_ConfigClockSource+0x4d8>
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d776:	d01d      	beq.n	800d7b4 <HAL_TIM_ConfigClockSource+0x4d8>
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	4a76      	ldr	r2, [pc, #472]	@ (800d958 <HAL_TIM_ConfigClockSource+0x67c>)
 800d77e:	4293      	cmp	r3, r2
 800d780:	d018      	beq.n	800d7b4 <HAL_TIM_ConfigClockSource+0x4d8>
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	4a75      	ldr	r2, [pc, #468]	@ (800d95c <HAL_TIM_ConfigClockSource+0x680>)
 800d788:	4293      	cmp	r3, r2
 800d78a:	d013      	beq.n	800d7b4 <HAL_TIM_ConfigClockSource+0x4d8>
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	4a73      	ldr	r2, [pc, #460]	@ (800d960 <HAL_TIM_ConfigClockSource+0x684>)
 800d792:	4293      	cmp	r3, r2
 800d794:	d00e      	beq.n	800d7b4 <HAL_TIM_ConfigClockSource+0x4d8>
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	4a72      	ldr	r2, [pc, #456]	@ (800d964 <HAL_TIM_ConfigClockSource+0x688>)
 800d79c:	4293      	cmp	r3, r2
 800d79e:	d009      	beq.n	800d7b4 <HAL_TIM_ConfigClockSource+0x4d8>
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	4a70      	ldr	r2, [pc, #448]	@ (800d968 <HAL_TIM_ConfigClockSource+0x68c>)
 800d7a6:	4293      	cmp	r3, r2
 800d7a8:	d004      	beq.n	800d7b4 <HAL_TIM_ConfigClockSource+0x4d8>
 800d7aa:	f241 51a5 	movw	r1, #5541	@ 0x15a5
 800d7ae:	486f      	ldr	r0, [pc, #444]	@ (800d96c <HAL_TIM_ConfigClockSource+0x690>)
 800d7b0:	f7f8 ff2a 	bl	8006608 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d7b4:	683b      	ldr	r3, [r7, #0]
 800d7b6:	685b      	ldr	r3, [r3, #4]
 800d7b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d7bc:	d014      	beq.n	800d7e8 <HAL_TIM_ConfigClockSource+0x50c>
 800d7be:	683b      	ldr	r3, [r7, #0]
 800d7c0:	685b      	ldr	r3, [r3, #4]
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d010      	beq.n	800d7e8 <HAL_TIM_ConfigClockSource+0x50c>
 800d7c6:	683b      	ldr	r3, [r7, #0]
 800d7c8:	685b      	ldr	r3, [r3, #4]
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d00c      	beq.n	800d7e8 <HAL_TIM_ConfigClockSource+0x50c>
 800d7ce:	683b      	ldr	r3, [r7, #0]
 800d7d0:	685b      	ldr	r3, [r3, #4]
 800d7d2:	2b02      	cmp	r3, #2
 800d7d4:	d008      	beq.n	800d7e8 <HAL_TIM_ConfigClockSource+0x50c>
 800d7d6:	683b      	ldr	r3, [r7, #0]
 800d7d8:	685b      	ldr	r3, [r3, #4]
 800d7da:	2b0a      	cmp	r3, #10
 800d7dc:	d004      	beq.n	800d7e8 <HAL_TIM_ConfigClockSource+0x50c>
 800d7de:	f241 51a8 	movw	r1, #5544	@ 0x15a8
 800d7e2:	4862      	ldr	r0, [pc, #392]	@ (800d96c <HAL_TIM_ConfigClockSource+0x690>)
 800d7e4:	f7f8 ff10 	bl	8006608 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d7e8:	683b      	ldr	r3, [r7, #0]
 800d7ea:	68db      	ldr	r3, [r3, #12]
 800d7ec:	2b0f      	cmp	r3, #15
 800d7ee:	d904      	bls.n	800d7fa <HAL_TIM_ConfigClockSource+0x51e>
 800d7f0:	f241 51a9 	movw	r1, #5545	@ 0x15a9
 800d7f4:	485d      	ldr	r0, [pc, #372]	@ (800d96c <HAL_TIM_ConfigClockSource+0x690>)
 800d7f6:	f7f8 ff07 	bl	8006608 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d7fe:	683b      	ldr	r3, [r7, #0]
 800d800:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d802:	683b      	ldr	r3, [r7, #0]
 800d804:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d806:	461a      	mov	r2, r3
 800d808:	f000 fd0f 	bl	800e22a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	2160      	movs	r1, #96	@ 0x60
 800d812:	4618      	mov	r0, r3
 800d814:	f000 fd39 	bl	800e28a <TIM_ITRx_SetConfig>
      break;
 800d818:	e08f      	b.n	800d93a <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	4a4d      	ldr	r2, [pc, #308]	@ (800d954 <HAL_TIM_ConfigClockSource+0x678>)
 800d820:	4293      	cmp	r3, r2
 800d822:	d022      	beq.n	800d86a <HAL_TIM_ConfigClockSource+0x58e>
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d82c:	d01d      	beq.n	800d86a <HAL_TIM_ConfigClockSource+0x58e>
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	4a49      	ldr	r2, [pc, #292]	@ (800d958 <HAL_TIM_ConfigClockSource+0x67c>)
 800d834:	4293      	cmp	r3, r2
 800d836:	d018      	beq.n	800d86a <HAL_TIM_ConfigClockSource+0x58e>
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	4a47      	ldr	r2, [pc, #284]	@ (800d95c <HAL_TIM_ConfigClockSource+0x680>)
 800d83e:	4293      	cmp	r3, r2
 800d840:	d013      	beq.n	800d86a <HAL_TIM_ConfigClockSource+0x58e>
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	4a46      	ldr	r2, [pc, #280]	@ (800d960 <HAL_TIM_ConfigClockSource+0x684>)
 800d848:	4293      	cmp	r3, r2
 800d84a:	d00e      	beq.n	800d86a <HAL_TIM_ConfigClockSource+0x58e>
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	4a44      	ldr	r2, [pc, #272]	@ (800d964 <HAL_TIM_ConfigClockSource+0x688>)
 800d852:	4293      	cmp	r3, r2
 800d854:	d009      	beq.n	800d86a <HAL_TIM_ConfigClockSource+0x58e>
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	4a43      	ldr	r2, [pc, #268]	@ (800d968 <HAL_TIM_ConfigClockSource+0x68c>)
 800d85c:	4293      	cmp	r3, r2
 800d85e:	d004      	beq.n	800d86a <HAL_TIM_ConfigClockSource+0x58e>
 800d860:	f241 51b5 	movw	r1, #5557	@ 0x15b5
 800d864:	4841      	ldr	r0, [pc, #260]	@ (800d96c <HAL_TIM_ConfigClockSource+0x690>)
 800d866:	f7f8 fecf 	bl	8006608 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d86a:	683b      	ldr	r3, [r7, #0]
 800d86c:	685b      	ldr	r3, [r3, #4]
 800d86e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d872:	d014      	beq.n	800d89e <HAL_TIM_ConfigClockSource+0x5c2>
 800d874:	683b      	ldr	r3, [r7, #0]
 800d876:	685b      	ldr	r3, [r3, #4]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d010      	beq.n	800d89e <HAL_TIM_ConfigClockSource+0x5c2>
 800d87c:	683b      	ldr	r3, [r7, #0]
 800d87e:	685b      	ldr	r3, [r3, #4]
 800d880:	2b00      	cmp	r3, #0
 800d882:	d00c      	beq.n	800d89e <HAL_TIM_ConfigClockSource+0x5c2>
 800d884:	683b      	ldr	r3, [r7, #0]
 800d886:	685b      	ldr	r3, [r3, #4]
 800d888:	2b02      	cmp	r3, #2
 800d88a:	d008      	beq.n	800d89e <HAL_TIM_ConfigClockSource+0x5c2>
 800d88c:	683b      	ldr	r3, [r7, #0]
 800d88e:	685b      	ldr	r3, [r3, #4]
 800d890:	2b0a      	cmp	r3, #10
 800d892:	d004      	beq.n	800d89e <HAL_TIM_ConfigClockSource+0x5c2>
 800d894:	f241 51b8 	movw	r1, #5560	@ 0x15b8
 800d898:	4834      	ldr	r0, [pc, #208]	@ (800d96c <HAL_TIM_ConfigClockSource+0x690>)
 800d89a:	f7f8 feb5 	bl	8006608 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d89e:	683b      	ldr	r3, [r7, #0]
 800d8a0:	68db      	ldr	r3, [r3, #12]
 800d8a2:	2b0f      	cmp	r3, #15
 800d8a4:	d904      	bls.n	800d8b0 <HAL_TIM_ConfigClockSource+0x5d4>
 800d8a6:	f241 51b9 	movw	r1, #5561	@ 0x15b9
 800d8aa:	4830      	ldr	r0, [pc, #192]	@ (800d96c <HAL_TIM_ConfigClockSource+0x690>)
 800d8ac:	f7f8 feac 	bl	8006608 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d8b4:	683b      	ldr	r3, [r7, #0]
 800d8b6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d8b8:	683b      	ldr	r3, [r7, #0]
 800d8ba:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d8bc:	461a      	mov	r2, r3
 800d8be:	f000 fc85 	bl	800e1cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	2140      	movs	r1, #64	@ 0x40
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	f000 fcde 	bl	800e28a <TIM_ITRx_SetConfig>
      break;
 800d8ce:	e034      	b.n	800d93a <HAL_TIM_ConfigClockSource+0x65e>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	4a1f      	ldr	r2, [pc, #124]	@ (800d954 <HAL_TIM_ConfigClockSource+0x678>)
 800d8d6:	4293      	cmp	r3, r2
 800d8d8:	d022      	beq.n	800d920 <HAL_TIM_ConfigClockSource+0x644>
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d8e2:	d01d      	beq.n	800d920 <HAL_TIM_ConfigClockSource+0x644>
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	4a1b      	ldr	r2, [pc, #108]	@ (800d958 <HAL_TIM_ConfigClockSource+0x67c>)
 800d8ea:	4293      	cmp	r3, r2
 800d8ec:	d018      	beq.n	800d920 <HAL_TIM_ConfigClockSource+0x644>
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	4a1a      	ldr	r2, [pc, #104]	@ (800d95c <HAL_TIM_ConfigClockSource+0x680>)
 800d8f4:	4293      	cmp	r3, r2
 800d8f6:	d013      	beq.n	800d920 <HAL_TIM_ConfigClockSource+0x644>
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	4a18      	ldr	r2, [pc, #96]	@ (800d960 <HAL_TIM_ConfigClockSource+0x684>)
 800d8fe:	4293      	cmp	r3, r2
 800d900:	d00e      	beq.n	800d920 <HAL_TIM_ConfigClockSource+0x644>
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	4a17      	ldr	r2, [pc, #92]	@ (800d964 <HAL_TIM_ConfigClockSource+0x688>)
 800d908:	4293      	cmp	r3, r2
 800d90a:	d009      	beq.n	800d920 <HAL_TIM_ConfigClockSource+0x644>
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	4a15      	ldr	r2, [pc, #84]	@ (800d968 <HAL_TIM_ConfigClockSource+0x68c>)
 800d912:	4293      	cmp	r3, r2
 800d914:	d004      	beq.n	800d920 <HAL_TIM_ConfigClockSource+0x644>
 800d916:	f241 51c8 	movw	r1, #5576	@ 0x15c8
 800d91a:	4814      	ldr	r0, [pc, #80]	@ (800d96c <HAL_TIM_ConfigClockSource+0x690>)
 800d91c:	f7f8 fe74 	bl	8006608 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681a      	ldr	r2, [r3, #0]
 800d924:	683b      	ldr	r3, [r7, #0]
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	4619      	mov	r1, r3
 800d92a:	4610      	mov	r0, r2
 800d92c:	f000 fcad 	bl	800e28a <TIM_ITRx_SetConfig>
      break;
 800d930:	e003      	b.n	800d93a <HAL_TIM_ConfigClockSource+0x65e>
    }

    default:
      status = HAL_ERROR;
 800d932:	2301      	movs	r3, #1
 800d934:	73fb      	strb	r3, [r7, #15]
      break;
 800d936:	e000      	b.n	800d93a <HAL_TIM_ConfigClockSource+0x65e>
      break;
 800d938:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	2201      	movs	r2, #1
 800d93e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	2200      	movs	r2, #0
 800d946:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d94a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d94c:	4618      	mov	r0, r3
 800d94e:	3710      	adds	r7, #16
 800d950:	46bd      	mov	sp, r7
 800d952:	bd80      	pop	{r7, pc}
 800d954:	40012c00 	.word	0x40012c00
 800d958:	40000400 	.word	0x40000400
 800d95c:	40000800 	.word	0x40000800
 800d960:	40000c00 	.word	0x40000c00
 800d964:	40013400 	.word	0x40013400
 800d968:	40014000 	.word	0x40014000
 800d96c:	08011200 	.word	0x08011200

0800d970 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d970:	b480      	push	{r7}
 800d972:	b083      	sub	sp, #12
 800d974:	af00      	add	r7, sp, #0
 800d976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d978:	bf00      	nop
 800d97a:	370c      	adds	r7, #12
 800d97c:	46bd      	mov	sp, r7
 800d97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d982:	4770      	bx	lr

0800d984 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d984:	b480      	push	{r7}
 800d986:	b083      	sub	sp, #12
 800d988:	af00      	add	r7, sp, #0
 800d98a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d98c:	bf00      	nop
 800d98e:	370c      	adds	r7, #12
 800d990:	46bd      	mov	sp, r7
 800d992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d996:	4770      	bx	lr

0800d998 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d998:	b480      	push	{r7}
 800d99a:	b083      	sub	sp, #12
 800d99c:	af00      	add	r7, sp, #0
 800d99e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d9a0:	bf00      	nop
 800d9a2:	370c      	adds	r7, #12
 800d9a4:	46bd      	mov	sp, r7
 800d9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9aa:	4770      	bx	lr

0800d9ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d9ac:	b480      	push	{r7}
 800d9ae:	b083      	sub	sp, #12
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d9b4:	bf00      	nop
 800d9b6:	370c      	adds	r7, #12
 800d9b8:	46bd      	mov	sp, r7
 800d9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9be:	4770      	bx	lr

0800d9c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d9c0:	b480      	push	{r7}
 800d9c2:	b085      	sub	sp, #20
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	6078      	str	r0, [r7, #4]
 800d9c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	4a46      	ldr	r2, [pc, #280]	@ (800daec <TIM_Base_SetConfig+0x12c>)
 800d9d4:	4293      	cmp	r3, r2
 800d9d6:	d013      	beq.n	800da00 <TIM_Base_SetConfig+0x40>
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d9de:	d00f      	beq.n	800da00 <TIM_Base_SetConfig+0x40>
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	4a43      	ldr	r2, [pc, #268]	@ (800daf0 <TIM_Base_SetConfig+0x130>)
 800d9e4:	4293      	cmp	r3, r2
 800d9e6:	d00b      	beq.n	800da00 <TIM_Base_SetConfig+0x40>
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	4a42      	ldr	r2, [pc, #264]	@ (800daf4 <TIM_Base_SetConfig+0x134>)
 800d9ec:	4293      	cmp	r3, r2
 800d9ee:	d007      	beq.n	800da00 <TIM_Base_SetConfig+0x40>
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	4a41      	ldr	r2, [pc, #260]	@ (800daf8 <TIM_Base_SetConfig+0x138>)
 800d9f4:	4293      	cmp	r3, r2
 800d9f6:	d003      	beq.n	800da00 <TIM_Base_SetConfig+0x40>
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	4a40      	ldr	r2, [pc, #256]	@ (800dafc <TIM_Base_SetConfig+0x13c>)
 800d9fc:	4293      	cmp	r3, r2
 800d9fe:	d108      	bne.n	800da12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800da06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800da08:	683b      	ldr	r3, [r7, #0]
 800da0a:	685b      	ldr	r3, [r3, #4]
 800da0c:	68fa      	ldr	r2, [r7, #12]
 800da0e:	4313      	orrs	r3, r2
 800da10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	4a35      	ldr	r2, [pc, #212]	@ (800daec <TIM_Base_SetConfig+0x12c>)
 800da16:	4293      	cmp	r3, r2
 800da18:	d01f      	beq.n	800da5a <TIM_Base_SetConfig+0x9a>
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800da20:	d01b      	beq.n	800da5a <TIM_Base_SetConfig+0x9a>
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	4a32      	ldr	r2, [pc, #200]	@ (800daf0 <TIM_Base_SetConfig+0x130>)
 800da26:	4293      	cmp	r3, r2
 800da28:	d017      	beq.n	800da5a <TIM_Base_SetConfig+0x9a>
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	4a31      	ldr	r2, [pc, #196]	@ (800daf4 <TIM_Base_SetConfig+0x134>)
 800da2e:	4293      	cmp	r3, r2
 800da30:	d013      	beq.n	800da5a <TIM_Base_SetConfig+0x9a>
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	4a30      	ldr	r2, [pc, #192]	@ (800daf8 <TIM_Base_SetConfig+0x138>)
 800da36:	4293      	cmp	r3, r2
 800da38:	d00f      	beq.n	800da5a <TIM_Base_SetConfig+0x9a>
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	4a2f      	ldr	r2, [pc, #188]	@ (800dafc <TIM_Base_SetConfig+0x13c>)
 800da3e:	4293      	cmp	r3, r2
 800da40:	d00b      	beq.n	800da5a <TIM_Base_SetConfig+0x9a>
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	4a2e      	ldr	r2, [pc, #184]	@ (800db00 <TIM_Base_SetConfig+0x140>)
 800da46:	4293      	cmp	r3, r2
 800da48:	d007      	beq.n	800da5a <TIM_Base_SetConfig+0x9a>
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	4a2d      	ldr	r2, [pc, #180]	@ (800db04 <TIM_Base_SetConfig+0x144>)
 800da4e:	4293      	cmp	r3, r2
 800da50:	d003      	beq.n	800da5a <TIM_Base_SetConfig+0x9a>
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	4a2c      	ldr	r2, [pc, #176]	@ (800db08 <TIM_Base_SetConfig+0x148>)
 800da56:	4293      	cmp	r3, r2
 800da58:	d108      	bne.n	800da6c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800da60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800da62:	683b      	ldr	r3, [r7, #0]
 800da64:	68db      	ldr	r3, [r3, #12]
 800da66:	68fa      	ldr	r2, [r7, #12]
 800da68:	4313      	orrs	r3, r2
 800da6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800da72:	683b      	ldr	r3, [r7, #0]
 800da74:	695b      	ldr	r3, [r3, #20]
 800da76:	4313      	orrs	r3, r2
 800da78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	68fa      	ldr	r2, [r7, #12]
 800da7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800da80:	683b      	ldr	r3, [r7, #0]
 800da82:	689a      	ldr	r2, [r3, #8]
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800da88:	683b      	ldr	r3, [r7, #0]
 800da8a:	681a      	ldr	r2, [r3, #0]
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	4a16      	ldr	r2, [pc, #88]	@ (800daec <TIM_Base_SetConfig+0x12c>)
 800da94:	4293      	cmp	r3, r2
 800da96:	d00f      	beq.n	800dab8 <TIM_Base_SetConfig+0xf8>
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	4a18      	ldr	r2, [pc, #96]	@ (800dafc <TIM_Base_SetConfig+0x13c>)
 800da9c:	4293      	cmp	r3, r2
 800da9e:	d00b      	beq.n	800dab8 <TIM_Base_SetConfig+0xf8>
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	4a17      	ldr	r2, [pc, #92]	@ (800db00 <TIM_Base_SetConfig+0x140>)
 800daa4:	4293      	cmp	r3, r2
 800daa6:	d007      	beq.n	800dab8 <TIM_Base_SetConfig+0xf8>
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	4a16      	ldr	r2, [pc, #88]	@ (800db04 <TIM_Base_SetConfig+0x144>)
 800daac:	4293      	cmp	r3, r2
 800daae:	d003      	beq.n	800dab8 <TIM_Base_SetConfig+0xf8>
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	4a15      	ldr	r2, [pc, #84]	@ (800db08 <TIM_Base_SetConfig+0x148>)
 800dab4:	4293      	cmp	r3, r2
 800dab6:	d103      	bne.n	800dac0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800dab8:	683b      	ldr	r3, [r7, #0]
 800daba:	691a      	ldr	r2, [r3, #16]
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	2201      	movs	r2, #1
 800dac4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	691b      	ldr	r3, [r3, #16]
 800daca:	f003 0301 	and.w	r3, r3, #1
 800dace:	2b01      	cmp	r3, #1
 800dad0:	d105      	bne.n	800dade <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	691b      	ldr	r3, [r3, #16]
 800dad6:	f023 0201 	bic.w	r2, r3, #1
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	611a      	str	r2, [r3, #16]
  }
}
 800dade:	bf00      	nop
 800dae0:	3714      	adds	r7, #20
 800dae2:	46bd      	mov	sp, r7
 800dae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dae8:	4770      	bx	lr
 800daea:	bf00      	nop
 800daec:	40012c00 	.word	0x40012c00
 800daf0:	40000400 	.word	0x40000400
 800daf4:	40000800 	.word	0x40000800
 800daf8:	40000c00 	.word	0x40000c00
 800dafc:	40013400 	.word	0x40013400
 800db00:	40014000 	.word	0x40014000
 800db04:	40014400 	.word	0x40014400
 800db08:	40014800 	.word	0x40014800

0800db0c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800db0c:	b580      	push	{r7, lr}
 800db0e:	b086      	sub	sp, #24
 800db10:	af00      	add	r7, sp, #0
 800db12:	6078      	str	r0, [r7, #4]
 800db14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	6a1b      	ldr	r3, [r3, #32]
 800db1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	6a1b      	ldr	r3, [r3, #32]
 800db20:	f023 0201 	bic.w	r2, r3, #1
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	685b      	ldr	r3, [r3, #4]
 800db2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	699b      	ldr	r3, [r3, #24]
 800db32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800db3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	f023 0303 	bic.w	r3, r3, #3
 800db46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800db48:	683b      	ldr	r3, [r7, #0]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	68fa      	ldr	r2, [r7, #12]
 800db4e:	4313      	orrs	r3, r2
 800db50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800db52:	697b      	ldr	r3, [r7, #20]
 800db54:	f023 0302 	bic.w	r3, r3, #2
 800db58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800db5a:	683b      	ldr	r3, [r7, #0]
 800db5c:	689b      	ldr	r3, [r3, #8]
 800db5e:	697a      	ldr	r2, [r7, #20]
 800db60:	4313      	orrs	r3, r2
 800db62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	4a40      	ldr	r2, [pc, #256]	@ (800dc68 <TIM_OC1_SetConfig+0x15c>)
 800db68:	4293      	cmp	r3, r2
 800db6a:	d00f      	beq.n	800db8c <TIM_OC1_SetConfig+0x80>
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	4a3f      	ldr	r2, [pc, #252]	@ (800dc6c <TIM_OC1_SetConfig+0x160>)
 800db70:	4293      	cmp	r3, r2
 800db72:	d00b      	beq.n	800db8c <TIM_OC1_SetConfig+0x80>
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	4a3e      	ldr	r2, [pc, #248]	@ (800dc70 <TIM_OC1_SetConfig+0x164>)
 800db78:	4293      	cmp	r3, r2
 800db7a:	d007      	beq.n	800db8c <TIM_OC1_SetConfig+0x80>
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	4a3d      	ldr	r2, [pc, #244]	@ (800dc74 <TIM_OC1_SetConfig+0x168>)
 800db80:	4293      	cmp	r3, r2
 800db82:	d003      	beq.n	800db8c <TIM_OC1_SetConfig+0x80>
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	4a3c      	ldr	r2, [pc, #240]	@ (800dc78 <TIM_OC1_SetConfig+0x16c>)
 800db88:	4293      	cmp	r3, r2
 800db8a:	d119      	bne.n	800dbc0 <TIM_OC1_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800db8c:	683b      	ldr	r3, [r7, #0]
 800db8e:	68db      	ldr	r3, [r3, #12]
 800db90:	2b00      	cmp	r3, #0
 800db92:	d008      	beq.n	800dba6 <TIM_OC1_SetConfig+0x9a>
 800db94:	683b      	ldr	r3, [r7, #0]
 800db96:	68db      	ldr	r3, [r3, #12]
 800db98:	2b08      	cmp	r3, #8
 800db9a:	d004      	beq.n	800dba6 <TIM_OC1_SetConfig+0x9a>
 800db9c:	f641 316e 	movw	r1, #7022	@ 0x1b6e
 800dba0:	4836      	ldr	r0, [pc, #216]	@ (800dc7c <TIM_OC1_SetConfig+0x170>)
 800dba2:	f7f8 fd31 	bl	8006608 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800dba6:	697b      	ldr	r3, [r7, #20]
 800dba8:	f023 0308 	bic.w	r3, r3, #8
 800dbac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800dbae:	683b      	ldr	r3, [r7, #0]
 800dbb0:	68db      	ldr	r3, [r3, #12]
 800dbb2:	697a      	ldr	r2, [r7, #20]
 800dbb4:	4313      	orrs	r3, r2
 800dbb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800dbb8:	697b      	ldr	r3, [r7, #20]
 800dbba:	f023 0304 	bic.w	r3, r3, #4
 800dbbe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	4a29      	ldr	r2, [pc, #164]	@ (800dc68 <TIM_OC1_SetConfig+0x15c>)
 800dbc4:	4293      	cmp	r3, r2
 800dbc6:	d00f      	beq.n	800dbe8 <TIM_OC1_SetConfig+0xdc>
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	4a28      	ldr	r2, [pc, #160]	@ (800dc6c <TIM_OC1_SetConfig+0x160>)
 800dbcc:	4293      	cmp	r3, r2
 800dbce:	d00b      	beq.n	800dbe8 <TIM_OC1_SetConfig+0xdc>
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	4a27      	ldr	r2, [pc, #156]	@ (800dc70 <TIM_OC1_SetConfig+0x164>)
 800dbd4:	4293      	cmp	r3, r2
 800dbd6:	d007      	beq.n	800dbe8 <TIM_OC1_SetConfig+0xdc>
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	4a26      	ldr	r2, [pc, #152]	@ (800dc74 <TIM_OC1_SetConfig+0x168>)
 800dbdc:	4293      	cmp	r3, r2
 800dbde:	d003      	beq.n	800dbe8 <TIM_OC1_SetConfig+0xdc>
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	4a25      	ldr	r2, [pc, #148]	@ (800dc78 <TIM_OC1_SetConfig+0x16c>)
 800dbe4:	4293      	cmp	r3, r2
 800dbe6:	d12d      	bne.n	800dc44 <TIM_OC1_SetConfig+0x138>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800dbe8:	683b      	ldr	r3, [r7, #0]
 800dbea:	699b      	ldr	r3, [r3, #24]
 800dbec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dbf0:	d008      	beq.n	800dc04 <TIM_OC1_SetConfig+0xf8>
 800dbf2:	683b      	ldr	r3, [r7, #0]
 800dbf4:	699b      	ldr	r3, [r3, #24]
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d004      	beq.n	800dc04 <TIM_OC1_SetConfig+0xf8>
 800dbfa:	f641 317b 	movw	r1, #7035	@ 0x1b7b
 800dbfe:	481f      	ldr	r0, [pc, #124]	@ (800dc7c <TIM_OC1_SetConfig+0x170>)
 800dc00:	f7f8 fd02 	bl	8006608 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800dc04:	683b      	ldr	r3, [r7, #0]
 800dc06:	695b      	ldr	r3, [r3, #20]
 800dc08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dc0c:	d008      	beq.n	800dc20 <TIM_OC1_SetConfig+0x114>
 800dc0e:	683b      	ldr	r3, [r7, #0]
 800dc10:	695b      	ldr	r3, [r3, #20]
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d004      	beq.n	800dc20 <TIM_OC1_SetConfig+0x114>
 800dc16:	f641 317c 	movw	r1, #7036	@ 0x1b7c
 800dc1a:	4818      	ldr	r0, [pc, #96]	@ (800dc7c <TIM_OC1_SetConfig+0x170>)
 800dc1c:	f7f8 fcf4 	bl	8006608 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800dc20:	693b      	ldr	r3, [r7, #16]
 800dc22:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dc26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800dc28:	693b      	ldr	r3, [r7, #16]
 800dc2a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800dc2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800dc30:	683b      	ldr	r3, [r7, #0]
 800dc32:	695b      	ldr	r3, [r3, #20]
 800dc34:	693a      	ldr	r2, [r7, #16]
 800dc36:	4313      	orrs	r3, r2
 800dc38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800dc3a:	683b      	ldr	r3, [r7, #0]
 800dc3c:	699b      	ldr	r3, [r3, #24]
 800dc3e:	693a      	ldr	r2, [r7, #16]
 800dc40:	4313      	orrs	r3, r2
 800dc42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	693a      	ldr	r2, [r7, #16]
 800dc48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	68fa      	ldr	r2, [r7, #12]
 800dc4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800dc50:	683b      	ldr	r3, [r7, #0]
 800dc52:	685a      	ldr	r2, [r3, #4]
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	697a      	ldr	r2, [r7, #20]
 800dc5c:	621a      	str	r2, [r3, #32]
}
 800dc5e:	bf00      	nop
 800dc60:	3718      	adds	r7, #24
 800dc62:	46bd      	mov	sp, r7
 800dc64:	bd80      	pop	{r7, pc}
 800dc66:	bf00      	nop
 800dc68:	40012c00 	.word	0x40012c00
 800dc6c:	40013400 	.word	0x40013400
 800dc70:	40014000 	.word	0x40014000
 800dc74:	40014400 	.word	0x40014400
 800dc78:	40014800 	.word	0x40014800
 800dc7c:	08011200 	.word	0x08011200

0800dc80 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800dc80:	b580      	push	{r7, lr}
 800dc82:	b086      	sub	sp, #24
 800dc84:	af00      	add	r7, sp, #0
 800dc86:	6078      	str	r0, [r7, #4]
 800dc88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	6a1b      	ldr	r3, [r3, #32]
 800dc8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	6a1b      	ldr	r3, [r3, #32]
 800dc94:	f023 0210 	bic.w	r2, r3, #16
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	685b      	ldr	r3, [r3, #4]
 800dca0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	699b      	ldr	r3, [r3, #24]
 800dca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dcae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dcb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800dcba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dcbc:	683b      	ldr	r3, [r7, #0]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	021b      	lsls	r3, r3, #8
 800dcc2:	68fa      	ldr	r2, [r7, #12]
 800dcc4:	4313      	orrs	r3, r2
 800dcc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800dcc8:	697b      	ldr	r3, [r7, #20]
 800dcca:	f023 0320 	bic.w	r3, r3, #32
 800dcce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800dcd0:	683b      	ldr	r3, [r7, #0]
 800dcd2:	689b      	ldr	r3, [r3, #8]
 800dcd4:	011b      	lsls	r3, r3, #4
 800dcd6:	697a      	ldr	r2, [r7, #20]
 800dcd8:	4313      	orrs	r3, r2
 800dcda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	4a3b      	ldr	r2, [pc, #236]	@ (800ddcc <TIM_OC2_SetConfig+0x14c>)
 800dce0:	4293      	cmp	r3, r2
 800dce2:	d003      	beq.n	800dcec <TIM_OC2_SetConfig+0x6c>
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	4a3a      	ldr	r2, [pc, #232]	@ (800ddd0 <TIM_OC2_SetConfig+0x150>)
 800dce8:	4293      	cmp	r3, r2
 800dcea:	d11a      	bne.n	800dd22 <TIM_OC2_SetConfig+0xa2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800dcec:	683b      	ldr	r3, [r7, #0]
 800dcee:	68db      	ldr	r3, [r3, #12]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d008      	beq.n	800dd06 <TIM_OC2_SetConfig+0x86>
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	68db      	ldr	r3, [r3, #12]
 800dcf8:	2b08      	cmp	r3, #8
 800dcfa:	d004      	beq.n	800dd06 <TIM_OC2_SetConfig+0x86>
 800dcfc:	f641 31ba 	movw	r1, #7098	@ 0x1bba
 800dd00:	4834      	ldr	r0, [pc, #208]	@ (800ddd4 <TIM_OC2_SetConfig+0x154>)
 800dd02:	f7f8 fc81 	bl	8006608 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800dd06:	697b      	ldr	r3, [r7, #20]
 800dd08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dd0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800dd0e:	683b      	ldr	r3, [r7, #0]
 800dd10:	68db      	ldr	r3, [r3, #12]
 800dd12:	011b      	lsls	r3, r3, #4
 800dd14:	697a      	ldr	r2, [r7, #20]
 800dd16:	4313      	orrs	r3, r2
 800dd18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800dd1a:	697b      	ldr	r3, [r7, #20]
 800dd1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dd20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	4a29      	ldr	r2, [pc, #164]	@ (800ddcc <TIM_OC2_SetConfig+0x14c>)
 800dd26:	4293      	cmp	r3, r2
 800dd28:	d00f      	beq.n	800dd4a <TIM_OC2_SetConfig+0xca>
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	4a28      	ldr	r2, [pc, #160]	@ (800ddd0 <TIM_OC2_SetConfig+0x150>)
 800dd2e:	4293      	cmp	r3, r2
 800dd30:	d00b      	beq.n	800dd4a <TIM_OC2_SetConfig+0xca>
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	4a28      	ldr	r2, [pc, #160]	@ (800ddd8 <TIM_OC2_SetConfig+0x158>)
 800dd36:	4293      	cmp	r3, r2
 800dd38:	d007      	beq.n	800dd4a <TIM_OC2_SetConfig+0xca>
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	4a27      	ldr	r2, [pc, #156]	@ (800dddc <TIM_OC2_SetConfig+0x15c>)
 800dd3e:	4293      	cmp	r3, r2
 800dd40:	d003      	beq.n	800dd4a <TIM_OC2_SetConfig+0xca>
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	4a26      	ldr	r2, [pc, #152]	@ (800dde0 <TIM_OC2_SetConfig+0x160>)
 800dd46:	4293      	cmp	r3, r2
 800dd48:	d12f      	bne.n	800ddaa <TIM_OC2_SetConfig+0x12a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800dd4a:	683b      	ldr	r3, [r7, #0]
 800dd4c:	699b      	ldr	r3, [r3, #24]
 800dd4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dd52:	d008      	beq.n	800dd66 <TIM_OC2_SetConfig+0xe6>
 800dd54:	683b      	ldr	r3, [r7, #0]
 800dd56:	699b      	ldr	r3, [r3, #24]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d004      	beq.n	800dd66 <TIM_OC2_SetConfig+0xe6>
 800dd5c:	f641 31c7 	movw	r1, #7111	@ 0x1bc7
 800dd60:	481c      	ldr	r0, [pc, #112]	@ (800ddd4 <TIM_OC2_SetConfig+0x154>)
 800dd62:	f7f8 fc51 	bl	8006608 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800dd66:	683b      	ldr	r3, [r7, #0]
 800dd68:	695b      	ldr	r3, [r3, #20]
 800dd6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dd6e:	d008      	beq.n	800dd82 <TIM_OC2_SetConfig+0x102>
 800dd70:	683b      	ldr	r3, [r7, #0]
 800dd72:	695b      	ldr	r3, [r3, #20]
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d004      	beq.n	800dd82 <TIM_OC2_SetConfig+0x102>
 800dd78:	f641 31c8 	movw	r1, #7112	@ 0x1bc8
 800dd7c:	4815      	ldr	r0, [pc, #84]	@ (800ddd4 <TIM_OC2_SetConfig+0x154>)
 800dd7e:	f7f8 fc43 	bl	8006608 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800dd82:	693b      	ldr	r3, [r7, #16]
 800dd84:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800dd88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800dd8a:	693b      	ldr	r3, [r7, #16]
 800dd8c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800dd90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800dd92:	683b      	ldr	r3, [r7, #0]
 800dd94:	695b      	ldr	r3, [r3, #20]
 800dd96:	009b      	lsls	r3, r3, #2
 800dd98:	693a      	ldr	r2, [r7, #16]
 800dd9a:	4313      	orrs	r3, r2
 800dd9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800dd9e:	683b      	ldr	r3, [r7, #0]
 800dda0:	699b      	ldr	r3, [r3, #24]
 800dda2:	009b      	lsls	r3, r3, #2
 800dda4:	693a      	ldr	r2, [r7, #16]
 800dda6:	4313      	orrs	r3, r2
 800dda8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	693a      	ldr	r2, [r7, #16]
 800ddae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	68fa      	ldr	r2, [r7, #12]
 800ddb4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ddb6:	683b      	ldr	r3, [r7, #0]
 800ddb8:	685a      	ldr	r2, [r3, #4]
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	697a      	ldr	r2, [r7, #20]
 800ddc2:	621a      	str	r2, [r3, #32]
}
 800ddc4:	bf00      	nop
 800ddc6:	3718      	adds	r7, #24
 800ddc8:	46bd      	mov	sp, r7
 800ddca:	bd80      	pop	{r7, pc}
 800ddcc:	40012c00 	.word	0x40012c00
 800ddd0:	40013400 	.word	0x40013400
 800ddd4:	08011200 	.word	0x08011200
 800ddd8:	40014000 	.word	0x40014000
 800dddc:	40014400 	.word	0x40014400
 800dde0:	40014800 	.word	0x40014800

0800dde4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800dde4:	b580      	push	{r7, lr}
 800dde6:	b086      	sub	sp, #24
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	6078      	str	r0, [r7, #4]
 800ddec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	6a1b      	ldr	r3, [r3, #32]
 800ddf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	6a1b      	ldr	r3, [r3, #32]
 800ddf8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	685b      	ldr	r3, [r3, #4]
 800de04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	69db      	ldr	r3, [r3, #28]
 800de0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800de12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	f023 0303 	bic.w	r3, r3, #3
 800de1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800de20:	683b      	ldr	r3, [r7, #0]
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	68fa      	ldr	r2, [r7, #12]
 800de26:	4313      	orrs	r3, r2
 800de28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800de2a:	697b      	ldr	r3, [r7, #20]
 800de2c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800de30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800de32:	683b      	ldr	r3, [r7, #0]
 800de34:	689b      	ldr	r3, [r3, #8]
 800de36:	021b      	lsls	r3, r3, #8
 800de38:	697a      	ldr	r2, [r7, #20]
 800de3a:	4313      	orrs	r3, r2
 800de3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	4a3b      	ldr	r2, [pc, #236]	@ (800df30 <TIM_OC3_SetConfig+0x14c>)
 800de42:	4293      	cmp	r3, r2
 800de44:	d003      	beq.n	800de4e <TIM_OC3_SetConfig+0x6a>
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	4a3a      	ldr	r2, [pc, #232]	@ (800df34 <TIM_OC3_SetConfig+0x150>)
 800de4a:	4293      	cmp	r3, r2
 800de4c:	d11a      	bne.n	800de84 <TIM_OC3_SetConfig+0xa0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800de4e:	683b      	ldr	r3, [r7, #0]
 800de50:	68db      	ldr	r3, [r3, #12]
 800de52:	2b00      	cmp	r3, #0
 800de54:	d008      	beq.n	800de68 <TIM_OC3_SetConfig+0x84>
 800de56:	683b      	ldr	r3, [r7, #0]
 800de58:	68db      	ldr	r3, [r3, #12]
 800de5a:	2b08      	cmp	r3, #8
 800de5c:	d004      	beq.n	800de68 <TIM_OC3_SetConfig+0x84>
 800de5e:	f641 4105 	movw	r1, #7173	@ 0x1c05
 800de62:	4835      	ldr	r0, [pc, #212]	@ (800df38 <TIM_OC3_SetConfig+0x154>)
 800de64:	f7f8 fbd0 	bl	8006608 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800de68:	697b      	ldr	r3, [r7, #20]
 800de6a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800de6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800de70:	683b      	ldr	r3, [r7, #0]
 800de72:	68db      	ldr	r3, [r3, #12]
 800de74:	021b      	lsls	r3, r3, #8
 800de76:	697a      	ldr	r2, [r7, #20]
 800de78:	4313      	orrs	r3, r2
 800de7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800de7c:	697b      	ldr	r3, [r7, #20]
 800de7e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800de82:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	4a2a      	ldr	r2, [pc, #168]	@ (800df30 <TIM_OC3_SetConfig+0x14c>)
 800de88:	4293      	cmp	r3, r2
 800de8a:	d00f      	beq.n	800deac <TIM_OC3_SetConfig+0xc8>
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	4a29      	ldr	r2, [pc, #164]	@ (800df34 <TIM_OC3_SetConfig+0x150>)
 800de90:	4293      	cmp	r3, r2
 800de92:	d00b      	beq.n	800deac <TIM_OC3_SetConfig+0xc8>
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	4a29      	ldr	r2, [pc, #164]	@ (800df3c <TIM_OC3_SetConfig+0x158>)
 800de98:	4293      	cmp	r3, r2
 800de9a:	d007      	beq.n	800deac <TIM_OC3_SetConfig+0xc8>
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	4a28      	ldr	r2, [pc, #160]	@ (800df40 <TIM_OC3_SetConfig+0x15c>)
 800dea0:	4293      	cmp	r3, r2
 800dea2:	d003      	beq.n	800deac <TIM_OC3_SetConfig+0xc8>
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	4a27      	ldr	r2, [pc, #156]	@ (800df44 <TIM_OC3_SetConfig+0x160>)
 800dea8:	4293      	cmp	r3, r2
 800deaa:	d12f      	bne.n	800df0c <TIM_OC3_SetConfig+0x128>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800deac:	683b      	ldr	r3, [r7, #0]
 800deae:	699b      	ldr	r3, [r3, #24]
 800deb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800deb4:	d008      	beq.n	800dec8 <TIM_OC3_SetConfig+0xe4>
 800deb6:	683b      	ldr	r3, [r7, #0]
 800deb8:	699b      	ldr	r3, [r3, #24]
 800deba:	2b00      	cmp	r3, #0
 800debc:	d004      	beq.n	800dec8 <TIM_OC3_SetConfig+0xe4>
 800debe:	f641 4112 	movw	r1, #7186	@ 0x1c12
 800dec2:	481d      	ldr	r0, [pc, #116]	@ (800df38 <TIM_OC3_SetConfig+0x154>)
 800dec4:	f7f8 fba0 	bl	8006608 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800dec8:	683b      	ldr	r3, [r7, #0]
 800deca:	695b      	ldr	r3, [r3, #20]
 800decc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ded0:	d008      	beq.n	800dee4 <TIM_OC3_SetConfig+0x100>
 800ded2:	683b      	ldr	r3, [r7, #0]
 800ded4:	695b      	ldr	r3, [r3, #20]
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d004      	beq.n	800dee4 <TIM_OC3_SetConfig+0x100>
 800deda:	f641 4113 	movw	r1, #7187	@ 0x1c13
 800dede:	4816      	ldr	r0, [pc, #88]	@ (800df38 <TIM_OC3_SetConfig+0x154>)
 800dee0:	f7f8 fb92 	bl	8006608 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800dee4:	693b      	ldr	r3, [r7, #16]
 800dee6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800deea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800deec:	693b      	ldr	r3, [r7, #16]
 800deee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800def2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800def4:	683b      	ldr	r3, [r7, #0]
 800def6:	695b      	ldr	r3, [r3, #20]
 800def8:	011b      	lsls	r3, r3, #4
 800defa:	693a      	ldr	r2, [r7, #16]
 800defc:	4313      	orrs	r3, r2
 800defe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800df00:	683b      	ldr	r3, [r7, #0]
 800df02:	699b      	ldr	r3, [r3, #24]
 800df04:	011b      	lsls	r3, r3, #4
 800df06:	693a      	ldr	r2, [r7, #16]
 800df08:	4313      	orrs	r3, r2
 800df0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	693a      	ldr	r2, [r7, #16]
 800df10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	68fa      	ldr	r2, [r7, #12]
 800df16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800df18:	683b      	ldr	r3, [r7, #0]
 800df1a:	685a      	ldr	r2, [r3, #4]
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	697a      	ldr	r2, [r7, #20]
 800df24:	621a      	str	r2, [r3, #32]
}
 800df26:	bf00      	nop
 800df28:	3718      	adds	r7, #24
 800df2a:	46bd      	mov	sp, r7
 800df2c:	bd80      	pop	{r7, pc}
 800df2e:	bf00      	nop
 800df30:	40012c00 	.word	0x40012c00
 800df34:	40013400 	.word	0x40013400
 800df38:	08011200 	.word	0x08011200
 800df3c:	40014000 	.word	0x40014000
 800df40:	40014400 	.word	0x40014400
 800df44:	40014800 	.word	0x40014800

0800df48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800df48:	b580      	push	{r7, lr}
 800df4a:	b086      	sub	sp, #24
 800df4c:	af00      	add	r7, sp, #0
 800df4e:	6078      	str	r0, [r7, #4]
 800df50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	6a1b      	ldr	r3, [r3, #32]
 800df56:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	6a1b      	ldr	r3, [r3, #32]
 800df5c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	685b      	ldr	r3, [r3, #4]
 800df68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	69db      	ldr	r3, [r3, #28]
 800df6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800df76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800df7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800df82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800df84:	683b      	ldr	r3, [r7, #0]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	021b      	lsls	r3, r3, #8
 800df8a:	68fa      	ldr	r2, [r7, #12]
 800df8c:	4313      	orrs	r3, r2
 800df8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800df90:	693b      	ldr	r3, [r7, #16]
 800df92:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800df96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800df98:	683b      	ldr	r3, [r7, #0]
 800df9a:	689b      	ldr	r3, [r3, #8]
 800df9c:	031b      	lsls	r3, r3, #12
 800df9e:	693a      	ldr	r2, [r7, #16]
 800dfa0:	4313      	orrs	r3, r2
 800dfa2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	4a1e      	ldr	r2, [pc, #120]	@ (800e020 <TIM_OC4_SetConfig+0xd8>)
 800dfa8:	4293      	cmp	r3, r2
 800dfaa:	d00f      	beq.n	800dfcc <TIM_OC4_SetConfig+0x84>
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	4a1d      	ldr	r2, [pc, #116]	@ (800e024 <TIM_OC4_SetConfig+0xdc>)
 800dfb0:	4293      	cmp	r3, r2
 800dfb2:	d00b      	beq.n	800dfcc <TIM_OC4_SetConfig+0x84>
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	4a1c      	ldr	r2, [pc, #112]	@ (800e028 <TIM_OC4_SetConfig+0xe0>)
 800dfb8:	4293      	cmp	r3, r2
 800dfba:	d007      	beq.n	800dfcc <TIM_OC4_SetConfig+0x84>
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	4a1b      	ldr	r2, [pc, #108]	@ (800e02c <TIM_OC4_SetConfig+0xe4>)
 800dfc0:	4293      	cmp	r3, r2
 800dfc2:	d003      	beq.n	800dfcc <TIM_OC4_SetConfig+0x84>
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	4a1a      	ldr	r2, [pc, #104]	@ (800e030 <TIM_OC4_SetConfig+0xe8>)
 800dfc8:	4293      	cmp	r3, r2
 800dfca:	d117      	bne.n	800dffc <TIM_OC4_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800dfcc:	683b      	ldr	r3, [r7, #0]
 800dfce:	695b      	ldr	r3, [r3, #20]
 800dfd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dfd4:	d008      	beq.n	800dfe8 <TIM_OC4_SetConfig+0xa0>
 800dfd6:	683b      	ldr	r3, [r7, #0]
 800dfd8:	695b      	ldr	r3, [r3, #20]
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d004      	beq.n	800dfe8 <TIM_OC4_SetConfig+0xa0>
 800dfde:	f641 4152 	movw	r1, #7250	@ 0x1c52
 800dfe2:	4814      	ldr	r0, [pc, #80]	@ (800e034 <TIM_OC4_SetConfig+0xec>)
 800dfe4:	f7f8 fb10 	bl	8006608 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800dfe8:	697b      	ldr	r3, [r7, #20]
 800dfea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800dfee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800dff0:	683b      	ldr	r3, [r7, #0]
 800dff2:	695b      	ldr	r3, [r3, #20]
 800dff4:	019b      	lsls	r3, r3, #6
 800dff6:	697a      	ldr	r2, [r7, #20]
 800dff8:	4313      	orrs	r3, r2
 800dffa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	697a      	ldr	r2, [r7, #20]
 800e000:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	68fa      	ldr	r2, [r7, #12]
 800e006:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e008:	683b      	ldr	r3, [r7, #0]
 800e00a:	685a      	ldr	r2, [r3, #4]
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	693a      	ldr	r2, [r7, #16]
 800e014:	621a      	str	r2, [r3, #32]
}
 800e016:	bf00      	nop
 800e018:	3718      	adds	r7, #24
 800e01a:	46bd      	mov	sp, r7
 800e01c:	bd80      	pop	{r7, pc}
 800e01e:	bf00      	nop
 800e020:	40012c00 	.word	0x40012c00
 800e024:	40013400 	.word	0x40013400
 800e028:	40014000 	.word	0x40014000
 800e02c:	40014400 	.word	0x40014400
 800e030:	40014800 	.word	0x40014800
 800e034:	08011200 	.word	0x08011200

0800e038 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e038:	b480      	push	{r7}
 800e03a:	b087      	sub	sp, #28
 800e03c:	af00      	add	r7, sp, #0
 800e03e:	6078      	str	r0, [r7, #4]
 800e040:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	6a1b      	ldr	r3, [r3, #32]
 800e046:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	6a1b      	ldr	r3, [r3, #32]
 800e04c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	685b      	ldr	r3, [r3, #4]
 800e058:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e05e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e066:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e06a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e06c:	683b      	ldr	r3, [r7, #0]
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	68fa      	ldr	r2, [r7, #12]
 800e072:	4313      	orrs	r3, r2
 800e074:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e076:	693b      	ldr	r3, [r7, #16]
 800e078:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e07c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e07e:	683b      	ldr	r3, [r7, #0]
 800e080:	689b      	ldr	r3, [r3, #8]
 800e082:	041b      	lsls	r3, r3, #16
 800e084:	693a      	ldr	r2, [r7, #16]
 800e086:	4313      	orrs	r3, r2
 800e088:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	4a17      	ldr	r2, [pc, #92]	@ (800e0ec <TIM_OC5_SetConfig+0xb4>)
 800e08e:	4293      	cmp	r3, r2
 800e090:	d00f      	beq.n	800e0b2 <TIM_OC5_SetConfig+0x7a>
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	4a16      	ldr	r2, [pc, #88]	@ (800e0f0 <TIM_OC5_SetConfig+0xb8>)
 800e096:	4293      	cmp	r3, r2
 800e098:	d00b      	beq.n	800e0b2 <TIM_OC5_SetConfig+0x7a>
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	4a15      	ldr	r2, [pc, #84]	@ (800e0f4 <TIM_OC5_SetConfig+0xbc>)
 800e09e:	4293      	cmp	r3, r2
 800e0a0:	d007      	beq.n	800e0b2 <TIM_OC5_SetConfig+0x7a>
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	4a14      	ldr	r2, [pc, #80]	@ (800e0f8 <TIM_OC5_SetConfig+0xc0>)
 800e0a6:	4293      	cmp	r3, r2
 800e0a8:	d003      	beq.n	800e0b2 <TIM_OC5_SetConfig+0x7a>
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	4a13      	ldr	r2, [pc, #76]	@ (800e0fc <TIM_OC5_SetConfig+0xc4>)
 800e0ae:	4293      	cmp	r3, r2
 800e0b0:	d109      	bne.n	800e0c6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e0b2:	697b      	ldr	r3, [r7, #20]
 800e0b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e0b8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e0ba:	683b      	ldr	r3, [r7, #0]
 800e0bc:	695b      	ldr	r3, [r3, #20]
 800e0be:	021b      	lsls	r3, r3, #8
 800e0c0:	697a      	ldr	r2, [r7, #20]
 800e0c2:	4313      	orrs	r3, r2
 800e0c4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	697a      	ldr	r2, [r7, #20]
 800e0ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	68fa      	ldr	r2, [r7, #12]
 800e0d0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e0d2:	683b      	ldr	r3, [r7, #0]
 800e0d4:	685a      	ldr	r2, [r3, #4]
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	693a      	ldr	r2, [r7, #16]
 800e0de:	621a      	str	r2, [r3, #32]
}
 800e0e0:	bf00      	nop
 800e0e2:	371c      	adds	r7, #28
 800e0e4:	46bd      	mov	sp, r7
 800e0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ea:	4770      	bx	lr
 800e0ec:	40012c00 	.word	0x40012c00
 800e0f0:	40013400 	.word	0x40013400
 800e0f4:	40014000 	.word	0x40014000
 800e0f8:	40014400 	.word	0x40014400
 800e0fc:	40014800 	.word	0x40014800

0800e100 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e100:	b480      	push	{r7}
 800e102:	b087      	sub	sp, #28
 800e104:	af00      	add	r7, sp, #0
 800e106:	6078      	str	r0, [r7, #4]
 800e108:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	6a1b      	ldr	r3, [r3, #32]
 800e10e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	6a1b      	ldr	r3, [r3, #32]
 800e114:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	685b      	ldr	r3, [r3, #4]
 800e120:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e12e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e132:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e134:	683b      	ldr	r3, [r7, #0]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	021b      	lsls	r3, r3, #8
 800e13a:	68fa      	ldr	r2, [r7, #12]
 800e13c:	4313      	orrs	r3, r2
 800e13e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e140:	693b      	ldr	r3, [r7, #16]
 800e142:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e146:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e148:	683b      	ldr	r3, [r7, #0]
 800e14a:	689b      	ldr	r3, [r3, #8]
 800e14c:	051b      	lsls	r3, r3, #20
 800e14e:	693a      	ldr	r2, [r7, #16]
 800e150:	4313      	orrs	r3, r2
 800e152:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	4a18      	ldr	r2, [pc, #96]	@ (800e1b8 <TIM_OC6_SetConfig+0xb8>)
 800e158:	4293      	cmp	r3, r2
 800e15a:	d00f      	beq.n	800e17c <TIM_OC6_SetConfig+0x7c>
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	4a17      	ldr	r2, [pc, #92]	@ (800e1bc <TIM_OC6_SetConfig+0xbc>)
 800e160:	4293      	cmp	r3, r2
 800e162:	d00b      	beq.n	800e17c <TIM_OC6_SetConfig+0x7c>
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	4a16      	ldr	r2, [pc, #88]	@ (800e1c0 <TIM_OC6_SetConfig+0xc0>)
 800e168:	4293      	cmp	r3, r2
 800e16a:	d007      	beq.n	800e17c <TIM_OC6_SetConfig+0x7c>
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	4a15      	ldr	r2, [pc, #84]	@ (800e1c4 <TIM_OC6_SetConfig+0xc4>)
 800e170:	4293      	cmp	r3, r2
 800e172:	d003      	beq.n	800e17c <TIM_OC6_SetConfig+0x7c>
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	4a14      	ldr	r2, [pc, #80]	@ (800e1c8 <TIM_OC6_SetConfig+0xc8>)
 800e178:	4293      	cmp	r3, r2
 800e17a:	d109      	bne.n	800e190 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e17c:	697b      	ldr	r3, [r7, #20]
 800e17e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e182:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e184:	683b      	ldr	r3, [r7, #0]
 800e186:	695b      	ldr	r3, [r3, #20]
 800e188:	029b      	lsls	r3, r3, #10
 800e18a:	697a      	ldr	r2, [r7, #20]
 800e18c:	4313      	orrs	r3, r2
 800e18e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	697a      	ldr	r2, [r7, #20]
 800e194:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	68fa      	ldr	r2, [r7, #12]
 800e19a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e19c:	683b      	ldr	r3, [r7, #0]
 800e19e:	685a      	ldr	r2, [r3, #4]
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	693a      	ldr	r2, [r7, #16]
 800e1a8:	621a      	str	r2, [r3, #32]
}
 800e1aa:	bf00      	nop
 800e1ac:	371c      	adds	r7, #28
 800e1ae:	46bd      	mov	sp, r7
 800e1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1b4:	4770      	bx	lr
 800e1b6:	bf00      	nop
 800e1b8:	40012c00 	.word	0x40012c00
 800e1bc:	40013400 	.word	0x40013400
 800e1c0:	40014000 	.word	0x40014000
 800e1c4:	40014400 	.word	0x40014400
 800e1c8:	40014800 	.word	0x40014800

0800e1cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e1cc:	b480      	push	{r7}
 800e1ce:	b087      	sub	sp, #28
 800e1d0:	af00      	add	r7, sp, #0
 800e1d2:	60f8      	str	r0, [r7, #12]
 800e1d4:	60b9      	str	r1, [r7, #8]
 800e1d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	6a1b      	ldr	r3, [r3, #32]
 800e1dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	6a1b      	ldr	r3, [r3, #32]
 800e1e2:	f023 0201 	bic.w	r2, r3, #1
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	699b      	ldr	r3, [r3, #24]
 800e1ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e1f0:	693b      	ldr	r3, [r7, #16]
 800e1f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e1f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	011b      	lsls	r3, r3, #4
 800e1fc:	693a      	ldr	r2, [r7, #16]
 800e1fe:	4313      	orrs	r3, r2
 800e200:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e202:	697b      	ldr	r3, [r7, #20]
 800e204:	f023 030a 	bic.w	r3, r3, #10
 800e208:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e20a:	697a      	ldr	r2, [r7, #20]
 800e20c:	68bb      	ldr	r3, [r7, #8]
 800e20e:	4313      	orrs	r3, r2
 800e210:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	693a      	ldr	r2, [r7, #16]
 800e216:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	697a      	ldr	r2, [r7, #20]
 800e21c:	621a      	str	r2, [r3, #32]
}
 800e21e:	bf00      	nop
 800e220:	371c      	adds	r7, #28
 800e222:	46bd      	mov	sp, r7
 800e224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e228:	4770      	bx	lr

0800e22a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e22a:	b480      	push	{r7}
 800e22c:	b087      	sub	sp, #28
 800e22e:	af00      	add	r7, sp, #0
 800e230:	60f8      	str	r0, [r7, #12]
 800e232:	60b9      	str	r1, [r7, #8]
 800e234:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	6a1b      	ldr	r3, [r3, #32]
 800e23a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	6a1b      	ldr	r3, [r3, #32]
 800e240:	f023 0210 	bic.w	r2, r3, #16
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	699b      	ldr	r3, [r3, #24]
 800e24c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e24e:	693b      	ldr	r3, [r7, #16]
 800e250:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e254:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	031b      	lsls	r3, r3, #12
 800e25a:	693a      	ldr	r2, [r7, #16]
 800e25c:	4313      	orrs	r3, r2
 800e25e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e260:	697b      	ldr	r3, [r7, #20]
 800e262:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e266:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e268:	68bb      	ldr	r3, [r7, #8]
 800e26a:	011b      	lsls	r3, r3, #4
 800e26c:	697a      	ldr	r2, [r7, #20]
 800e26e:	4313      	orrs	r3, r2
 800e270:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	693a      	ldr	r2, [r7, #16]
 800e276:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	697a      	ldr	r2, [r7, #20]
 800e27c:	621a      	str	r2, [r3, #32]
}
 800e27e:	bf00      	nop
 800e280:	371c      	adds	r7, #28
 800e282:	46bd      	mov	sp, r7
 800e284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e288:	4770      	bx	lr

0800e28a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e28a:	b480      	push	{r7}
 800e28c:	b085      	sub	sp, #20
 800e28e:	af00      	add	r7, sp, #0
 800e290:	6078      	str	r0, [r7, #4]
 800e292:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	689b      	ldr	r3, [r3, #8]
 800e298:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e2a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e2a2:	683a      	ldr	r2, [r7, #0]
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	4313      	orrs	r3, r2
 800e2a8:	f043 0307 	orr.w	r3, r3, #7
 800e2ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	68fa      	ldr	r2, [r7, #12]
 800e2b2:	609a      	str	r2, [r3, #8]
}
 800e2b4:	bf00      	nop
 800e2b6:	3714      	adds	r7, #20
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2be:	4770      	bx	lr

0800e2c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e2c0:	b480      	push	{r7}
 800e2c2:	b087      	sub	sp, #28
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	60f8      	str	r0, [r7, #12]
 800e2c8:	60b9      	str	r1, [r7, #8]
 800e2ca:	607a      	str	r2, [r7, #4]
 800e2cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	689b      	ldr	r3, [r3, #8]
 800e2d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e2d4:	697b      	ldr	r3, [r7, #20]
 800e2d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e2da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e2dc:	683b      	ldr	r3, [r7, #0]
 800e2de:	021a      	lsls	r2, r3, #8
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	431a      	orrs	r2, r3
 800e2e4:	68bb      	ldr	r3, [r7, #8]
 800e2e6:	4313      	orrs	r3, r2
 800e2e8:	697a      	ldr	r2, [r7, #20]
 800e2ea:	4313      	orrs	r3, r2
 800e2ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	697a      	ldr	r2, [r7, #20]
 800e2f2:	609a      	str	r2, [r3, #8]
}
 800e2f4:	bf00      	nop
 800e2f6:	371c      	adds	r7, #28
 800e2f8:	46bd      	mov	sp, r7
 800e2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2fe:	4770      	bx	lr

0800e300 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e300:	b580      	push	{r7, lr}
 800e302:	b086      	sub	sp, #24
 800e304:	af00      	add	r7, sp, #0
 800e306:	60f8      	str	r0, [r7, #12]
 800e308:	60b9      	str	r1, [r7, #8]
 800e30a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	4a2f      	ldr	r2, [pc, #188]	@ (800e3cc <TIM_CCxChannelCmd+0xcc>)
 800e310:	4293      	cmp	r3, r2
 800e312:	d024      	beq.n	800e35e <TIM_CCxChannelCmd+0x5e>
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e31a:	d020      	beq.n	800e35e <TIM_CCxChannelCmd+0x5e>
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	4a2c      	ldr	r2, [pc, #176]	@ (800e3d0 <TIM_CCxChannelCmd+0xd0>)
 800e320:	4293      	cmp	r3, r2
 800e322:	d01c      	beq.n	800e35e <TIM_CCxChannelCmd+0x5e>
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	4a2b      	ldr	r2, [pc, #172]	@ (800e3d4 <TIM_CCxChannelCmd+0xd4>)
 800e328:	4293      	cmp	r3, r2
 800e32a:	d018      	beq.n	800e35e <TIM_CCxChannelCmd+0x5e>
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	4a2a      	ldr	r2, [pc, #168]	@ (800e3d8 <TIM_CCxChannelCmd+0xd8>)
 800e330:	4293      	cmp	r3, r2
 800e332:	d014      	beq.n	800e35e <TIM_CCxChannelCmd+0x5e>
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	4a29      	ldr	r2, [pc, #164]	@ (800e3dc <TIM_CCxChannelCmd+0xdc>)
 800e338:	4293      	cmp	r3, r2
 800e33a:	d010      	beq.n	800e35e <TIM_CCxChannelCmd+0x5e>
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	4a28      	ldr	r2, [pc, #160]	@ (800e3e0 <TIM_CCxChannelCmd+0xe0>)
 800e340:	4293      	cmp	r3, r2
 800e342:	d00c      	beq.n	800e35e <TIM_CCxChannelCmd+0x5e>
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	4a27      	ldr	r2, [pc, #156]	@ (800e3e4 <TIM_CCxChannelCmd+0xe4>)
 800e348:	4293      	cmp	r3, r2
 800e34a:	d008      	beq.n	800e35e <TIM_CCxChannelCmd+0x5e>
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	4a26      	ldr	r2, [pc, #152]	@ (800e3e8 <TIM_CCxChannelCmd+0xe8>)
 800e350:	4293      	cmp	r3, r2
 800e352:	d004      	beq.n	800e35e <TIM_CCxChannelCmd+0x5e>
 800e354:	f641 61ac 	movw	r1, #7852	@ 0x1eac
 800e358:	4824      	ldr	r0, [pc, #144]	@ (800e3ec <TIM_CCxChannelCmd+0xec>)
 800e35a:	f7f8 f955 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800e35e:	68bb      	ldr	r3, [r7, #8]
 800e360:	2b00      	cmp	r3, #0
 800e362:	d016      	beq.n	800e392 <TIM_CCxChannelCmd+0x92>
 800e364:	68bb      	ldr	r3, [r7, #8]
 800e366:	2b04      	cmp	r3, #4
 800e368:	d013      	beq.n	800e392 <TIM_CCxChannelCmd+0x92>
 800e36a:	68bb      	ldr	r3, [r7, #8]
 800e36c:	2b08      	cmp	r3, #8
 800e36e:	d010      	beq.n	800e392 <TIM_CCxChannelCmd+0x92>
 800e370:	68bb      	ldr	r3, [r7, #8]
 800e372:	2b0c      	cmp	r3, #12
 800e374:	d00d      	beq.n	800e392 <TIM_CCxChannelCmd+0x92>
 800e376:	68bb      	ldr	r3, [r7, #8]
 800e378:	2b10      	cmp	r3, #16
 800e37a:	d00a      	beq.n	800e392 <TIM_CCxChannelCmd+0x92>
 800e37c:	68bb      	ldr	r3, [r7, #8]
 800e37e:	2b14      	cmp	r3, #20
 800e380:	d007      	beq.n	800e392 <TIM_CCxChannelCmd+0x92>
 800e382:	68bb      	ldr	r3, [r7, #8]
 800e384:	2b3c      	cmp	r3, #60	@ 0x3c
 800e386:	d004      	beq.n	800e392 <TIM_CCxChannelCmd+0x92>
 800e388:	f641 61ad 	movw	r1, #7853	@ 0x1ead
 800e38c:	4817      	ldr	r0, [pc, #92]	@ (800e3ec <TIM_CCxChannelCmd+0xec>)
 800e38e:	f7f8 f93b 	bl	8006608 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e392:	68bb      	ldr	r3, [r7, #8]
 800e394:	f003 031f 	and.w	r3, r3, #31
 800e398:	2201      	movs	r2, #1
 800e39a:	fa02 f303 	lsl.w	r3, r2, r3
 800e39e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	6a1a      	ldr	r2, [r3, #32]
 800e3a4:	697b      	ldr	r3, [r7, #20]
 800e3a6:	43db      	mvns	r3, r3
 800e3a8:	401a      	ands	r2, r3
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e3ae:	68fb      	ldr	r3, [r7, #12]
 800e3b0:	6a1a      	ldr	r2, [r3, #32]
 800e3b2:	68bb      	ldr	r3, [r7, #8]
 800e3b4:	f003 031f 	and.w	r3, r3, #31
 800e3b8:	6879      	ldr	r1, [r7, #4]
 800e3ba:	fa01 f303 	lsl.w	r3, r1, r3
 800e3be:	431a      	orrs	r2, r3
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	621a      	str	r2, [r3, #32]
}
 800e3c4:	bf00      	nop
 800e3c6:	3718      	adds	r7, #24
 800e3c8:	46bd      	mov	sp, r7
 800e3ca:	bd80      	pop	{r7, pc}
 800e3cc:	40012c00 	.word	0x40012c00
 800e3d0:	40000400 	.word	0x40000400
 800e3d4:	40000800 	.word	0x40000800
 800e3d8:	40000c00 	.word	0x40000c00
 800e3dc:	40013400 	.word	0x40013400
 800e3e0:	40014000 	.word	0x40014000
 800e3e4:	40014400 	.word	0x40014400
 800e3e8:	40014800 	.word	0x40014800
 800e3ec:	08011200 	.word	0x08011200

0800e3f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e3f0:	b580      	push	{r7, lr}
 800e3f2:	b084      	sub	sp, #16
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	6078      	str	r0, [r7, #4]
 800e3f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	4a34      	ldr	r2, [pc, #208]	@ (800e4d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800e400:	4293      	cmp	r3, r2
 800e402:	d02c      	beq.n	800e45e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e40c:	d027      	beq.n	800e45e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	4a30      	ldr	r2, [pc, #192]	@ (800e4d4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800e414:	4293      	cmp	r3, r2
 800e416:	d022      	beq.n	800e45e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	4a2e      	ldr	r2, [pc, #184]	@ (800e4d8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800e41e:	4293      	cmp	r3, r2
 800e420:	d01d      	beq.n	800e45e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	4a2d      	ldr	r2, [pc, #180]	@ (800e4dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800e428:	4293      	cmp	r3, r2
 800e42a:	d018      	beq.n	800e45e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	4a2b      	ldr	r2, [pc, #172]	@ (800e4e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800e432:	4293      	cmp	r3, r2
 800e434:	d013      	beq.n	800e45e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	4a2a      	ldr	r2, [pc, #168]	@ (800e4e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800e43c:	4293      	cmp	r3, r2
 800e43e:	d00e      	beq.n	800e45e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	4a28      	ldr	r2, [pc, #160]	@ (800e4e8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800e446:	4293      	cmp	r3, r2
 800e448:	d009      	beq.n	800e45e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	4a27      	ldr	r2, [pc, #156]	@ (800e4ec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800e450:	4293      	cmp	r3, r2
 800e452:	d004      	beq.n	800e45e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e454:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 800e458:	4825      	ldr	r0, [pc, #148]	@ (800e4f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e45a:	f7f8 f8d5 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800e45e:	683b      	ldr	r3, [r7, #0]
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	2b00      	cmp	r3, #0
 800e464:	d020      	beq.n	800e4a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e466:	683b      	ldr	r3, [r7, #0]
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	2b10      	cmp	r3, #16
 800e46c:	d01c      	beq.n	800e4a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e46e:	683b      	ldr	r3, [r7, #0]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	2b20      	cmp	r3, #32
 800e474:	d018      	beq.n	800e4a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e476:	683b      	ldr	r3, [r7, #0]
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	2b30      	cmp	r3, #48	@ 0x30
 800e47c:	d014      	beq.n	800e4a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e47e:	683b      	ldr	r3, [r7, #0]
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	2b40      	cmp	r3, #64	@ 0x40
 800e484:	d010      	beq.n	800e4a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e486:	683b      	ldr	r3, [r7, #0]
 800e488:	681b      	ldr	r3, [r3, #0]
 800e48a:	2b50      	cmp	r3, #80	@ 0x50
 800e48c:	d00c      	beq.n	800e4a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e48e:	683b      	ldr	r3, [r7, #0]
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	2b60      	cmp	r3, #96	@ 0x60
 800e494:	d008      	beq.n	800e4a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e496:	683b      	ldr	r3, [r7, #0]
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	2b70      	cmp	r3, #112	@ 0x70
 800e49c:	d004      	beq.n	800e4a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e49e:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 800e4a2:	4813      	ldr	r0, [pc, #76]	@ (800e4f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e4a4:	f7f8 f8b0 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800e4a8:	683b      	ldr	r3, [r7, #0]
 800e4aa:	689b      	ldr	r3, [r3, #8]
 800e4ac:	2b80      	cmp	r3, #128	@ 0x80
 800e4ae:	d008      	beq.n	800e4c2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800e4b0:	683b      	ldr	r3, [r7, #0]
 800e4b2:	689b      	ldr	r3, [r3, #8]
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	d004      	beq.n	800e4c2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800e4b8:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 800e4bc:	480c      	ldr	r0, [pc, #48]	@ (800e4f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e4be:	f7f8 f8a3 	bl	8006608 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e4c8:	2b01      	cmp	r3, #1
 800e4ca:	d113      	bne.n	800e4f4 <HAL_TIMEx_MasterConfigSynchronization+0x104>
 800e4cc:	2302      	movs	r3, #2
 800e4ce:	e0d3      	b.n	800e678 <HAL_TIMEx_MasterConfigSynchronization+0x288>
 800e4d0:	40012c00 	.word	0x40012c00
 800e4d4:	40000400 	.word	0x40000400
 800e4d8:	40000800 	.word	0x40000800
 800e4dc:	40000c00 	.word	0x40000c00
 800e4e0:	40001000 	.word	0x40001000
 800e4e4:	40001400 	.word	0x40001400
 800e4e8:	40013400 	.word	0x40013400
 800e4ec:	40014000 	.word	0x40014000
 800e4f0:	08011238 	.word	0x08011238
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	2201      	movs	r2, #1
 800e4f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	2202      	movs	r2, #2
 800e500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	685b      	ldr	r3, [r3, #4]
 800e50a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	689b      	ldr	r3, [r3, #8]
 800e512:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	4a59      	ldr	r2, [pc, #356]	@ (800e680 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800e51a:	4293      	cmp	r3, r2
 800e51c:	d004      	beq.n	800e528 <HAL_TIMEx_MasterConfigSynchronization+0x138>
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	4a58      	ldr	r2, [pc, #352]	@ (800e684 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800e524:	4293      	cmp	r3, r2
 800e526:	d161      	bne.n	800e5ec <HAL_TIMEx_MasterConfigSynchronization+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800e528:	683b      	ldr	r3, [r7, #0]
 800e52a:	685b      	ldr	r3, [r3, #4]
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d054      	beq.n	800e5da <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e530:	683b      	ldr	r3, [r7, #0]
 800e532:	685b      	ldr	r3, [r3, #4]
 800e534:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e538:	d04f      	beq.n	800e5da <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e53a:	683b      	ldr	r3, [r7, #0]
 800e53c:	685b      	ldr	r3, [r3, #4]
 800e53e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e542:	d04a      	beq.n	800e5da <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e544:	683b      	ldr	r3, [r7, #0]
 800e546:	685b      	ldr	r3, [r3, #4]
 800e548:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e54c:	d045      	beq.n	800e5da <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e54e:	683b      	ldr	r3, [r7, #0]
 800e550:	685b      	ldr	r3, [r3, #4]
 800e552:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e556:	d040      	beq.n	800e5da <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e558:	683b      	ldr	r3, [r7, #0]
 800e55a:	685b      	ldr	r3, [r3, #4]
 800e55c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800e560:	d03b      	beq.n	800e5da <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e562:	683b      	ldr	r3, [r7, #0]
 800e564:	685b      	ldr	r3, [r3, #4]
 800e566:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e56a:	d036      	beq.n	800e5da <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e56c:	683b      	ldr	r3, [r7, #0]
 800e56e:	685b      	ldr	r3, [r3, #4]
 800e570:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e574:	d031      	beq.n	800e5da <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e576:	683b      	ldr	r3, [r7, #0]
 800e578:	685b      	ldr	r3, [r3, #4]
 800e57a:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 800e57e:	d02c      	beq.n	800e5da <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e580:	683b      	ldr	r3, [r7, #0]
 800e582:	685b      	ldr	r3, [r3, #4]
 800e584:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e588:	d027      	beq.n	800e5da <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e58a:	683b      	ldr	r3, [r7, #0]
 800e58c:	685b      	ldr	r3, [r3, #4]
 800e58e:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 800e592:	d022      	beq.n	800e5da <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e594:	683b      	ldr	r3, [r7, #0]
 800e596:	685b      	ldr	r3, [r3, #4]
 800e598:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800e59c:	d01d      	beq.n	800e5da <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e59e:	683b      	ldr	r3, [r7, #0]
 800e5a0:	685b      	ldr	r3, [r3, #4]
 800e5a2:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 800e5a6:	d018      	beq.n	800e5da <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e5a8:	683b      	ldr	r3, [r7, #0]
 800e5aa:	685b      	ldr	r3, [r3, #4]
 800e5ac:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800e5b0:	d013      	beq.n	800e5da <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e5b2:	683b      	ldr	r3, [r7, #0]
 800e5b4:	685b      	ldr	r3, [r3, #4]
 800e5b6:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 800e5ba:	d00e      	beq.n	800e5da <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e5bc:	683b      	ldr	r3, [r7, #0]
 800e5be:	685b      	ldr	r3, [r3, #4]
 800e5c0:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 800e5c4:	d009      	beq.n	800e5da <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e5c6:	683b      	ldr	r3, [r7, #0]
 800e5c8:	685b      	ldr	r3, [r3, #4]
 800e5ca:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 800e5ce:	d004      	beq.n	800e5da <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e5d0:	f44f 61f8 	mov.w	r1, #1984	@ 0x7c0
 800e5d4:	482c      	ldr	r0, [pc, #176]	@ (800e688 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 800e5d6:	f7f8 f817 	bl	8006608 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e5e0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e5e2:	683b      	ldr	r3, [r7, #0]
 800e5e4:	685b      	ldr	r3, [r3, #4]
 800e5e6:	68fa      	ldr	r2, [r7, #12]
 800e5e8:	4313      	orrs	r3, r2
 800e5ea:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e5f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e5f4:	683b      	ldr	r3, [r7, #0]
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	68fa      	ldr	r2, [r7, #12]
 800e5fa:	4313      	orrs	r3, r2
 800e5fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	68fa      	ldr	r2, [r7, #12]
 800e604:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	4a1d      	ldr	r2, [pc, #116]	@ (800e680 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800e60c:	4293      	cmp	r3, r2
 800e60e:	d01d      	beq.n	800e64c <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e618:	d018      	beq.n	800e64c <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	4a1b      	ldr	r2, [pc, #108]	@ (800e68c <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 800e620:	4293      	cmp	r3, r2
 800e622:	d013      	beq.n	800e64c <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	4a19      	ldr	r2, [pc, #100]	@ (800e690 <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 800e62a:	4293      	cmp	r3, r2
 800e62c:	d00e      	beq.n	800e64c <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	681b      	ldr	r3, [r3, #0]
 800e632:	4a18      	ldr	r2, [pc, #96]	@ (800e694 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 800e634:	4293      	cmp	r3, r2
 800e636:	d009      	beq.n	800e64c <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	4a11      	ldr	r2, [pc, #68]	@ (800e684 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800e63e:	4293      	cmp	r3, r2
 800e640:	d004      	beq.n	800e64c <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	4a14      	ldr	r2, [pc, #80]	@ (800e698 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 800e648:	4293      	cmp	r3, r2
 800e64a:	d10c      	bne.n	800e666 <HAL_TIMEx_MasterConfigSynchronization+0x276>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e64c:	68bb      	ldr	r3, [r7, #8]
 800e64e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e652:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e654:	683b      	ldr	r3, [r7, #0]
 800e656:	689b      	ldr	r3, [r3, #8]
 800e658:	68ba      	ldr	r2, [r7, #8]
 800e65a:	4313      	orrs	r3, r2
 800e65c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	681b      	ldr	r3, [r3, #0]
 800e662:	68ba      	ldr	r2, [r7, #8]
 800e664:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	2201      	movs	r2, #1
 800e66a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	2200      	movs	r2, #0
 800e672:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e676:	2300      	movs	r3, #0
}
 800e678:	4618      	mov	r0, r3
 800e67a:	3710      	adds	r7, #16
 800e67c:	46bd      	mov	sp, r7
 800e67e:	bd80      	pop	{r7, pc}
 800e680:	40012c00 	.word	0x40012c00
 800e684:	40013400 	.word	0x40013400
 800e688:	08011238 	.word	0x08011238
 800e68c:	40000400 	.word	0x40000400
 800e690:	40000800 	.word	0x40000800
 800e694:	40000c00 	.word	0x40000c00
 800e698:	40014000 	.word	0x40014000

0800e69c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e69c:	b580      	push	{r7, lr}
 800e69e:	b084      	sub	sp, #16
 800e6a0:	af00      	add	r7, sp, #0
 800e6a2:	6078      	str	r0, [r7, #4]
 800e6a4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e6a6:	2300      	movs	r3, #0
 800e6a8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	4a91      	ldr	r2, [pc, #580]	@ (800e8f4 <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800e6b0:	4293      	cmp	r3, r2
 800e6b2:	d018      	beq.n	800e6e6 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	681b      	ldr	r3, [r3, #0]
 800e6b8:	4a8f      	ldr	r2, [pc, #572]	@ (800e8f8 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800e6ba:	4293      	cmp	r3, r2
 800e6bc:	d013      	beq.n	800e6e6 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	4a8e      	ldr	r2, [pc, #568]	@ (800e8fc <HAL_TIMEx_ConfigBreakDeadTime+0x260>)
 800e6c4:	4293      	cmp	r3, r2
 800e6c6:	d00e      	beq.n	800e6e6 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	4a8c      	ldr	r2, [pc, #560]	@ (800e900 <HAL_TIMEx_ConfigBreakDeadTime+0x264>)
 800e6ce:	4293      	cmp	r3, r2
 800e6d0:	d009      	beq.n	800e6e6 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	4a8b      	ldr	r2, [pc, #556]	@ (800e904 <HAL_TIMEx_ConfigBreakDeadTime+0x268>)
 800e6d8:	4293      	cmp	r3, r2
 800e6da:	d004      	beq.n	800e6e6 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800e6dc:	f240 71f5 	movw	r1, #2037	@ 0x7f5
 800e6e0:	4889      	ldr	r0, [pc, #548]	@ (800e908 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e6e2:	f7f7 ff91 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800e6e6:	683b      	ldr	r3, [r7, #0]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e6ee:	d008      	beq.n	800e702 <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800e6f0:	683b      	ldr	r3, [r7, #0]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d004      	beq.n	800e702 <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800e6f8:	f240 71f6 	movw	r1, #2038	@ 0x7f6
 800e6fc:	4882      	ldr	r0, [pc, #520]	@ (800e908 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e6fe:	f7f7 ff83 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800e702:	683b      	ldr	r3, [r7, #0]
 800e704:	685b      	ldr	r3, [r3, #4]
 800e706:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e70a:	d008      	beq.n	800e71e <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800e70c:	683b      	ldr	r3, [r7, #0]
 800e70e:	685b      	ldr	r3, [r3, #4]
 800e710:	2b00      	cmp	r3, #0
 800e712:	d004      	beq.n	800e71e <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800e714:	f240 71f7 	movw	r1, #2039	@ 0x7f7
 800e718:	487b      	ldr	r0, [pc, #492]	@ (800e908 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e71a:	f7f7 ff75 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800e71e:	683b      	ldr	r3, [r7, #0]
 800e720:	689b      	ldr	r3, [r3, #8]
 800e722:	2b00      	cmp	r3, #0
 800e724:	d013      	beq.n	800e74e <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800e726:	683b      	ldr	r3, [r7, #0]
 800e728:	689b      	ldr	r3, [r3, #8]
 800e72a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e72e:	d00e      	beq.n	800e74e <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800e730:	683b      	ldr	r3, [r7, #0]
 800e732:	689b      	ldr	r3, [r3, #8]
 800e734:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e738:	d009      	beq.n	800e74e <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800e73a:	683b      	ldr	r3, [r7, #0]
 800e73c:	689b      	ldr	r3, [r3, #8]
 800e73e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e742:	d004      	beq.n	800e74e <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800e744:	f44f 61ff 	mov.w	r1, #2040	@ 0x7f8
 800e748:	486f      	ldr	r0, [pc, #444]	@ (800e908 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e74a:	f7f7 ff5d 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800e74e:	683b      	ldr	r3, [r7, #0]
 800e750:	68db      	ldr	r3, [r3, #12]
 800e752:	2bff      	cmp	r3, #255	@ 0xff
 800e754:	d904      	bls.n	800e760 <HAL_TIMEx_ConfigBreakDeadTime+0xc4>
 800e756:	f240 71f9 	movw	r1, #2041	@ 0x7f9
 800e75a:	486b      	ldr	r0, [pc, #428]	@ (800e908 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e75c:	f7f7 ff54 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800e760:	683b      	ldr	r3, [r7, #0]
 800e762:	691b      	ldr	r3, [r3, #16]
 800e764:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e768:	d008      	beq.n	800e77c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800e76a:	683b      	ldr	r3, [r7, #0]
 800e76c:	691b      	ldr	r3, [r3, #16]
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d004      	beq.n	800e77c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800e772:	f240 71fa 	movw	r1, #2042	@ 0x7fa
 800e776:	4864      	ldr	r0, [pc, #400]	@ (800e908 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e778:	f7f7 ff46 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800e77c:	683b      	ldr	r3, [r7, #0]
 800e77e:	695b      	ldr	r3, [r3, #20]
 800e780:	2b00      	cmp	r3, #0
 800e782:	d009      	beq.n	800e798 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800e784:	683b      	ldr	r3, [r7, #0]
 800e786:	695b      	ldr	r3, [r3, #20]
 800e788:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e78c:	d004      	beq.n	800e798 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800e78e:	f240 71fb 	movw	r1, #2043	@ 0x7fb
 800e792:	485d      	ldr	r0, [pc, #372]	@ (800e908 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e794:	f7f7 ff38 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 800e798:	683b      	ldr	r3, [r7, #0]
 800e79a:	699b      	ldr	r3, [r3, #24]
 800e79c:	2b0f      	cmp	r3, #15
 800e79e:	d904      	bls.n	800e7aa <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800e7a0:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 800e7a4:	4858      	ldr	r0, [pc, #352]	@ (800e908 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e7a6:	f7f7 ff2f 	bl	8006608 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800e7aa:	683b      	ldr	r3, [r7, #0]
 800e7ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e7b2:	d008      	beq.n	800e7c6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800e7b4:	683b      	ldr	r3, [r7, #0]
 800e7b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d004      	beq.n	800e7c6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800e7bc:	f240 71fd 	movw	r1, #2045	@ 0x7fd
 800e7c0:	4851      	ldr	r0, [pc, #324]	@ (800e908 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e7c2:	f7f7 ff21 	bl	8006608 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e7cc:	2b01      	cmp	r3, #1
 800e7ce:	d101      	bne.n	800e7d4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
 800e7d0:	2302      	movs	r3, #2
 800e7d2:	e08a      	b.n	800e8ea <HAL_TIMEx_ConfigBreakDeadTime+0x24e>
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	2201      	movs	r2, #1
 800e7d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800e7e2:	683b      	ldr	r3, [r7, #0]
 800e7e4:	68db      	ldr	r3, [r3, #12]
 800e7e6:	4313      	orrs	r3, r2
 800e7e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e7f0:	683b      	ldr	r3, [r7, #0]
 800e7f2:	689b      	ldr	r3, [r3, #8]
 800e7f4:	4313      	orrs	r3, r2
 800e7f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e7f8:	68fb      	ldr	r3, [r7, #12]
 800e7fa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800e7fe:	683b      	ldr	r3, [r7, #0]
 800e800:	685b      	ldr	r3, [r3, #4]
 800e802:	4313      	orrs	r3, r2
 800e804:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800e80c:	683b      	ldr	r3, [r7, #0]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	4313      	orrs	r3, r2
 800e812:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e81a:	683b      	ldr	r3, [r7, #0]
 800e81c:	691b      	ldr	r3, [r3, #16]
 800e81e:	4313      	orrs	r3, r2
 800e820:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800e828:	683b      	ldr	r3, [r7, #0]
 800e82a:	695b      	ldr	r3, [r3, #20]
 800e82c:	4313      	orrs	r3, r2
 800e82e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800e836:	683b      	ldr	r3, [r7, #0]
 800e838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e83a:	4313      	orrs	r3, r2
 800e83c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800e844:	683b      	ldr	r3, [r7, #0]
 800e846:	699b      	ldr	r3, [r3, #24]
 800e848:	041b      	lsls	r3, r3, #16
 800e84a:	4313      	orrs	r3, r2
 800e84c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	4a28      	ldr	r2, [pc, #160]	@ (800e8f4 <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800e854:	4293      	cmp	r3, r2
 800e856:	d004      	beq.n	800e862 <HAL_TIMEx_ConfigBreakDeadTime+0x1c6>
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	4a26      	ldr	r2, [pc, #152]	@ (800e8f8 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800e85e:	4293      	cmp	r3, r2
 800e860:	d13a      	bne.n	800e8d8 <HAL_TIMEx_ConfigBreakDeadTime+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 800e862:	683b      	ldr	r3, [r7, #0]
 800e864:	69db      	ldr	r3, [r3, #28]
 800e866:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e86a:	d008      	beq.n	800e87e <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800e86c:	683b      	ldr	r3, [r7, #0]
 800e86e:	69db      	ldr	r3, [r3, #28]
 800e870:	2b00      	cmp	r3, #0
 800e872:	d004      	beq.n	800e87e <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800e874:	f640 0112 	movw	r1, #2066	@ 0x812
 800e878:	4823      	ldr	r0, [pc, #140]	@ (800e908 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e87a:	f7f7 fec5 	bl	8006608 <assert_failed>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 800e87e:	683b      	ldr	r3, [r7, #0]
 800e880:	6a1b      	ldr	r3, [r3, #32]
 800e882:	2b00      	cmp	r3, #0
 800e884:	d009      	beq.n	800e89a <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800e886:	683b      	ldr	r3, [r7, #0]
 800e888:	6a1b      	ldr	r3, [r3, #32]
 800e88a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e88e:	d004      	beq.n	800e89a <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800e890:	f640 0113 	movw	r1, #2067	@ 0x813
 800e894:	481c      	ldr	r0, [pc, #112]	@ (800e908 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e896:	f7f7 feb7 	bl	8006608 <assert_failed>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 800e89a:	683b      	ldr	r3, [r7, #0]
 800e89c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e89e:	2b0f      	cmp	r3, #15
 800e8a0:	d904      	bls.n	800e8ac <HAL_TIMEx_ConfigBreakDeadTime+0x210>
 800e8a2:	f640 0114 	movw	r1, #2068	@ 0x814
 800e8a6:	4818      	ldr	r0, [pc, #96]	@ (800e908 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e8a8:	f7f7 feae 	bl	8006608 <assert_failed>

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800e8b2:	683b      	ldr	r3, [r7, #0]
 800e8b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e8b6:	051b      	lsls	r3, r3, #20
 800e8b8:	4313      	orrs	r3, r2
 800e8ba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800e8bc:	68fb      	ldr	r3, [r7, #12]
 800e8be:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800e8c2:	683b      	ldr	r3, [r7, #0]
 800e8c4:	69db      	ldr	r3, [r3, #28]
 800e8c6:	4313      	orrs	r3, r2
 800e8c8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800e8d0:	683b      	ldr	r3, [r7, #0]
 800e8d2:	6a1b      	ldr	r3, [r3, #32]
 800e8d4:	4313      	orrs	r3, r2
 800e8d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	68fa      	ldr	r2, [r7, #12]
 800e8de:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	2200      	movs	r2, #0
 800e8e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e8e8:	2300      	movs	r3, #0
}
 800e8ea:	4618      	mov	r0, r3
 800e8ec:	3710      	adds	r7, #16
 800e8ee:	46bd      	mov	sp, r7
 800e8f0:	bd80      	pop	{r7, pc}
 800e8f2:	bf00      	nop
 800e8f4:	40012c00 	.word	0x40012c00
 800e8f8:	40013400 	.word	0x40013400
 800e8fc:	40014000 	.word	0x40014000
 800e900:	40014400 	.word	0x40014400
 800e904:	40014800 	.word	0x40014800
 800e908:	08011238 	.word	0x08011238

0800e90c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e90c:	b480      	push	{r7}
 800e90e:	b083      	sub	sp, #12
 800e910:	af00      	add	r7, sp, #0
 800e912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e914:	bf00      	nop
 800e916:	370c      	adds	r7, #12
 800e918:	46bd      	mov	sp, r7
 800e91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e91e:	4770      	bx	lr

0800e920 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e920:	b480      	push	{r7}
 800e922:	b083      	sub	sp, #12
 800e924:	af00      	add	r7, sp, #0
 800e926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e928:	bf00      	nop
 800e92a:	370c      	adds	r7, #12
 800e92c:	46bd      	mov	sp, r7
 800e92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e932:	4770      	bx	lr

0800e934 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e934:	b480      	push	{r7}
 800e936:	b083      	sub	sp, #12
 800e938:	af00      	add	r7, sp, #0
 800e93a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e93c:	bf00      	nop
 800e93e:	370c      	adds	r7, #12
 800e940:	46bd      	mov	sp, r7
 800e942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e946:	4770      	bx	lr

0800e948 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e948:	b580      	push	{r7, lr}
 800e94a:	b082      	sub	sp, #8
 800e94c:	af00      	add	r7, sp, #0
 800e94e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	2b00      	cmp	r3, #0
 800e954:	d101      	bne.n	800e95a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e956:	2301      	movs	r3, #1
 800e958:	e08b      	b.n	800ea72 <HAL_UART_Init+0x12a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	699b      	ldr	r3, [r3, #24]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d023      	beq.n	800e9aa <HAL_UART_Init+0x62>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	4a45      	ldr	r2, [pc, #276]	@ (800ea7c <HAL_UART_Init+0x134>)
 800e968:	4293      	cmp	r3, r2
 800e96a:	d041      	beq.n	800e9f0 <HAL_UART_Init+0xa8>
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	4a43      	ldr	r2, [pc, #268]	@ (800ea80 <HAL_UART_Init+0x138>)
 800e972:	4293      	cmp	r3, r2
 800e974:	d03c      	beq.n	800e9f0 <HAL_UART_Init+0xa8>
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	4a42      	ldr	r2, [pc, #264]	@ (800ea84 <HAL_UART_Init+0x13c>)
 800e97c:	4293      	cmp	r3, r2
 800e97e:	d037      	beq.n	800e9f0 <HAL_UART_Init+0xa8>
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	4a40      	ldr	r2, [pc, #256]	@ (800ea88 <HAL_UART_Init+0x140>)
 800e986:	4293      	cmp	r3, r2
 800e988:	d032      	beq.n	800e9f0 <HAL_UART_Init+0xa8>
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	4a3f      	ldr	r2, [pc, #252]	@ (800ea8c <HAL_UART_Init+0x144>)
 800e990:	4293      	cmp	r3, r2
 800e992:	d02d      	beq.n	800e9f0 <HAL_UART_Init+0xa8>
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	4a3d      	ldr	r2, [pc, #244]	@ (800ea90 <HAL_UART_Init+0x148>)
 800e99a:	4293      	cmp	r3, r2
 800e99c:	d028      	beq.n	800e9f0 <HAL_UART_Init+0xa8>
 800e99e:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800e9a2:	483c      	ldr	r0, [pc, #240]	@ (800ea94 <HAL_UART_Init+0x14c>)
 800e9a4:	f7f7 fe30 	bl	8006608 <assert_failed>
 800e9a8:	e022      	b.n	800e9f0 <HAL_UART_Init+0xa8>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	4a33      	ldr	r2, [pc, #204]	@ (800ea7c <HAL_UART_Init+0x134>)
 800e9b0:	4293      	cmp	r3, r2
 800e9b2:	d01d      	beq.n	800e9f0 <HAL_UART_Init+0xa8>
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	4a31      	ldr	r2, [pc, #196]	@ (800ea80 <HAL_UART_Init+0x138>)
 800e9ba:	4293      	cmp	r3, r2
 800e9bc:	d018      	beq.n	800e9f0 <HAL_UART_Init+0xa8>
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	681b      	ldr	r3, [r3, #0]
 800e9c2:	4a30      	ldr	r2, [pc, #192]	@ (800ea84 <HAL_UART_Init+0x13c>)
 800e9c4:	4293      	cmp	r3, r2
 800e9c6:	d013      	beq.n	800e9f0 <HAL_UART_Init+0xa8>
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	4a2e      	ldr	r2, [pc, #184]	@ (800ea88 <HAL_UART_Init+0x140>)
 800e9ce:	4293      	cmp	r3, r2
 800e9d0:	d00e      	beq.n	800e9f0 <HAL_UART_Init+0xa8>
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	4a2d      	ldr	r2, [pc, #180]	@ (800ea8c <HAL_UART_Init+0x144>)
 800e9d8:	4293      	cmp	r3, r2
 800e9da:	d009      	beq.n	800e9f0 <HAL_UART_Init+0xa8>
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	4a2b      	ldr	r2, [pc, #172]	@ (800ea90 <HAL_UART_Init+0x148>)
 800e9e2:	4293      	cmp	r3, r2
 800e9e4:	d004      	beq.n	800e9f0 <HAL_UART_Init+0xa8>
 800e9e6:	f240 1157 	movw	r1, #343	@ 0x157
 800e9ea:	482a      	ldr	r0, [pc, #168]	@ (800ea94 <HAL_UART_Init+0x14c>)
 800e9ec:	f7f7 fe0c 	bl	8006608 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d106      	bne.n	800ea06 <HAL_UART_Init+0xbe>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	2200      	movs	r2, #0
 800e9fc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ea00:	6878      	ldr	r0, [r7, #4]
 800ea02:	f7f8 fb3b 	bl	800707c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	2224      	movs	r2, #36	@ 0x24
 800ea0a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	681a      	ldr	r2, [r3, #0]
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	681b      	ldr	r3, [r3, #0]
 800ea16:	f022 0201 	bic.w	r2, r2, #1
 800ea1a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	d002      	beq.n	800ea2a <HAL_UART_Init+0xe2>
  {
    UART_AdvFeatureConfig(huart);
 800ea24:	6878      	ldr	r0, [r7, #4]
 800ea26:	f000 fc1f 	bl	800f268 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ea2a:	6878      	ldr	r0, [r7, #4]
 800ea2c:	f000 f8be 	bl	800ebac <UART_SetConfig>
 800ea30:	4603      	mov	r3, r0
 800ea32:	2b01      	cmp	r3, #1
 800ea34:	d101      	bne.n	800ea3a <HAL_UART_Init+0xf2>
  {
    return HAL_ERROR;
 800ea36:	2301      	movs	r3, #1
 800ea38:	e01b      	b.n	800ea72 <HAL_UART_Init+0x12a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	685a      	ldr	r2, [r3, #4]
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ea48:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	689a      	ldr	r2, [r3, #8]
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ea58:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	681a      	ldr	r2, [r3, #0]
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	f042 0201 	orr.w	r2, r2, #1
 800ea68:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ea6a:	6878      	ldr	r0, [r7, #4]
 800ea6c:	f000 fd5c 	bl	800f528 <UART_CheckIdleState>
 800ea70:	4603      	mov	r3, r0
}
 800ea72:	4618      	mov	r0, r3
 800ea74:	3708      	adds	r7, #8
 800ea76:	46bd      	mov	sp, r7
 800ea78:	bd80      	pop	{r7, pc}
 800ea7a:	bf00      	nop
 800ea7c:	40013800 	.word	0x40013800
 800ea80:	40004400 	.word	0x40004400
 800ea84:	40004800 	.word	0x40004800
 800ea88:	40004c00 	.word	0x40004c00
 800ea8c:	40005000 	.word	0x40005000
 800ea90:	40008000 	.word	0x40008000
 800ea94:	08011274 	.word	0x08011274

0800ea98 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ea98:	b580      	push	{r7, lr}
 800ea9a:	b08a      	sub	sp, #40	@ 0x28
 800ea9c:	af02      	add	r7, sp, #8
 800ea9e:	60f8      	str	r0, [r7, #12]
 800eaa0:	60b9      	str	r1, [r7, #8]
 800eaa2:	603b      	str	r3, [r7, #0]
 800eaa4:	4613      	mov	r3, r2
 800eaa6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800eaac:	2b20      	cmp	r3, #32
 800eaae:	d177      	bne.n	800eba0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800eab0:	68bb      	ldr	r3, [r7, #8]
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d002      	beq.n	800eabc <HAL_UART_Transmit+0x24>
 800eab6:	88fb      	ldrh	r3, [r7, #6]
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d101      	bne.n	800eac0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800eabc:	2301      	movs	r3, #1
 800eabe:	e070      	b.n	800eba2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	2200      	movs	r2, #0
 800eac4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	2221      	movs	r2, #33	@ 0x21
 800eacc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800eace:	f7f8 fbc5 	bl	800725c <HAL_GetTick>
 800ead2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	88fa      	ldrh	r2, [r7, #6]
 800ead8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	88fa      	ldrh	r2, [r7, #6]
 800eae0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	689b      	ldr	r3, [r3, #8]
 800eae8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800eaec:	d108      	bne.n	800eb00 <HAL_UART_Transmit+0x68>
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	691b      	ldr	r3, [r3, #16]
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d104      	bne.n	800eb00 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800eaf6:	2300      	movs	r3, #0
 800eaf8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800eafa:	68bb      	ldr	r3, [r7, #8]
 800eafc:	61bb      	str	r3, [r7, #24]
 800eafe:	e003      	b.n	800eb08 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800eb00:	68bb      	ldr	r3, [r7, #8]
 800eb02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800eb04:	2300      	movs	r3, #0
 800eb06:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800eb08:	e02f      	b.n	800eb6a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800eb0a:	683b      	ldr	r3, [r7, #0]
 800eb0c:	9300      	str	r3, [sp, #0]
 800eb0e:	697b      	ldr	r3, [r7, #20]
 800eb10:	2200      	movs	r2, #0
 800eb12:	2180      	movs	r1, #128	@ 0x80
 800eb14:	68f8      	ldr	r0, [r7, #12]
 800eb16:	f000 fdaf 	bl	800f678 <UART_WaitOnFlagUntilTimeout>
 800eb1a:	4603      	mov	r3, r0
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	d004      	beq.n	800eb2a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	2220      	movs	r2, #32
 800eb24:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800eb26:	2303      	movs	r3, #3
 800eb28:	e03b      	b.n	800eba2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800eb2a:	69fb      	ldr	r3, [r7, #28]
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d10b      	bne.n	800eb48 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800eb30:	69bb      	ldr	r3, [r7, #24]
 800eb32:	881a      	ldrh	r2, [r3, #0]
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800eb3c:	b292      	uxth	r2, r2
 800eb3e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800eb40:	69bb      	ldr	r3, [r7, #24]
 800eb42:	3302      	adds	r3, #2
 800eb44:	61bb      	str	r3, [r7, #24]
 800eb46:	e007      	b.n	800eb58 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800eb48:	69fb      	ldr	r3, [r7, #28]
 800eb4a:	781a      	ldrb	r2, [r3, #0]
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800eb52:	69fb      	ldr	r3, [r7, #28]
 800eb54:	3301      	adds	r3, #1
 800eb56:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800eb58:	68fb      	ldr	r3, [r7, #12]
 800eb5a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800eb5e:	b29b      	uxth	r3, r3
 800eb60:	3b01      	subs	r3, #1
 800eb62:	b29a      	uxth	r2, r3
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800eb70:	b29b      	uxth	r3, r3
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d1c9      	bne.n	800eb0a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800eb76:	683b      	ldr	r3, [r7, #0]
 800eb78:	9300      	str	r3, [sp, #0]
 800eb7a:	697b      	ldr	r3, [r7, #20]
 800eb7c:	2200      	movs	r2, #0
 800eb7e:	2140      	movs	r1, #64	@ 0x40
 800eb80:	68f8      	ldr	r0, [r7, #12]
 800eb82:	f000 fd79 	bl	800f678 <UART_WaitOnFlagUntilTimeout>
 800eb86:	4603      	mov	r3, r0
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d004      	beq.n	800eb96 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	2220      	movs	r2, #32
 800eb90:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800eb92:	2303      	movs	r3, #3
 800eb94:	e005      	b.n	800eba2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	2220      	movs	r2, #32
 800eb9a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800eb9c:	2300      	movs	r3, #0
 800eb9e:	e000      	b.n	800eba2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800eba0:	2302      	movs	r3, #2
  }
}
 800eba2:	4618      	mov	r0, r3
 800eba4:	3720      	adds	r7, #32
 800eba6:	46bd      	mov	sp, r7
 800eba8:	bd80      	pop	{r7, pc}
	...

0800ebac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ebac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ebb0:	b08a      	sub	sp, #40	@ 0x28
 800ebb2:	af00      	add	r7, sp, #0
 800ebb4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ebb6:	2300      	movs	r3, #0
 800ebb8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint32_t lpuart_ker_ck_pres;
#endif /* USART_PRESC_PRESCALER */
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	685b      	ldr	r3, [r3, #4]
 800ebc0:	4a9e      	ldr	r2, [pc, #632]	@ (800ee3c <UART_SetConfig+0x290>)
 800ebc2:	4293      	cmp	r3, r2
 800ebc4:	d904      	bls.n	800ebd0 <UART_SetConfig+0x24>
 800ebc6:	f640 4158 	movw	r1, #3160	@ 0xc58
 800ebca:	489d      	ldr	r0, [pc, #628]	@ (800ee40 <UART_SetConfig+0x294>)
 800ebcc:	f7f7 fd1c 	bl	8006608 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	689b      	ldr	r3, [r3, #8]
 800ebd4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ebd8:	d00d      	beq.n	800ebf6 <UART_SetConfig+0x4a>
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	689b      	ldr	r3, [r3, #8]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d009      	beq.n	800ebf6 <UART_SetConfig+0x4a>
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	689b      	ldr	r3, [r3, #8]
 800ebe6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ebea:	d004      	beq.n	800ebf6 <UART_SetConfig+0x4a>
 800ebec:	f640 4159 	movw	r1, #3161	@ 0xc59
 800ebf0:	4893      	ldr	r0, [pc, #588]	@ (800ee40 <UART_SetConfig+0x294>)
 800ebf2:	f7f7 fd09 	bl	8006608 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	4a92      	ldr	r2, [pc, #584]	@ (800ee44 <UART_SetConfig+0x298>)
 800ebfc:	4293      	cmp	r3, r2
 800ebfe:	d10e      	bne.n	800ec1e <UART_SetConfig+0x72>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	68db      	ldr	r3, [r3, #12]
 800ec04:	2b00      	cmp	r3, #0
 800ec06:	d030      	beq.n	800ec6a <UART_SetConfig+0xbe>
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	68db      	ldr	r3, [r3, #12]
 800ec0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ec10:	d02b      	beq.n	800ec6a <UART_SetConfig+0xbe>
 800ec12:	f640 415c 	movw	r1, #3164	@ 0xc5c
 800ec16:	488a      	ldr	r0, [pc, #552]	@ (800ee40 <UART_SetConfig+0x294>)
 800ec18:	f7f7 fcf6 	bl	8006608 <assert_failed>
 800ec1c:	e025      	b.n	800ec6a <UART_SetConfig+0xbe>
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	68db      	ldr	r3, [r3, #12]
 800ec22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ec26:	d012      	beq.n	800ec4e <UART_SetConfig+0xa2>
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	68db      	ldr	r3, [r3, #12]
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d00e      	beq.n	800ec4e <UART_SetConfig+0xa2>
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	68db      	ldr	r3, [r3, #12]
 800ec34:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ec38:	d009      	beq.n	800ec4e <UART_SetConfig+0xa2>
 800ec3a:	68fb      	ldr	r3, [r7, #12]
 800ec3c:	68db      	ldr	r3, [r3, #12]
 800ec3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ec42:	d004      	beq.n	800ec4e <UART_SetConfig+0xa2>
 800ec44:	f44f 6146 	mov.w	r1, #3168	@ 0xc60
 800ec48:	487d      	ldr	r0, [pc, #500]	@ (800ee40 <UART_SetConfig+0x294>)
 800ec4a:	f7f7 fcdd 	bl	8006608 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	6a1b      	ldr	r3, [r3, #32]
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d009      	beq.n	800ec6a <UART_SetConfig+0xbe>
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	6a1b      	ldr	r3, [r3, #32]
 800ec5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ec5e:	d004      	beq.n	800ec6a <UART_SetConfig+0xbe>
 800ec60:	f640 4161 	movw	r1, #3169	@ 0xc61
 800ec64:	4876      	ldr	r0, [pc, #472]	@ (800ee40 <UART_SetConfig+0x294>)
 800ec66:	f7f7 fccf 	bl	8006608 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	691b      	ldr	r3, [r3, #16]
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d00e      	beq.n	800ec90 <UART_SetConfig+0xe4>
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	691b      	ldr	r3, [r3, #16]
 800ec76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ec7a:	d009      	beq.n	800ec90 <UART_SetConfig+0xe4>
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	691b      	ldr	r3, [r3, #16]
 800ec80:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ec84:	d004      	beq.n	800ec90 <UART_SetConfig+0xe4>
 800ec86:	f640 4164 	movw	r1, #3172	@ 0xc64
 800ec8a:	486d      	ldr	r0, [pc, #436]	@ (800ee40 <UART_SetConfig+0x294>)
 800ec8c:	f7f7 fcbc 	bl	8006608 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	695b      	ldr	r3, [r3, #20]
 800ec94:	f023 030c 	bic.w	r3, r3, #12
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d103      	bne.n	800eca4 <UART_SetConfig+0xf8>
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	695b      	ldr	r3, [r3, #20]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d104      	bne.n	800ecae <UART_SetConfig+0x102>
 800eca4:	f640 4165 	movw	r1, #3173	@ 0xc65
 800eca8:	4865      	ldr	r0, [pc, #404]	@ (800ee40 <UART_SetConfig+0x294>)
 800ecaa:	f7f7 fcad 	bl	8006608 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	699b      	ldr	r3, [r3, #24]
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d013      	beq.n	800ecde <UART_SetConfig+0x132>
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	699b      	ldr	r3, [r3, #24]
 800ecba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ecbe:	d00e      	beq.n	800ecde <UART_SetConfig+0x132>
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	699b      	ldr	r3, [r3, #24]
 800ecc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ecc8:	d009      	beq.n	800ecde <UART_SetConfig+0x132>
 800ecca:	68fb      	ldr	r3, [r7, #12]
 800eccc:	699b      	ldr	r3, [r3, #24]
 800ecce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ecd2:	d004      	beq.n	800ecde <UART_SetConfig+0x132>
 800ecd4:	f640 4166 	movw	r1, #3174	@ 0xc66
 800ecd8:	4859      	ldr	r0, [pc, #356]	@ (800ee40 <UART_SetConfig+0x294>)
 800ecda:	f7f7 fc95 	bl	8006608 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800ecde:	68fb      	ldr	r3, [r7, #12]
 800ece0:	69db      	ldr	r3, [r3, #28]
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d009      	beq.n	800ecfa <UART_SetConfig+0x14e>
 800ece6:	68fb      	ldr	r3, [r7, #12]
 800ece8:	69db      	ldr	r3, [r3, #28]
 800ecea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ecee:	d004      	beq.n	800ecfa <UART_SetConfig+0x14e>
 800ecf0:	f640 4167 	movw	r1, #3175	@ 0xc67
 800ecf4:	4852      	ldr	r0, [pc, #328]	@ (800ee40 <UART_SetConfig+0x294>)
 800ecf6:	f7f7 fc87 	bl	8006608 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	689a      	ldr	r2, [r3, #8]
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	691b      	ldr	r3, [r3, #16]
 800ed02:	431a      	orrs	r2, r3
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	695b      	ldr	r3, [r3, #20]
 800ed08:	431a      	orrs	r2, r3
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	69db      	ldr	r3, [r3, #28]
 800ed0e:	4313      	orrs	r3, r2
 800ed10:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ed12:	68fb      	ldr	r3, [r7, #12]
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	681a      	ldr	r2, [r3, #0]
 800ed18:	4b4b      	ldr	r3, [pc, #300]	@ (800ee48 <UART_SetConfig+0x29c>)
 800ed1a:	4013      	ands	r3, r2
 800ed1c:	68fa      	ldr	r2, [r7, #12]
 800ed1e:	6812      	ldr	r2, [r2, #0]
 800ed20:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ed22:	430b      	orrs	r3, r1
 800ed24:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	685b      	ldr	r3, [r3, #4]
 800ed2c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	68da      	ldr	r2, [r3, #12]
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	430a      	orrs	r2, r1
 800ed3a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	699b      	ldr	r3, [r3, #24]
 800ed40:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	4a3f      	ldr	r2, [pc, #252]	@ (800ee44 <UART_SetConfig+0x298>)
 800ed48:	4293      	cmp	r3, r2
 800ed4a:	d004      	beq.n	800ed56 <UART_SetConfig+0x1aa>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ed4c:	68fb      	ldr	r3, [r7, #12]
 800ed4e:	6a1b      	ldr	r3, [r3, #32]
 800ed50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed52:	4313      	orrs	r3, r2
 800ed54:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ed56:	68fb      	ldr	r3, [r7, #12]
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	689b      	ldr	r3, [r3, #8]
 800ed5c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed66:	430a      	orrs	r2, r1
 800ed68:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ed6a:	68fb      	ldr	r3, [r7, #12]
 800ed6c:	681b      	ldr	r3, [r3, #0]
 800ed6e:	4a37      	ldr	r2, [pc, #220]	@ (800ee4c <UART_SetConfig+0x2a0>)
 800ed70:	4293      	cmp	r3, r2
 800ed72:	d125      	bne.n	800edc0 <UART_SetConfig+0x214>
 800ed74:	4b36      	ldr	r3, [pc, #216]	@ (800ee50 <UART_SetConfig+0x2a4>)
 800ed76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed7a:	f003 0303 	and.w	r3, r3, #3
 800ed7e:	2b03      	cmp	r3, #3
 800ed80:	d81a      	bhi.n	800edb8 <UART_SetConfig+0x20c>
 800ed82:	a201      	add	r2, pc, #4	@ (adr r2, 800ed88 <UART_SetConfig+0x1dc>)
 800ed84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed88:	0800ed99 	.word	0x0800ed99
 800ed8c:	0800eda9 	.word	0x0800eda9
 800ed90:	0800eda1 	.word	0x0800eda1
 800ed94:	0800edb1 	.word	0x0800edb1
 800ed98:	2301      	movs	r3, #1
 800ed9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ed9e:	e114      	b.n	800efca <UART_SetConfig+0x41e>
 800eda0:	2302      	movs	r3, #2
 800eda2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eda6:	e110      	b.n	800efca <UART_SetConfig+0x41e>
 800eda8:	2304      	movs	r3, #4
 800edaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800edae:	e10c      	b.n	800efca <UART_SetConfig+0x41e>
 800edb0:	2308      	movs	r3, #8
 800edb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800edb6:	e108      	b.n	800efca <UART_SetConfig+0x41e>
 800edb8:	2310      	movs	r3, #16
 800edba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800edbe:	e104      	b.n	800efca <UART_SetConfig+0x41e>
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	4a23      	ldr	r2, [pc, #140]	@ (800ee54 <UART_SetConfig+0x2a8>)
 800edc6:	4293      	cmp	r3, r2
 800edc8:	d146      	bne.n	800ee58 <UART_SetConfig+0x2ac>
 800edca:	4b21      	ldr	r3, [pc, #132]	@ (800ee50 <UART_SetConfig+0x2a4>)
 800edcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800edd0:	f003 030c 	and.w	r3, r3, #12
 800edd4:	2b0c      	cmp	r3, #12
 800edd6:	d82d      	bhi.n	800ee34 <UART_SetConfig+0x288>
 800edd8:	a201      	add	r2, pc, #4	@ (adr r2, 800ede0 <UART_SetConfig+0x234>)
 800edda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edde:	bf00      	nop
 800ede0:	0800ee15 	.word	0x0800ee15
 800ede4:	0800ee35 	.word	0x0800ee35
 800ede8:	0800ee35 	.word	0x0800ee35
 800edec:	0800ee35 	.word	0x0800ee35
 800edf0:	0800ee25 	.word	0x0800ee25
 800edf4:	0800ee35 	.word	0x0800ee35
 800edf8:	0800ee35 	.word	0x0800ee35
 800edfc:	0800ee35 	.word	0x0800ee35
 800ee00:	0800ee1d 	.word	0x0800ee1d
 800ee04:	0800ee35 	.word	0x0800ee35
 800ee08:	0800ee35 	.word	0x0800ee35
 800ee0c:	0800ee35 	.word	0x0800ee35
 800ee10:	0800ee2d 	.word	0x0800ee2d
 800ee14:	2300      	movs	r3, #0
 800ee16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ee1a:	e0d6      	b.n	800efca <UART_SetConfig+0x41e>
 800ee1c:	2302      	movs	r3, #2
 800ee1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ee22:	e0d2      	b.n	800efca <UART_SetConfig+0x41e>
 800ee24:	2304      	movs	r3, #4
 800ee26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ee2a:	e0ce      	b.n	800efca <UART_SetConfig+0x41e>
 800ee2c:	2308      	movs	r3, #8
 800ee2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ee32:	e0ca      	b.n	800efca <UART_SetConfig+0x41e>
 800ee34:	2310      	movs	r3, #16
 800ee36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ee3a:	e0c6      	b.n	800efca <UART_SetConfig+0x41e>
 800ee3c:	00989680 	.word	0x00989680
 800ee40:	08011274 	.word	0x08011274
 800ee44:	40008000 	.word	0x40008000
 800ee48:	efff69f3 	.word	0xefff69f3
 800ee4c:	40013800 	.word	0x40013800
 800ee50:	40021000 	.word	0x40021000
 800ee54:	40004400 	.word	0x40004400
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	4aae      	ldr	r2, [pc, #696]	@ (800f118 <UART_SetConfig+0x56c>)
 800ee5e:	4293      	cmp	r3, r2
 800ee60:	d125      	bne.n	800eeae <UART_SetConfig+0x302>
 800ee62:	4bae      	ldr	r3, [pc, #696]	@ (800f11c <UART_SetConfig+0x570>)
 800ee64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ee68:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ee6c:	2b30      	cmp	r3, #48	@ 0x30
 800ee6e:	d016      	beq.n	800ee9e <UART_SetConfig+0x2f2>
 800ee70:	2b30      	cmp	r3, #48	@ 0x30
 800ee72:	d818      	bhi.n	800eea6 <UART_SetConfig+0x2fa>
 800ee74:	2b20      	cmp	r3, #32
 800ee76:	d00a      	beq.n	800ee8e <UART_SetConfig+0x2e2>
 800ee78:	2b20      	cmp	r3, #32
 800ee7a:	d814      	bhi.n	800eea6 <UART_SetConfig+0x2fa>
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d002      	beq.n	800ee86 <UART_SetConfig+0x2da>
 800ee80:	2b10      	cmp	r3, #16
 800ee82:	d008      	beq.n	800ee96 <UART_SetConfig+0x2ea>
 800ee84:	e00f      	b.n	800eea6 <UART_SetConfig+0x2fa>
 800ee86:	2300      	movs	r3, #0
 800ee88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ee8c:	e09d      	b.n	800efca <UART_SetConfig+0x41e>
 800ee8e:	2302      	movs	r3, #2
 800ee90:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ee94:	e099      	b.n	800efca <UART_SetConfig+0x41e>
 800ee96:	2304      	movs	r3, #4
 800ee98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ee9c:	e095      	b.n	800efca <UART_SetConfig+0x41e>
 800ee9e:	2308      	movs	r3, #8
 800eea0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eea4:	e091      	b.n	800efca <UART_SetConfig+0x41e>
 800eea6:	2310      	movs	r3, #16
 800eea8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eeac:	e08d      	b.n	800efca <UART_SetConfig+0x41e>
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	4a9b      	ldr	r2, [pc, #620]	@ (800f120 <UART_SetConfig+0x574>)
 800eeb4:	4293      	cmp	r3, r2
 800eeb6:	d125      	bne.n	800ef04 <UART_SetConfig+0x358>
 800eeb8:	4b98      	ldr	r3, [pc, #608]	@ (800f11c <UART_SetConfig+0x570>)
 800eeba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eebe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800eec2:	2bc0      	cmp	r3, #192	@ 0xc0
 800eec4:	d016      	beq.n	800eef4 <UART_SetConfig+0x348>
 800eec6:	2bc0      	cmp	r3, #192	@ 0xc0
 800eec8:	d818      	bhi.n	800eefc <UART_SetConfig+0x350>
 800eeca:	2b80      	cmp	r3, #128	@ 0x80
 800eecc:	d00a      	beq.n	800eee4 <UART_SetConfig+0x338>
 800eece:	2b80      	cmp	r3, #128	@ 0x80
 800eed0:	d814      	bhi.n	800eefc <UART_SetConfig+0x350>
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d002      	beq.n	800eedc <UART_SetConfig+0x330>
 800eed6:	2b40      	cmp	r3, #64	@ 0x40
 800eed8:	d008      	beq.n	800eeec <UART_SetConfig+0x340>
 800eeda:	e00f      	b.n	800eefc <UART_SetConfig+0x350>
 800eedc:	2300      	movs	r3, #0
 800eede:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eee2:	e072      	b.n	800efca <UART_SetConfig+0x41e>
 800eee4:	2302      	movs	r3, #2
 800eee6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eeea:	e06e      	b.n	800efca <UART_SetConfig+0x41e>
 800eeec:	2304      	movs	r3, #4
 800eeee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eef2:	e06a      	b.n	800efca <UART_SetConfig+0x41e>
 800eef4:	2308      	movs	r3, #8
 800eef6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eefa:	e066      	b.n	800efca <UART_SetConfig+0x41e>
 800eefc:	2310      	movs	r3, #16
 800eefe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ef02:	e062      	b.n	800efca <UART_SetConfig+0x41e>
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	4a86      	ldr	r2, [pc, #536]	@ (800f124 <UART_SetConfig+0x578>)
 800ef0a:	4293      	cmp	r3, r2
 800ef0c:	d12a      	bne.n	800ef64 <UART_SetConfig+0x3b8>
 800ef0e:	4b83      	ldr	r3, [pc, #524]	@ (800f11c <UART_SetConfig+0x570>)
 800ef10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ef14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ef18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ef1c:	d01a      	beq.n	800ef54 <UART_SetConfig+0x3a8>
 800ef1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ef22:	d81b      	bhi.n	800ef5c <UART_SetConfig+0x3b0>
 800ef24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ef28:	d00c      	beq.n	800ef44 <UART_SetConfig+0x398>
 800ef2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ef2e:	d815      	bhi.n	800ef5c <UART_SetConfig+0x3b0>
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d003      	beq.n	800ef3c <UART_SetConfig+0x390>
 800ef34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ef38:	d008      	beq.n	800ef4c <UART_SetConfig+0x3a0>
 800ef3a:	e00f      	b.n	800ef5c <UART_SetConfig+0x3b0>
 800ef3c:	2300      	movs	r3, #0
 800ef3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ef42:	e042      	b.n	800efca <UART_SetConfig+0x41e>
 800ef44:	2302      	movs	r3, #2
 800ef46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ef4a:	e03e      	b.n	800efca <UART_SetConfig+0x41e>
 800ef4c:	2304      	movs	r3, #4
 800ef4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ef52:	e03a      	b.n	800efca <UART_SetConfig+0x41e>
 800ef54:	2308      	movs	r3, #8
 800ef56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ef5a:	e036      	b.n	800efca <UART_SetConfig+0x41e>
 800ef5c:	2310      	movs	r3, #16
 800ef5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ef62:	e032      	b.n	800efca <UART_SetConfig+0x41e>
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	4a6f      	ldr	r2, [pc, #444]	@ (800f128 <UART_SetConfig+0x57c>)
 800ef6a:	4293      	cmp	r3, r2
 800ef6c:	d12a      	bne.n	800efc4 <UART_SetConfig+0x418>
 800ef6e:	4b6b      	ldr	r3, [pc, #428]	@ (800f11c <UART_SetConfig+0x570>)
 800ef70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ef74:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ef78:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ef7c:	d01a      	beq.n	800efb4 <UART_SetConfig+0x408>
 800ef7e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ef82:	d81b      	bhi.n	800efbc <UART_SetConfig+0x410>
 800ef84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ef88:	d00c      	beq.n	800efa4 <UART_SetConfig+0x3f8>
 800ef8a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ef8e:	d815      	bhi.n	800efbc <UART_SetConfig+0x410>
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d003      	beq.n	800ef9c <UART_SetConfig+0x3f0>
 800ef94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ef98:	d008      	beq.n	800efac <UART_SetConfig+0x400>
 800ef9a:	e00f      	b.n	800efbc <UART_SetConfig+0x410>
 800ef9c:	2300      	movs	r3, #0
 800ef9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800efa2:	e012      	b.n	800efca <UART_SetConfig+0x41e>
 800efa4:	2302      	movs	r3, #2
 800efa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800efaa:	e00e      	b.n	800efca <UART_SetConfig+0x41e>
 800efac:	2304      	movs	r3, #4
 800efae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800efb2:	e00a      	b.n	800efca <UART_SetConfig+0x41e>
 800efb4:	2308      	movs	r3, #8
 800efb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800efba:	e006      	b.n	800efca <UART_SetConfig+0x41e>
 800efbc:	2310      	movs	r3, #16
 800efbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800efc2:	e002      	b.n	800efca <UART_SetConfig+0x41e>
 800efc4:	2310      	movs	r3, #16
 800efc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	4a56      	ldr	r2, [pc, #344]	@ (800f128 <UART_SetConfig+0x57c>)
 800efd0:	4293      	cmp	r3, r2
 800efd2:	d17a      	bne.n	800f0ca <UART_SetConfig+0x51e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800efd4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800efd8:	2b08      	cmp	r3, #8
 800efda:	d824      	bhi.n	800f026 <UART_SetConfig+0x47a>
 800efdc:	a201      	add	r2, pc, #4	@ (adr r2, 800efe4 <UART_SetConfig+0x438>)
 800efde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efe2:	bf00      	nop
 800efe4:	0800f009 	.word	0x0800f009
 800efe8:	0800f027 	.word	0x0800f027
 800efec:	0800f011 	.word	0x0800f011
 800eff0:	0800f027 	.word	0x0800f027
 800eff4:	0800f017 	.word	0x0800f017
 800eff8:	0800f027 	.word	0x0800f027
 800effc:	0800f027 	.word	0x0800f027
 800f000:	0800f027 	.word	0x0800f027
 800f004:	0800f01f 	.word	0x0800f01f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f008:	f7fa fd5c 	bl	8009ac4 <HAL_RCC_GetPCLK1Freq>
 800f00c:	61f8      	str	r0, [r7, #28]
        break;
 800f00e:	e010      	b.n	800f032 <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f010:	4b46      	ldr	r3, [pc, #280]	@ (800f12c <UART_SetConfig+0x580>)
 800f012:	61fb      	str	r3, [r7, #28]
        break;
 800f014:	e00d      	b.n	800f032 <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f016:	f7fa fcbd 	bl	8009994 <HAL_RCC_GetSysClockFreq>
 800f01a:	61f8      	str	r0, [r7, #28]
        break;
 800f01c:	e009      	b.n	800f032 <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f01e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f022:	61fb      	str	r3, [r7, #28]
        break;
 800f024:	e005      	b.n	800f032 <UART_SetConfig+0x486>
      default:
        pclk = 0U;
 800f026:	2300      	movs	r3, #0
 800f028:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800f02a:	2301      	movs	r3, #1
 800f02c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800f030:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f032:	69fb      	ldr	r3, [r7, #28]
 800f034:	2b00      	cmp	r3, #0
 800f036:	f000 8107 	beq.w	800f248 <UART_SetConfig+0x69c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	685a      	ldr	r2, [r3, #4]
 800f03e:	4613      	mov	r3, r2
 800f040:	005b      	lsls	r3, r3, #1
 800f042:	4413      	add	r3, r2
 800f044:	69fa      	ldr	r2, [r7, #28]
 800f046:	429a      	cmp	r2, r3
 800f048:	d305      	bcc.n	800f056 <UART_SetConfig+0x4aa>
          (pclk > (4096U * huart->Init.BaudRate)))
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	685b      	ldr	r3, [r3, #4]
 800f04e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800f050:	69fa      	ldr	r2, [r7, #28]
 800f052:	429a      	cmp	r2, r3
 800f054:	d903      	bls.n	800f05e <UART_SetConfig+0x4b2>
      {
        ret = HAL_ERROR;
 800f056:	2301      	movs	r3, #1
 800f058:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800f05c:	e0f4      	b.n	800f248 <UART_SetConfig+0x69c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800f05e:	69fb      	ldr	r3, [r7, #28]
 800f060:	2200      	movs	r2, #0
 800f062:	461c      	mov	r4, r3
 800f064:	4615      	mov	r5, r2
 800f066:	f04f 0200 	mov.w	r2, #0
 800f06a:	f04f 0300 	mov.w	r3, #0
 800f06e:	022b      	lsls	r3, r5, #8
 800f070:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800f074:	0222      	lsls	r2, r4, #8
 800f076:	68f9      	ldr	r1, [r7, #12]
 800f078:	6849      	ldr	r1, [r1, #4]
 800f07a:	0849      	lsrs	r1, r1, #1
 800f07c:	2000      	movs	r0, #0
 800f07e:	4688      	mov	r8, r1
 800f080:	4681      	mov	r9, r0
 800f082:	eb12 0a08 	adds.w	sl, r2, r8
 800f086:	eb43 0b09 	adc.w	fp, r3, r9
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	685b      	ldr	r3, [r3, #4]
 800f08e:	2200      	movs	r2, #0
 800f090:	603b      	str	r3, [r7, #0]
 800f092:	607a      	str	r2, [r7, #4]
 800f094:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f098:	4650      	mov	r0, sl
 800f09a:	4659      	mov	r1, fp
 800f09c:	f7f1 f938 	bl	8000310 <__aeabi_uldivmod>
 800f0a0:	4602      	mov	r2, r0
 800f0a2:	460b      	mov	r3, r1
 800f0a4:	4613      	mov	r3, r2
 800f0a6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f0a8:	69bb      	ldr	r3, [r7, #24]
 800f0aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f0ae:	d308      	bcc.n	800f0c2 <UART_SetConfig+0x516>
 800f0b0:	69bb      	ldr	r3, [r7, #24]
 800f0b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f0b6:	d204      	bcs.n	800f0c2 <UART_SetConfig+0x516>
        {
          huart->Instance->BRR = usartdiv;
 800f0b8:	68fb      	ldr	r3, [r7, #12]
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	69ba      	ldr	r2, [r7, #24]
 800f0be:	60da      	str	r2, [r3, #12]
 800f0c0:	e0c2      	b.n	800f248 <UART_SetConfig+0x69c>
        }
        else
        {
          ret = HAL_ERROR;
 800f0c2:	2301      	movs	r3, #1
 800f0c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800f0c8:	e0be      	b.n	800f248 <UART_SetConfig+0x69c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	69db      	ldr	r3, [r3, #28]
 800f0ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f0d2:	d16a      	bne.n	800f1aa <UART_SetConfig+0x5fe>
  {
    switch (clocksource)
 800f0d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f0d8:	2b08      	cmp	r3, #8
 800f0da:	d834      	bhi.n	800f146 <UART_SetConfig+0x59a>
 800f0dc:	a201      	add	r2, pc, #4	@ (adr r2, 800f0e4 <UART_SetConfig+0x538>)
 800f0de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0e2:	bf00      	nop
 800f0e4:	0800f109 	.word	0x0800f109
 800f0e8:	0800f111 	.word	0x0800f111
 800f0ec:	0800f131 	.word	0x0800f131
 800f0f0:	0800f147 	.word	0x0800f147
 800f0f4:	0800f137 	.word	0x0800f137
 800f0f8:	0800f147 	.word	0x0800f147
 800f0fc:	0800f147 	.word	0x0800f147
 800f100:	0800f147 	.word	0x0800f147
 800f104:	0800f13f 	.word	0x0800f13f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f108:	f7fa fcdc 	bl	8009ac4 <HAL_RCC_GetPCLK1Freq>
 800f10c:	61f8      	str	r0, [r7, #28]
        break;
 800f10e:	e020      	b.n	800f152 <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f110:	f7fa fcee 	bl	8009af0 <HAL_RCC_GetPCLK2Freq>
 800f114:	61f8      	str	r0, [r7, #28]
        break;
 800f116:	e01c      	b.n	800f152 <UART_SetConfig+0x5a6>
 800f118:	40004800 	.word	0x40004800
 800f11c:	40021000 	.word	0x40021000
 800f120:	40004c00 	.word	0x40004c00
 800f124:	40005000 	.word	0x40005000
 800f128:	40008000 	.word	0x40008000
 800f12c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f130:	4b4c      	ldr	r3, [pc, #304]	@ (800f264 <UART_SetConfig+0x6b8>)
 800f132:	61fb      	str	r3, [r7, #28]
        break;
 800f134:	e00d      	b.n	800f152 <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f136:	f7fa fc2d 	bl	8009994 <HAL_RCC_GetSysClockFreq>
 800f13a:	61f8      	str	r0, [r7, #28]
        break;
 800f13c:	e009      	b.n	800f152 <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f13e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f142:	61fb      	str	r3, [r7, #28]
        break;
 800f144:	e005      	b.n	800f152 <UART_SetConfig+0x5a6>
      default:
        pclk = 0U;
 800f146:	2300      	movs	r3, #0
 800f148:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800f14a:	2301      	movs	r3, #1
 800f14c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800f150:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f152:	69fb      	ldr	r3, [r7, #28]
 800f154:	2b00      	cmp	r3, #0
 800f156:	d077      	beq.n	800f248 <UART_SetConfig+0x69c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800f158:	69fb      	ldr	r3, [r7, #28]
 800f15a:	005a      	lsls	r2, r3, #1
 800f15c:	68fb      	ldr	r3, [r7, #12]
 800f15e:	685b      	ldr	r3, [r3, #4]
 800f160:	085b      	lsrs	r3, r3, #1
 800f162:	441a      	add	r2, r3
 800f164:	68fb      	ldr	r3, [r7, #12]
 800f166:	685b      	ldr	r3, [r3, #4]
 800f168:	fbb2 f3f3 	udiv	r3, r2, r3
 800f16c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f16e:	69bb      	ldr	r3, [r7, #24]
 800f170:	2b0f      	cmp	r3, #15
 800f172:	d916      	bls.n	800f1a2 <UART_SetConfig+0x5f6>
 800f174:	69bb      	ldr	r3, [r7, #24]
 800f176:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f17a:	d212      	bcs.n	800f1a2 <UART_SetConfig+0x5f6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f17c:	69bb      	ldr	r3, [r7, #24]
 800f17e:	b29b      	uxth	r3, r3
 800f180:	f023 030f 	bic.w	r3, r3, #15
 800f184:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f186:	69bb      	ldr	r3, [r7, #24]
 800f188:	085b      	lsrs	r3, r3, #1
 800f18a:	b29b      	uxth	r3, r3
 800f18c:	f003 0307 	and.w	r3, r3, #7
 800f190:	b29a      	uxth	r2, r3
 800f192:	8afb      	ldrh	r3, [r7, #22]
 800f194:	4313      	orrs	r3, r2
 800f196:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	8afa      	ldrh	r2, [r7, #22]
 800f19e:	60da      	str	r2, [r3, #12]
 800f1a0:	e052      	b.n	800f248 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 800f1a2:	2301      	movs	r3, #1
 800f1a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800f1a8:	e04e      	b.n	800f248 <UART_SetConfig+0x69c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f1aa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f1ae:	2b08      	cmp	r3, #8
 800f1b0:	d827      	bhi.n	800f202 <UART_SetConfig+0x656>
 800f1b2:	a201      	add	r2, pc, #4	@ (adr r2, 800f1b8 <UART_SetConfig+0x60c>)
 800f1b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1b8:	0800f1dd 	.word	0x0800f1dd
 800f1bc:	0800f1e5 	.word	0x0800f1e5
 800f1c0:	0800f1ed 	.word	0x0800f1ed
 800f1c4:	0800f203 	.word	0x0800f203
 800f1c8:	0800f1f3 	.word	0x0800f1f3
 800f1cc:	0800f203 	.word	0x0800f203
 800f1d0:	0800f203 	.word	0x0800f203
 800f1d4:	0800f203 	.word	0x0800f203
 800f1d8:	0800f1fb 	.word	0x0800f1fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f1dc:	f7fa fc72 	bl	8009ac4 <HAL_RCC_GetPCLK1Freq>
 800f1e0:	61f8      	str	r0, [r7, #28]
        break;
 800f1e2:	e014      	b.n	800f20e <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f1e4:	f7fa fc84 	bl	8009af0 <HAL_RCC_GetPCLK2Freq>
 800f1e8:	61f8      	str	r0, [r7, #28]
        break;
 800f1ea:	e010      	b.n	800f20e <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f1ec:	4b1d      	ldr	r3, [pc, #116]	@ (800f264 <UART_SetConfig+0x6b8>)
 800f1ee:	61fb      	str	r3, [r7, #28]
        break;
 800f1f0:	e00d      	b.n	800f20e <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f1f2:	f7fa fbcf 	bl	8009994 <HAL_RCC_GetSysClockFreq>
 800f1f6:	61f8      	str	r0, [r7, #28]
        break;
 800f1f8:	e009      	b.n	800f20e <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f1fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f1fe:	61fb      	str	r3, [r7, #28]
        break;
 800f200:	e005      	b.n	800f20e <UART_SetConfig+0x662>
      default:
        pclk = 0U;
 800f202:	2300      	movs	r3, #0
 800f204:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800f206:	2301      	movs	r3, #1
 800f208:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800f20c:	bf00      	nop
    }

    if (pclk != 0U)
 800f20e:	69fb      	ldr	r3, [r7, #28]
 800f210:	2b00      	cmp	r3, #0
 800f212:	d019      	beq.n	800f248 <UART_SetConfig+0x69c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	685b      	ldr	r3, [r3, #4]
 800f218:	085a      	lsrs	r2, r3, #1
 800f21a:	69fb      	ldr	r3, [r7, #28]
 800f21c:	441a      	add	r2, r3
 800f21e:	68fb      	ldr	r3, [r7, #12]
 800f220:	685b      	ldr	r3, [r3, #4]
 800f222:	fbb2 f3f3 	udiv	r3, r2, r3
 800f226:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f228:	69bb      	ldr	r3, [r7, #24]
 800f22a:	2b0f      	cmp	r3, #15
 800f22c:	d909      	bls.n	800f242 <UART_SetConfig+0x696>
 800f22e:	69bb      	ldr	r3, [r7, #24]
 800f230:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f234:	d205      	bcs.n	800f242 <UART_SetConfig+0x696>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f236:	69bb      	ldr	r3, [r7, #24]
 800f238:	b29a      	uxth	r2, r3
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	60da      	str	r2, [r3, #12]
 800f240:	e002      	b.n	800f248 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 800f242:	2301      	movs	r3, #1
 800f244:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f248:	68fb      	ldr	r3, [r7, #12]
 800f24a:	2200      	movs	r2, #0
 800f24c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	2200      	movs	r2, #0
 800f252:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800f254:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800f258:	4618      	mov	r0, r3
 800f25a:	3728      	adds	r7, #40	@ 0x28
 800f25c:	46bd      	mov	sp, r7
 800f25e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f262:	bf00      	nop
 800f264:	00f42400 	.word	0x00f42400

0800f268 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f268:	b580      	push	{r7, lr}
 800f26a:	b082      	sub	sp, #8
 800f26c:	af00      	add	r7, sp, #0
 800f26e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f274:	2bff      	cmp	r3, #255	@ 0xff
 800f276:	d904      	bls.n	800f282 <UART_AdvFeatureConfig+0x1a>
 800f278:	f640 514d 	movw	r1, #3405	@ 0xd4d
 800f27c:	4891      	ldr	r0, [pc, #580]	@ (800f4c4 <UART_AdvFeatureConfig+0x25c>)
 800f27e:	f7f7 f9c3 	bl	8006608 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f286:	f003 0308 	and.w	r3, r3, #8
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d018      	beq.n	800f2c0 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f292:	2b00      	cmp	r3, #0
 800f294:	d009      	beq.n	800f2aa <UART_AdvFeatureConfig+0x42>
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f29a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f29e:	d004      	beq.n	800f2aa <UART_AdvFeatureConfig+0x42>
 800f2a0:	f640 5152 	movw	r1, #3410	@ 0xd52
 800f2a4:	4887      	ldr	r0, [pc, #540]	@ (800f4c4 <UART_AdvFeatureConfig+0x25c>)
 800f2a6:	f7f7 f9af 	bl	8006608 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	685b      	ldr	r3, [r3, #4]
 800f2b0:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	430a      	orrs	r2, r1
 800f2be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2c4:	f003 0301 	and.w	r3, r3, #1
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	d018      	beq.n	800f2fe <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d009      	beq.n	800f2e8 <UART_AdvFeatureConfig+0x80>
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f2d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f2dc:	d004      	beq.n	800f2e8 <UART_AdvFeatureConfig+0x80>
 800f2de:	f640 5159 	movw	r1, #3417	@ 0xd59
 800f2e2:	4878      	ldr	r0, [pc, #480]	@ (800f4c4 <UART_AdvFeatureConfig+0x25c>)
 800f2e4:	f7f7 f990 	bl	8006608 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	685b      	ldr	r3, [r3, #4]
 800f2ee:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	430a      	orrs	r2, r1
 800f2fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f302:	f003 0302 	and.w	r3, r3, #2
 800f306:	2b00      	cmp	r3, #0
 800f308:	d018      	beq.n	800f33c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d009      	beq.n	800f326 <UART_AdvFeatureConfig+0xbe>
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f316:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f31a:	d004      	beq.n	800f326 <UART_AdvFeatureConfig+0xbe>
 800f31c:	f44f 6156 	mov.w	r1, #3424	@ 0xd60
 800f320:	4868      	ldr	r0, [pc, #416]	@ (800f4c4 <UART_AdvFeatureConfig+0x25c>)
 800f322:	f7f7 f971 	bl	8006608 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	685b      	ldr	r3, [r3, #4]
 800f32c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	430a      	orrs	r2, r1
 800f33a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f340:	f003 0304 	and.w	r3, r3, #4
 800f344:	2b00      	cmp	r3, #0
 800f346:	d018      	beq.n	800f37a <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d009      	beq.n	800f364 <UART_AdvFeatureConfig+0xfc>
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f354:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f358:	d004      	beq.n	800f364 <UART_AdvFeatureConfig+0xfc>
 800f35a:	f640 5167 	movw	r1, #3431	@ 0xd67
 800f35e:	4859      	ldr	r0, [pc, #356]	@ (800f4c4 <UART_AdvFeatureConfig+0x25c>)
 800f360:	f7f7 f952 	bl	8006608 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	685b      	ldr	r3, [r3, #4]
 800f36a:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	430a      	orrs	r2, r1
 800f378:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f37e:	f003 0310 	and.w	r3, r3, #16
 800f382:	2b00      	cmp	r3, #0
 800f384:	d018      	beq.n	800f3b8 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d009      	beq.n	800f3a2 <UART_AdvFeatureConfig+0x13a>
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f392:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f396:	d004      	beq.n	800f3a2 <UART_AdvFeatureConfig+0x13a>
 800f398:	f640 516e 	movw	r1, #3438	@ 0xd6e
 800f39c:	4849      	ldr	r0, [pc, #292]	@ (800f4c4 <UART_AdvFeatureConfig+0x25c>)
 800f39e:	f7f7 f933 	bl	8006608 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	689b      	ldr	r3, [r3, #8]
 800f3a8:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	681b      	ldr	r3, [r3, #0]
 800f3b4:	430a      	orrs	r2, r1
 800f3b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f3bc:	f003 0320 	and.w	r3, r3, #32
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d018      	beq.n	800f3f6 <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d009      	beq.n	800f3e0 <UART_AdvFeatureConfig+0x178>
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f3d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f3d4:	d004      	beq.n	800f3e0 <UART_AdvFeatureConfig+0x178>
 800f3d6:	f640 5175 	movw	r1, #3445	@ 0xd75
 800f3da:	483a      	ldr	r0, [pc, #232]	@ (800f4c4 <UART_AdvFeatureConfig+0x25c>)
 800f3dc:	f7f7 f914 	bl	8006608 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	689b      	ldr	r3, [r3, #8]
 800f3e6:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	430a      	orrs	r2, r1
 800f3f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f3fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d06c      	beq.n	800f4dc <UART_AdvFeatureConfig+0x274>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	4a30      	ldr	r2, [pc, #192]	@ (800f4c8 <UART_AdvFeatureConfig+0x260>)
 800f408:	4293      	cmp	r3, r2
 800f40a:	d018      	beq.n	800f43e <UART_AdvFeatureConfig+0x1d6>
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	4a2e      	ldr	r2, [pc, #184]	@ (800f4cc <UART_AdvFeatureConfig+0x264>)
 800f412:	4293      	cmp	r3, r2
 800f414:	d013      	beq.n	800f43e <UART_AdvFeatureConfig+0x1d6>
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	4a2d      	ldr	r2, [pc, #180]	@ (800f4d0 <UART_AdvFeatureConfig+0x268>)
 800f41c:	4293      	cmp	r3, r2
 800f41e:	d00e      	beq.n	800f43e <UART_AdvFeatureConfig+0x1d6>
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	4a2b      	ldr	r2, [pc, #172]	@ (800f4d4 <UART_AdvFeatureConfig+0x26c>)
 800f426:	4293      	cmp	r3, r2
 800f428:	d009      	beq.n	800f43e <UART_AdvFeatureConfig+0x1d6>
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	4a2a      	ldr	r2, [pc, #168]	@ (800f4d8 <UART_AdvFeatureConfig+0x270>)
 800f430:	4293      	cmp	r3, r2
 800f432:	d004      	beq.n	800f43e <UART_AdvFeatureConfig+0x1d6>
 800f434:	f640 517c 	movw	r1, #3452	@ 0xd7c
 800f438:	4822      	ldr	r0, [pc, #136]	@ (800f4c4 <UART_AdvFeatureConfig+0x25c>)
 800f43a:	f7f7 f8e5 	bl	8006608 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f442:	2b00      	cmp	r3, #0
 800f444:	d009      	beq.n	800f45a <UART_AdvFeatureConfig+0x1f2>
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f44a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f44e:	d004      	beq.n	800f45a <UART_AdvFeatureConfig+0x1f2>
 800f450:	f640 517d 	movw	r1, #3453	@ 0xd7d
 800f454:	481b      	ldr	r0, [pc, #108]	@ (800f4c4 <UART_AdvFeatureConfig+0x25c>)
 800f456:	f7f7 f8d7 	bl	8006608 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	685b      	ldr	r3, [r3, #4]
 800f460:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	430a      	orrs	r2, r1
 800f46e:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f474:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f478:	d130      	bne.n	800f4dc <UART_AdvFeatureConfig+0x274>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d013      	beq.n	800f4aa <UART_AdvFeatureConfig+0x242>
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f486:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f48a:	d00e      	beq.n	800f4aa <UART_AdvFeatureConfig+0x242>
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f490:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f494:	d009      	beq.n	800f4aa <UART_AdvFeatureConfig+0x242>
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f49a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f49e:	d004      	beq.n	800f4aa <UART_AdvFeatureConfig+0x242>
 800f4a0:	f640 5182 	movw	r1, #3458	@ 0xd82
 800f4a4:	4807      	ldr	r0, [pc, #28]	@ (800f4c4 <UART_AdvFeatureConfig+0x25c>)
 800f4a6:	f7f7 f8af 	bl	8006608 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	685b      	ldr	r3, [r3, #4]
 800f4b0:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	430a      	orrs	r2, r1
 800f4be:	605a      	str	r2, [r3, #4]
 800f4c0:	e00c      	b.n	800f4dc <UART_AdvFeatureConfig+0x274>
 800f4c2:	bf00      	nop
 800f4c4:	08011274 	.word	0x08011274
 800f4c8:	40013800 	.word	0x40013800
 800f4cc:	40004400 	.word	0x40004400
 800f4d0:	40004800 	.word	0x40004800
 800f4d4:	40004c00 	.word	0x40004c00
 800f4d8:	40005000 	.word	0x40005000
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f4e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d018      	beq.n	800f51a <UART_AdvFeatureConfig+0x2b2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d009      	beq.n	800f504 <UART_AdvFeatureConfig+0x29c>
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f4f4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800f4f8:	d004      	beq.n	800f504 <UART_AdvFeatureConfig+0x29c>
 800f4fa:	f640 518a 	movw	r1, #3466	@ 0xd8a
 800f4fe:	4809      	ldr	r0, [pc, #36]	@ (800f524 <UART_AdvFeatureConfig+0x2bc>)
 800f500:	f7f7 f882 	bl	8006608 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	685b      	ldr	r3, [r3, #4]
 800f50a:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	681b      	ldr	r3, [r3, #0]
 800f516:	430a      	orrs	r2, r1
 800f518:	605a      	str	r2, [r3, #4]
  }
}
 800f51a:	bf00      	nop
 800f51c:	3708      	adds	r7, #8
 800f51e:	46bd      	mov	sp, r7
 800f520:	bd80      	pop	{r7, pc}
 800f522:	bf00      	nop
 800f524:	08011274 	.word	0x08011274

0800f528 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f528:	b580      	push	{r7, lr}
 800f52a:	b098      	sub	sp, #96	@ 0x60
 800f52c:	af02      	add	r7, sp, #8
 800f52e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	2200      	movs	r2, #0
 800f534:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f538:	f7f7 fe90 	bl	800725c <HAL_GetTick>
 800f53c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	f003 0308 	and.w	r3, r3, #8
 800f548:	2b08      	cmp	r3, #8
 800f54a:	d12e      	bne.n	800f5aa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f54c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f550:	9300      	str	r3, [sp, #0]
 800f552:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f554:	2200      	movs	r2, #0
 800f556:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f55a:	6878      	ldr	r0, [r7, #4]
 800f55c:	f000 f88c 	bl	800f678 <UART_WaitOnFlagUntilTimeout>
 800f560:	4603      	mov	r3, r0
 800f562:	2b00      	cmp	r3, #0
 800f564:	d021      	beq.n	800f5aa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f56c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f56e:	e853 3f00 	ldrex	r3, [r3]
 800f572:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f576:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f57a:	653b      	str	r3, [r7, #80]	@ 0x50
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	461a      	mov	r2, r3
 800f582:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f584:	647b      	str	r3, [r7, #68]	@ 0x44
 800f586:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f588:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f58a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f58c:	e841 2300 	strex	r3, r2, [r1]
 800f590:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f594:	2b00      	cmp	r3, #0
 800f596:	d1e6      	bne.n	800f566 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	2220      	movs	r2, #32
 800f59c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	2200      	movs	r2, #0
 800f5a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f5a6:	2303      	movs	r3, #3
 800f5a8:	e062      	b.n	800f670 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	f003 0304 	and.w	r3, r3, #4
 800f5b4:	2b04      	cmp	r3, #4
 800f5b6:	d149      	bne.n	800f64c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f5b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f5bc:	9300      	str	r3, [sp, #0]
 800f5be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f5c0:	2200      	movs	r2, #0
 800f5c2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f5c6:	6878      	ldr	r0, [r7, #4]
 800f5c8:	f000 f856 	bl	800f678 <UART_WaitOnFlagUntilTimeout>
 800f5cc:	4603      	mov	r3, r0
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d03c      	beq.n	800f64c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	681b      	ldr	r3, [r3, #0]
 800f5d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5da:	e853 3f00 	ldrex	r3, [r3]
 800f5de:	623b      	str	r3, [r7, #32]
   return(result);
 800f5e0:	6a3b      	ldr	r3, [r7, #32]
 800f5e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f5e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	461a      	mov	r2, r3
 800f5ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f5f0:	633b      	str	r3, [r7, #48]	@ 0x30
 800f5f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f5f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f5f8:	e841 2300 	strex	r3, r2, [r1]
 800f5fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f5fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f600:	2b00      	cmp	r3, #0
 800f602:	d1e6      	bne.n	800f5d2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	681b      	ldr	r3, [r3, #0]
 800f608:	3308      	adds	r3, #8
 800f60a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f60c:	693b      	ldr	r3, [r7, #16]
 800f60e:	e853 3f00 	ldrex	r3, [r3]
 800f612:	60fb      	str	r3, [r7, #12]
   return(result);
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	f023 0301 	bic.w	r3, r3, #1
 800f61a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	681b      	ldr	r3, [r3, #0]
 800f620:	3308      	adds	r3, #8
 800f622:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f624:	61fa      	str	r2, [r7, #28]
 800f626:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f628:	69b9      	ldr	r1, [r7, #24]
 800f62a:	69fa      	ldr	r2, [r7, #28]
 800f62c:	e841 2300 	strex	r3, r2, [r1]
 800f630:	617b      	str	r3, [r7, #20]
   return(result);
 800f632:	697b      	ldr	r3, [r7, #20]
 800f634:	2b00      	cmp	r3, #0
 800f636:	d1e5      	bne.n	800f604 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	2220      	movs	r2, #32
 800f63c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	2200      	movs	r2, #0
 800f644:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f648:	2303      	movs	r3, #3
 800f64a:	e011      	b.n	800f670 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	2220      	movs	r2, #32
 800f650:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	2220      	movs	r2, #32
 800f656:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	2200      	movs	r2, #0
 800f65e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	2200      	movs	r2, #0
 800f664:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	2200      	movs	r2, #0
 800f66a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800f66e:	2300      	movs	r3, #0
}
 800f670:	4618      	mov	r0, r3
 800f672:	3758      	adds	r7, #88	@ 0x58
 800f674:	46bd      	mov	sp, r7
 800f676:	bd80      	pop	{r7, pc}

0800f678 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f678:	b580      	push	{r7, lr}
 800f67a:	b084      	sub	sp, #16
 800f67c:	af00      	add	r7, sp, #0
 800f67e:	60f8      	str	r0, [r7, #12]
 800f680:	60b9      	str	r1, [r7, #8]
 800f682:	603b      	str	r3, [r7, #0]
 800f684:	4613      	mov	r3, r2
 800f686:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f688:	e04f      	b.n	800f72a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f68a:	69bb      	ldr	r3, [r7, #24]
 800f68c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f690:	d04b      	beq.n	800f72a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f692:	f7f7 fde3 	bl	800725c <HAL_GetTick>
 800f696:	4602      	mov	r2, r0
 800f698:	683b      	ldr	r3, [r7, #0]
 800f69a:	1ad3      	subs	r3, r2, r3
 800f69c:	69ba      	ldr	r2, [r7, #24]
 800f69e:	429a      	cmp	r2, r3
 800f6a0:	d302      	bcc.n	800f6a8 <UART_WaitOnFlagUntilTimeout+0x30>
 800f6a2:	69bb      	ldr	r3, [r7, #24]
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d101      	bne.n	800f6ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f6a8:	2303      	movs	r3, #3
 800f6aa:	e04e      	b.n	800f74a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f6ac:	68fb      	ldr	r3, [r7, #12]
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	681b      	ldr	r3, [r3, #0]
 800f6b2:	f003 0304 	and.w	r3, r3, #4
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	d037      	beq.n	800f72a <UART_WaitOnFlagUntilTimeout+0xb2>
 800f6ba:	68bb      	ldr	r3, [r7, #8]
 800f6bc:	2b80      	cmp	r3, #128	@ 0x80
 800f6be:	d034      	beq.n	800f72a <UART_WaitOnFlagUntilTimeout+0xb2>
 800f6c0:	68bb      	ldr	r3, [r7, #8]
 800f6c2:	2b40      	cmp	r3, #64	@ 0x40
 800f6c4:	d031      	beq.n	800f72a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	69db      	ldr	r3, [r3, #28]
 800f6cc:	f003 0308 	and.w	r3, r3, #8
 800f6d0:	2b08      	cmp	r3, #8
 800f6d2:	d110      	bne.n	800f6f6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f6d4:	68fb      	ldr	r3, [r7, #12]
 800f6d6:	681b      	ldr	r3, [r3, #0]
 800f6d8:	2208      	movs	r2, #8
 800f6da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f6dc:	68f8      	ldr	r0, [r7, #12]
 800f6de:	f000 f838 	bl	800f752 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	2208      	movs	r2, #8
 800f6e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f6ea:	68fb      	ldr	r3, [r7, #12]
 800f6ec:	2200      	movs	r2, #0
 800f6ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800f6f2:	2301      	movs	r3, #1
 800f6f4:	e029      	b.n	800f74a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f6f6:	68fb      	ldr	r3, [r7, #12]
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	69db      	ldr	r3, [r3, #28]
 800f6fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f700:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f704:	d111      	bne.n	800f72a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f706:	68fb      	ldr	r3, [r7, #12]
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f70e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f710:	68f8      	ldr	r0, [r7, #12]
 800f712:	f000 f81e 	bl	800f752 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	2220      	movs	r2, #32
 800f71a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	2200      	movs	r2, #0
 800f722:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800f726:	2303      	movs	r3, #3
 800f728:	e00f      	b.n	800f74a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f72a:	68fb      	ldr	r3, [r7, #12]
 800f72c:	681b      	ldr	r3, [r3, #0]
 800f72e:	69da      	ldr	r2, [r3, #28]
 800f730:	68bb      	ldr	r3, [r7, #8]
 800f732:	4013      	ands	r3, r2
 800f734:	68ba      	ldr	r2, [r7, #8]
 800f736:	429a      	cmp	r2, r3
 800f738:	bf0c      	ite	eq
 800f73a:	2301      	moveq	r3, #1
 800f73c:	2300      	movne	r3, #0
 800f73e:	b2db      	uxtb	r3, r3
 800f740:	461a      	mov	r2, r3
 800f742:	79fb      	ldrb	r3, [r7, #7]
 800f744:	429a      	cmp	r2, r3
 800f746:	d0a0      	beq.n	800f68a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f748:	2300      	movs	r3, #0
}
 800f74a:	4618      	mov	r0, r3
 800f74c:	3710      	adds	r7, #16
 800f74e:	46bd      	mov	sp, r7
 800f750:	bd80      	pop	{r7, pc}

0800f752 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f752:	b480      	push	{r7}
 800f754:	b095      	sub	sp, #84	@ 0x54
 800f756:	af00      	add	r7, sp, #0
 800f758:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f762:	e853 3f00 	ldrex	r3, [r3]
 800f766:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f76a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f76e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	461a      	mov	r2, r3
 800f776:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f778:	643b      	str	r3, [r7, #64]	@ 0x40
 800f77a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f77c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f77e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f780:	e841 2300 	strex	r3, r2, [r1]
 800f784:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d1e6      	bne.n	800f75a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	3308      	adds	r3, #8
 800f792:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f794:	6a3b      	ldr	r3, [r7, #32]
 800f796:	e853 3f00 	ldrex	r3, [r3]
 800f79a:	61fb      	str	r3, [r7, #28]
   return(result);
 800f79c:	69fb      	ldr	r3, [r7, #28]
 800f79e:	f023 0301 	bic.w	r3, r3, #1
 800f7a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	3308      	adds	r3, #8
 800f7aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f7ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f7ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f7b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f7b4:	e841 2300 	strex	r3, r2, [r1]
 800f7b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f7ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d1e5      	bne.n	800f78c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f7c4:	2b01      	cmp	r3, #1
 800f7c6:	d118      	bne.n	800f7fa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	681b      	ldr	r3, [r3, #0]
 800f7cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	e853 3f00 	ldrex	r3, [r3]
 800f7d4:	60bb      	str	r3, [r7, #8]
   return(result);
 800f7d6:	68bb      	ldr	r3, [r7, #8]
 800f7d8:	f023 0310 	bic.w	r3, r3, #16
 800f7dc:	647b      	str	r3, [r7, #68]	@ 0x44
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	461a      	mov	r2, r3
 800f7e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f7e6:	61bb      	str	r3, [r7, #24]
 800f7e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7ea:	6979      	ldr	r1, [r7, #20]
 800f7ec:	69ba      	ldr	r2, [r7, #24]
 800f7ee:	e841 2300 	strex	r3, r2, [r1]
 800f7f2:	613b      	str	r3, [r7, #16]
   return(result);
 800f7f4:	693b      	ldr	r3, [r7, #16]
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d1e6      	bne.n	800f7c8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	2220      	movs	r2, #32
 800f7fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	2200      	movs	r2, #0
 800f806:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	2200      	movs	r2, #0
 800f80c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800f80e:	bf00      	nop
 800f810:	3754      	adds	r7, #84	@ 0x54
 800f812:	46bd      	mov	sp, r7
 800f814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f818:	4770      	bx	lr
	...

0800f81c <calloc>:
 800f81c:	4b02      	ldr	r3, [pc, #8]	@ (800f828 <calloc+0xc>)
 800f81e:	460a      	mov	r2, r1
 800f820:	4601      	mov	r1, r0
 800f822:	6818      	ldr	r0, [r3, #0]
 800f824:	f000 b802 	b.w	800f82c <_calloc_r>
 800f828:	2000002c 	.word	0x2000002c

0800f82c <_calloc_r>:
 800f82c:	b570      	push	{r4, r5, r6, lr}
 800f82e:	fba1 5402 	umull	r5, r4, r1, r2
 800f832:	b934      	cbnz	r4, 800f842 <_calloc_r+0x16>
 800f834:	4629      	mov	r1, r5
 800f836:	f000 f83f 	bl	800f8b8 <_malloc_r>
 800f83a:	4606      	mov	r6, r0
 800f83c:	b928      	cbnz	r0, 800f84a <_calloc_r+0x1e>
 800f83e:	4630      	mov	r0, r6
 800f840:	bd70      	pop	{r4, r5, r6, pc}
 800f842:	220c      	movs	r2, #12
 800f844:	6002      	str	r2, [r0, #0]
 800f846:	2600      	movs	r6, #0
 800f848:	e7f9      	b.n	800f83e <_calloc_r+0x12>
 800f84a:	462a      	mov	r2, r5
 800f84c:	4621      	mov	r1, r4
 800f84e:	f000 fac7 	bl	800fde0 <memset>
 800f852:	e7f4      	b.n	800f83e <_calloc_r+0x12>

0800f854 <malloc>:
 800f854:	4b02      	ldr	r3, [pc, #8]	@ (800f860 <malloc+0xc>)
 800f856:	4601      	mov	r1, r0
 800f858:	6818      	ldr	r0, [r3, #0]
 800f85a:	f000 b82d 	b.w	800f8b8 <_malloc_r>
 800f85e:	bf00      	nop
 800f860:	2000002c 	.word	0x2000002c

0800f864 <free>:
 800f864:	4b02      	ldr	r3, [pc, #8]	@ (800f870 <free+0xc>)
 800f866:	4601      	mov	r1, r0
 800f868:	6818      	ldr	r0, [r3, #0]
 800f86a:	f000 bb53 	b.w	800ff14 <_free_r>
 800f86e:	bf00      	nop
 800f870:	2000002c 	.word	0x2000002c

0800f874 <sbrk_aligned>:
 800f874:	b570      	push	{r4, r5, r6, lr}
 800f876:	4e0f      	ldr	r6, [pc, #60]	@ (800f8b4 <sbrk_aligned+0x40>)
 800f878:	460c      	mov	r4, r1
 800f87a:	6831      	ldr	r1, [r6, #0]
 800f87c:	4605      	mov	r5, r0
 800f87e:	b911      	cbnz	r1, 800f886 <sbrk_aligned+0x12>
 800f880:	f000 faea 	bl	800fe58 <_sbrk_r>
 800f884:	6030      	str	r0, [r6, #0]
 800f886:	4621      	mov	r1, r4
 800f888:	4628      	mov	r0, r5
 800f88a:	f000 fae5 	bl	800fe58 <_sbrk_r>
 800f88e:	1c43      	adds	r3, r0, #1
 800f890:	d103      	bne.n	800f89a <sbrk_aligned+0x26>
 800f892:	f04f 34ff 	mov.w	r4, #4294967295
 800f896:	4620      	mov	r0, r4
 800f898:	bd70      	pop	{r4, r5, r6, pc}
 800f89a:	1cc4      	adds	r4, r0, #3
 800f89c:	f024 0403 	bic.w	r4, r4, #3
 800f8a0:	42a0      	cmp	r0, r4
 800f8a2:	d0f8      	beq.n	800f896 <sbrk_aligned+0x22>
 800f8a4:	1a21      	subs	r1, r4, r0
 800f8a6:	4628      	mov	r0, r5
 800f8a8:	f000 fad6 	bl	800fe58 <_sbrk_r>
 800f8ac:	3001      	adds	r0, #1
 800f8ae:	d1f2      	bne.n	800f896 <sbrk_aligned+0x22>
 800f8b0:	e7ef      	b.n	800f892 <sbrk_aligned+0x1e>
 800f8b2:	bf00      	nop
 800f8b4:	200032a8 	.word	0x200032a8

0800f8b8 <_malloc_r>:
 800f8b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f8bc:	1ccd      	adds	r5, r1, #3
 800f8be:	f025 0503 	bic.w	r5, r5, #3
 800f8c2:	3508      	adds	r5, #8
 800f8c4:	2d0c      	cmp	r5, #12
 800f8c6:	bf38      	it	cc
 800f8c8:	250c      	movcc	r5, #12
 800f8ca:	2d00      	cmp	r5, #0
 800f8cc:	4606      	mov	r6, r0
 800f8ce:	db01      	blt.n	800f8d4 <_malloc_r+0x1c>
 800f8d0:	42a9      	cmp	r1, r5
 800f8d2:	d904      	bls.n	800f8de <_malloc_r+0x26>
 800f8d4:	230c      	movs	r3, #12
 800f8d6:	6033      	str	r3, [r6, #0]
 800f8d8:	2000      	movs	r0, #0
 800f8da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f8de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f9b4 <_malloc_r+0xfc>
 800f8e2:	f000 f869 	bl	800f9b8 <__malloc_lock>
 800f8e6:	f8d8 3000 	ldr.w	r3, [r8]
 800f8ea:	461c      	mov	r4, r3
 800f8ec:	bb44      	cbnz	r4, 800f940 <_malloc_r+0x88>
 800f8ee:	4629      	mov	r1, r5
 800f8f0:	4630      	mov	r0, r6
 800f8f2:	f7ff ffbf 	bl	800f874 <sbrk_aligned>
 800f8f6:	1c43      	adds	r3, r0, #1
 800f8f8:	4604      	mov	r4, r0
 800f8fa:	d158      	bne.n	800f9ae <_malloc_r+0xf6>
 800f8fc:	f8d8 4000 	ldr.w	r4, [r8]
 800f900:	4627      	mov	r7, r4
 800f902:	2f00      	cmp	r7, #0
 800f904:	d143      	bne.n	800f98e <_malloc_r+0xd6>
 800f906:	2c00      	cmp	r4, #0
 800f908:	d04b      	beq.n	800f9a2 <_malloc_r+0xea>
 800f90a:	6823      	ldr	r3, [r4, #0]
 800f90c:	4639      	mov	r1, r7
 800f90e:	4630      	mov	r0, r6
 800f910:	eb04 0903 	add.w	r9, r4, r3
 800f914:	f000 faa0 	bl	800fe58 <_sbrk_r>
 800f918:	4581      	cmp	r9, r0
 800f91a:	d142      	bne.n	800f9a2 <_malloc_r+0xea>
 800f91c:	6821      	ldr	r1, [r4, #0]
 800f91e:	1a6d      	subs	r5, r5, r1
 800f920:	4629      	mov	r1, r5
 800f922:	4630      	mov	r0, r6
 800f924:	f7ff ffa6 	bl	800f874 <sbrk_aligned>
 800f928:	3001      	adds	r0, #1
 800f92a:	d03a      	beq.n	800f9a2 <_malloc_r+0xea>
 800f92c:	6823      	ldr	r3, [r4, #0]
 800f92e:	442b      	add	r3, r5
 800f930:	6023      	str	r3, [r4, #0]
 800f932:	f8d8 3000 	ldr.w	r3, [r8]
 800f936:	685a      	ldr	r2, [r3, #4]
 800f938:	bb62      	cbnz	r2, 800f994 <_malloc_r+0xdc>
 800f93a:	f8c8 7000 	str.w	r7, [r8]
 800f93e:	e00f      	b.n	800f960 <_malloc_r+0xa8>
 800f940:	6822      	ldr	r2, [r4, #0]
 800f942:	1b52      	subs	r2, r2, r5
 800f944:	d420      	bmi.n	800f988 <_malloc_r+0xd0>
 800f946:	2a0b      	cmp	r2, #11
 800f948:	d917      	bls.n	800f97a <_malloc_r+0xc2>
 800f94a:	1961      	adds	r1, r4, r5
 800f94c:	42a3      	cmp	r3, r4
 800f94e:	6025      	str	r5, [r4, #0]
 800f950:	bf18      	it	ne
 800f952:	6059      	strne	r1, [r3, #4]
 800f954:	6863      	ldr	r3, [r4, #4]
 800f956:	bf08      	it	eq
 800f958:	f8c8 1000 	streq.w	r1, [r8]
 800f95c:	5162      	str	r2, [r4, r5]
 800f95e:	604b      	str	r3, [r1, #4]
 800f960:	4630      	mov	r0, r6
 800f962:	f000 f82f 	bl	800f9c4 <__malloc_unlock>
 800f966:	f104 000b 	add.w	r0, r4, #11
 800f96a:	1d23      	adds	r3, r4, #4
 800f96c:	f020 0007 	bic.w	r0, r0, #7
 800f970:	1ac2      	subs	r2, r0, r3
 800f972:	bf1c      	itt	ne
 800f974:	1a1b      	subne	r3, r3, r0
 800f976:	50a3      	strne	r3, [r4, r2]
 800f978:	e7af      	b.n	800f8da <_malloc_r+0x22>
 800f97a:	6862      	ldr	r2, [r4, #4]
 800f97c:	42a3      	cmp	r3, r4
 800f97e:	bf0c      	ite	eq
 800f980:	f8c8 2000 	streq.w	r2, [r8]
 800f984:	605a      	strne	r2, [r3, #4]
 800f986:	e7eb      	b.n	800f960 <_malloc_r+0xa8>
 800f988:	4623      	mov	r3, r4
 800f98a:	6864      	ldr	r4, [r4, #4]
 800f98c:	e7ae      	b.n	800f8ec <_malloc_r+0x34>
 800f98e:	463c      	mov	r4, r7
 800f990:	687f      	ldr	r7, [r7, #4]
 800f992:	e7b6      	b.n	800f902 <_malloc_r+0x4a>
 800f994:	461a      	mov	r2, r3
 800f996:	685b      	ldr	r3, [r3, #4]
 800f998:	42a3      	cmp	r3, r4
 800f99a:	d1fb      	bne.n	800f994 <_malloc_r+0xdc>
 800f99c:	2300      	movs	r3, #0
 800f99e:	6053      	str	r3, [r2, #4]
 800f9a0:	e7de      	b.n	800f960 <_malloc_r+0xa8>
 800f9a2:	230c      	movs	r3, #12
 800f9a4:	6033      	str	r3, [r6, #0]
 800f9a6:	4630      	mov	r0, r6
 800f9a8:	f000 f80c 	bl	800f9c4 <__malloc_unlock>
 800f9ac:	e794      	b.n	800f8d8 <_malloc_r+0x20>
 800f9ae:	6005      	str	r5, [r0, #0]
 800f9b0:	e7d6      	b.n	800f960 <_malloc_r+0xa8>
 800f9b2:	bf00      	nop
 800f9b4:	200032ac 	.word	0x200032ac

0800f9b8 <__malloc_lock>:
 800f9b8:	4801      	ldr	r0, [pc, #4]	@ (800f9c0 <__malloc_lock+0x8>)
 800f9ba:	f000 ba9a 	b.w	800fef2 <__retarget_lock_acquire_recursive>
 800f9be:	bf00      	nop
 800f9c0:	200033f0 	.word	0x200033f0

0800f9c4 <__malloc_unlock>:
 800f9c4:	4801      	ldr	r0, [pc, #4]	@ (800f9cc <__malloc_unlock+0x8>)
 800f9c6:	f000 ba95 	b.w	800fef4 <__retarget_lock_release_recursive>
 800f9ca:	bf00      	nop
 800f9cc:	200033f0 	.word	0x200033f0

0800f9d0 <std>:
 800f9d0:	2300      	movs	r3, #0
 800f9d2:	b510      	push	{r4, lr}
 800f9d4:	4604      	mov	r4, r0
 800f9d6:	e9c0 3300 	strd	r3, r3, [r0]
 800f9da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f9de:	6083      	str	r3, [r0, #8]
 800f9e0:	8181      	strh	r1, [r0, #12]
 800f9e2:	6643      	str	r3, [r0, #100]	@ 0x64
 800f9e4:	81c2      	strh	r2, [r0, #14]
 800f9e6:	6183      	str	r3, [r0, #24]
 800f9e8:	4619      	mov	r1, r3
 800f9ea:	2208      	movs	r2, #8
 800f9ec:	305c      	adds	r0, #92	@ 0x5c
 800f9ee:	f000 f9f7 	bl	800fde0 <memset>
 800f9f2:	4b0d      	ldr	r3, [pc, #52]	@ (800fa28 <std+0x58>)
 800f9f4:	6263      	str	r3, [r4, #36]	@ 0x24
 800f9f6:	4b0d      	ldr	r3, [pc, #52]	@ (800fa2c <std+0x5c>)
 800f9f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f9fa:	4b0d      	ldr	r3, [pc, #52]	@ (800fa30 <std+0x60>)
 800f9fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f9fe:	4b0d      	ldr	r3, [pc, #52]	@ (800fa34 <std+0x64>)
 800fa00:	6323      	str	r3, [r4, #48]	@ 0x30
 800fa02:	4b0d      	ldr	r3, [pc, #52]	@ (800fa38 <std+0x68>)
 800fa04:	6224      	str	r4, [r4, #32]
 800fa06:	429c      	cmp	r4, r3
 800fa08:	d006      	beq.n	800fa18 <std+0x48>
 800fa0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800fa0e:	4294      	cmp	r4, r2
 800fa10:	d002      	beq.n	800fa18 <std+0x48>
 800fa12:	33d0      	adds	r3, #208	@ 0xd0
 800fa14:	429c      	cmp	r4, r3
 800fa16:	d105      	bne.n	800fa24 <std+0x54>
 800fa18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fa1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa20:	f000 ba66 	b.w	800fef0 <__retarget_lock_init_recursive>
 800fa24:	bd10      	pop	{r4, pc}
 800fa26:	bf00      	nop
 800fa28:	0800fce1 	.word	0x0800fce1
 800fa2c:	0800fd03 	.word	0x0800fd03
 800fa30:	0800fd3b 	.word	0x0800fd3b
 800fa34:	0800fd5f 	.word	0x0800fd5f
 800fa38:	200032b0 	.word	0x200032b0

0800fa3c <stdio_exit_handler>:
 800fa3c:	4a02      	ldr	r2, [pc, #8]	@ (800fa48 <stdio_exit_handler+0xc>)
 800fa3e:	4903      	ldr	r1, [pc, #12]	@ (800fa4c <stdio_exit_handler+0x10>)
 800fa40:	4803      	ldr	r0, [pc, #12]	@ (800fa50 <stdio_exit_handler+0x14>)
 800fa42:	f000 b869 	b.w	800fb18 <_fwalk_sglue>
 800fa46:	bf00      	nop
 800fa48:	20000020 	.word	0x20000020
 800fa4c:	080108fd 	.word	0x080108fd
 800fa50:	20000030 	.word	0x20000030

0800fa54 <cleanup_stdio>:
 800fa54:	6841      	ldr	r1, [r0, #4]
 800fa56:	4b0c      	ldr	r3, [pc, #48]	@ (800fa88 <cleanup_stdio+0x34>)
 800fa58:	4299      	cmp	r1, r3
 800fa5a:	b510      	push	{r4, lr}
 800fa5c:	4604      	mov	r4, r0
 800fa5e:	d001      	beq.n	800fa64 <cleanup_stdio+0x10>
 800fa60:	f000 ff4c 	bl	80108fc <_fflush_r>
 800fa64:	68a1      	ldr	r1, [r4, #8]
 800fa66:	4b09      	ldr	r3, [pc, #36]	@ (800fa8c <cleanup_stdio+0x38>)
 800fa68:	4299      	cmp	r1, r3
 800fa6a:	d002      	beq.n	800fa72 <cleanup_stdio+0x1e>
 800fa6c:	4620      	mov	r0, r4
 800fa6e:	f000 ff45 	bl	80108fc <_fflush_r>
 800fa72:	68e1      	ldr	r1, [r4, #12]
 800fa74:	4b06      	ldr	r3, [pc, #24]	@ (800fa90 <cleanup_stdio+0x3c>)
 800fa76:	4299      	cmp	r1, r3
 800fa78:	d004      	beq.n	800fa84 <cleanup_stdio+0x30>
 800fa7a:	4620      	mov	r0, r4
 800fa7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa80:	f000 bf3c 	b.w	80108fc <_fflush_r>
 800fa84:	bd10      	pop	{r4, pc}
 800fa86:	bf00      	nop
 800fa88:	200032b0 	.word	0x200032b0
 800fa8c:	20003318 	.word	0x20003318
 800fa90:	20003380 	.word	0x20003380

0800fa94 <global_stdio_init.part.0>:
 800fa94:	b510      	push	{r4, lr}
 800fa96:	4b0b      	ldr	r3, [pc, #44]	@ (800fac4 <global_stdio_init.part.0+0x30>)
 800fa98:	4c0b      	ldr	r4, [pc, #44]	@ (800fac8 <global_stdio_init.part.0+0x34>)
 800fa9a:	4a0c      	ldr	r2, [pc, #48]	@ (800facc <global_stdio_init.part.0+0x38>)
 800fa9c:	601a      	str	r2, [r3, #0]
 800fa9e:	4620      	mov	r0, r4
 800faa0:	2200      	movs	r2, #0
 800faa2:	2104      	movs	r1, #4
 800faa4:	f7ff ff94 	bl	800f9d0 <std>
 800faa8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800faac:	2201      	movs	r2, #1
 800faae:	2109      	movs	r1, #9
 800fab0:	f7ff ff8e 	bl	800f9d0 <std>
 800fab4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fab8:	2202      	movs	r2, #2
 800faba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fabe:	2112      	movs	r1, #18
 800fac0:	f7ff bf86 	b.w	800f9d0 <std>
 800fac4:	200033e8 	.word	0x200033e8
 800fac8:	200032b0 	.word	0x200032b0
 800facc:	0800fa3d 	.word	0x0800fa3d

0800fad0 <__sfp_lock_acquire>:
 800fad0:	4801      	ldr	r0, [pc, #4]	@ (800fad8 <__sfp_lock_acquire+0x8>)
 800fad2:	f000 ba0e 	b.w	800fef2 <__retarget_lock_acquire_recursive>
 800fad6:	bf00      	nop
 800fad8:	200033f1 	.word	0x200033f1

0800fadc <__sfp_lock_release>:
 800fadc:	4801      	ldr	r0, [pc, #4]	@ (800fae4 <__sfp_lock_release+0x8>)
 800fade:	f000 ba09 	b.w	800fef4 <__retarget_lock_release_recursive>
 800fae2:	bf00      	nop
 800fae4:	200033f1 	.word	0x200033f1

0800fae8 <__sinit>:
 800fae8:	b510      	push	{r4, lr}
 800faea:	4604      	mov	r4, r0
 800faec:	f7ff fff0 	bl	800fad0 <__sfp_lock_acquire>
 800faf0:	6a23      	ldr	r3, [r4, #32]
 800faf2:	b11b      	cbz	r3, 800fafc <__sinit+0x14>
 800faf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800faf8:	f7ff bff0 	b.w	800fadc <__sfp_lock_release>
 800fafc:	4b04      	ldr	r3, [pc, #16]	@ (800fb10 <__sinit+0x28>)
 800fafe:	6223      	str	r3, [r4, #32]
 800fb00:	4b04      	ldr	r3, [pc, #16]	@ (800fb14 <__sinit+0x2c>)
 800fb02:	681b      	ldr	r3, [r3, #0]
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	d1f5      	bne.n	800faf4 <__sinit+0xc>
 800fb08:	f7ff ffc4 	bl	800fa94 <global_stdio_init.part.0>
 800fb0c:	e7f2      	b.n	800faf4 <__sinit+0xc>
 800fb0e:	bf00      	nop
 800fb10:	0800fa55 	.word	0x0800fa55
 800fb14:	200033e8 	.word	0x200033e8

0800fb18 <_fwalk_sglue>:
 800fb18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb1c:	4607      	mov	r7, r0
 800fb1e:	4688      	mov	r8, r1
 800fb20:	4614      	mov	r4, r2
 800fb22:	2600      	movs	r6, #0
 800fb24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fb28:	f1b9 0901 	subs.w	r9, r9, #1
 800fb2c:	d505      	bpl.n	800fb3a <_fwalk_sglue+0x22>
 800fb2e:	6824      	ldr	r4, [r4, #0]
 800fb30:	2c00      	cmp	r4, #0
 800fb32:	d1f7      	bne.n	800fb24 <_fwalk_sglue+0xc>
 800fb34:	4630      	mov	r0, r6
 800fb36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb3a:	89ab      	ldrh	r3, [r5, #12]
 800fb3c:	2b01      	cmp	r3, #1
 800fb3e:	d907      	bls.n	800fb50 <_fwalk_sglue+0x38>
 800fb40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fb44:	3301      	adds	r3, #1
 800fb46:	d003      	beq.n	800fb50 <_fwalk_sglue+0x38>
 800fb48:	4629      	mov	r1, r5
 800fb4a:	4638      	mov	r0, r7
 800fb4c:	47c0      	blx	r8
 800fb4e:	4306      	orrs	r6, r0
 800fb50:	3568      	adds	r5, #104	@ 0x68
 800fb52:	e7e9      	b.n	800fb28 <_fwalk_sglue+0x10>

0800fb54 <iprintf>:
 800fb54:	b40f      	push	{r0, r1, r2, r3}
 800fb56:	b507      	push	{r0, r1, r2, lr}
 800fb58:	4906      	ldr	r1, [pc, #24]	@ (800fb74 <iprintf+0x20>)
 800fb5a:	ab04      	add	r3, sp, #16
 800fb5c:	6808      	ldr	r0, [r1, #0]
 800fb5e:	f853 2b04 	ldr.w	r2, [r3], #4
 800fb62:	6881      	ldr	r1, [r0, #8]
 800fb64:	9301      	str	r3, [sp, #4]
 800fb66:	f000 fba1 	bl	80102ac <_vfiprintf_r>
 800fb6a:	b003      	add	sp, #12
 800fb6c:	f85d eb04 	ldr.w	lr, [sp], #4
 800fb70:	b004      	add	sp, #16
 800fb72:	4770      	bx	lr
 800fb74:	2000002c 	.word	0x2000002c

0800fb78 <setvbuf>:
 800fb78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fb7c:	461d      	mov	r5, r3
 800fb7e:	4b57      	ldr	r3, [pc, #348]	@ (800fcdc <setvbuf+0x164>)
 800fb80:	681f      	ldr	r7, [r3, #0]
 800fb82:	4604      	mov	r4, r0
 800fb84:	460e      	mov	r6, r1
 800fb86:	4690      	mov	r8, r2
 800fb88:	b127      	cbz	r7, 800fb94 <setvbuf+0x1c>
 800fb8a:	6a3b      	ldr	r3, [r7, #32]
 800fb8c:	b913      	cbnz	r3, 800fb94 <setvbuf+0x1c>
 800fb8e:	4638      	mov	r0, r7
 800fb90:	f7ff ffaa 	bl	800fae8 <__sinit>
 800fb94:	f1b8 0f02 	cmp.w	r8, #2
 800fb98:	d006      	beq.n	800fba8 <setvbuf+0x30>
 800fb9a:	f1b8 0f01 	cmp.w	r8, #1
 800fb9e:	f200 809a 	bhi.w	800fcd6 <setvbuf+0x15e>
 800fba2:	2d00      	cmp	r5, #0
 800fba4:	f2c0 8097 	blt.w	800fcd6 <setvbuf+0x15e>
 800fba8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fbaa:	07d9      	lsls	r1, r3, #31
 800fbac:	d405      	bmi.n	800fbba <setvbuf+0x42>
 800fbae:	89a3      	ldrh	r3, [r4, #12]
 800fbb0:	059a      	lsls	r2, r3, #22
 800fbb2:	d402      	bmi.n	800fbba <setvbuf+0x42>
 800fbb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fbb6:	f000 f99c 	bl	800fef2 <__retarget_lock_acquire_recursive>
 800fbba:	4621      	mov	r1, r4
 800fbbc:	4638      	mov	r0, r7
 800fbbe:	f000 fe9d 	bl	80108fc <_fflush_r>
 800fbc2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fbc4:	b141      	cbz	r1, 800fbd8 <setvbuf+0x60>
 800fbc6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fbca:	4299      	cmp	r1, r3
 800fbcc:	d002      	beq.n	800fbd4 <setvbuf+0x5c>
 800fbce:	4638      	mov	r0, r7
 800fbd0:	f000 f9a0 	bl	800ff14 <_free_r>
 800fbd4:	2300      	movs	r3, #0
 800fbd6:	6363      	str	r3, [r4, #52]	@ 0x34
 800fbd8:	2300      	movs	r3, #0
 800fbda:	61a3      	str	r3, [r4, #24]
 800fbdc:	6063      	str	r3, [r4, #4]
 800fbde:	89a3      	ldrh	r3, [r4, #12]
 800fbe0:	061b      	lsls	r3, r3, #24
 800fbe2:	d503      	bpl.n	800fbec <setvbuf+0x74>
 800fbe4:	6921      	ldr	r1, [r4, #16]
 800fbe6:	4638      	mov	r0, r7
 800fbe8:	f000 f994 	bl	800ff14 <_free_r>
 800fbec:	89a3      	ldrh	r3, [r4, #12]
 800fbee:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800fbf2:	f023 0303 	bic.w	r3, r3, #3
 800fbf6:	f1b8 0f02 	cmp.w	r8, #2
 800fbfa:	81a3      	strh	r3, [r4, #12]
 800fbfc:	d061      	beq.n	800fcc2 <setvbuf+0x14a>
 800fbfe:	ab01      	add	r3, sp, #4
 800fc00:	466a      	mov	r2, sp
 800fc02:	4621      	mov	r1, r4
 800fc04:	4638      	mov	r0, r7
 800fc06:	f000 fea1 	bl	801094c <__swhatbuf_r>
 800fc0a:	89a3      	ldrh	r3, [r4, #12]
 800fc0c:	4318      	orrs	r0, r3
 800fc0e:	81a0      	strh	r0, [r4, #12]
 800fc10:	bb2d      	cbnz	r5, 800fc5e <setvbuf+0xe6>
 800fc12:	9d00      	ldr	r5, [sp, #0]
 800fc14:	4628      	mov	r0, r5
 800fc16:	f7ff fe1d 	bl	800f854 <malloc>
 800fc1a:	4606      	mov	r6, r0
 800fc1c:	2800      	cmp	r0, #0
 800fc1e:	d152      	bne.n	800fcc6 <setvbuf+0x14e>
 800fc20:	f8dd 9000 	ldr.w	r9, [sp]
 800fc24:	45a9      	cmp	r9, r5
 800fc26:	d140      	bne.n	800fcaa <setvbuf+0x132>
 800fc28:	f04f 35ff 	mov.w	r5, #4294967295
 800fc2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc30:	f043 0202 	orr.w	r2, r3, #2
 800fc34:	81a2      	strh	r2, [r4, #12]
 800fc36:	2200      	movs	r2, #0
 800fc38:	60a2      	str	r2, [r4, #8]
 800fc3a:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800fc3e:	6022      	str	r2, [r4, #0]
 800fc40:	6122      	str	r2, [r4, #16]
 800fc42:	2201      	movs	r2, #1
 800fc44:	6162      	str	r2, [r4, #20]
 800fc46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fc48:	07d6      	lsls	r6, r2, #31
 800fc4a:	d404      	bmi.n	800fc56 <setvbuf+0xde>
 800fc4c:	0598      	lsls	r0, r3, #22
 800fc4e:	d402      	bmi.n	800fc56 <setvbuf+0xde>
 800fc50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fc52:	f000 f94f 	bl	800fef4 <__retarget_lock_release_recursive>
 800fc56:	4628      	mov	r0, r5
 800fc58:	b003      	add	sp, #12
 800fc5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fc5e:	2e00      	cmp	r6, #0
 800fc60:	d0d8      	beq.n	800fc14 <setvbuf+0x9c>
 800fc62:	6a3b      	ldr	r3, [r7, #32]
 800fc64:	b913      	cbnz	r3, 800fc6c <setvbuf+0xf4>
 800fc66:	4638      	mov	r0, r7
 800fc68:	f7ff ff3e 	bl	800fae8 <__sinit>
 800fc6c:	f1b8 0f01 	cmp.w	r8, #1
 800fc70:	bf08      	it	eq
 800fc72:	89a3      	ldrheq	r3, [r4, #12]
 800fc74:	6026      	str	r6, [r4, #0]
 800fc76:	bf04      	itt	eq
 800fc78:	f043 0301 	orreq.w	r3, r3, #1
 800fc7c:	81a3      	strheq	r3, [r4, #12]
 800fc7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc82:	f013 0208 	ands.w	r2, r3, #8
 800fc86:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800fc8a:	d01e      	beq.n	800fcca <setvbuf+0x152>
 800fc8c:	07d9      	lsls	r1, r3, #31
 800fc8e:	bf41      	itttt	mi
 800fc90:	2200      	movmi	r2, #0
 800fc92:	426d      	negmi	r5, r5
 800fc94:	60a2      	strmi	r2, [r4, #8]
 800fc96:	61a5      	strmi	r5, [r4, #24]
 800fc98:	bf58      	it	pl
 800fc9a:	60a5      	strpl	r5, [r4, #8]
 800fc9c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fc9e:	07d2      	lsls	r2, r2, #31
 800fca0:	d401      	bmi.n	800fca6 <setvbuf+0x12e>
 800fca2:	059b      	lsls	r3, r3, #22
 800fca4:	d513      	bpl.n	800fcce <setvbuf+0x156>
 800fca6:	2500      	movs	r5, #0
 800fca8:	e7d5      	b.n	800fc56 <setvbuf+0xde>
 800fcaa:	4648      	mov	r0, r9
 800fcac:	f7ff fdd2 	bl	800f854 <malloc>
 800fcb0:	4606      	mov	r6, r0
 800fcb2:	2800      	cmp	r0, #0
 800fcb4:	d0b8      	beq.n	800fc28 <setvbuf+0xb0>
 800fcb6:	89a3      	ldrh	r3, [r4, #12]
 800fcb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fcbc:	81a3      	strh	r3, [r4, #12]
 800fcbe:	464d      	mov	r5, r9
 800fcc0:	e7cf      	b.n	800fc62 <setvbuf+0xea>
 800fcc2:	2500      	movs	r5, #0
 800fcc4:	e7b2      	b.n	800fc2c <setvbuf+0xb4>
 800fcc6:	46a9      	mov	r9, r5
 800fcc8:	e7f5      	b.n	800fcb6 <setvbuf+0x13e>
 800fcca:	60a2      	str	r2, [r4, #8]
 800fccc:	e7e6      	b.n	800fc9c <setvbuf+0x124>
 800fcce:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fcd0:	f000 f910 	bl	800fef4 <__retarget_lock_release_recursive>
 800fcd4:	e7e7      	b.n	800fca6 <setvbuf+0x12e>
 800fcd6:	f04f 35ff 	mov.w	r5, #4294967295
 800fcda:	e7bc      	b.n	800fc56 <setvbuf+0xde>
 800fcdc:	2000002c 	.word	0x2000002c

0800fce0 <__sread>:
 800fce0:	b510      	push	{r4, lr}
 800fce2:	460c      	mov	r4, r1
 800fce4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fce8:	f000 f8a4 	bl	800fe34 <_read_r>
 800fcec:	2800      	cmp	r0, #0
 800fcee:	bfab      	itete	ge
 800fcf0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fcf2:	89a3      	ldrhlt	r3, [r4, #12]
 800fcf4:	181b      	addge	r3, r3, r0
 800fcf6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fcfa:	bfac      	ite	ge
 800fcfc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fcfe:	81a3      	strhlt	r3, [r4, #12]
 800fd00:	bd10      	pop	{r4, pc}

0800fd02 <__swrite>:
 800fd02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd06:	461f      	mov	r7, r3
 800fd08:	898b      	ldrh	r3, [r1, #12]
 800fd0a:	05db      	lsls	r3, r3, #23
 800fd0c:	4605      	mov	r5, r0
 800fd0e:	460c      	mov	r4, r1
 800fd10:	4616      	mov	r6, r2
 800fd12:	d505      	bpl.n	800fd20 <__swrite+0x1e>
 800fd14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd18:	2302      	movs	r3, #2
 800fd1a:	2200      	movs	r2, #0
 800fd1c:	f000 f878 	bl	800fe10 <_lseek_r>
 800fd20:	89a3      	ldrh	r3, [r4, #12]
 800fd22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fd26:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fd2a:	81a3      	strh	r3, [r4, #12]
 800fd2c:	4632      	mov	r2, r6
 800fd2e:	463b      	mov	r3, r7
 800fd30:	4628      	mov	r0, r5
 800fd32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fd36:	f000 b89f 	b.w	800fe78 <_write_r>

0800fd3a <__sseek>:
 800fd3a:	b510      	push	{r4, lr}
 800fd3c:	460c      	mov	r4, r1
 800fd3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd42:	f000 f865 	bl	800fe10 <_lseek_r>
 800fd46:	1c43      	adds	r3, r0, #1
 800fd48:	89a3      	ldrh	r3, [r4, #12]
 800fd4a:	bf15      	itete	ne
 800fd4c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fd4e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fd52:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fd56:	81a3      	strheq	r3, [r4, #12]
 800fd58:	bf18      	it	ne
 800fd5a:	81a3      	strhne	r3, [r4, #12]
 800fd5c:	bd10      	pop	{r4, pc}

0800fd5e <__sclose>:
 800fd5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd62:	f000 b845 	b.w	800fdf0 <_close_r>

0800fd66 <_vsniprintf_r>:
 800fd66:	b530      	push	{r4, r5, lr}
 800fd68:	4614      	mov	r4, r2
 800fd6a:	2c00      	cmp	r4, #0
 800fd6c:	b09b      	sub	sp, #108	@ 0x6c
 800fd6e:	4605      	mov	r5, r0
 800fd70:	461a      	mov	r2, r3
 800fd72:	da05      	bge.n	800fd80 <_vsniprintf_r+0x1a>
 800fd74:	238b      	movs	r3, #139	@ 0x8b
 800fd76:	6003      	str	r3, [r0, #0]
 800fd78:	f04f 30ff 	mov.w	r0, #4294967295
 800fd7c:	b01b      	add	sp, #108	@ 0x6c
 800fd7e:	bd30      	pop	{r4, r5, pc}
 800fd80:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800fd84:	f8ad 300c 	strh.w	r3, [sp, #12]
 800fd88:	f04f 0300 	mov.w	r3, #0
 800fd8c:	9319      	str	r3, [sp, #100]	@ 0x64
 800fd8e:	bf14      	ite	ne
 800fd90:	f104 33ff 	addne.w	r3, r4, #4294967295
 800fd94:	4623      	moveq	r3, r4
 800fd96:	9302      	str	r3, [sp, #8]
 800fd98:	9305      	str	r3, [sp, #20]
 800fd9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fd9e:	9100      	str	r1, [sp, #0]
 800fda0:	9104      	str	r1, [sp, #16]
 800fda2:	f8ad 300e 	strh.w	r3, [sp, #14]
 800fda6:	4669      	mov	r1, sp
 800fda8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800fdaa:	f000 f959 	bl	8010060 <_svfiprintf_r>
 800fdae:	1c43      	adds	r3, r0, #1
 800fdb0:	bfbc      	itt	lt
 800fdb2:	238b      	movlt	r3, #139	@ 0x8b
 800fdb4:	602b      	strlt	r3, [r5, #0]
 800fdb6:	2c00      	cmp	r4, #0
 800fdb8:	d0e0      	beq.n	800fd7c <_vsniprintf_r+0x16>
 800fdba:	9b00      	ldr	r3, [sp, #0]
 800fdbc:	2200      	movs	r2, #0
 800fdbe:	701a      	strb	r2, [r3, #0]
 800fdc0:	e7dc      	b.n	800fd7c <_vsniprintf_r+0x16>
	...

0800fdc4 <vsniprintf>:
 800fdc4:	b507      	push	{r0, r1, r2, lr}
 800fdc6:	9300      	str	r3, [sp, #0]
 800fdc8:	4613      	mov	r3, r2
 800fdca:	460a      	mov	r2, r1
 800fdcc:	4601      	mov	r1, r0
 800fdce:	4803      	ldr	r0, [pc, #12]	@ (800fddc <vsniprintf+0x18>)
 800fdd0:	6800      	ldr	r0, [r0, #0]
 800fdd2:	f7ff ffc8 	bl	800fd66 <_vsniprintf_r>
 800fdd6:	b003      	add	sp, #12
 800fdd8:	f85d fb04 	ldr.w	pc, [sp], #4
 800fddc:	2000002c 	.word	0x2000002c

0800fde0 <memset>:
 800fde0:	4402      	add	r2, r0
 800fde2:	4603      	mov	r3, r0
 800fde4:	4293      	cmp	r3, r2
 800fde6:	d100      	bne.n	800fdea <memset+0xa>
 800fde8:	4770      	bx	lr
 800fdea:	f803 1b01 	strb.w	r1, [r3], #1
 800fdee:	e7f9      	b.n	800fde4 <memset+0x4>

0800fdf0 <_close_r>:
 800fdf0:	b538      	push	{r3, r4, r5, lr}
 800fdf2:	4d06      	ldr	r5, [pc, #24]	@ (800fe0c <_close_r+0x1c>)
 800fdf4:	2300      	movs	r3, #0
 800fdf6:	4604      	mov	r4, r0
 800fdf8:	4608      	mov	r0, r1
 800fdfa:	602b      	str	r3, [r5, #0]
 800fdfc:	f7f6 fdb8 	bl	8006970 <_close>
 800fe00:	1c43      	adds	r3, r0, #1
 800fe02:	d102      	bne.n	800fe0a <_close_r+0x1a>
 800fe04:	682b      	ldr	r3, [r5, #0]
 800fe06:	b103      	cbz	r3, 800fe0a <_close_r+0x1a>
 800fe08:	6023      	str	r3, [r4, #0]
 800fe0a:	bd38      	pop	{r3, r4, r5, pc}
 800fe0c:	200033ec 	.word	0x200033ec

0800fe10 <_lseek_r>:
 800fe10:	b538      	push	{r3, r4, r5, lr}
 800fe12:	4d07      	ldr	r5, [pc, #28]	@ (800fe30 <_lseek_r+0x20>)
 800fe14:	4604      	mov	r4, r0
 800fe16:	4608      	mov	r0, r1
 800fe18:	4611      	mov	r1, r2
 800fe1a:	2200      	movs	r2, #0
 800fe1c:	602a      	str	r2, [r5, #0]
 800fe1e:	461a      	mov	r2, r3
 800fe20:	f7f6 fdcd 	bl	80069be <_lseek>
 800fe24:	1c43      	adds	r3, r0, #1
 800fe26:	d102      	bne.n	800fe2e <_lseek_r+0x1e>
 800fe28:	682b      	ldr	r3, [r5, #0]
 800fe2a:	b103      	cbz	r3, 800fe2e <_lseek_r+0x1e>
 800fe2c:	6023      	str	r3, [r4, #0]
 800fe2e:	bd38      	pop	{r3, r4, r5, pc}
 800fe30:	200033ec 	.word	0x200033ec

0800fe34 <_read_r>:
 800fe34:	b538      	push	{r3, r4, r5, lr}
 800fe36:	4d07      	ldr	r5, [pc, #28]	@ (800fe54 <_read_r+0x20>)
 800fe38:	4604      	mov	r4, r0
 800fe3a:	4608      	mov	r0, r1
 800fe3c:	4611      	mov	r1, r2
 800fe3e:	2200      	movs	r2, #0
 800fe40:	602a      	str	r2, [r5, #0]
 800fe42:	461a      	mov	r2, r3
 800fe44:	f7f6 fd77 	bl	8006936 <_read>
 800fe48:	1c43      	adds	r3, r0, #1
 800fe4a:	d102      	bne.n	800fe52 <_read_r+0x1e>
 800fe4c:	682b      	ldr	r3, [r5, #0]
 800fe4e:	b103      	cbz	r3, 800fe52 <_read_r+0x1e>
 800fe50:	6023      	str	r3, [r4, #0]
 800fe52:	bd38      	pop	{r3, r4, r5, pc}
 800fe54:	200033ec 	.word	0x200033ec

0800fe58 <_sbrk_r>:
 800fe58:	b538      	push	{r3, r4, r5, lr}
 800fe5a:	4d06      	ldr	r5, [pc, #24]	@ (800fe74 <_sbrk_r+0x1c>)
 800fe5c:	2300      	movs	r3, #0
 800fe5e:	4604      	mov	r4, r0
 800fe60:	4608      	mov	r0, r1
 800fe62:	602b      	str	r3, [r5, #0]
 800fe64:	f7f6 fdb8 	bl	80069d8 <_sbrk>
 800fe68:	1c43      	adds	r3, r0, #1
 800fe6a:	d102      	bne.n	800fe72 <_sbrk_r+0x1a>
 800fe6c:	682b      	ldr	r3, [r5, #0]
 800fe6e:	b103      	cbz	r3, 800fe72 <_sbrk_r+0x1a>
 800fe70:	6023      	str	r3, [r4, #0]
 800fe72:	bd38      	pop	{r3, r4, r5, pc}
 800fe74:	200033ec 	.word	0x200033ec

0800fe78 <_write_r>:
 800fe78:	b538      	push	{r3, r4, r5, lr}
 800fe7a:	4d07      	ldr	r5, [pc, #28]	@ (800fe98 <_write_r+0x20>)
 800fe7c:	4604      	mov	r4, r0
 800fe7e:	4608      	mov	r0, r1
 800fe80:	4611      	mov	r1, r2
 800fe82:	2200      	movs	r2, #0
 800fe84:	602a      	str	r2, [r5, #0]
 800fe86:	461a      	mov	r2, r3
 800fe88:	f7f2 fb84 	bl	8002594 <_write>
 800fe8c:	1c43      	adds	r3, r0, #1
 800fe8e:	d102      	bne.n	800fe96 <_write_r+0x1e>
 800fe90:	682b      	ldr	r3, [r5, #0]
 800fe92:	b103      	cbz	r3, 800fe96 <_write_r+0x1e>
 800fe94:	6023      	str	r3, [r4, #0]
 800fe96:	bd38      	pop	{r3, r4, r5, pc}
 800fe98:	200033ec 	.word	0x200033ec

0800fe9c <__errno>:
 800fe9c:	4b01      	ldr	r3, [pc, #4]	@ (800fea4 <__errno+0x8>)
 800fe9e:	6818      	ldr	r0, [r3, #0]
 800fea0:	4770      	bx	lr
 800fea2:	bf00      	nop
 800fea4:	2000002c 	.word	0x2000002c

0800fea8 <__libc_init_array>:
 800fea8:	b570      	push	{r4, r5, r6, lr}
 800feaa:	4d0d      	ldr	r5, [pc, #52]	@ (800fee0 <__libc_init_array+0x38>)
 800feac:	4c0d      	ldr	r4, [pc, #52]	@ (800fee4 <__libc_init_array+0x3c>)
 800feae:	1b64      	subs	r4, r4, r5
 800feb0:	10a4      	asrs	r4, r4, #2
 800feb2:	2600      	movs	r6, #0
 800feb4:	42a6      	cmp	r6, r4
 800feb6:	d109      	bne.n	800fecc <__libc_init_array+0x24>
 800feb8:	4d0b      	ldr	r5, [pc, #44]	@ (800fee8 <__libc_init_array+0x40>)
 800feba:	4c0c      	ldr	r4, [pc, #48]	@ (800feec <__libc_init_array+0x44>)
 800febc:	f000 feae 	bl	8010c1c <_init>
 800fec0:	1b64      	subs	r4, r4, r5
 800fec2:	10a4      	asrs	r4, r4, #2
 800fec4:	2600      	movs	r6, #0
 800fec6:	42a6      	cmp	r6, r4
 800fec8:	d105      	bne.n	800fed6 <__libc_init_array+0x2e>
 800feca:	bd70      	pop	{r4, r5, r6, pc}
 800fecc:	f855 3b04 	ldr.w	r3, [r5], #4
 800fed0:	4798      	blx	r3
 800fed2:	3601      	adds	r6, #1
 800fed4:	e7ee      	b.n	800feb4 <__libc_init_array+0xc>
 800fed6:	f855 3b04 	ldr.w	r3, [r5], #4
 800feda:	4798      	blx	r3
 800fedc:	3601      	adds	r6, #1
 800fede:	e7f2      	b.n	800fec6 <__libc_init_array+0x1e>
 800fee0:	080113b4 	.word	0x080113b4
 800fee4:	080113b4 	.word	0x080113b4
 800fee8:	080113b4 	.word	0x080113b4
 800feec:	080113b8 	.word	0x080113b8

0800fef0 <__retarget_lock_init_recursive>:
 800fef0:	4770      	bx	lr

0800fef2 <__retarget_lock_acquire_recursive>:
 800fef2:	4770      	bx	lr

0800fef4 <__retarget_lock_release_recursive>:
 800fef4:	4770      	bx	lr

0800fef6 <memcpy>:
 800fef6:	440a      	add	r2, r1
 800fef8:	4291      	cmp	r1, r2
 800fefa:	f100 33ff 	add.w	r3, r0, #4294967295
 800fefe:	d100      	bne.n	800ff02 <memcpy+0xc>
 800ff00:	4770      	bx	lr
 800ff02:	b510      	push	{r4, lr}
 800ff04:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ff08:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ff0c:	4291      	cmp	r1, r2
 800ff0e:	d1f9      	bne.n	800ff04 <memcpy+0xe>
 800ff10:	bd10      	pop	{r4, pc}
	...

0800ff14 <_free_r>:
 800ff14:	b538      	push	{r3, r4, r5, lr}
 800ff16:	4605      	mov	r5, r0
 800ff18:	2900      	cmp	r1, #0
 800ff1a:	d041      	beq.n	800ffa0 <_free_r+0x8c>
 800ff1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ff20:	1f0c      	subs	r4, r1, #4
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	bfb8      	it	lt
 800ff26:	18e4      	addlt	r4, r4, r3
 800ff28:	f7ff fd46 	bl	800f9b8 <__malloc_lock>
 800ff2c:	4a1d      	ldr	r2, [pc, #116]	@ (800ffa4 <_free_r+0x90>)
 800ff2e:	6813      	ldr	r3, [r2, #0]
 800ff30:	b933      	cbnz	r3, 800ff40 <_free_r+0x2c>
 800ff32:	6063      	str	r3, [r4, #4]
 800ff34:	6014      	str	r4, [r2, #0]
 800ff36:	4628      	mov	r0, r5
 800ff38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ff3c:	f7ff bd42 	b.w	800f9c4 <__malloc_unlock>
 800ff40:	42a3      	cmp	r3, r4
 800ff42:	d908      	bls.n	800ff56 <_free_r+0x42>
 800ff44:	6820      	ldr	r0, [r4, #0]
 800ff46:	1821      	adds	r1, r4, r0
 800ff48:	428b      	cmp	r3, r1
 800ff4a:	bf01      	itttt	eq
 800ff4c:	6819      	ldreq	r1, [r3, #0]
 800ff4e:	685b      	ldreq	r3, [r3, #4]
 800ff50:	1809      	addeq	r1, r1, r0
 800ff52:	6021      	streq	r1, [r4, #0]
 800ff54:	e7ed      	b.n	800ff32 <_free_r+0x1e>
 800ff56:	461a      	mov	r2, r3
 800ff58:	685b      	ldr	r3, [r3, #4]
 800ff5a:	b10b      	cbz	r3, 800ff60 <_free_r+0x4c>
 800ff5c:	42a3      	cmp	r3, r4
 800ff5e:	d9fa      	bls.n	800ff56 <_free_r+0x42>
 800ff60:	6811      	ldr	r1, [r2, #0]
 800ff62:	1850      	adds	r0, r2, r1
 800ff64:	42a0      	cmp	r0, r4
 800ff66:	d10b      	bne.n	800ff80 <_free_r+0x6c>
 800ff68:	6820      	ldr	r0, [r4, #0]
 800ff6a:	4401      	add	r1, r0
 800ff6c:	1850      	adds	r0, r2, r1
 800ff6e:	4283      	cmp	r3, r0
 800ff70:	6011      	str	r1, [r2, #0]
 800ff72:	d1e0      	bne.n	800ff36 <_free_r+0x22>
 800ff74:	6818      	ldr	r0, [r3, #0]
 800ff76:	685b      	ldr	r3, [r3, #4]
 800ff78:	6053      	str	r3, [r2, #4]
 800ff7a:	4408      	add	r0, r1
 800ff7c:	6010      	str	r0, [r2, #0]
 800ff7e:	e7da      	b.n	800ff36 <_free_r+0x22>
 800ff80:	d902      	bls.n	800ff88 <_free_r+0x74>
 800ff82:	230c      	movs	r3, #12
 800ff84:	602b      	str	r3, [r5, #0]
 800ff86:	e7d6      	b.n	800ff36 <_free_r+0x22>
 800ff88:	6820      	ldr	r0, [r4, #0]
 800ff8a:	1821      	adds	r1, r4, r0
 800ff8c:	428b      	cmp	r3, r1
 800ff8e:	bf04      	itt	eq
 800ff90:	6819      	ldreq	r1, [r3, #0]
 800ff92:	685b      	ldreq	r3, [r3, #4]
 800ff94:	6063      	str	r3, [r4, #4]
 800ff96:	bf04      	itt	eq
 800ff98:	1809      	addeq	r1, r1, r0
 800ff9a:	6021      	streq	r1, [r4, #0]
 800ff9c:	6054      	str	r4, [r2, #4]
 800ff9e:	e7ca      	b.n	800ff36 <_free_r+0x22>
 800ffa0:	bd38      	pop	{r3, r4, r5, pc}
 800ffa2:	bf00      	nop
 800ffa4:	200032ac 	.word	0x200032ac

0800ffa8 <__ssputs_r>:
 800ffa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ffac:	688e      	ldr	r6, [r1, #8]
 800ffae:	461f      	mov	r7, r3
 800ffb0:	42be      	cmp	r6, r7
 800ffb2:	680b      	ldr	r3, [r1, #0]
 800ffb4:	4682      	mov	sl, r0
 800ffb6:	460c      	mov	r4, r1
 800ffb8:	4690      	mov	r8, r2
 800ffba:	d82d      	bhi.n	8010018 <__ssputs_r+0x70>
 800ffbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ffc0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ffc4:	d026      	beq.n	8010014 <__ssputs_r+0x6c>
 800ffc6:	6965      	ldr	r5, [r4, #20]
 800ffc8:	6909      	ldr	r1, [r1, #16]
 800ffca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ffce:	eba3 0901 	sub.w	r9, r3, r1
 800ffd2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ffd6:	1c7b      	adds	r3, r7, #1
 800ffd8:	444b      	add	r3, r9
 800ffda:	106d      	asrs	r5, r5, #1
 800ffdc:	429d      	cmp	r5, r3
 800ffde:	bf38      	it	cc
 800ffe0:	461d      	movcc	r5, r3
 800ffe2:	0553      	lsls	r3, r2, #21
 800ffe4:	d527      	bpl.n	8010036 <__ssputs_r+0x8e>
 800ffe6:	4629      	mov	r1, r5
 800ffe8:	f7ff fc66 	bl	800f8b8 <_malloc_r>
 800ffec:	4606      	mov	r6, r0
 800ffee:	b360      	cbz	r0, 801004a <__ssputs_r+0xa2>
 800fff0:	6921      	ldr	r1, [r4, #16]
 800fff2:	464a      	mov	r2, r9
 800fff4:	f7ff ff7f 	bl	800fef6 <memcpy>
 800fff8:	89a3      	ldrh	r3, [r4, #12]
 800fffa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fffe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010002:	81a3      	strh	r3, [r4, #12]
 8010004:	6126      	str	r6, [r4, #16]
 8010006:	6165      	str	r5, [r4, #20]
 8010008:	444e      	add	r6, r9
 801000a:	eba5 0509 	sub.w	r5, r5, r9
 801000e:	6026      	str	r6, [r4, #0]
 8010010:	60a5      	str	r5, [r4, #8]
 8010012:	463e      	mov	r6, r7
 8010014:	42be      	cmp	r6, r7
 8010016:	d900      	bls.n	801001a <__ssputs_r+0x72>
 8010018:	463e      	mov	r6, r7
 801001a:	6820      	ldr	r0, [r4, #0]
 801001c:	4632      	mov	r2, r6
 801001e:	4641      	mov	r1, r8
 8010020:	f000 fd8a 	bl	8010b38 <memmove>
 8010024:	68a3      	ldr	r3, [r4, #8]
 8010026:	1b9b      	subs	r3, r3, r6
 8010028:	60a3      	str	r3, [r4, #8]
 801002a:	6823      	ldr	r3, [r4, #0]
 801002c:	4433      	add	r3, r6
 801002e:	6023      	str	r3, [r4, #0]
 8010030:	2000      	movs	r0, #0
 8010032:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010036:	462a      	mov	r2, r5
 8010038:	f000 fdba 	bl	8010bb0 <_realloc_r>
 801003c:	4606      	mov	r6, r0
 801003e:	2800      	cmp	r0, #0
 8010040:	d1e0      	bne.n	8010004 <__ssputs_r+0x5c>
 8010042:	6921      	ldr	r1, [r4, #16]
 8010044:	4650      	mov	r0, sl
 8010046:	f7ff ff65 	bl	800ff14 <_free_r>
 801004a:	230c      	movs	r3, #12
 801004c:	f8ca 3000 	str.w	r3, [sl]
 8010050:	89a3      	ldrh	r3, [r4, #12]
 8010052:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010056:	81a3      	strh	r3, [r4, #12]
 8010058:	f04f 30ff 	mov.w	r0, #4294967295
 801005c:	e7e9      	b.n	8010032 <__ssputs_r+0x8a>
	...

08010060 <_svfiprintf_r>:
 8010060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010064:	4698      	mov	r8, r3
 8010066:	898b      	ldrh	r3, [r1, #12]
 8010068:	061b      	lsls	r3, r3, #24
 801006a:	b09d      	sub	sp, #116	@ 0x74
 801006c:	4607      	mov	r7, r0
 801006e:	460d      	mov	r5, r1
 8010070:	4614      	mov	r4, r2
 8010072:	d510      	bpl.n	8010096 <_svfiprintf_r+0x36>
 8010074:	690b      	ldr	r3, [r1, #16]
 8010076:	b973      	cbnz	r3, 8010096 <_svfiprintf_r+0x36>
 8010078:	2140      	movs	r1, #64	@ 0x40
 801007a:	f7ff fc1d 	bl	800f8b8 <_malloc_r>
 801007e:	6028      	str	r0, [r5, #0]
 8010080:	6128      	str	r0, [r5, #16]
 8010082:	b930      	cbnz	r0, 8010092 <_svfiprintf_r+0x32>
 8010084:	230c      	movs	r3, #12
 8010086:	603b      	str	r3, [r7, #0]
 8010088:	f04f 30ff 	mov.w	r0, #4294967295
 801008c:	b01d      	add	sp, #116	@ 0x74
 801008e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010092:	2340      	movs	r3, #64	@ 0x40
 8010094:	616b      	str	r3, [r5, #20]
 8010096:	2300      	movs	r3, #0
 8010098:	9309      	str	r3, [sp, #36]	@ 0x24
 801009a:	2320      	movs	r3, #32
 801009c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80100a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80100a4:	2330      	movs	r3, #48	@ 0x30
 80100a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010244 <_svfiprintf_r+0x1e4>
 80100aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80100ae:	f04f 0901 	mov.w	r9, #1
 80100b2:	4623      	mov	r3, r4
 80100b4:	469a      	mov	sl, r3
 80100b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80100ba:	b10a      	cbz	r2, 80100c0 <_svfiprintf_r+0x60>
 80100bc:	2a25      	cmp	r2, #37	@ 0x25
 80100be:	d1f9      	bne.n	80100b4 <_svfiprintf_r+0x54>
 80100c0:	ebba 0b04 	subs.w	fp, sl, r4
 80100c4:	d00b      	beq.n	80100de <_svfiprintf_r+0x7e>
 80100c6:	465b      	mov	r3, fp
 80100c8:	4622      	mov	r2, r4
 80100ca:	4629      	mov	r1, r5
 80100cc:	4638      	mov	r0, r7
 80100ce:	f7ff ff6b 	bl	800ffa8 <__ssputs_r>
 80100d2:	3001      	adds	r0, #1
 80100d4:	f000 80a7 	beq.w	8010226 <_svfiprintf_r+0x1c6>
 80100d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80100da:	445a      	add	r2, fp
 80100dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80100de:	f89a 3000 	ldrb.w	r3, [sl]
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	f000 809f 	beq.w	8010226 <_svfiprintf_r+0x1c6>
 80100e8:	2300      	movs	r3, #0
 80100ea:	f04f 32ff 	mov.w	r2, #4294967295
 80100ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80100f2:	f10a 0a01 	add.w	sl, sl, #1
 80100f6:	9304      	str	r3, [sp, #16]
 80100f8:	9307      	str	r3, [sp, #28]
 80100fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80100fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8010100:	4654      	mov	r4, sl
 8010102:	2205      	movs	r2, #5
 8010104:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010108:	484e      	ldr	r0, [pc, #312]	@ (8010244 <_svfiprintf_r+0x1e4>)
 801010a:	f7f0 f861 	bl	80001d0 <memchr>
 801010e:	9a04      	ldr	r2, [sp, #16]
 8010110:	b9d8      	cbnz	r0, 801014a <_svfiprintf_r+0xea>
 8010112:	06d0      	lsls	r0, r2, #27
 8010114:	bf44      	itt	mi
 8010116:	2320      	movmi	r3, #32
 8010118:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801011c:	0711      	lsls	r1, r2, #28
 801011e:	bf44      	itt	mi
 8010120:	232b      	movmi	r3, #43	@ 0x2b
 8010122:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010126:	f89a 3000 	ldrb.w	r3, [sl]
 801012a:	2b2a      	cmp	r3, #42	@ 0x2a
 801012c:	d015      	beq.n	801015a <_svfiprintf_r+0xfa>
 801012e:	9a07      	ldr	r2, [sp, #28]
 8010130:	4654      	mov	r4, sl
 8010132:	2000      	movs	r0, #0
 8010134:	f04f 0c0a 	mov.w	ip, #10
 8010138:	4621      	mov	r1, r4
 801013a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801013e:	3b30      	subs	r3, #48	@ 0x30
 8010140:	2b09      	cmp	r3, #9
 8010142:	d94b      	bls.n	80101dc <_svfiprintf_r+0x17c>
 8010144:	b1b0      	cbz	r0, 8010174 <_svfiprintf_r+0x114>
 8010146:	9207      	str	r2, [sp, #28]
 8010148:	e014      	b.n	8010174 <_svfiprintf_r+0x114>
 801014a:	eba0 0308 	sub.w	r3, r0, r8
 801014e:	fa09 f303 	lsl.w	r3, r9, r3
 8010152:	4313      	orrs	r3, r2
 8010154:	9304      	str	r3, [sp, #16]
 8010156:	46a2      	mov	sl, r4
 8010158:	e7d2      	b.n	8010100 <_svfiprintf_r+0xa0>
 801015a:	9b03      	ldr	r3, [sp, #12]
 801015c:	1d19      	adds	r1, r3, #4
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	9103      	str	r1, [sp, #12]
 8010162:	2b00      	cmp	r3, #0
 8010164:	bfbb      	ittet	lt
 8010166:	425b      	neglt	r3, r3
 8010168:	f042 0202 	orrlt.w	r2, r2, #2
 801016c:	9307      	strge	r3, [sp, #28]
 801016e:	9307      	strlt	r3, [sp, #28]
 8010170:	bfb8      	it	lt
 8010172:	9204      	strlt	r2, [sp, #16]
 8010174:	7823      	ldrb	r3, [r4, #0]
 8010176:	2b2e      	cmp	r3, #46	@ 0x2e
 8010178:	d10a      	bne.n	8010190 <_svfiprintf_r+0x130>
 801017a:	7863      	ldrb	r3, [r4, #1]
 801017c:	2b2a      	cmp	r3, #42	@ 0x2a
 801017e:	d132      	bne.n	80101e6 <_svfiprintf_r+0x186>
 8010180:	9b03      	ldr	r3, [sp, #12]
 8010182:	1d1a      	adds	r2, r3, #4
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	9203      	str	r2, [sp, #12]
 8010188:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801018c:	3402      	adds	r4, #2
 801018e:	9305      	str	r3, [sp, #20]
 8010190:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010254 <_svfiprintf_r+0x1f4>
 8010194:	7821      	ldrb	r1, [r4, #0]
 8010196:	2203      	movs	r2, #3
 8010198:	4650      	mov	r0, sl
 801019a:	f7f0 f819 	bl	80001d0 <memchr>
 801019e:	b138      	cbz	r0, 80101b0 <_svfiprintf_r+0x150>
 80101a0:	9b04      	ldr	r3, [sp, #16]
 80101a2:	eba0 000a 	sub.w	r0, r0, sl
 80101a6:	2240      	movs	r2, #64	@ 0x40
 80101a8:	4082      	lsls	r2, r0
 80101aa:	4313      	orrs	r3, r2
 80101ac:	3401      	adds	r4, #1
 80101ae:	9304      	str	r3, [sp, #16]
 80101b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80101b4:	4824      	ldr	r0, [pc, #144]	@ (8010248 <_svfiprintf_r+0x1e8>)
 80101b6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80101ba:	2206      	movs	r2, #6
 80101bc:	f7f0 f808 	bl	80001d0 <memchr>
 80101c0:	2800      	cmp	r0, #0
 80101c2:	d036      	beq.n	8010232 <_svfiprintf_r+0x1d2>
 80101c4:	4b21      	ldr	r3, [pc, #132]	@ (801024c <_svfiprintf_r+0x1ec>)
 80101c6:	bb1b      	cbnz	r3, 8010210 <_svfiprintf_r+0x1b0>
 80101c8:	9b03      	ldr	r3, [sp, #12]
 80101ca:	3307      	adds	r3, #7
 80101cc:	f023 0307 	bic.w	r3, r3, #7
 80101d0:	3308      	adds	r3, #8
 80101d2:	9303      	str	r3, [sp, #12]
 80101d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80101d6:	4433      	add	r3, r6
 80101d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80101da:	e76a      	b.n	80100b2 <_svfiprintf_r+0x52>
 80101dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80101e0:	460c      	mov	r4, r1
 80101e2:	2001      	movs	r0, #1
 80101e4:	e7a8      	b.n	8010138 <_svfiprintf_r+0xd8>
 80101e6:	2300      	movs	r3, #0
 80101e8:	3401      	adds	r4, #1
 80101ea:	9305      	str	r3, [sp, #20]
 80101ec:	4619      	mov	r1, r3
 80101ee:	f04f 0c0a 	mov.w	ip, #10
 80101f2:	4620      	mov	r0, r4
 80101f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80101f8:	3a30      	subs	r2, #48	@ 0x30
 80101fa:	2a09      	cmp	r2, #9
 80101fc:	d903      	bls.n	8010206 <_svfiprintf_r+0x1a6>
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d0c6      	beq.n	8010190 <_svfiprintf_r+0x130>
 8010202:	9105      	str	r1, [sp, #20]
 8010204:	e7c4      	b.n	8010190 <_svfiprintf_r+0x130>
 8010206:	fb0c 2101 	mla	r1, ip, r1, r2
 801020a:	4604      	mov	r4, r0
 801020c:	2301      	movs	r3, #1
 801020e:	e7f0      	b.n	80101f2 <_svfiprintf_r+0x192>
 8010210:	ab03      	add	r3, sp, #12
 8010212:	9300      	str	r3, [sp, #0]
 8010214:	462a      	mov	r2, r5
 8010216:	4b0e      	ldr	r3, [pc, #56]	@ (8010250 <_svfiprintf_r+0x1f0>)
 8010218:	a904      	add	r1, sp, #16
 801021a:	4638      	mov	r0, r7
 801021c:	f3af 8000 	nop.w
 8010220:	1c42      	adds	r2, r0, #1
 8010222:	4606      	mov	r6, r0
 8010224:	d1d6      	bne.n	80101d4 <_svfiprintf_r+0x174>
 8010226:	89ab      	ldrh	r3, [r5, #12]
 8010228:	065b      	lsls	r3, r3, #25
 801022a:	f53f af2d 	bmi.w	8010088 <_svfiprintf_r+0x28>
 801022e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010230:	e72c      	b.n	801008c <_svfiprintf_r+0x2c>
 8010232:	ab03      	add	r3, sp, #12
 8010234:	9300      	str	r3, [sp, #0]
 8010236:	462a      	mov	r2, r5
 8010238:	4b05      	ldr	r3, [pc, #20]	@ (8010250 <_svfiprintf_r+0x1f0>)
 801023a:	a904      	add	r1, sp, #16
 801023c:	4638      	mov	r0, r7
 801023e:	f000 f9bb 	bl	80105b8 <_printf_i>
 8010242:	e7ed      	b.n	8010220 <_svfiprintf_r+0x1c0>
 8010244:	08011378 	.word	0x08011378
 8010248:	08011382 	.word	0x08011382
 801024c:	00000000 	.word	0x00000000
 8010250:	0800ffa9 	.word	0x0800ffa9
 8010254:	0801137e 	.word	0x0801137e

08010258 <__sfputc_r>:
 8010258:	6893      	ldr	r3, [r2, #8]
 801025a:	3b01      	subs	r3, #1
 801025c:	2b00      	cmp	r3, #0
 801025e:	b410      	push	{r4}
 8010260:	6093      	str	r3, [r2, #8]
 8010262:	da08      	bge.n	8010276 <__sfputc_r+0x1e>
 8010264:	6994      	ldr	r4, [r2, #24]
 8010266:	42a3      	cmp	r3, r4
 8010268:	db01      	blt.n	801026e <__sfputc_r+0x16>
 801026a:	290a      	cmp	r1, #10
 801026c:	d103      	bne.n	8010276 <__sfputc_r+0x1e>
 801026e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010272:	f000 bbcd 	b.w	8010a10 <__swbuf_r>
 8010276:	6813      	ldr	r3, [r2, #0]
 8010278:	1c58      	adds	r0, r3, #1
 801027a:	6010      	str	r0, [r2, #0]
 801027c:	7019      	strb	r1, [r3, #0]
 801027e:	4608      	mov	r0, r1
 8010280:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010284:	4770      	bx	lr

08010286 <__sfputs_r>:
 8010286:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010288:	4606      	mov	r6, r0
 801028a:	460f      	mov	r7, r1
 801028c:	4614      	mov	r4, r2
 801028e:	18d5      	adds	r5, r2, r3
 8010290:	42ac      	cmp	r4, r5
 8010292:	d101      	bne.n	8010298 <__sfputs_r+0x12>
 8010294:	2000      	movs	r0, #0
 8010296:	e007      	b.n	80102a8 <__sfputs_r+0x22>
 8010298:	f814 1b01 	ldrb.w	r1, [r4], #1
 801029c:	463a      	mov	r2, r7
 801029e:	4630      	mov	r0, r6
 80102a0:	f7ff ffda 	bl	8010258 <__sfputc_r>
 80102a4:	1c43      	adds	r3, r0, #1
 80102a6:	d1f3      	bne.n	8010290 <__sfputs_r+0xa>
 80102a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080102ac <_vfiprintf_r>:
 80102ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102b0:	460d      	mov	r5, r1
 80102b2:	b09d      	sub	sp, #116	@ 0x74
 80102b4:	4614      	mov	r4, r2
 80102b6:	4698      	mov	r8, r3
 80102b8:	4606      	mov	r6, r0
 80102ba:	b118      	cbz	r0, 80102c4 <_vfiprintf_r+0x18>
 80102bc:	6a03      	ldr	r3, [r0, #32]
 80102be:	b90b      	cbnz	r3, 80102c4 <_vfiprintf_r+0x18>
 80102c0:	f7ff fc12 	bl	800fae8 <__sinit>
 80102c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80102c6:	07d9      	lsls	r1, r3, #31
 80102c8:	d405      	bmi.n	80102d6 <_vfiprintf_r+0x2a>
 80102ca:	89ab      	ldrh	r3, [r5, #12]
 80102cc:	059a      	lsls	r2, r3, #22
 80102ce:	d402      	bmi.n	80102d6 <_vfiprintf_r+0x2a>
 80102d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80102d2:	f7ff fe0e 	bl	800fef2 <__retarget_lock_acquire_recursive>
 80102d6:	89ab      	ldrh	r3, [r5, #12]
 80102d8:	071b      	lsls	r3, r3, #28
 80102da:	d501      	bpl.n	80102e0 <_vfiprintf_r+0x34>
 80102dc:	692b      	ldr	r3, [r5, #16]
 80102de:	b99b      	cbnz	r3, 8010308 <_vfiprintf_r+0x5c>
 80102e0:	4629      	mov	r1, r5
 80102e2:	4630      	mov	r0, r6
 80102e4:	f000 fbd2 	bl	8010a8c <__swsetup_r>
 80102e8:	b170      	cbz	r0, 8010308 <_vfiprintf_r+0x5c>
 80102ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80102ec:	07dc      	lsls	r4, r3, #31
 80102ee:	d504      	bpl.n	80102fa <_vfiprintf_r+0x4e>
 80102f0:	f04f 30ff 	mov.w	r0, #4294967295
 80102f4:	b01d      	add	sp, #116	@ 0x74
 80102f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80102fa:	89ab      	ldrh	r3, [r5, #12]
 80102fc:	0598      	lsls	r0, r3, #22
 80102fe:	d4f7      	bmi.n	80102f0 <_vfiprintf_r+0x44>
 8010300:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010302:	f7ff fdf7 	bl	800fef4 <__retarget_lock_release_recursive>
 8010306:	e7f3      	b.n	80102f0 <_vfiprintf_r+0x44>
 8010308:	2300      	movs	r3, #0
 801030a:	9309      	str	r3, [sp, #36]	@ 0x24
 801030c:	2320      	movs	r3, #32
 801030e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010312:	f8cd 800c 	str.w	r8, [sp, #12]
 8010316:	2330      	movs	r3, #48	@ 0x30
 8010318:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80104c8 <_vfiprintf_r+0x21c>
 801031c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010320:	f04f 0901 	mov.w	r9, #1
 8010324:	4623      	mov	r3, r4
 8010326:	469a      	mov	sl, r3
 8010328:	f813 2b01 	ldrb.w	r2, [r3], #1
 801032c:	b10a      	cbz	r2, 8010332 <_vfiprintf_r+0x86>
 801032e:	2a25      	cmp	r2, #37	@ 0x25
 8010330:	d1f9      	bne.n	8010326 <_vfiprintf_r+0x7a>
 8010332:	ebba 0b04 	subs.w	fp, sl, r4
 8010336:	d00b      	beq.n	8010350 <_vfiprintf_r+0xa4>
 8010338:	465b      	mov	r3, fp
 801033a:	4622      	mov	r2, r4
 801033c:	4629      	mov	r1, r5
 801033e:	4630      	mov	r0, r6
 8010340:	f7ff ffa1 	bl	8010286 <__sfputs_r>
 8010344:	3001      	adds	r0, #1
 8010346:	f000 80a7 	beq.w	8010498 <_vfiprintf_r+0x1ec>
 801034a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801034c:	445a      	add	r2, fp
 801034e:	9209      	str	r2, [sp, #36]	@ 0x24
 8010350:	f89a 3000 	ldrb.w	r3, [sl]
 8010354:	2b00      	cmp	r3, #0
 8010356:	f000 809f 	beq.w	8010498 <_vfiprintf_r+0x1ec>
 801035a:	2300      	movs	r3, #0
 801035c:	f04f 32ff 	mov.w	r2, #4294967295
 8010360:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010364:	f10a 0a01 	add.w	sl, sl, #1
 8010368:	9304      	str	r3, [sp, #16]
 801036a:	9307      	str	r3, [sp, #28]
 801036c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010370:	931a      	str	r3, [sp, #104]	@ 0x68
 8010372:	4654      	mov	r4, sl
 8010374:	2205      	movs	r2, #5
 8010376:	f814 1b01 	ldrb.w	r1, [r4], #1
 801037a:	4853      	ldr	r0, [pc, #332]	@ (80104c8 <_vfiprintf_r+0x21c>)
 801037c:	f7ef ff28 	bl	80001d0 <memchr>
 8010380:	9a04      	ldr	r2, [sp, #16]
 8010382:	b9d8      	cbnz	r0, 80103bc <_vfiprintf_r+0x110>
 8010384:	06d1      	lsls	r1, r2, #27
 8010386:	bf44      	itt	mi
 8010388:	2320      	movmi	r3, #32
 801038a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801038e:	0713      	lsls	r3, r2, #28
 8010390:	bf44      	itt	mi
 8010392:	232b      	movmi	r3, #43	@ 0x2b
 8010394:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010398:	f89a 3000 	ldrb.w	r3, [sl]
 801039c:	2b2a      	cmp	r3, #42	@ 0x2a
 801039e:	d015      	beq.n	80103cc <_vfiprintf_r+0x120>
 80103a0:	9a07      	ldr	r2, [sp, #28]
 80103a2:	4654      	mov	r4, sl
 80103a4:	2000      	movs	r0, #0
 80103a6:	f04f 0c0a 	mov.w	ip, #10
 80103aa:	4621      	mov	r1, r4
 80103ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80103b0:	3b30      	subs	r3, #48	@ 0x30
 80103b2:	2b09      	cmp	r3, #9
 80103b4:	d94b      	bls.n	801044e <_vfiprintf_r+0x1a2>
 80103b6:	b1b0      	cbz	r0, 80103e6 <_vfiprintf_r+0x13a>
 80103b8:	9207      	str	r2, [sp, #28]
 80103ba:	e014      	b.n	80103e6 <_vfiprintf_r+0x13a>
 80103bc:	eba0 0308 	sub.w	r3, r0, r8
 80103c0:	fa09 f303 	lsl.w	r3, r9, r3
 80103c4:	4313      	orrs	r3, r2
 80103c6:	9304      	str	r3, [sp, #16]
 80103c8:	46a2      	mov	sl, r4
 80103ca:	e7d2      	b.n	8010372 <_vfiprintf_r+0xc6>
 80103cc:	9b03      	ldr	r3, [sp, #12]
 80103ce:	1d19      	adds	r1, r3, #4
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	9103      	str	r1, [sp, #12]
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	bfbb      	ittet	lt
 80103d8:	425b      	neglt	r3, r3
 80103da:	f042 0202 	orrlt.w	r2, r2, #2
 80103de:	9307      	strge	r3, [sp, #28]
 80103e0:	9307      	strlt	r3, [sp, #28]
 80103e2:	bfb8      	it	lt
 80103e4:	9204      	strlt	r2, [sp, #16]
 80103e6:	7823      	ldrb	r3, [r4, #0]
 80103e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80103ea:	d10a      	bne.n	8010402 <_vfiprintf_r+0x156>
 80103ec:	7863      	ldrb	r3, [r4, #1]
 80103ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80103f0:	d132      	bne.n	8010458 <_vfiprintf_r+0x1ac>
 80103f2:	9b03      	ldr	r3, [sp, #12]
 80103f4:	1d1a      	adds	r2, r3, #4
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	9203      	str	r2, [sp, #12]
 80103fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80103fe:	3402      	adds	r4, #2
 8010400:	9305      	str	r3, [sp, #20]
 8010402:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80104d8 <_vfiprintf_r+0x22c>
 8010406:	7821      	ldrb	r1, [r4, #0]
 8010408:	2203      	movs	r2, #3
 801040a:	4650      	mov	r0, sl
 801040c:	f7ef fee0 	bl	80001d0 <memchr>
 8010410:	b138      	cbz	r0, 8010422 <_vfiprintf_r+0x176>
 8010412:	9b04      	ldr	r3, [sp, #16]
 8010414:	eba0 000a 	sub.w	r0, r0, sl
 8010418:	2240      	movs	r2, #64	@ 0x40
 801041a:	4082      	lsls	r2, r0
 801041c:	4313      	orrs	r3, r2
 801041e:	3401      	adds	r4, #1
 8010420:	9304      	str	r3, [sp, #16]
 8010422:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010426:	4829      	ldr	r0, [pc, #164]	@ (80104cc <_vfiprintf_r+0x220>)
 8010428:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801042c:	2206      	movs	r2, #6
 801042e:	f7ef fecf 	bl	80001d0 <memchr>
 8010432:	2800      	cmp	r0, #0
 8010434:	d03f      	beq.n	80104b6 <_vfiprintf_r+0x20a>
 8010436:	4b26      	ldr	r3, [pc, #152]	@ (80104d0 <_vfiprintf_r+0x224>)
 8010438:	bb1b      	cbnz	r3, 8010482 <_vfiprintf_r+0x1d6>
 801043a:	9b03      	ldr	r3, [sp, #12]
 801043c:	3307      	adds	r3, #7
 801043e:	f023 0307 	bic.w	r3, r3, #7
 8010442:	3308      	adds	r3, #8
 8010444:	9303      	str	r3, [sp, #12]
 8010446:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010448:	443b      	add	r3, r7
 801044a:	9309      	str	r3, [sp, #36]	@ 0x24
 801044c:	e76a      	b.n	8010324 <_vfiprintf_r+0x78>
 801044e:	fb0c 3202 	mla	r2, ip, r2, r3
 8010452:	460c      	mov	r4, r1
 8010454:	2001      	movs	r0, #1
 8010456:	e7a8      	b.n	80103aa <_vfiprintf_r+0xfe>
 8010458:	2300      	movs	r3, #0
 801045a:	3401      	adds	r4, #1
 801045c:	9305      	str	r3, [sp, #20]
 801045e:	4619      	mov	r1, r3
 8010460:	f04f 0c0a 	mov.w	ip, #10
 8010464:	4620      	mov	r0, r4
 8010466:	f810 2b01 	ldrb.w	r2, [r0], #1
 801046a:	3a30      	subs	r2, #48	@ 0x30
 801046c:	2a09      	cmp	r2, #9
 801046e:	d903      	bls.n	8010478 <_vfiprintf_r+0x1cc>
 8010470:	2b00      	cmp	r3, #0
 8010472:	d0c6      	beq.n	8010402 <_vfiprintf_r+0x156>
 8010474:	9105      	str	r1, [sp, #20]
 8010476:	e7c4      	b.n	8010402 <_vfiprintf_r+0x156>
 8010478:	fb0c 2101 	mla	r1, ip, r1, r2
 801047c:	4604      	mov	r4, r0
 801047e:	2301      	movs	r3, #1
 8010480:	e7f0      	b.n	8010464 <_vfiprintf_r+0x1b8>
 8010482:	ab03      	add	r3, sp, #12
 8010484:	9300      	str	r3, [sp, #0]
 8010486:	462a      	mov	r2, r5
 8010488:	4b12      	ldr	r3, [pc, #72]	@ (80104d4 <_vfiprintf_r+0x228>)
 801048a:	a904      	add	r1, sp, #16
 801048c:	4630      	mov	r0, r6
 801048e:	f3af 8000 	nop.w
 8010492:	4607      	mov	r7, r0
 8010494:	1c78      	adds	r0, r7, #1
 8010496:	d1d6      	bne.n	8010446 <_vfiprintf_r+0x19a>
 8010498:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801049a:	07d9      	lsls	r1, r3, #31
 801049c:	d405      	bmi.n	80104aa <_vfiprintf_r+0x1fe>
 801049e:	89ab      	ldrh	r3, [r5, #12]
 80104a0:	059a      	lsls	r2, r3, #22
 80104a2:	d402      	bmi.n	80104aa <_vfiprintf_r+0x1fe>
 80104a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80104a6:	f7ff fd25 	bl	800fef4 <__retarget_lock_release_recursive>
 80104aa:	89ab      	ldrh	r3, [r5, #12]
 80104ac:	065b      	lsls	r3, r3, #25
 80104ae:	f53f af1f 	bmi.w	80102f0 <_vfiprintf_r+0x44>
 80104b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80104b4:	e71e      	b.n	80102f4 <_vfiprintf_r+0x48>
 80104b6:	ab03      	add	r3, sp, #12
 80104b8:	9300      	str	r3, [sp, #0]
 80104ba:	462a      	mov	r2, r5
 80104bc:	4b05      	ldr	r3, [pc, #20]	@ (80104d4 <_vfiprintf_r+0x228>)
 80104be:	a904      	add	r1, sp, #16
 80104c0:	4630      	mov	r0, r6
 80104c2:	f000 f879 	bl	80105b8 <_printf_i>
 80104c6:	e7e4      	b.n	8010492 <_vfiprintf_r+0x1e6>
 80104c8:	08011378 	.word	0x08011378
 80104cc:	08011382 	.word	0x08011382
 80104d0:	00000000 	.word	0x00000000
 80104d4:	08010287 	.word	0x08010287
 80104d8:	0801137e 	.word	0x0801137e

080104dc <_printf_common>:
 80104dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80104e0:	4616      	mov	r6, r2
 80104e2:	4698      	mov	r8, r3
 80104e4:	688a      	ldr	r2, [r1, #8]
 80104e6:	690b      	ldr	r3, [r1, #16]
 80104e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80104ec:	4293      	cmp	r3, r2
 80104ee:	bfb8      	it	lt
 80104f0:	4613      	movlt	r3, r2
 80104f2:	6033      	str	r3, [r6, #0]
 80104f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80104f8:	4607      	mov	r7, r0
 80104fa:	460c      	mov	r4, r1
 80104fc:	b10a      	cbz	r2, 8010502 <_printf_common+0x26>
 80104fe:	3301      	adds	r3, #1
 8010500:	6033      	str	r3, [r6, #0]
 8010502:	6823      	ldr	r3, [r4, #0]
 8010504:	0699      	lsls	r1, r3, #26
 8010506:	bf42      	ittt	mi
 8010508:	6833      	ldrmi	r3, [r6, #0]
 801050a:	3302      	addmi	r3, #2
 801050c:	6033      	strmi	r3, [r6, #0]
 801050e:	6825      	ldr	r5, [r4, #0]
 8010510:	f015 0506 	ands.w	r5, r5, #6
 8010514:	d106      	bne.n	8010524 <_printf_common+0x48>
 8010516:	f104 0a19 	add.w	sl, r4, #25
 801051a:	68e3      	ldr	r3, [r4, #12]
 801051c:	6832      	ldr	r2, [r6, #0]
 801051e:	1a9b      	subs	r3, r3, r2
 8010520:	42ab      	cmp	r3, r5
 8010522:	dc26      	bgt.n	8010572 <_printf_common+0x96>
 8010524:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010528:	6822      	ldr	r2, [r4, #0]
 801052a:	3b00      	subs	r3, #0
 801052c:	bf18      	it	ne
 801052e:	2301      	movne	r3, #1
 8010530:	0692      	lsls	r2, r2, #26
 8010532:	d42b      	bmi.n	801058c <_printf_common+0xb0>
 8010534:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010538:	4641      	mov	r1, r8
 801053a:	4638      	mov	r0, r7
 801053c:	47c8      	blx	r9
 801053e:	3001      	adds	r0, #1
 8010540:	d01e      	beq.n	8010580 <_printf_common+0xa4>
 8010542:	6823      	ldr	r3, [r4, #0]
 8010544:	6922      	ldr	r2, [r4, #16]
 8010546:	f003 0306 	and.w	r3, r3, #6
 801054a:	2b04      	cmp	r3, #4
 801054c:	bf02      	ittt	eq
 801054e:	68e5      	ldreq	r5, [r4, #12]
 8010550:	6833      	ldreq	r3, [r6, #0]
 8010552:	1aed      	subeq	r5, r5, r3
 8010554:	68a3      	ldr	r3, [r4, #8]
 8010556:	bf0c      	ite	eq
 8010558:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801055c:	2500      	movne	r5, #0
 801055e:	4293      	cmp	r3, r2
 8010560:	bfc4      	itt	gt
 8010562:	1a9b      	subgt	r3, r3, r2
 8010564:	18ed      	addgt	r5, r5, r3
 8010566:	2600      	movs	r6, #0
 8010568:	341a      	adds	r4, #26
 801056a:	42b5      	cmp	r5, r6
 801056c:	d11a      	bne.n	80105a4 <_printf_common+0xc8>
 801056e:	2000      	movs	r0, #0
 8010570:	e008      	b.n	8010584 <_printf_common+0xa8>
 8010572:	2301      	movs	r3, #1
 8010574:	4652      	mov	r2, sl
 8010576:	4641      	mov	r1, r8
 8010578:	4638      	mov	r0, r7
 801057a:	47c8      	blx	r9
 801057c:	3001      	adds	r0, #1
 801057e:	d103      	bne.n	8010588 <_printf_common+0xac>
 8010580:	f04f 30ff 	mov.w	r0, #4294967295
 8010584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010588:	3501      	adds	r5, #1
 801058a:	e7c6      	b.n	801051a <_printf_common+0x3e>
 801058c:	18e1      	adds	r1, r4, r3
 801058e:	1c5a      	adds	r2, r3, #1
 8010590:	2030      	movs	r0, #48	@ 0x30
 8010592:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010596:	4422      	add	r2, r4
 8010598:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801059c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80105a0:	3302      	adds	r3, #2
 80105a2:	e7c7      	b.n	8010534 <_printf_common+0x58>
 80105a4:	2301      	movs	r3, #1
 80105a6:	4622      	mov	r2, r4
 80105a8:	4641      	mov	r1, r8
 80105aa:	4638      	mov	r0, r7
 80105ac:	47c8      	blx	r9
 80105ae:	3001      	adds	r0, #1
 80105b0:	d0e6      	beq.n	8010580 <_printf_common+0xa4>
 80105b2:	3601      	adds	r6, #1
 80105b4:	e7d9      	b.n	801056a <_printf_common+0x8e>
	...

080105b8 <_printf_i>:
 80105b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80105bc:	7e0f      	ldrb	r7, [r1, #24]
 80105be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80105c0:	2f78      	cmp	r7, #120	@ 0x78
 80105c2:	4691      	mov	r9, r2
 80105c4:	4680      	mov	r8, r0
 80105c6:	460c      	mov	r4, r1
 80105c8:	469a      	mov	sl, r3
 80105ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80105ce:	d807      	bhi.n	80105e0 <_printf_i+0x28>
 80105d0:	2f62      	cmp	r7, #98	@ 0x62
 80105d2:	d80a      	bhi.n	80105ea <_printf_i+0x32>
 80105d4:	2f00      	cmp	r7, #0
 80105d6:	f000 80d1 	beq.w	801077c <_printf_i+0x1c4>
 80105da:	2f58      	cmp	r7, #88	@ 0x58
 80105dc:	f000 80b8 	beq.w	8010750 <_printf_i+0x198>
 80105e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80105e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80105e8:	e03a      	b.n	8010660 <_printf_i+0xa8>
 80105ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80105ee:	2b15      	cmp	r3, #21
 80105f0:	d8f6      	bhi.n	80105e0 <_printf_i+0x28>
 80105f2:	a101      	add	r1, pc, #4	@ (adr r1, 80105f8 <_printf_i+0x40>)
 80105f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80105f8:	08010651 	.word	0x08010651
 80105fc:	08010665 	.word	0x08010665
 8010600:	080105e1 	.word	0x080105e1
 8010604:	080105e1 	.word	0x080105e1
 8010608:	080105e1 	.word	0x080105e1
 801060c:	080105e1 	.word	0x080105e1
 8010610:	08010665 	.word	0x08010665
 8010614:	080105e1 	.word	0x080105e1
 8010618:	080105e1 	.word	0x080105e1
 801061c:	080105e1 	.word	0x080105e1
 8010620:	080105e1 	.word	0x080105e1
 8010624:	08010763 	.word	0x08010763
 8010628:	0801068f 	.word	0x0801068f
 801062c:	0801071d 	.word	0x0801071d
 8010630:	080105e1 	.word	0x080105e1
 8010634:	080105e1 	.word	0x080105e1
 8010638:	08010785 	.word	0x08010785
 801063c:	080105e1 	.word	0x080105e1
 8010640:	0801068f 	.word	0x0801068f
 8010644:	080105e1 	.word	0x080105e1
 8010648:	080105e1 	.word	0x080105e1
 801064c:	08010725 	.word	0x08010725
 8010650:	6833      	ldr	r3, [r6, #0]
 8010652:	1d1a      	adds	r2, r3, #4
 8010654:	681b      	ldr	r3, [r3, #0]
 8010656:	6032      	str	r2, [r6, #0]
 8010658:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801065c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010660:	2301      	movs	r3, #1
 8010662:	e09c      	b.n	801079e <_printf_i+0x1e6>
 8010664:	6833      	ldr	r3, [r6, #0]
 8010666:	6820      	ldr	r0, [r4, #0]
 8010668:	1d19      	adds	r1, r3, #4
 801066a:	6031      	str	r1, [r6, #0]
 801066c:	0606      	lsls	r6, r0, #24
 801066e:	d501      	bpl.n	8010674 <_printf_i+0xbc>
 8010670:	681d      	ldr	r5, [r3, #0]
 8010672:	e003      	b.n	801067c <_printf_i+0xc4>
 8010674:	0645      	lsls	r5, r0, #25
 8010676:	d5fb      	bpl.n	8010670 <_printf_i+0xb8>
 8010678:	f9b3 5000 	ldrsh.w	r5, [r3]
 801067c:	2d00      	cmp	r5, #0
 801067e:	da03      	bge.n	8010688 <_printf_i+0xd0>
 8010680:	232d      	movs	r3, #45	@ 0x2d
 8010682:	426d      	negs	r5, r5
 8010684:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010688:	4858      	ldr	r0, [pc, #352]	@ (80107ec <_printf_i+0x234>)
 801068a:	230a      	movs	r3, #10
 801068c:	e011      	b.n	80106b2 <_printf_i+0xfa>
 801068e:	6821      	ldr	r1, [r4, #0]
 8010690:	6833      	ldr	r3, [r6, #0]
 8010692:	0608      	lsls	r0, r1, #24
 8010694:	f853 5b04 	ldr.w	r5, [r3], #4
 8010698:	d402      	bmi.n	80106a0 <_printf_i+0xe8>
 801069a:	0649      	lsls	r1, r1, #25
 801069c:	bf48      	it	mi
 801069e:	b2ad      	uxthmi	r5, r5
 80106a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80106a2:	4852      	ldr	r0, [pc, #328]	@ (80107ec <_printf_i+0x234>)
 80106a4:	6033      	str	r3, [r6, #0]
 80106a6:	bf14      	ite	ne
 80106a8:	230a      	movne	r3, #10
 80106aa:	2308      	moveq	r3, #8
 80106ac:	2100      	movs	r1, #0
 80106ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80106b2:	6866      	ldr	r6, [r4, #4]
 80106b4:	60a6      	str	r6, [r4, #8]
 80106b6:	2e00      	cmp	r6, #0
 80106b8:	db05      	blt.n	80106c6 <_printf_i+0x10e>
 80106ba:	6821      	ldr	r1, [r4, #0]
 80106bc:	432e      	orrs	r6, r5
 80106be:	f021 0104 	bic.w	r1, r1, #4
 80106c2:	6021      	str	r1, [r4, #0]
 80106c4:	d04b      	beq.n	801075e <_printf_i+0x1a6>
 80106c6:	4616      	mov	r6, r2
 80106c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80106cc:	fb03 5711 	mls	r7, r3, r1, r5
 80106d0:	5dc7      	ldrb	r7, [r0, r7]
 80106d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80106d6:	462f      	mov	r7, r5
 80106d8:	42bb      	cmp	r3, r7
 80106da:	460d      	mov	r5, r1
 80106dc:	d9f4      	bls.n	80106c8 <_printf_i+0x110>
 80106de:	2b08      	cmp	r3, #8
 80106e0:	d10b      	bne.n	80106fa <_printf_i+0x142>
 80106e2:	6823      	ldr	r3, [r4, #0]
 80106e4:	07df      	lsls	r7, r3, #31
 80106e6:	d508      	bpl.n	80106fa <_printf_i+0x142>
 80106e8:	6923      	ldr	r3, [r4, #16]
 80106ea:	6861      	ldr	r1, [r4, #4]
 80106ec:	4299      	cmp	r1, r3
 80106ee:	bfde      	ittt	le
 80106f0:	2330      	movle	r3, #48	@ 0x30
 80106f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80106f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80106fa:	1b92      	subs	r2, r2, r6
 80106fc:	6122      	str	r2, [r4, #16]
 80106fe:	f8cd a000 	str.w	sl, [sp]
 8010702:	464b      	mov	r3, r9
 8010704:	aa03      	add	r2, sp, #12
 8010706:	4621      	mov	r1, r4
 8010708:	4640      	mov	r0, r8
 801070a:	f7ff fee7 	bl	80104dc <_printf_common>
 801070e:	3001      	adds	r0, #1
 8010710:	d14a      	bne.n	80107a8 <_printf_i+0x1f0>
 8010712:	f04f 30ff 	mov.w	r0, #4294967295
 8010716:	b004      	add	sp, #16
 8010718:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801071c:	6823      	ldr	r3, [r4, #0]
 801071e:	f043 0320 	orr.w	r3, r3, #32
 8010722:	6023      	str	r3, [r4, #0]
 8010724:	4832      	ldr	r0, [pc, #200]	@ (80107f0 <_printf_i+0x238>)
 8010726:	2778      	movs	r7, #120	@ 0x78
 8010728:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801072c:	6823      	ldr	r3, [r4, #0]
 801072e:	6831      	ldr	r1, [r6, #0]
 8010730:	061f      	lsls	r7, r3, #24
 8010732:	f851 5b04 	ldr.w	r5, [r1], #4
 8010736:	d402      	bmi.n	801073e <_printf_i+0x186>
 8010738:	065f      	lsls	r7, r3, #25
 801073a:	bf48      	it	mi
 801073c:	b2ad      	uxthmi	r5, r5
 801073e:	6031      	str	r1, [r6, #0]
 8010740:	07d9      	lsls	r1, r3, #31
 8010742:	bf44      	itt	mi
 8010744:	f043 0320 	orrmi.w	r3, r3, #32
 8010748:	6023      	strmi	r3, [r4, #0]
 801074a:	b11d      	cbz	r5, 8010754 <_printf_i+0x19c>
 801074c:	2310      	movs	r3, #16
 801074e:	e7ad      	b.n	80106ac <_printf_i+0xf4>
 8010750:	4826      	ldr	r0, [pc, #152]	@ (80107ec <_printf_i+0x234>)
 8010752:	e7e9      	b.n	8010728 <_printf_i+0x170>
 8010754:	6823      	ldr	r3, [r4, #0]
 8010756:	f023 0320 	bic.w	r3, r3, #32
 801075a:	6023      	str	r3, [r4, #0]
 801075c:	e7f6      	b.n	801074c <_printf_i+0x194>
 801075e:	4616      	mov	r6, r2
 8010760:	e7bd      	b.n	80106de <_printf_i+0x126>
 8010762:	6833      	ldr	r3, [r6, #0]
 8010764:	6825      	ldr	r5, [r4, #0]
 8010766:	6961      	ldr	r1, [r4, #20]
 8010768:	1d18      	adds	r0, r3, #4
 801076a:	6030      	str	r0, [r6, #0]
 801076c:	062e      	lsls	r6, r5, #24
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	d501      	bpl.n	8010776 <_printf_i+0x1be>
 8010772:	6019      	str	r1, [r3, #0]
 8010774:	e002      	b.n	801077c <_printf_i+0x1c4>
 8010776:	0668      	lsls	r0, r5, #25
 8010778:	d5fb      	bpl.n	8010772 <_printf_i+0x1ba>
 801077a:	8019      	strh	r1, [r3, #0]
 801077c:	2300      	movs	r3, #0
 801077e:	6123      	str	r3, [r4, #16]
 8010780:	4616      	mov	r6, r2
 8010782:	e7bc      	b.n	80106fe <_printf_i+0x146>
 8010784:	6833      	ldr	r3, [r6, #0]
 8010786:	1d1a      	adds	r2, r3, #4
 8010788:	6032      	str	r2, [r6, #0]
 801078a:	681e      	ldr	r6, [r3, #0]
 801078c:	6862      	ldr	r2, [r4, #4]
 801078e:	2100      	movs	r1, #0
 8010790:	4630      	mov	r0, r6
 8010792:	f7ef fd1d 	bl	80001d0 <memchr>
 8010796:	b108      	cbz	r0, 801079c <_printf_i+0x1e4>
 8010798:	1b80      	subs	r0, r0, r6
 801079a:	6060      	str	r0, [r4, #4]
 801079c:	6863      	ldr	r3, [r4, #4]
 801079e:	6123      	str	r3, [r4, #16]
 80107a0:	2300      	movs	r3, #0
 80107a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80107a6:	e7aa      	b.n	80106fe <_printf_i+0x146>
 80107a8:	6923      	ldr	r3, [r4, #16]
 80107aa:	4632      	mov	r2, r6
 80107ac:	4649      	mov	r1, r9
 80107ae:	4640      	mov	r0, r8
 80107b0:	47d0      	blx	sl
 80107b2:	3001      	adds	r0, #1
 80107b4:	d0ad      	beq.n	8010712 <_printf_i+0x15a>
 80107b6:	6823      	ldr	r3, [r4, #0]
 80107b8:	079b      	lsls	r3, r3, #30
 80107ba:	d413      	bmi.n	80107e4 <_printf_i+0x22c>
 80107bc:	68e0      	ldr	r0, [r4, #12]
 80107be:	9b03      	ldr	r3, [sp, #12]
 80107c0:	4298      	cmp	r0, r3
 80107c2:	bfb8      	it	lt
 80107c4:	4618      	movlt	r0, r3
 80107c6:	e7a6      	b.n	8010716 <_printf_i+0x15e>
 80107c8:	2301      	movs	r3, #1
 80107ca:	4632      	mov	r2, r6
 80107cc:	4649      	mov	r1, r9
 80107ce:	4640      	mov	r0, r8
 80107d0:	47d0      	blx	sl
 80107d2:	3001      	adds	r0, #1
 80107d4:	d09d      	beq.n	8010712 <_printf_i+0x15a>
 80107d6:	3501      	adds	r5, #1
 80107d8:	68e3      	ldr	r3, [r4, #12]
 80107da:	9903      	ldr	r1, [sp, #12]
 80107dc:	1a5b      	subs	r3, r3, r1
 80107de:	42ab      	cmp	r3, r5
 80107e0:	dcf2      	bgt.n	80107c8 <_printf_i+0x210>
 80107e2:	e7eb      	b.n	80107bc <_printf_i+0x204>
 80107e4:	2500      	movs	r5, #0
 80107e6:	f104 0619 	add.w	r6, r4, #25
 80107ea:	e7f5      	b.n	80107d8 <_printf_i+0x220>
 80107ec:	08011389 	.word	0x08011389
 80107f0:	0801139a 	.word	0x0801139a

080107f4 <__sflush_r>:
 80107f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80107f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107fc:	0716      	lsls	r6, r2, #28
 80107fe:	4605      	mov	r5, r0
 8010800:	460c      	mov	r4, r1
 8010802:	d454      	bmi.n	80108ae <__sflush_r+0xba>
 8010804:	684b      	ldr	r3, [r1, #4]
 8010806:	2b00      	cmp	r3, #0
 8010808:	dc02      	bgt.n	8010810 <__sflush_r+0x1c>
 801080a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801080c:	2b00      	cmp	r3, #0
 801080e:	dd48      	ble.n	80108a2 <__sflush_r+0xae>
 8010810:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010812:	2e00      	cmp	r6, #0
 8010814:	d045      	beq.n	80108a2 <__sflush_r+0xae>
 8010816:	2300      	movs	r3, #0
 8010818:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801081c:	682f      	ldr	r7, [r5, #0]
 801081e:	6a21      	ldr	r1, [r4, #32]
 8010820:	602b      	str	r3, [r5, #0]
 8010822:	d030      	beq.n	8010886 <__sflush_r+0x92>
 8010824:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010826:	89a3      	ldrh	r3, [r4, #12]
 8010828:	0759      	lsls	r1, r3, #29
 801082a:	d505      	bpl.n	8010838 <__sflush_r+0x44>
 801082c:	6863      	ldr	r3, [r4, #4]
 801082e:	1ad2      	subs	r2, r2, r3
 8010830:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010832:	b10b      	cbz	r3, 8010838 <__sflush_r+0x44>
 8010834:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010836:	1ad2      	subs	r2, r2, r3
 8010838:	2300      	movs	r3, #0
 801083a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801083c:	6a21      	ldr	r1, [r4, #32]
 801083e:	4628      	mov	r0, r5
 8010840:	47b0      	blx	r6
 8010842:	1c43      	adds	r3, r0, #1
 8010844:	89a3      	ldrh	r3, [r4, #12]
 8010846:	d106      	bne.n	8010856 <__sflush_r+0x62>
 8010848:	6829      	ldr	r1, [r5, #0]
 801084a:	291d      	cmp	r1, #29
 801084c:	d82b      	bhi.n	80108a6 <__sflush_r+0xb2>
 801084e:	4a2a      	ldr	r2, [pc, #168]	@ (80108f8 <__sflush_r+0x104>)
 8010850:	40ca      	lsrs	r2, r1
 8010852:	07d6      	lsls	r6, r2, #31
 8010854:	d527      	bpl.n	80108a6 <__sflush_r+0xb2>
 8010856:	2200      	movs	r2, #0
 8010858:	6062      	str	r2, [r4, #4]
 801085a:	04d9      	lsls	r1, r3, #19
 801085c:	6922      	ldr	r2, [r4, #16]
 801085e:	6022      	str	r2, [r4, #0]
 8010860:	d504      	bpl.n	801086c <__sflush_r+0x78>
 8010862:	1c42      	adds	r2, r0, #1
 8010864:	d101      	bne.n	801086a <__sflush_r+0x76>
 8010866:	682b      	ldr	r3, [r5, #0]
 8010868:	b903      	cbnz	r3, 801086c <__sflush_r+0x78>
 801086a:	6560      	str	r0, [r4, #84]	@ 0x54
 801086c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801086e:	602f      	str	r7, [r5, #0]
 8010870:	b1b9      	cbz	r1, 80108a2 <__sflush_r+0xae>
 8010872:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010876:	4299      	cmp	r1, r3
 8010878:	d002      	beq.n	8010880 <__sflush_r+0x8c>
 801087a:	4628      	mov	r0, r5
 801087c:	f7ff fb4a 	bl	800ff14 <_free_r>
 8010880:	2300      	movs	r3, #0
 8010882:	6363      	str	r3, [r4, #52]	@ 0x34
 8010884:	e00d      	b.n	80108a2 <__sflush_r+0xae>
 8010886:	2301      	movs	r3, #1
 8010888:	4628      	mov	r0, r5
 801088a:	47b0      	blx	r6
 801088c:	4602      	mov	r2, r0
 801088e:	1c50      	adds	r0, r2, #1
 8010890:	d1c9      	bne.n	8010826 <__sflush_r+0x32>
 8010892:	682b      	ldr	r3, [r5, #0]
 8010894:	2b00      	cmp	r3, #0
 8010896:	d0c6      	beq.n	8010826 <__sflush_r+0x32>
 8010898:	2b1d      	cmp	r3, #29
 801089a:	d001      	beq.n	80108a0 <__sflush_r+0xac>
 801089c:	2b16      	cmp	r3, #22
 801089e:	d11e      	bne.n	80108de <__sflush_r+0xea>
 80108a0:	602f      	str	r7, [r5, #0]
 80108a2:	2000      	movs	r0, #0
 80108a4:	e022      	b.n	80108ec <__sflush_r+0xf8>
 80108a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80108aa:	b21b      	sxth	r3, r3
 80108ac:	e01b      	b.n	80108e6 <__sflush_r+0xf2>
 80108ae:	690f      	ldr	r7, [r1, #16]
 80108b0:	2f00      	cmp	r7, #0
 80108b2:	d0f6      	beq.n	80108a2 <__sflush_r+0xae>
 80108b4:	0793      	lsls	r3, r2, #30
 80108b6:	680e      	ldr	r6, [r1, #0]
 80108b8:	bf08      	it	eq
 80108ba:	694b      	ldreq	r3, [r1, #20]
 80108bc:	600f      	str	r7, [r1, #0]
 80108be:	bf18      	it	ne
 80108c0:	2300      	movne	r3, #0
 80108c2:	eba6 0807 	sub.w	r8, r6, r7
 80108c6:	608b      	str	r3, [r1, #8]
 80108c8:	f1b8 0f00 	cmp.w	r8, #0
 80108cc:	dde9      	ble.n	80108a2 <__sflush_r+0xae>
 80108ce:	6a21      	ldr	r1, [r4, #32]
 80108d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80108d2:	4643      	mov	r3, r8
 80108d4:	463a      	mov	r2, r7
 80108d6:	4628      	mov	r0, r5
 80108d8:	47b0      	blx	r6
 80108da:	2800      	cmp	r0, #0
 80108dc:	dc08      	bgt.n	80108f0 <__sflush_r+0xfc>
 80108de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80108e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80108e6:	81a3      	strh	r3, [r4, #12]
 80108e8:	f04f 30ff 	mov.w	r0, #4294967295
 80108ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108f0:	4407      	add	r7, r0
 80108f2:	eba8 0800 	sub.w	r8, r8, r0
 80108f6:	e7e7      	b.n	80108c8 <__sflush_r+0xd4>
 80108f8:	20400001 	.word	0x20400001

080108fc <_fflush_r>:
 80108fc:	b538      	push	{r3, r4, r5, lr}
 80108fe:	690b      	ldr	r3, [r1, #16]
 8010900:	4605      	mov	r5, r0
 8010902:	460c      	mov	r4, r1
 8010904:	b913      	cbnz	r3, 801090c <_fflush_r+0x10>
 8010906:	2500      	movs	r5, #0
 8010908:	4628      	mov	r0, r5
 801090a:	bd38      	pop	{r3, r4, r5, pc}
 801090c:	b118      	cbz	r0, 8010916 <_fflush_r+0x1a>
 801090e:	6a03      	ldr	r3, [r0, #32]
 8010910:	b90b      	cbnz	r3, 8010916 <_fflush_r+0x1a>
 8010912:	f7ff f8e9 	bl	800fae8 <__sinit>
 8010916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801091a:	2b00      	cmp	r3, #0
 801091c:	d0f3      	beq.n	8010906 <_fflush_r+0xa>
 801091e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010920:	07d0      	lsls	r0, r2, #31
 8010922:	d404      	bmi.n	801092e <_fflush_r+0x32>
 8010924:	0599      	lsls	r1, r3, #22
 8010926:	d402      	bmi.n	801092e <_fflush_r+0x32>
 8010928:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801092a:	f7ff fae2 	bl	800fef2 <__retarget_lock_acquire_recursive>
 801092e:	4628      	mov	r0, r5
 8010930:	4621      	mov	r1, r4
 8010932:	f7ff ff5f 	bl	80107f4 <__sflush_r>
 8010936:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010938:	07da      	lsls	r2, r3, #31
 801093a:	4605      	mov	r5, r0
 801093c:	d4e4      	bmi.n	8010908 <_fflush_r+0xc>
 801093e:	89a3      	ldrh	r3, [r4, #12]
 8010940:	059b      	lsls	r3, r3, #22
 8010942:	d4e1      	bmi.n	8010908 <_fflush_r+0xc>
 8010944:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010946:	f7ff fad5 	bl	800fef4 <__retarget_lock_release_recursive>
 801094a:	e7dd      	b.n	8010908 <_fflush_r+0xc>

0801094c <__swhatbuf_r>:
 801094c:	b570      	push	{r4, r5, r6, lr}
 801094e:	460c      	mov	r4, r1
 8010950:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010954:	2900      	cmp	r1, #0
 8010956:	b096      	sub	sp, #88	@ 0x58
 8010958:	4615      	mov	r5, r2
 801095a:	461e      	mov	r6, r3
 801095c:	da0d      	bge.n	801097a <__swhatbuf_r+0x2e>
 801095e:	89a3      	ldrh	r3, [r4, #12]
 8010960:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010964:	f04f 0100 	mov.w	r1, #0
 8010968:	bf14      	ite	ne
 801096a:	2340      	movne	r3, #64	@ 0x40
 801096c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010970:	2000      	movs	r0, #0
 8010972:	6031      	str	r1, [r6, #0]
 8010974:	602b      	str	r3, [r5, #0]
 8010976:	b016      	add	sp, #88	@ 0x58
 8010978:	bd70      	pop	{r4, r5, r6, pc}
 801097a:	466a      	mov	r2, sp
 801097c:	f000 f8f6 	bl	8010b6c <_fstat_r>
 8010980:	2800      	cmp	r0, #0
 8010982:	dbec      	blt.n	801095e <__swhatbuf_r+0x12>
 8010984:	9901      	ldr	r1, [sp, #4]
 8010986:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801098a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801098e:	4259      	negs	r1, r3
 8010990:	4159      	adcs	r1, r3
 8010992:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010996:	e7eb      	b.n	8010970 <__swhatbuf_r+0x24>

08010998 <__smakebuf_r>:
 8010998:	898b      	ldrh	r3, [r1, #12]
 801099a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801099c:	079d      	lsls	r5, r3, #30
 801099e:	4606      	mov	r6, r0
 80109a0:	460c      	mov	r4, r1
 80109a2:	d507      	bpl.n	80109b4 <__smakebuf_r+0x1c>
 80109a4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80109a8:	6023      	str	r3, [r4, #0]
 80109aa:	6123      	str	r3, [r4, #16]
 80109ac:	2301      	movs	r3, #1
 80109ae:	6163      	str	r3, [r4, #20]
 80109b0:	b003      	add	sp, #12
 80109b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80109b4:	ab01      	add	r3, sp, #4
 80109b6:	466a      	mov	r2, sp
 80109b8:	f7ff ffc8 	bl	801094c <__swhatbuf_r>
 80109bc:	9f00      	ldr	r7, [sp, #0]
 80109be:	4605      	mov	r5, r0
 80109c0:	4639      	mov	r1, r7
 80109c2:	4630      	mov	r0, r6
 80109c4:	f7fe ff78 	bl	800f8b8 <_malloc_r>
 80109c8:	b948      	cbnz	r0, 80109de <__smakebuf_r+0x46>
 80109ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80109ce:	059a      	lsls	r2, r3, #22
 80109d0:	d4ee      	bmi.n	80109b0 <__smakebuf_r+0x18>
 80109d2:	f023 0303 	bic.w	r3, r3, #3
 80109d6:	f043 0302 	orr.w	r3, r3, #2
 80109da:	81a3      	strh	r3, [r4, #12]
 80109dc:	e7e2      	b.n	80109a4 <__smakebuf_r+0xc>
 80109de:	89a3      	ldrh	r3, [r4, #12]
 80109e0:	6020      	str	r0, [r4, #0]
 80109e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80109e6:	81a3      	strh	r3, [r4, #12]
 80109e8:	9b01      	ldr	r3, [sp, #4]
 80109ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80109ee:	b15b      	cbz	r3, 8010a08 <__smakebuf_r+0x70>
 80109f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80109f4:	4630      	mov	r0, r6
 80109f6:	f000 f8cb 	bl	8010b90 <_isatty_r>
 80109fa:	b128      	cbz	r0, 8010a08 <__smakebuf_r+0x70>
 80109fc:	89a3      	ldrh	r3, [r4, #12]
 80109fe:	f023 0303 	bic.w	r3, r3, #3
 8010a02:	f043 0301 	orr.w	r3, r3, #1
 8010a06:	81a3      	strh	r3, [r4, #12]
 8010a08:	89a3      	ldrh	r3, [r4, #12]
 8010a0a:	431d      	orrs	r5, r3
 8010a0c:	81a5      	strh	r5, [r4, #12]
 8010a0e:	e7cf      	b.n	80109b0 <__smakebuf_r+0x18>

08010a10 <__swbuf_r>:
 8010a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a12:	460e      	mov	r6, r1
 8010a14:	4614      	mov	r4, r2
 8010a16:	4605      	mov	r5, r0
 8010a18:	b118      	cbz	r0, 8010a22 <__swbuf_r+0x12>
 8010a1a:	6a03      	ldr	r3, [r0, #32]
 8010a1c:	b90b      	cbnz	r3, 8010a22 <__swbuf_r+0x12>
 8010a1e:	f7ff f863 	bl	800fae8 <__sinit>
 8010a22:	69a3      	ldr	r3, [r4, #24]
 8010a24:	60a3      	str	r3, [r4, #8]
 8010a26:	89a3      	ldrh	r3, [r4, #12]
 8010a28:	071a      	lsls	r2, r3, #28
 8010a2a:	d501      	bpl.n	8010a30 <__swbuf_r+0x20>
 8010a2c:	6923      	ldr	r3, [r4, #16]
 8010a2e:	b943      	cbnz	r3, 8010a42 <__swbuf_r+0x32>
 8010a30:	4621      	mov	r1, r4
 8010a32:	4628      	mov	r0, r5
 8010a34:	f000 f82a 	bl	8010a8c <__swsetup_r>
 8010a38:	b118      	cbz	r0, 8010a42 <__swbuf_r+0x32>
 8010a3a:	f04f 37ff 	mov.w	r7, #4294967295
 8010a3e:	4638      	mov	r0, r7
 8010a40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010a42:	6823      	ldr	r3, [r4, #0]
 8010a44:	6922      	ldr	r2, [r4, #16]
 8010a46:	1a98      	subs	r0, r3, r2
 8010a48:	6963      	ldr	r3, [r4, #20]
 8010a4a:	b2f6      	uxtb	r6, r6
 8010a4c:	4283      	cmp	r3, r0
 8010a4e:	4637      	mov	r7, r6
 8010a50:	dc05      	bgt.n	8010a5e <__swbuf_r+0x4e>
 8010a52:	4621      	mov	r1, r4
 8010a54:	4628      	mov	r0, r5
 8010a56:	f7ff ff51 	bl	80108fc <_fflush_r>
 8010a5a:	2800      	cmp	r0, #0
 8010a5c:	d1ed      	bne.n	8010a3a <__swbuf_r+0x2a>
 8010a5e:	68a3      	ldr	r3, [r4, #8]
 8010a60:	3b01      	subs	r3, #1
 8010a62:	60a3      	str	r3, [r4, #8]
 8010a64:	6823      	ldr	r3, [r4, #0]
 8010a66:	1c5a      	adds	r2, r3, #1
 8010a68:	6022      	str	r2, [r4, #0]
 8010a6a:	701e      	strb	r6, [r3, #0]
 8010a6c:	6962      	ldr	r2, [r4, #20]
 8010a6e:	1c43      	adds	r3, r0, #1
 8010a70:	429a      	cmp	r2, r3
 8010a72:	d004      	beq.n	8010a7e <__swbuf_r+0x6e>
 8010a74:	89a3      	ldrh	r3, [r4, #12]
 8010a76:	07db      	lsls	r3, r3, #31
 8010a78:	d5e1      	bpl.n	8010a3e <__swbuf_r+0x2e>
 8010a7a:	2e0a      	cmp	r6, #10
 8010a7c:	d1df      	bne.n	8010a3e <__swbuf_r+0x2e>
 8010a7e:	4621      	mov	r1, r4
 8010a80:	4628      	mov	r0, r5
 8010a82:	f7ff ff3b 	bl	80108fc <_fflush_r>
 8010a86:	2800      	cmp	r0, #0
 8010a88:	d0d9      	beq.n	8010a3e <__swbuf_r+0x2e>
 8010a8a:	e7d6      	b.n	8010a3a <__swbuf_r+0x2a>

08010a8c <__swsetup_r>:
 8010a8c:	b538      	push	{r3, r4, r5, lr}
 8010a8e:	4b29      	ldr	r3, [pc, #164]	@ (8010b34 <__swsetup_r+0xa8>)
 8010a90:	4605      	mov	r5, r0
 8010a92:	6818      	ldr	r0, [r3, #0]
 8010a94:	460c      	mov	r4, r1
 8010a96:	b118      	cbz	r0, 8010aa0 <__swsetup_r+0x14>
 8010a98:	6a03      	ldr	r3, [r0, #32]
 8010a9a:	b90b      	cbnz	r3, 8010aa0 <__swsetup_r+0x14>
 8010a9c:	f7ff f824 	bl	800fae8 <__sinit>
 8010aa0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010aa4:	0719      	lsls	r1, r3, #28
 8010aa6:	d422      	bmi.n	8010aee <__swsetup_r+0x62>
 8010aa8:	06da      	lsls	r2, r3, #27
 8010aaa:	d407      	bmi.n	8010abc <__swsetup_r+0x30>
 8010aac:	2209      	movs	r2, #9
 8010aae:	602a      	str	r2, [r5, #0]
 8010ab0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ab4:	81a3      	strh	r3, [r4, #12]
 8010ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8010aba:	e033      	b.n	8010b24 <__swsetup_r+0x98>
 8010abc:	0758      	lsls	r0, r3, #29
 8010abe:	d512      	bpl.n	8010ae6 <__swsetup_r+0x5a>
 8010ac0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010ac2:	b141      	cbz	r1, 8010ad6 <__swsetup_r+0x4a>
 8010ac4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010ac8:	4299      	cmp	r1, r3
 8010aca:	d002      	beq.n	8010ad2 <__swsetup_r+0x46>
 8010acc:	4628      	mov	r0, r5
 8010ace:	f7ff fa21 	bl	800ff14 <_free_r>
 8010ad2:	2300      	movs	r3, #0
 8010ad4:	6363      	str	r3, [r4, #52]	@ 0x34
 8010ad6:	89a3      	ldrh	r3, [r4, #12]
 8010ad8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010adc:	81a3      	strh	r3, [r4, #12]
 8010ade:	2300      	movs	r3, #0
 8010ae0:	6063      	str	r3, [r4, #4]
 8010ae2:	6923      	ldr	r3, [r4, #16]
 8010ae4:	6023      	str	r3, [r4, #0]
 8010ae6:	89a3      	ldrh	r3, [r4, #12]
 8010ae8:	f043 0308 	orr.w	r3, r3, #8
 8010aec:	81a3      	strh	r3, [r4, #12]
 8010aee:	6923      	ldr	r3, [r4, #16]
 8010af0:	b94b      	cbnz	r3, 8010b06 <__swsetup_r+0x7a>
 8010af2:	89a3      	ldrh	r3, [r4, #12]
 8010af4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010af8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010afc:	d003      	beq.n	8010b06 <__swsetup_r+0x7a>
 8010afe:	4621      	mov	r1, r4
 8010b00:	4628      	mov	r0, r5
 8010b02:	f7ff ff49 	bl	8010998 <__smakebuf_r>
 8010b06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b0a:	f013 0201 	ands.w	r2, r3, #1
 8010b0e:	d00a      	beq.n	8010b26 <__swsetup_r+0x9a>
 8010b10:	2200      	movs	r2, #0
 8010b12:	60a2      	str	r2, [r4, #8]
 8010b14:	6962      	ldr	r2, [r4, #20]
 8010b16:	4252      	negs	r2, r2
 8010b18:	61a2      	str	r2, [r4, #24]
 8010b1a:	6922      	ldr	r2, [r4, #16]
 8010b1c:	b942      	cbnz	r2, 8010b30 <__swsetup_r+0xa4>
 8010b1e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010b22:	d1c5      	bne.n	8010ab0 <__swsetup_r+0x24>
 8010b24:	bd38      	pop	{r3, r4, r5, pc}
 8010b26:	0799      	lsls	r1, r3, #30
 8010b28:	bf58      	it	pl
 8010b2a:	6962      	ldrpl	r2, [r4, #20]
 8010b2c:	60a2      	str	r2, [r4, #8]
 8010b2e:	e7f4      	b.n	8010b1a <__swsetup_r+0x8e>
 8010b30:	2000      	movs	r0, #0
 8010b32:	e7f7      	b.n	8010b24 <__swsetup_r+0x98>
 8010b34:	2000002c 	.word	0x2000002c

08010b38 <memmove>:
 8010b38:	4288      	cmp	r0, r1
 8010b3a:	b510      	push	{r4, lr}
 8010b3c:	eb01 0402 	add.w	r4, r1, r2
 8010b40:	d902      	bls.n	8010b48 <memmove+0x10>
 8010b42:	4284      	cmp	r4, r0
 8010b44:	4623      	mov	r3, r4
 8010b46:	d807      	bhi.n	8010b58 <memmove+0x20>
 8010b48:	1e43      	subs	r3, r0, #1
 8010b4a:	42a1      	cmp	r1, r4
 8010b4c:	d008      	beq.n	8010b60 <memmove+0x28>
 8010b4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010b52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010b56:	e7f8      	b.n	8010b4a <memmove+0x12>
 8010b58:	4402      	add	r2, r0
 8010b5a:	4601      	mov	r1, r0
 8010b5c:	428a      	cmp	r2, r1
 8010b5e:	d100      	bne.n	8010b62 <memmove+0x2a>
 8010b60:	bd10      	pop	{r4, pc}
 8010b62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010b66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010b6a:	e7f7      	b.n	8010b5c <memmove+0x24>

08010b6c <_fstat_r>:
 8010b6c:	b538      	push	{r3, r4, r5, lr}
 8010b6e:	4d07      	ldr	r5, [pc, #28]	@ (8010b8c <_fstat_r+0x20>)
 8010b70:	2300      	movs	r3, #0
 8010b72:	4604      	mov	r4, r0
 8010b74:	4608      	mov	r0, r1
 8010b76:	4611      	mov	r1, r2
 8010b78:	602b      	str	r3, [r5, #0]
 8010b7a:	f7f5 ff05 	bl	8006988 <_fstat>
 8010b7e:	1c43      	adds	r3, r0, #1
 8010b80:	d102      	bne.n	8010b88 <_fstat_r+0x1c>
 8010b82:	682b      	ldr	r3, [r5, #0]
 8010b84:	b103      	cbz	r3, 8010b88 <_fstat_r+0x1c>
 8010b86:	6023      	str	r3, [r4, #0]
 8010b88:	bd38      	pop	{r3, r4, r5, pc}
 8010b8a:	bf00      	nop
 8010b8c:	200033ec 	.word	0x200033ec

08010b90 <_isatty_r>:
 8010b90:	b538      	push	{r3, r4, r5, lr}
 8010b92:	4d06      	ldr	r5, [pc, #24]	@ (8010bac <_isatty_r+0x1c>)
 8010b94:	2300      	movs	r3, #0
 8010b96:	4604      	mov	r4, r0
 8010b98:	4608      	mov	r0, r1
 8010b9a:	602b      	str	r3, [r5, #0]
 8010b9c:	f7f5 ff04 	bl	80069a8 <_isatty>
 8010ba0:	1c43      	adds	r3, r0, #1
 8010ba2:	d102      	bne.n	8010baa <_isatty_r+0x1a>
 8010ba4:	682b      	ldr	r3, [r5, #0]
 8010ba6:	b103      	cbz	r3, 8010baa <_isatty_r+0x1a>
 8010ba8:	6023      	str	r3, [r4, #0]
 8010baa:	bd38      	pop	{r3, r4, r5, pc}
 8010bac:	200033ec 	.word	0x200033ec

08010bb0 <_realloc_r>:
 8010bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010bb4:	4607      	mov	r7, r0
 8010bb6:	4614      	mov	r4, r2
 8010bb8:	460d      	mov	r5, r1
 8010bba:	b921      	cbnz	r1, 8010bc6 <_realloc_r+0x16>
 8010bbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010bc0:	4611      	mov	r1, r2
 8010bc2:	f7fe be79 	b.w	800f8b8 <_malloc_r>
 8010bc6:	b92a      	cbnz	r2, 8010bd4 <_realloc_r+0x24>
 8010bc8:	f7ff f9a4 	bl	800ff14 <_free_r>
 8010bcc:	4625      	mov	r5, r4
 8010bce:	4628      	mov	r0, r5
 8010bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010bd4:	f000 f81a 	bl	8010c0c <_malloc_usable_size_r>
 8010bd8:	4284      	cmp	r4, r0
 8010bda:	4606      	mov	r6, r0
 8010bdc:	d802      	bhi.n	8010be4 <_realloc_r+0x34>
 8010bde:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010be2:	d8f4      	bhi.n	8010bce <_realloc_r+0x1e>
 8010be4:	4621      	mov	r1, r4
 8010be6:	4638      	mov	r0, r7
 8010be8:	f7fe fe66 	bl	800f8b8 <_malloc_r>
 8010bec:	4680      	mov	r8, r0
 8010bee:	b908      	cbnz	r0, 8010bf4 <_realloc_r+0x44>
 8010bf0:	4645      	mov	r5, r8
 8010bf2:	e7ec      	b.n	8010bce <_realloc_r+0x1e>
 8010bf4:	42b4      	cmp	r4, r6
 8010bf6:	4622      	mov	r2, r4
 8010bf8:	4629      	mov	r1, r5
 8010bfa:	bf28      	it	cs
 8010bfc:	4632      	movcs	r2, r6
 8010bfe:	f7ff f97a 	bl	800fef6 <memcpy>
 8010c02:	4629      	mov	r1, r5
 8010c04:	4638      	mov	r0, r7
 8010c06:	f7ff f985 	bl	800ff14 <_free_r>
 8010c0a:	e7f1      	b.n	8010bf0 <_realloc_r+0x40>

08010c0c <_malloc_usable_size_r>:
 8010c0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010c10:	1f18      	subs	r0, r3, #4
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	bfbc      	itt	lt
 8010c16:	580b      	ldrlt	r3, [r1, r0]
 8010c18:	18c0      	addlt	r0, r0, r3
 8010c1a:	4770      	bx	lr

08010c1c <_init>:
 8010c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c1e:	bf00      	nop
 8010c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010c22:	bc08      	pop	{r3}
 8010c24:	469e      	mov	lr, r3
 8010c26:	4770      	bx	lr

08010c28 <_fini>:
 8010c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c2a:	bf00      	nop
 8010c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010c2e:	bc08      	pop	{r3}
 8010c30:	469e      	mov	lr, r3
 8010c32:	4770      	bx	lr
