<stg><name>updateOutput</name>


<trans_list>

<trans id="719" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %WEIGHTS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2048, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %W2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W2

]]></Node>
<StgValue><ssdm name="W2_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:3 %out_neg_9_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_9_val

]]></Node>
<StgValue><ssdm name="out_neg_9_val_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:4 %out_neg_8_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_8_val

]]></Node>
<StgValue><ssdm name="out_neg_8_val_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:5 %out_neg_7_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_7_val

]]></Node>
<StgValue><ssdm name="out_neg_7_val_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:6 %out_neg_6_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_6_val

]]></Node>
<StgValue><ssdm name="out_neg_6_val_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:7 %out_neg_5_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_5_val

]]></Node>
<StgValue><ssdm name="out_neg_5_val_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:8 %out_neg_4_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_4_val

]]></Node>
<StgValue><ssdm name="out_neg_4_val_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:9 %out_neg_3_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_3_val

]]></Node>
<StgValue><ssdm name="out_neg_3_val_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:10 %out_neg_2_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_2_val

]]></Node>
<StgValue><ssdm name="out_neg_2_val_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:11 %out_neg_1_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_1_val

]]></Node>
<StgValue><ssdm name="out_neg_1_val_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:12 %out_neg_0_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_0_val

]]></Node>
<StgValue><ssdm name="out_neg_0_val_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:13 %out_pos_9_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_9_val

]]></Node>
<StgValue><ssdm name="out_pos_9_val_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:14 %out_pos_8_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_8_val

]]></Node>
<StgValue><ssdm name="out_pos_8_val_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:15 %out_pos_7_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_7_val

]]></Node>
<StgValue><ssdm name="out_pos_7_val_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:16 %out_pos_6_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_6_val

]]></Node>
<StgValue><ssdm name="out_pos_6_val_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:17 %out_pos_5_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_5_val

]]></Node>
<StgValue><ssdm name="out_pos_5_val_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:18 %out_pos_4_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_4_val

]]></Node>
<StgValue><ssdm name="out_pos_4_val_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:19 %out_pos_3_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_3_val

]]></Node>
<StgValue><ssdm name="out_pos_3_val_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:20 %out_pos_2_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_2_val

]]></Node>
<StgValue><ssdm name="out_pos_2_val_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:21 %out_pos_1_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_1_val

]]></Node>
<StgValue><ssdm name="out_pos_1_val_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:22 %out_pos_0_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_0_val

]]></Node>
<StgValue><ssdm name="out_pos_0_val_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:23 %hidden_31_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_31_val

]]></Node>
<StgValue><ssdm name="hidden_31_val_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:24 %hidden_30_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_30_val

]]></Node>
<StgValue><ssdm name="hidden_30_val_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:25 %hidden_29_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_29_val

]]></Node>
<StgValue><ssdm name="hidden_29_val_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:26 %hidden_28_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_28_val

]]></Node>
<StgValue><ssdm name="hidden_28_val_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:27 %hidden_27_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_27_val

]]></Node>
<StgValue><ssdm name="hidden_27_val_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:28 %hidden_26_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_26_val

]]></Node>
<StgValue><ssdm name="hidden_26_val_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:29 %hidden_25_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_25_val

]]></Node>
<StgValue><ssdm name="hidden_25_val_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:30 %hidden_24_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_24_val

]]></Node>
<StgValue><ssdm name="hidden_24_val_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:31 %hidden_23_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_23_val

]]></Node>
<StgValue><ssdm name="hidden_23_val_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:32 %hidden_22_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_22_val

]]></Node>
<StgValue><ssdm name="hidden_22_val_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:33 %hidden_21_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_21_val

]]></Node>
<StgValue><ssdm name="hidden_21_val_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:34 %hidden_20_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_20_val

]]></Node>
<StgValue><ssdm name="hidden_20_val_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:35 %hidden_19_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_19_val

]]></Node>
<StgValue><ssdm name="hidden_19_val_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:36 %hidden_18_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_18_val

]]></Node>
<StgValue><ssdm name="hidden_18_val_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:37 %hidden_17_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_17_val

]]></Node>
<StgValue><ssdm name="hidden_17_val_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:38 %hidden_16_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_16_val

]]></Node>
<StgValue><ssdm name="hidden_16_val_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:39 %hidden_15_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_15_val

]]></Node>
<StgValue><ssdm name="hidden_15_val_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:40 %hidden_14_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_14_val

]]></Node>
<StgValue><ssdm name="hidden_14_val_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:41 %hidden_13_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_13_val

]]></Node>
<StgValue><ssdm name="hidden_13_val_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:42 %hidden_12_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_12_val

]]></Node>
<StgValue><ssdm name="hidden_12_val_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:43 %hidden_11_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_11_val

]]></Node>
<StgValue><ssdm name="hidden_11_val_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:44 %hidden_10_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_10_val

]]></Node>
<StgValue><ssdm name="hidden_10_val_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:45 %hidden_9_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_9_val

]]></Node>
<StgValue><ssdm name="hidden_9_val_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:46 %hidden_8_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_8_val

]]></Node>
<StgValue><ssdm name="hidden_8_val_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:47 %hidden_7_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_7_val

]]></Node>
<StgValue><ssdm name="hidden_7_val_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:48 %hidden_6_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_6_val

]]></Node>
<StgValue><ssdm name="hidden_6_val_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:49 %hidden_5_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_5_val

]]></Node>
<StgValue><ssdm name="hidden_5_val_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:50 %hidden_4_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_4_val

]]></Node>
<StgValue><ssdm name="hidden_4_val_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:51 %hidden_3_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_3_val

]]></Node>
<StgValue><ssdm name="hidden_3_val_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:52 %hidden_2_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_2_val

]]></Node>
<StgValue><ssdm name="hidden_2_val_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:53 %hidden_1_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_1_val

]]></Node>
<StgValue><ssdm name="hidden_1_val_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:54 %hidden_0_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_0_val

]]></Node>
<StgValue><ssdm name="hidden_0_val_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="2">
<![CDATA[
entry:55 %sext_ln96 = sext i2 %hidden_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="2">
<![CDATA[
entry:56 %sext_ln96_1 = sext i2 %hidden_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_1"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="2">
<![CDATA[
entry:57 %sext_ln96_2 = sext i2 %hidden_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_2"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="2">
<![CDATA[
entry:58 %sext_ln96_3 = sext i2 %hidden_3_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_3"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="2">
<![CDATA[
entry:59 %sext_ln96_4 = sext i2 %hidden_4_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_4"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="2">
<![CDATA[
entry:60 %sext_ln96_5 = sext i2 %hidden_5_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_5"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="2">
<![CDATA[
entry:61 %sext_ln96_6 = sext i2 %hidden_6_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_6"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="2">
<![CDATA[
entry:62 %sext_ln96_7 = sext i2 %hidden_7_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_7"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="2">
<![CDATA[
entry:63 %sext_ln96_8 = sext i2 %hidden_8_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_8"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="2">
<![CDATA[
entry:64 %sext_ln96_9 = sext i2 %hidden_9_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_9"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="2">
<![CDATA[
entry:65 %sext_ln96_10 = sext i2 %hidden_10_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_10"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="2">
<![CDATA[
entry:66 %sext_ln96_11 = sext i2 %hidden_11_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_11"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="2">
<![CDATA[
entry:67 %sext_ln96_12 = sext i2 %hidden_12_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_12"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="2">
<![CDATA[
entry:68 %sext_ln96_13 = sext i2 %hidden_13_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_13"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="2">
<![CDATA[
entry:69 %sext_ln96_14 = sext i2 %hidden_14_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_14"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="2">
<![CDATA[
entry:70 %sext_ln96_15 = sext i2 %hidden_15_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_15"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="2">
<![CDATA[
entry:71 %sext_ln96_16 = sext i2 %hidden_16_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_16"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="2">
<![CDATA[
entry:72 %sext_ln96_17 = sext i2 %hidden_17_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_17"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="2">
<![CDATA[
entry:73 %sext_ln96_18 = sext i2 %hidden_18_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_18"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="2">
<![CDATA[
entry:74 %sext_ln96_19 = sext i2 %hidden_19_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_19"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="2">
<![CDATA[
entry:75 %sext_ln96_20 = sext i2 %hidden_20_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_20"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="2">
<![CDATA[
entry:76 %sext_ln96_21 = sext i2 %hidden_21_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_21"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="2">
<![CDATA[
entry:77 %sext_ln96_22 = sext i2 %hidden_22_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_22"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="2">
<![CDATA[
entry:78 %sext_ln96_23 = sext i2 %hidden_23_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_23"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="2">
<![CDATA[
entry:79 %sext_ln96_24 = sext i2 %hidden_24_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_24"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="2">
<![CDATA[
entry:80 %sext_ln96_25 = sext i2 %hidden_25_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_25"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="2">
<![CDATA[
entry:81 %sext_ln96_26 = sext i2 %hidden_26_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_26"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="2">
<![CDATA[
entry:82 %sext_ln96_27 = sext i2 %hidden_27_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_27"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="2">
<![CDATA[
entry:83 %sext_ln96_28 = sext i2 %hidden_28_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_28"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="2">
<![CDATA[
entry:84 %sext_ln96_29 = sext i2 %hidden_29_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_29"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="2">
<![CDATA[
entry:85 %sext_ln96_30 = sext i2 %hidden_30_val_read

]]></Node>
<StgValue><ssdm name="sext_ln96_30"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="2">
<![CDATA[
entry:86 %sext_ln92 = sext i2 %hidden_31_val_read

]]></Node>
<StgValue><ssdm name="sext_ln92"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:87 %store_ln92 = store i4 0, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
entry:88 %br_ln92 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body:0 %k_1 = load i4 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body:1 %icmp_ln92 = icmp_eq  i4 %k_1, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body:2 %add_ln92 = add i4 %k_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln92 = br i1 %icmp_ln92, void %for.body.split, void %for.end25

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
for.body.split:3 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %k_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="9">
<![CDATA[
for.body.split:4 %zext_ln93 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:5 %add_ln93 = add i64 %zext_ln93, i64 %W2_read

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="2" op_3_bw="4" op_4_bw="2" op_5_bw="4" op_6_bw="2" op_7_bw="4" op_8_bw="2" op_9_bw="4" op_10_bw="2" op_11_bw="4" op_12_bw="2" op_13_bw="4" op_14_bw="2" op_15_bw="4" op_16_bw="2" op_17_bw="4" op_18_bw="2" op_19_bw="4" op_20_bw="2" op_21_bw="2" op_22_bw="4">
<![CDATA[
for.body.split:6 %tmp = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.10i2.i2.i4, i4 0, i2 %out_pos_0_val_read, i4 1, i2 %out_pos_1_val_read, i4 2, i2 %out_pos_2_val_read, i4 3, i2 %out_pos_3_val_read, i4 4, i2 %out_pos_4_val_read, i4 5, i2 %out_pos_5_val_read, i4 6, i2 %out_pos_6_val_read, i4 7, i2 %out_pos_7_val_read, i4 8, i2 %out_pos_8_val_read, i4 9, i2 %out_pos_9_val_read, i2 0, i4 %k_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="2">
<![CDATA[
for.body.split:7 %sext_ln93 = sext i2 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln93"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="2" op_3_bw="4" op_4_bw="2" op_5_bw="4" op_6_bw="2" op_7_bw="4" op_8_bw="2" op_9_bw="4" op_10_bw="2" op_11_bw="4" op_12_bw="2" op_13_bw="4" op_14_bw="2" op_15_bw="4" op_16_bw="2" op_17_bw="4" op_18_bw="2" op_19_bw="4" op_20_bw="2" op_21_bw="2" op_22_bw="4">
<![CDATA[
for.body.split:8 %tmp_1 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.10i2.i2.i4, i4 0, i2 %out_neg_0_val_read, i4 1, i2 %out_neg_1_val_read, i4 2, i2 %out_neg_2_val_read, i4 3, i2 %out_neg_3_val_read, i4 4, i2 %out_neg_4_val_read, i4 5, i2 %out_neg_5_val_read, i4 6, i2 %out_neg_6_val_read, i4 7, i2 %out_neg_7_val_read, i4 8, i2 %out_neg_8_val_read, i4 9, i2 %out_neg_9_val_read, i2 0, i4 %k_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="2">
<![CDATA[
for.body.split:9 %sext_ln93_1 = sext i2 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln93_1"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.split:10 %delta = sub i3 %sext_ln93, i3 %sext_ln93_1

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.body.split:11 %WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 %add_ln93

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:272 %store_ln92 = store i4 %add_ln92, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0">
<![CDATA[
for.end25:0 %ret_ln101 = ret

]]></Node>
<StgValue><ssdm name="ret_ln101"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="185" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.body.split:12 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="186" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.body.split:12 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="187" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.body.split:12 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="188" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.body.split:12 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="189" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.body.split:12 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="190" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.body.split:12 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="191" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.body.split:12 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="192" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.body.split:12 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="3">
<![CDATA[
for.body.split:46 %sext_ln96_32 = sext i3 %delta

]]></Node>
<StgValue><ssdm name="sext_ln96_32"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:47 %mul_ln96 = mul i5 %sext_ln96_32, i5 %sext_ln96

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="195" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:13 %WEIGHTS_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:47 %mul_ln96 = mul i5 %sext_ln96_32, i5 %sext_ln96

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:53 %mul_ln96_1 = mul i5 %sext_ln96_32, i5 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="mul_ln96_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="198" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:14 %WEIGHTS_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_1"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:45 %sext_ln96_31 = sext i8 %WEIGHTS_addr_read

]]></Node>
<StgValue><ssdm name="sext_ln96_31"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:47 %mul_ln96 = mul i5 %sext_ln96_32, i5 %sext_ln96

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:48 %sext_ln96_33 = sext i5 %mul_ln96

]]></Node>
<StgValue><ssdm name="sext_ln96_33"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:49 %w_new = add i9 %sext_ln96_33, i9 %sext_ln96_31

]]></Node>
<StgValue><ssdm name="w_new"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:53 %mul_ln96_1 = mul i5 %sext_ln96_32, i5 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="mul_ln96_1"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:59 %mul_ln96_2 = mul i5 %sext_ln96_32, i5 %sext_ln96_2

]]></Node>
<StgValue><ssdm name="mul_ln96_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="205" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:15 %WEIGHTS_addr_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_2"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:49 %w_new = add i9 %sext_ln96_33, i9 %sext_ln96_31

]]></Node>
<StgValue><ssdm name="w_new"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:50 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new, i32 8

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:52 %sext_ln96_34 = sext i8 %WEIGHTS_addr_read_1

]]></Node>
<StgValue><ssdm name="sext_ln96_34"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:53 %mul_ln96_1 = mul i5 %sext_ln96_32, i5 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="mul_ln96_1"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:54 %sext_ln96_35 = sext i5 %mul_ln96_1

]]></Node>
<StgValue><ssdm name="sext_ln96_35"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:55 %w_new_1 = add i9 %sext_ln96_35, i9 %sext_ln96_34

]]></Node>
<StgValue><ssdm name="w_new_1"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:59 %mul_ln96_2 = mul i5 %sext_ln96_32, i5 %sext_ln96_2

]]></Node>
<StgValue><ssdm name="mul_ln96_2"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:65 %mul_ln96_3 = mul i5 %sext_ln96_32, i5 %sext_ln96_3

]]></Node>
<StgValue><ssdm name="mul_ln96_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="214" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:16 %WEIGHTS_addr_read_3 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_3"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:55 %w_new_1 = add i9 %sext_ln96_35, i9 %sext_ln96_34

]]></Node>
<StgValue><ssdm name="w_new_1"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:56 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:58 %sext_ln96_36 = sext i8 %WEIGHTS_addr_read_2

]]></Node>
<StgValue><ssdm name="sext_ln96_36"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:59 %mul_ln96_2 = mul i5 %sext_ln96_32, i5 %sext_ln96_2

]]></Node>
<StgValue><ssdm name="mul_ln96_2"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:60 %sext_ln96_37 = sext i5 %mul_ln96_2

]]></Node>
<StgValue><ssdm name="sext_ln96_37"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:61 %w_new_2 = add i9 %sext_ln96_37, i9 %sext_ln96_36

]]></Node>
<StgValue><ssdm name="w_new_2"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:65 %mul_ln96_3 = mul i5 %sext_ln96_32, i5 %sext_ln96_3

]]></Node>
<StgValue><ssdm name="mul_ln96_3"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:71 %mul_ln96_4 = mul i5 %sext_ln96_32, i5 %sext_ln96_4

]]></Node>
<StgValue><ssdm name="mul_ln96_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="223" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:17 %WEIGHTS_addr_read_4 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_4"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:61 %w_new_2 = add i9 %sext_ln96_37, i9 %sext_ln96_36

]]></Node>
<StgValue><ssdm name="w_new_2"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:62 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:64 %sext_ln96_38 = sext i8 %WEIGHTS_addr_read_3

]]></Node>
<StgValue><ssdm name="sext_ln96_38"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:65 %mul_ln96_3 = mul i5 %sext_ln96_32, i5 %sext_ln96_3

]]></Node>
<StgValue><ssdm name="mul_ln96_3"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:66 %sext_ln96_39 = sext i5 %mul_ln96_3

]]></Node>
<StgValue><ssdm name="sext_ln96_39"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:67 %w_new_3 = add i9 %sext_ln96_39, i9 %sext_ln96_38

]]></Node>
<StgValue><ssdm name="w_new_3"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:71 %mul_ln96_4 = mul i5 %sext_ln96_32, i5 %sext_ln96_4

]]></Node>
<StgValue><ssdm name="mul_ln96_4"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:77 %mul_ln96_5 = mul i5 %sext_ln96_32, i5 %sext_ln96_5

]]></Node>
<StgValue><ssdm name="mul_ln96_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="232" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:18 %WEIGHTS_addr_read_5 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_5"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:67 %w_new_3 = add i9 %sext_ln96_39, i9 %sext_ln96_38

]]></Node>
<StgValue><ssdm name="w_new_3"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:68 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_3, i32 8

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:70 %sext_ln96_40 = sext i8 %WEIGHTS_addr_read_4

]]></Node>
<StgValue><ssdm name="sext_ln96_40"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:71 %mul_ln96_4 = mul i5 %sext_ln96_32, i5 %sext_ln96_4

]]></Node>
<StgValue><ssdm name="mul_ln96_4"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:72 %sext_ln96_41 = sext i5 %mul_ln96_4

]]></Node>
<StgValue><ssdm name="sext_ln96_41"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:73 %w_new_4 = add i9 %sext_ln96_41, i9 %sext_ln96_40

]]></Node>
<StgValue><ssdm name="w_new_4"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:77 %mul_ln96_5 = mul i5 %sext_ln96_32, i5 %sext_ln96_5

]]></Node>
<StgValue><ssdm name="mul_ln96_5"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:83 %mul_ln96_6 = mul i5 %sext_ln96_32, i5 %sext_ln96_6

]]></Node>
<StgValue><ssdm name="mul_ln96_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="241" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:19 %WEIGHTS_addr_read_6 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_6"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:73 %w_new_4 = add i9 %sext_ln96_41, i9 %sext_ln96_40

]]></Node>
<StgValue><ssdm name="w_new_4"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:74 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:76 %sext_ln96_42 = sext i8 %WEIGHTS_addr_read_5

]]></Node>
<StgValue><ssdm name="sext_ln96_42"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:77 %mul_ln96_5 = mul i5 %sext_ln96_32, i5 %sext_ln96_5

]]></Node>
<StgValue><ssdm name="mul_ln96_5"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:78 %sext_ln96_43 = sext i5 %mul_ln96_5

]]></Node>
<StgValue><ssdm name="sext_ln96_43"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:79 %w_new_5 = add i9 %sext_ln96_43, i9 %sext_ln96_42

]]></Node>
<StgValue><ssdm name="w_new_5"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:83 %mul_ln96_6 = mul i5 %sext_ln96_32, i5 %sext_ln96_6

]]></Node>
<StgValue><ssdm name="mul_ln96_6"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:89 %mul_ln96_7 = mul i5 %sext_ln96_32, i5 %sext_ln96_7

]]></Node>
<StgValue><ssdm name="mul_ln96_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="250" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:20 %WEIGHTS_addr_read_7 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_7"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:79 %w_new_5 = add i9 %sext_ln96_43, i9 %sext_ln96_42

]]></Node>
<StgValue><ssdm name="w_new_5"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:80 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_5, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:82 %sext_ln96_44 = sext i8 %WEIGHTS_addr_read_6

]]></Node>
<StgValue><ssdm name="sext_ln96_44"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:83 %mul_ln96_6 = mul i5 %sext_ln96_32, i5 %sext_ln96_6

]]></Node>
<StgValue><ssdm name="mul_ln96_6"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:84 %sext_ln96_45 = sext i5 %mul_ln96_6

]]></Node>
<StgValue><ssdm name="sext_ln96_45"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:85 %w_new_6 = add i9 %sext_ln96_45, i9 %sext_ln96_44

]]></Node>
<StgValue><ssdm name="w_new_6"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:89 %mul_ln96_7 = mul i5 %sext_ln96_32, i5 %sext_ln96_7

]]></Node>
<StgValue><ssdm name="mul_ln96_7"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:95 %mul_ln96_8 = mul i5 %sext_ln96_32, i5 %sext_ln96_8

]]></Node>
<StgValue><ssdm name="mul_ln96_8"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="259" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:21 %WEIGHTS_addr_read_8 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_8"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:85 %w_new_6 = add i9 %sext_ln96_45, i9 %sext_ln96_44

]]></Node>
<StgValue><ssdm name="w_new_6"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:86 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_6, i32 8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:88 %sext_ln96_46 = sext i8 %WEIGHTS_addr_read_7

]]></Node>
<StgValue><ssdm name="sext_ln96_46"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:89 %mul_ln96_7 = mul i5 %sext_ln96_32, i5 %sext_ln96_7

]]></Node>
<StgValue><ssdm name="mul_ln96_7"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:90 %sext_ln96_47 = sext i5 %mul_ln96_7

]]></Node>
<StgValue><ssdm name="sext_ln96_47"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:91 %w_new_7 = add i9 %sext_ln96_47, i9 %sext_ln96_46

]]></Node>
<StgValue><ssdm name="w_new_7"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:95 %mul_ln96_8 = mul i5 %sext_ln96_32, i5 %sext_ln96_8

]]></Node>
<StgValue><ssdm name="mul_ln96_8"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:101 %mul_ln96_9 = mul i5 %sext_ln96_32, i5 %sext_ln96_9

]]></Node>
<StgValue><ssdm name="mul_ln96_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="268" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:22 %WEIGHTS_addr_read_9 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_9"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:91 %w_new_7 = add i9 %sext_ln96_47, i9 %sext_ln96_46

]]></Node>
<StgValue><ssdm name="w_new_7"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:92 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_7, i32 8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:94 %sext_ln96_48 = sext i8 %WEIGHTS_addr_read_8

]]></Node>
<StgValue><ssdm name="sext_ln96_48"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:95 %mul_ln96_8 = mul i5 %sext_ln96_32, i5 %sext_ln96_8

]]></Node>
<StgValue><ssdm name="mul_ln96_8"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:96 %sext_ln96_49 = sext i5 %mul_ln96_8

]]></Node>
<StgValue><ssdm name="sext_ln96_49"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:97 %w_new_8 = add i9 %sext_ln96_49, i9 %sext_ln96_48

]]></Node>
<StgValue><ssdm name="w_new_8"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:101 %mul_ln96_9 = mul i5 %sext_ln96_32, i5 %sext_ln96_9

]]></Node>
<StgValue><ssdm name="mul_ln96_9"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:107 %mul_ln96_10 = mul i5 %sext_ln96_32, i5 %sext_ln96_10

]]></Node>
<StgValue><ssdm name="mul_ln96_10"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="277" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:23 %WEIGHTS_addr_read_10 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_10"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:97 %w_new_8 = add i9 %sext_ln96_49, i9 %sext_ln96_48

]]></Node>
<StgValue><ssdm name="w_new_8"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:98 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_8, i32 8

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:100 %sext_ln96_50 = sext i8 %WEIGHTS_addr_read_9

]]></Node>
<StgValue><ssdm name="sext_ln96_50"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:101 %mul_ln96_9 = mul i5 %sext_ln96_32, i5 %sext_ln96_9

]]></Node>
<StgValue><ssdm name="mul_ln96_9"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:102 %sext_ln96_51 = sext i5 %mul_ln96_9

]]></Node>
<StgValue><ssdm name="sext_ln96_51"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:103 %w_new_9 = add i9 %sext_ln96_51, i9 %sext_ln96_50

]]></Node>
<StgValue><ssdm name="w_new_9"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:107 %mul_ln96_10 = mul i5 %sext_ln96_32, i5 %sext_ln96_10

]]></Node>
<StgValue><ssdm name="mul_ln96_10"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:113 %mul_ln96_11 = mul i5 %sext_ln96_32, i5 %sext_ln96_11

]]></Node>
<StgValue><ssdm name="mul_ln96_11"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="286" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:24 %WEIGHTS_addr_read_11 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_11"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:103 %w_new_9 = add i9 %sext_ln96_51, i9 %sext_ln96_50

]]></Node>
<StgValue><ssdm name="w_new_9"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:104 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_9, i32 8

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:106 %sext_ln96_52 = sext i8 %WEIGHTS_addr_read_10

]]></Node>
<StgValue><ssdm name="sext_ln96_52"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:107 %mul_ln96_10 = mul i5 %sext_ln96_32, i5 %sext_ln96_10

]]></Node>
<StgValue><ssdm name="mul_ln96_10"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:108 %sext_ln96_53 = sext i5 %mul_ln96_10

]]></Node>
<StgValue><ssdm name="sext_ln96_53"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:109 %w_new_10 = add i9 %sext_ln96_53, i9 %sext_ln96_52

]]></Node>
<StgValue><ssdm name="w_new_10"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:113 %mul_ln96_11 = mul i5 %sext_ln96_32, i5 %sext_ln96_11

]]></Node>
<StgValue><ssdm name="mul_ln96_11"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:119 %mul_ln96_12 = mul i5 %sext_ln96_32, i5 %sext_ln96_12

]]></Node>
<StgValue><ssdm name="mul_ln96_12"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="295" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:25 %WEIGHTS_addr_read_12 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_12"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:109 %w_new_10 = add i9 %sext_ln96_53, i9 %sext_ln96_52

]]></Node>
<StgValue><ssdm name="w_new_10"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:110 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_10, i32 8

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:112 %sext_ln96_54 = sext i8 %WEIGHTS_addr_read_11

]]></Node>
<StgValue><ssdm name="sext_ln96_54"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:113 %mul_ln96_11 = mul i5 %sext_ln96_32, i5 %sext_ln96_11

]]></Node>
<StgValue><ssdm name="mul_ln96_11"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:114 %sext_ln96_55 = sext i5 %mul_ln96_11

]]></Node>
<StgValue><ssdm name="sext_ln96_55"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:115 %w_new_11 = add i9 %sext_ln96_55, i9 %sext_ln96_54

]]></Node>
<StgValue><ssdm name="w_new_11"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:119 %mul_ln96_12 = mul i5 %sext_ln96_32, i5 %sext_ln96_12

]]></Node>
<StgValue><ssdm name="mul_ln96_12"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:125 %mul_ln96_13 = mul i5 %sext_ln96_32, i5 %sext_ln96_13

]]></Node>
<StgValue><ssdm name="mul_ln96_13"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="304" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:26 %WEIGHTS_addr_read_13 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_13"/></StgValue>
</operation>

<operation id="305" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:115 %w_new_11 = add i9 %sext_ln96_55, i9 %sext_ln96_54

]]></Node>
<StgValue><ssdm name="w_new_11"/></StgValue>
</operation>

<operation id="306" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:116 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_11, i32 8

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="307" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:118 %sext_ln96_56 = sext i8 %WEIGHTS_addr_read_12

]]></Node>
<StgValue><ssdm name="sext_ln96_56"/></StgValue>
</operation>

<operation id="308" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:119 %mul_ln96_12 = mul i5 %sext_ln96_32, i5 %sext_ln96_12

]]></Node>
<StgValue><ssdm name="mul_ln96_12"/></StgValue>
</operation>

<operation id="309" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:120 %sext_ln96_57 = sext i5 %mul_ln96_12

]]></Node>
<StgValue><ssdm name="sext_ln96_57"/></StgValue>
</operation>

<operation id="310" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:121 %w_new_12 = add i9 %sext_ln96_57, i9 %sext_ln96_56

]]></Node>
<StgValue><ssdm name="w_new_12"/></StgValue>
</operation>

<operation id="311" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:125 %mul_ln96_13 = mul i5 %sext_ln96_32, i5 %sext_ln96_13

]]></Node>
<StgValue><ssdm name="mul_ln96_13"/></StgValue>
</operation>

<operation id="312" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:131 %mul_ln96_14 = mul i5 %sext_ln96_32, i5 %sext_ln96_14

]]></Node>
<StgValue><ssdm name="mul_ln96_14"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="313" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:27 %WEIGHTS_addr_read_14 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_14"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:121 %w_new_12 = add i9 %sext_ln96_57, i9 %sext_ln96_56

]]></Node>
<StgValue><ssdm name="w_new_12"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:122 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_12, i32 8

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:124 %sext_ln96_58 = sext i8 %WEIGHTS_addr_read_13

]]></Node>
<StgValue><ssdm name="sext_ln96_58"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:125 %mul_ln96_13 = mul i5 %sext_ln96_32, i5 %sext_ln96_13

]]></Node>
<StgValue><ssdm name="mul_ln96_13"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:126 %sext_ln96_59 = sext i5 %mul_ln96_13

]]></Node>
<StgValue><ssdm name="sext_ln96_59"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:127 %w_new_13 = add i9 %sext_ln96_59, i9 %sext_ln96_58

]]></Node>
<StgValue><ssdm name="w_new_13"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:131 %mul_ln96_14 = mul i5 %sext_ln96_32, i5 %sext_ln96_14

]]></Node>
<StgValue><ssdm name="mul_ln96_14"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:137 %mul_ln96_15 = mul i5 %sext_ln96_32, i5 %sext_ln96_15

]]></Node>
<StgValue><ssdm name="mul_ln96_15"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="322" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:28 %WEIGHTS_addr_read_15 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_15"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:127 %w_new_13 = add i9 %sext_ln96_59, i9 %sext_ln96_58

]]></Node>
<StgValue><ssdm name="w_new_13"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:128 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_13, i32 8

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:130 %sext_ln96_60 = sext i8 %WEIGHTS_addr_read_14

]]></Node>
<StgValue><ssdm name="sext_ln96_60"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:131 %mul_ln96_14 = mul i5 %sext_ln96_32, i5 %sext_ln96_14

]]></Node>
<StgValue><ssdm name="mul_ln96_14"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:132 %sext_ln96_61 = sext i5 %mul_ln96_14

]]></Node>
<StgValue><ssdm name="sext_ln96_61"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:133 %w_new_14 = add i9 %sext_ln96_61, i9 %sext_ln96_60

]]></Node>
<StgValue><ssdm name="w_new_14"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:137 %mul_ln96_15 = mul i5 %sext_ln96_32, i5 %sext_ln96_15

]]></Node>
<StgValue><ssdm name="mul_ln96_15"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:143 %mul_ln96_16 = mul i5 %sext_ln96_32, i5 %sext_ln96_16

]]></Node>
<StgValue><ssdm name="mul_ln96_16"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="331" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:29 %WEIGHTS_addr_read_16 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_16"/></StgValue>
</operation>

<operation id="332" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:133 %w_new_14 = add i9 %sext_ln96_61, i9 %sext_ln96_60

]]></Node>
<StgValue><ssdm name="w_new_14"/></StgValue>
</operation>

<operation id="333" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:134 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_14, i32 8

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:136 %sext_ln96_62 = sext i8 %WEIGHTS_addr_read_15

]]></Node>
<StgValue><ssdm name="sext_ln96_62"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:137 %mul_ln96_15 = mul i5 %sext_ln96_32, i5 %sext_ln96_15

]]></Node>
<StgValue><ssdm name="mul_ln96_15"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:138 %sext_ln96_63 = sext i5 %mul_ln96_15

]]></Node>
<StgValue><ssdm name="sext_ln96_63"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:139 %w_new_15 = add i9 %sext_ln96_63, i9 %sext_ln96_62

]]></Node>
<StgValue><ssdm name="w_new_15"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:143 %mul_ln96_16 = mul i5 %sext_ln96_32, i5 %sext_ln96_16

]]></Node>
<StgValue><ssdm name="mul_ln96_16"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:149 %mul_ln96_17 = mul i5 %sext_ln96_32, i5 %sext_ln96_17

]]></Node>
<StgValue><ssdm name="mul_ln96_17"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="340" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:30 %WEIGHTS_addr_read_17 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_17"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:139 %w_new_15 = add i9 %sext_ln96_63, i9 %sext_ln96_62

]]></Node>
<StgValue><ssdm name="w_new_15"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:140 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_15, i32 8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:142 %sext_ln96_64 = sext i8 %WEIGHTS_addr_read_16

]]></Node>
<StgValue><ssdm name="sext_ln96_64"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:143 %mul_ln96_16 = mul i5 %sext_ln96_32, i5 %sext_ln96_16

]]></Node>
<StgValue><ssdm name="mul_ln96_16"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:144 %sext_ln96_65 = sext i5 %mul_ln96_16

]]></Node>
<StgValue><ssdm name="sext_ln96_65"/></StgValue>
</operation>

<operation id="346" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:145 %w_new_16 = add i9 %sext_ln96_65, i9 %sext_ln96_64

]]></Node>
<StgValue><ssdm name="w_new_16"/></StgValue>
</operation>

<operation id="347" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:149 %mul_ln96_17 = mul i5 %sext_ln96_32, i5 %sext_ln96_17

]]></Node>
<StgValue><ssdm name="mul_ln96_17"/></StgValue>
</operation>

<operation id="348" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:155 %mul_ln96_18 = mul i5 %sext_ln96_32, i5 %sext_ln96_18

]]></Node>
<StgValue><ssdm name="mul_ln96_18"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="349" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:31 %WEIGHTS_addr_read_18 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_18"/></StgValue>
</operation>

<operation id="350" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:145 %w_new_16 = add i9 %sext_ln96_65, i9 %sext_ln96_64

]]></Node>
<StgValue><ssdm name="w_new_16"/></StgValue>
</operation>

<operation id="351" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:146 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_16, i32 8

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="352" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:148 %sext_ln96_66 = sext i8 %WEIGHTS_addr_read_17

]]></Node>
<StgValue><ssdm name="sext_ln96_66"/></StgValue>
</operation>

<operation id="353" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:149 %mul_ln96_17 = mul i5 %sext_ln96_32, i5 %sext_ln96_17

]]></Node>
<StgValue><ssdm name="mul_ln96_17"/></StgValue>
</operation>

<operation id="354" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:150 %sext_ln96_67 = sext i5 %mul_ln96_17

]]></Node>
<StgValue><ssdm name="sext_ln96_67"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:151 %w_new_17 = add i9 %sext_ln96_67, i9 %sext_ln96_66

]]></Node>
<StgValue><ssdm name="w_new_17"/></StgValue>
</operation>

<operation id="356" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:155 %mul_ln96_18 = mul i5 %sext_ln96_32, i5 %sext_ln96_18

]]></Node>
<StgValue><ssdm name="mul_ln96_18"/></StgValue>
</operation>

<operation id="357" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:161 %mul_ln96_19 = mul i5 %sext_ln96_32, i5 %sext_ln96_19

]]></Node>
<StgValue><ssdm name="mul_ln96_19"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="358" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:32 %WEIGHTS_addr_read_19 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_19"/></StgValue>
</operation>

<operation id="359" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:151 %w_new_17 = add i9 %sext_ln96_67, i9 %sext_ln96_66

]]></Node>
<StgValue><ssdm name="w_new_17"/></StgValue>
</operation>

<operation id="360" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:152 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_17, i32 8

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="361" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:154 %sext_ln96_68 = sext i8 %WEIGHTS_addr_read_18

]]></Node>
<StgValue><ssdm name="sext_ln96_68"/></StgValue>
</operation>

<operation id="362" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:155 %mul_ln96_18 = mul i5 %sext_ln96_32, i5 %sext_ln96_18

]]></Node>
<StgValue><ssdm name="mul_ln96_18"/></StgValue>
</operation>

<operation id="363" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:156 %sext_ln96_69 = sext i5 %mul_ln96_18

]]></Node>
<StgValue><ssdm name="sext_ln96_69"/></StgValue>
</operation>

<operation id="364" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:157 %w_new_18 = add i9 %sext_ln96_69, i9 %sext_ln96_68

]]></Node>
<StgValue><ssdm name="w_new_18"/></StgValue>
</operation>

<operation id="365" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:161 %mul_ln96_19 = mul i5 %sext_ln96_32, i5 %sext_ln96_19

]]></Node>
<StgValue><ssdm name="mul_ln96_19"/></StgValue>
</operation>

<operation id="366" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:167 %mul_ln96_20 = mul i5 %sext_ln96_32, i5 %sext_ln96_20

]]></Node>
<StgValue><ssdm name="mul_ln96_20"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="367" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:33 %WEIGHTS_addr_read_20 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_20"/></StgValue>
</operation>

<operation id="368" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:157 %w_new_18 = add i9 %sext_ln96_69, i9 %sext_ln96_68

]]></Node>
<StgValue><ssdm name="w_new_18"/></StgValue>
</operation>

<operation id="369" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:158 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_18, i32 8

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="370" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:160 %sext_ln96_70 = sext i8 %WEIGHTS_addr_read_19

]]></Node>
<StgValue><ssdm name="sext_ln96_70"/></StgValue>
</operation>

<operation id="371" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:161 %mul_ln96_19 = mul i5 %sext_ln96_32, i5 %sext_ln96_19

]]></Node>
<StgValue><ssdm name="mul_ln96_19"/></StgValue>
</operation>

<operation id="372" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:162 %sext_ln96_71 = sext i5 %mul_ln96_19

]]></Node>
<StgValue><ssdm name="sext_ln96_71"/></StgValue>
</operation>

<operation id="373" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:163 %w_new_19 = add i9 %sext_ln96_71, i9 %sext_ln96_70

]]></Node>
<StgValue><ssdm name="w_new_19"/></StgValue>
</operation>

<operation id="374" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:167 %mul_ln96_20 = mul i5 %sext_ln96_32, i5 %sext_ln96_20

]]></Node>
<StgValue><ssdm name="mul_ln96_20"/></StgValue>
</operation>

<operation id="375" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:173 %mul_ln96_21 = mul i5 %sext_ln96_32, i5 %sext_ln96_21

]]></Node>
<StgValue><ssdm name="mul_ln96_21"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="376" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:34 %WEIGHTS_addr_read_21 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_21"/></StgValue>
</operation>

<operation id="377" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:163 %w_new_19 = add i9 %sext_ln96_71, i9 %sext_ln96_70

]]></Node>
<StgValue><ssdm name="w_new_19"/></StgValue>
</operation>

<operation id="378" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:164 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_19, i32 8

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="379" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:166 %sext_ln96_72 = sext i8 %WEIGHTS_addr_read_20

]]></Node>
<StgValue><ssdm name="sext_ln96_72"/></StgValue>
</operation>

<operation id="380" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:167 %mul_ln96_20 = mul i5 %sext_ln96_32, i5 %sext_ln96_20

]]></Node>
<StgValue><ssdm name="mul_ln96_20"/></StgValue>
</operation>

<operation id="381" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:168 %sext_ln96_73 = sext i5 %mul_ln96_20

]]></Node>
<StgValue><ssdm name="sext_ln96_73"/></StgValue>
</operation>

<operation id="382" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:169 %w_new_20 = add i9 %sext_ln96_73, i9 %sext_ln96_72

]]></Node>
<StgValue><ssdm name="w_new_20"/></StgValue>
</operation>

<operation id="383" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:173 %mul_ln96_21 = mul i5 %sext_ln96_32, i5 %sext_ln96_21

]]></Node>
<StgValue><ssdm name="mul_ln96_21"/></StgValue>
</operation>

<operation id="384" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:179 %mul_ln96_22 = mul i5 %sext_ln96_32, i5 %sext_ln96_22

]]></Node>
<StgValue><ssdm name="mul_ln96_22"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="385" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:35 %WEIGHTS_addr_read_22 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_22"/></StgValue>
</operation>

<operation id="386" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:169 %w_new_20 = add i9 %sext_ln96_73, i9 %sext_ln96_72

]]></Node>
<StgValue><ssdm name="w_new_20"/></StgValue>
</operation>

<operation id="387" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:170 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_20, i32 8

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="388" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:172 %sext_ln96_74 = sext i8 %WEIGHTS_addr_read_21

]]></Node>
<StgValue><ssdm name="sext_ln96_74"/></StgValue>
</operation>

<operation id="389" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:173 %mul_ln96_21 = mul i5 %sext_ln96_32, i5 %sext_ln96_21

]]></Node>
<StgValue><ssdm name="mul_ln96_21"/></StgValue>
</operation>

<operation id="390" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:174 %sext_ln96_75 = sext i5 %mul_ln96_21

]]></Node>
<StgValue><ssdm name="sext_ln96_75"/></StgValue>
</operation>

<operation id="391" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:175 %w_new_21 = add i9 %sext_ln96_75, i9 %sext_ln96_74

]]></Node>
<StgValue><ssdm name="w_new_21"/></StgValue>
</operation>

<operation id="392" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:179 %mul_ln96_22 = mul i5 %sext_ln96_32, i5 %sext_ln96_22

]]></Node>
<StgValue><ssdm name="mul_ln96_22"/></StgValue>
</operation>

<operation id="393" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:185 %mul_ln96_23 = mul i5 %sext_ln96_32, i5 %sext_ln96_23

]]></Node>
<StgValue><ssdm name="mul_ln96_23"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="394" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:36 %WEIGHTS_addr_read_23 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_23"/></StgValue>
</operation>

<operation id="395" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:175 %w_new_21 = add i9 %sext_ln96_75, i9 %sext_ln96_74

]]></Node>
<StgValue><ssdm name="w_new_21"/></StgValue>
</operation>

<operation id="396" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:176 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_21, i32 8

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="397" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:178 %sext_ln96_76 = sext i8 %WEIGHTS_addr_read_22

]]></Node>
<StgValue><ssdm name="sext_ln96_76"/></StgValue>
</operation>

<operation id="398" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:179 %mul_ln96_22 = mul i5 %sext_ln96_32, i5 %sext_ln96_22

]]></Node>
<StgValue><ssdm name="mul_ln96_22"/></StgValue>
</operation>

<operation id="399" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:180 %sext_ln96_77 = sext i5 %mul_ln96_22

]]></Node>
<StgValue><ssdm name="sext_ln96_77"/></StgValue>
</operation>

<operation id="400" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:181 %w_new_22 = add i9 %sext_ln96_77, i9 %sext_ln96_76

]]></Node>
<StgValue><ssdm name="w_new_22"/></StgValue>
</operation>

<operation id="401" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:185 %mul_ln96_23 = mul i5 %sext_ln96_32, i5 %sext_ln96_23

]]></Node>
<StgValue><ssdm name="mul_ln96_23"/></StgValue>
</operation>

<operation id="402" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:191 %mul_ln96_24 = mul i5 %sext_ln96_32, i5 %sext_ln96_24

]]></Node>
<StgValue><ssdm name="mul_ln96_24"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="403" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:37 %WEIGHTS_addr_read_24 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_24"/></StgValue>
</operation>

<operation id="404" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:181 %w_new_22 = add i9 %sext_ln96_77, i9 %sext_ln96_76

]]></Node>
<StgValue><ssdm name="w_new_22"/></StgValue>
</operation>

<operation id="405" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:182 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_22, i32 8

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="406" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:184 %sext_ln96_78 = sext i8 %WEIGHTS_addr_read_23

]]></Node>
<StgValue><ssdm name="sext_ln96_78"/></StgValue>
</operation>

<operation id="407" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:185 %mul_ln96_23 = mul i5 %sext_ln96_32, i5 %sext_ln96_23

]]></Node>
<StgValue><ssdm name="mul_ln96_23"/></StgValue>
</operation>

<operation id="408" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:186 %sext_ln96_79 = sext i5 %mul_ln96_23

]]></Node>
<StgValue><ssdm name="sext_ln96_79"/></StgValue>
</operation>

<operation id="409" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:187 %w_new_23 = add i9 %sext_ln96_79, i9 %sext_ln96_78

]]></Node>
<StgValue><ssdm name="w_new_23"/></StgValue>
</operation>

<operation id="410" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:191 %mul_ln96_24 = mul i5 %sext_ln96_32, i5 %sext_ln96_24

]]></Node>
<StgValue><ssdm name="mul_ln96_24"/></StgValue>
</operation>

<operation id="411" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:197 %mul_ln96_25 = mul i5 %sext_ln96_32, i5 %sext_ln96_25

]]></Node>
<StgValue><ssdm name="mul_ln96_25"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="412" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:38 %WEIGHTS_addr_read_25 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_25"/></StgValue>
</operation>

<operation id="413" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:187 %w_new_23 = add i9 %sext_ln96_79, i9 %sext_ln96_78

]]></Node>
<StgValue><ssdm name="w_new_23"/></StgValue>
</operation>

<operation id="414" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:188 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_23, i32 8

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="415" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:190 %sext_ln96_80 = sext i8 %WEIGHTS_addr_read_24

]]></Node>
<StgValue><ssdm name="sext_ln96_80"/></StgValue>
</operation>

<operation id="416" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:191 %mul_ln96_24 = mul i5 %sext_ln96_32, i5 %sext_ln96_24

]]></Node>
<StgValue><ssdm name="mul_ln96_24"/></StgValue>
</operation>

<operation id="417" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:192 %sext_ln96_81 = sext i5 %mul_ln96_24

]]></Node>
<StgValue><ssdm name="sext_ln96_81"/></StgValue>
</operation>

<operation id="418" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:193 %w_new_24 = add i9 %sext_ln96_81, i9 %sext_ln96_80

]]></Node>
<StgValue><ssdm name="w_new_24"/></StgValue>
</operation>

<operation id="419" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:197 %mul_ln96_25 = mul i5 %sext_ln96_32, i5 %sext_ln96_25

]]></Node>
<StgValue><ssdm name="mul_ln96_25"/></StgValue>
</operation>

<operation id="420" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:203 %mul_ln96_26 = mul i5 %sext_ln96_32, i5 %sext_ln96_26

]]></Node>
<StgValue><ssdm name="mul_ln96_26"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="421" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:39 %WEIGHTS_addr_read_26 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_26"/></StgValue>
</operation>

<operation id="422" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:193 %w_new_24 = add i9 %sext_ln96_81, i9 %sext_ln96_80

]]></Node>
<StgValue><ssdm name="w_new_24"/></StgValue>
</operation>

<operation id="423" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:194 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_24, i32 8

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="424" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:196 %sext_ln96_82 = sext i8 %WEIGHTS_addr_read_25

]]></Node>
<StgValue><ssdm name="sext_ln96_82"/></StgValue>
</operation>

<operation id="425" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:197 %mul_ln96_25 = mul i5 %sext_ln96_32, i5 %sext_ln96_25

]]></Node>
<StgValue><ssdm name="mul_ln96_25"/></StgValue>
</operation>

<operation id="426" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:198 %sext_ln96_83 = sext i5 %mul_ln96_25

]]></Node>
<StgValue><ssdm name="sext_ln96_83"/></StgValue>
</operation>

<operation id="427" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:199 %w_new_25 = add i9 %sext_ln96_83, i9 %sext_ln96_82

]]></Node>
<StgValue><ssdm name="w_new_25"/></StgValue>
</operation>

<operation id="428" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:203 %mul_ln96_26 = mul i5 %sext_ln96_32, i5 %sext_ln96_26

]]></Node>
<StgValue><ssdm name="mul_ln96_26"/></StgValue>
</operation>

<operation id="429" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:209 %mul_ln96_27 = mul i5 %sext_ln96_32, i5 %sext_ln96_27

]]></Node>
<StgValue><ssdm name="mul_ln96_27"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="430" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:40 %WEIGHTS_addr_read_27 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_27"/></StgValue>
</operation>

<operation id="431" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:199 %w_new_25 = add i9 %sext_ln96_83, i9 %sext_ln96_82

]]></Node>
<StgValue><ssdm name="w_new_25"/></StgValue>
</operation>

<operation id="432" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:200 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_25, i32 8

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="433" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:202 %sext_ln96_84 = sext i8 %WEIGHTS_addr_read_26

]]></Node>
<StgValue><ssdm name="sext_ln96_84"/></StgValue>
</operation>

<operation id="434" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:203 %mul_ln96_26 = mul i5 %sext_ln96_32, i5 %sext_ln96_26

]]></Node>
<StgValue><ssdm name="mul_ln96_26"/></StgValue>
</operation>

<operation id="435" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:204 %sext_ln96_85 = sext i5 %mul_ln96_26

]]></Node>
<StgValue><ssdm name="sext_ln96_85"/></StgValue>
</operation>

<operation id="436" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:205 %w_new_26 = add i9 %sext_ln96_85, i9 %sext_ln96_84

]]></Node>
<StgValue><ssdm name="w_new_26"/></StgValue>
</operation>

<operation id="437" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:209 %mul_ln96_27 = mul i5 %sext_ln96_32, i5 %sext_ln96_27

]]></Node>
<StgValue><ssdm name="mul_ln96_27"/></StgValue>
</operation>

<operation id="438" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:215 %mul_ln96_28 = mul i5 %sext_ln96_32, i5 %sext_ln96_28

]]></Node>
<StgValue><ssdm name="mul_ln96_28"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="439" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:41 %WEIGHTS_addr_read_28 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_28"/></StgValue>
</operation>

<operation id="440" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:205 %w_new_26 = add i9 %sext_ln96_85, i9 %sext_ln96_84

]]></Node>
<StgValue><ssdm name="w_new_26"/></StgValue>
</operation>

<operation id="441" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:206 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_26, i32 8

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="442" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:208 %sext_ln96_86 = sext i8 %WEIGHTS_addr_read_27

]]></Node>
<StgValue><ssdm name="sext_ln96_86"/></StgValue>
</operation>

<operation id="443" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:209 %mul_ln96_27 = mul i5 %sext_ln96_32, i5 %sext_ln96_27

]]></Node>
<StgValue><ssdm name="mul_ln96_27"/></StgValue>
</operation>

<operation id="444" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:210 %sext_ln96_87 = sext i5 %mul_ln96_27

]]></Node>
<StgValue><ssdm name="sext_ln96_87"/></StgValue>
</operation>

<operation id="445" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:211 %w_new_27 = add i9 %sext_ln96_87, i9 %sext_ln96_86

]]></Node>
<StgValue><ssdm name="w_new_27"/></StgValue>
</operation>

<operation id="446" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:215 %mul_ln96_28 = mul i5 %sext_ln96_32, i5 %sext_ln96_28

]]></Node>
<StgValue><ssdm name="mul_ln96_28"/></StgValue>
</operation>

<operation id="447" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:221 %mul_ln96_29 = mul i5 %sext_ln96_32, i5 %sext_ln96_29

]]></Node>
<StgValue><ssdm name="mul_ln96_29"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="448" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:42 %WEIGHTS_addr_read_29 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_29"/></StgValue>
</operation>

<operation id="449" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:211 %w_new_27 = add i9 %sext_ln96_87, i9 %sext_ln96_86

]]></Node>
<StgValue><ssdm name="w_new_27"/></StgValue>
</operation>

<operation id="450" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:212 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_27, i32 8

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="451" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:214 %sext_ln96_88 = sext i8 %WEIGHTS_addr_read_28

]]></Node>
<StgValue><ssdm name="sext_ln96_88"/></StgValue>
</operation>

<operation id="452" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:215 %mul_ln96_28 = mul i5 %sext_ln96_32, i5 %sext_ln96_28

]]></Node>
<StgValue><ssdm name="mul_ln96_28"/></StgValue>
</operation>

<operation id="453" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:216 %sext_ln96_89 = sext i5 %mul_ln96_28

]]></Node>
<StgValue><ssdm name="sext_ln96_89"/></StgValue>
</operation>

<operation id="454" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:217 %w_new_28 = add i9 %sext_ln96_89, i9 %sext_ln96_88

]]></Node>
<StgValue><ssdm name="w_new_28"/></StgValue>
</operation>

<operation id="455" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:221 %mul_ln96_29 = mul i5 %sext_ln96_32, i5 %sext_ln96_29

]]></Node>
<StgValue><ssdm name="mul_ln96_29"/></StgValue>
</operation>

<operation id="456" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:227 %mul_ln96_30 = mul i5 %sext_ln96_32, i5 %sext_ln96_30

]]></Node>
<StgValue><ssdm name="mul_ln96_30"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="457" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:43 %WEIGHTS_addr_read_30 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_30"/></StgValue>
</operation>

<operation id="458" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:217 %w_new_28 = add i9 %sext_ln96_89, i9 %sext_ln96_88

]]></Node>
<StgValue><ssdm name="w_new_28"/></StgValue>
</operation>

<operation id="459" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:218 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_28, i32 8

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="460" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:220 %sext_ln96_90 = sext i8 %WEIGHTS_addr_read_29

]]></Node>
<StgValue><ssdm name="sext_ln96_90"/></StgValue>
</operation>

<operation id="461" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:221 %mul_ln96_29 = mul i5 %sext_ln96_32, i5 %sext_ln96_29

]]></Node>
<StgValue><ssdm name="mul_ln96_29"/></StgValue>
</operation>

<operation id="462" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:222 %sext_ln96_91 = sext i5 %mul_ln96_29

]]></Node>
<StgValue><ssdm name="sext_ln96_91"/></StgValue>
</operation>

<operation id="463" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:223 %w_new_29 = add i9 %sext_ln96_91, i9 %sext_ln96_90

]]></Node>
<StgValue><ssdm name="w_new_29"/></StgValue>
</operation>

<operation id="464" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:227 %mul_ln96_30 = mul i5 %sext_ln96_32, i5 %sext_ln96_30

]]></Node>
<StgValue><ssdm name="mul_ln96_30"/></StgValue>
</operation>

<operation id="465" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:233 %mul_ln96_31 = mul i5 %sext_ln96_32, i5 %sext_ln92

]]></Node>
<StgValue><ssdm name="mul_ln96_31"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="466" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:44 %WEIGHTS_addr_read_31 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_31"/></StgValue>
</operation>

<operation id="467" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:223 %w_new_29 = add i9 %sext_ln96_91, i9 %sext_ln96_90

]]></Node>
<StgValue><ssdm name="w_new_29"/></StgValue>
</operation>

<operation id="468" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:224 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_29, i32 8

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="469" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:226 %sext_ln96_92 = sext i8 %WEIGHTS_addr_read_30

]]></Node>
<StgValue><ssdm name="sext_ln96_92"/></StgValue>
</operation>

<operation id="470" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:227 %mul_ln96_30 = mul i5 %sext_ln96_32, i5 %sext_ln96_30

]]></Node>
<StgValue><ssdm name="mul_ln96_30"/></StgValue>
</operation>

<operation id="471" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:228 %sext_ln96_93 = sext i5 %mul_ln96_30

]]></Node>
<StgValue><ssdm name="sext_ln96_93"/></StgValue>
</operation>

<operation id="472" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:229 %w_new_30 = add i9 %sext_ln96_93, i9 %sext_ln96_92

]]></Node>
<StgValue><ssdm name="w_new_30"/></StgValue>
</operation>

<operation id="473" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:233 %mul_ln96_31 = mul i5 %sext_ln96_32, i5 %sext_ln92

]]></Node>
<StgValue><ssdm name="mul_ln96_31"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="474" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:51 %select_ln96 = select i1 %tmp_2, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96"/></StgValue>
</operation>

<operation id="475" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:229 %w_new_30 = add i9 %sext_ln96_93, i9 %sext_ln96_92

]]></Node>
<StgValue><ssdm name="w_new_30"/></StgValue>
</operation>

<operation id="476" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:230 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_30, i32 8

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="477" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:232 %sext_ln96_94 = sext i8 %WEIGHTS_addr_read_31

]]></Node>
<StgValue><ssdm name="sext_ln96_94"/></StgValue>
</operation>

<operation id="478" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:233 %mul_ln96_31 = mul i5 %sext_ln96_32, i5 %sext_ln92

]]></Node>
<StgValue><ssdm name="mul_ln96_31"/></StgValue>
</operation>

<operation id="479" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:234 %sext_ln96_95 = sext i5 %mul_ln96_31

]]></Node>
<StgValue><ssdm name="sext_ln96_95"/></StgValue>
</operation>

<operation id="480" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:235 %w_new_31 = add i9 %sext_ln96_95, i9 %sext_ln96_94

]]></Node>
<StgValue><ssdm name="w_new_31"/></StgValue>
</operation>

<operation id="481" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body.split:238 %empty_23 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="482" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:57 %select_ln96_1 = select i1 %tmp_3, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_1"/></StgValue>
</operation>

<operation id="483" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:235 %w_new_31 = add i9 %sext_ln96_95, i9 %sext_ln96_94

]]></Node>
<StgValue><ssdm name="w_new_31"/></StgValue>
</operation>

<operation id="484" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body.split:236 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_31, i32 8

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="485" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:239 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="486" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:63 %select_ln96_2 = select i1 %tmp_4, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_2"/></StgValue>
</operation>

<operation id="487" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:240 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_1, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="488" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:69 %select_ln96_3 = select i1 %tmp_5, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_3"/></StgValue>
</operation>

<operation id="489" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:241 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_2, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="490" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:75 %select_ln96_4 = select i1 %tmp_6, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_4"/></StgValue>
</operation>

<operation id="491" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:242 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_3, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="492" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:81 %select_ln96_5 = select i1 %tmp_7, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_5"/></StgValue>
</operation>

<operation id="493" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:243 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_4, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="494" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:87 %select_ln96_6 = select i1 %tmp_8, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_6"/></StgValue>
</operation>

<operation id="495" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:244 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_5, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="496" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:93 %select_ln96_7 = select i1 %tmp_9, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_7"/></StgValue>
</operation>

<operation id="497" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:245 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_6, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="498" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:99 %select_ln96_8 = select i1 %tmp_10, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_8"/></StgValue>
</operation>

<operation id="499" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:246 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_7, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="500" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:105 %select_ln96_9 = select i1 %tmp_11, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_9"/></StgValue>
</operation>

<operation id="501" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:247 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_8, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="502" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:111 %select_ln96_10 = select i1 %tmp_12, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_10"/></StgValue>
</operation>

<operation id="503" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:248 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_9, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="504" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:117 %select_ln96_11 = select i1 %tmp_13, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_11"/></StgValue>
</operation>

<operation id="505" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:249 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_10, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="506" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:123 %select_ln96_12 = select i1 %tmp_14, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_12"/></StgValue>
</operation>

<operation id="507" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:250 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_11, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="508" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:129 %select_ln96_13 = select i1 %tmp_15, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_13"/></StgValue>
</operation>

<operation id="509" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:251 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_12, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="510" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:135 %select_ln96_14 = select i1 %tmp_16, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_14"/></StgValue>
</operation>

<operation id="511" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:252 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_13, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="512" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:141 %select_ln96_15 = select i1 %tmp_17, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_15"/></StgValue>
</operation>

<operation id="513" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:253 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_14, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="514" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:147 %select_ln96_16 = select i1 %tmp_18, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_16"/></StgValue>
</operation>

<operation id="515" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:254 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_15, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="516" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:153 %select_ln96_17 = select i1 %tmp_19, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_17"/></StgValue>
</operation>

<operation id="517" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:255 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_16, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="518" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:159 %select_ln96_18 = select i1 %tmp_20, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_18"/></StgValue>
</operation>

<operation id="519" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:256 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_17, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="520" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:165 %select_ln96_19 = select i1 %tmp_21, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_19"/></StgValue>
</operation>

<operation id="521" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:257 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_18, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="522" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:171 %select_ln96_20 = select i1 %tmp_22, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_20"/></StgValue>
</operation>

<operation id="523" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:258 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_19, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="524" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:177 %select_ln96_21 = select i1 %tmp_23, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_21"/></StgValue>
</operation>

<operation id="525" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:259 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_20, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="526" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:183 %select_ln96_22 = select i1 %tmp_24, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_22"/></StgValue>
</operation>

<operation id="527" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:260 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_21, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="528" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:189 %select_ln96_23 = select i1 %tmp_25, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_23"/></StgValue>
</operation>

<operation id="529" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:261 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_22, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="530" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:195 %select_ln96_24 = select i1 %tmp_26, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_24"/></StgValue>
</operation>

<operation id="531" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:262 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_23, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="532" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:201 %select_ln96_25 = select i1 %tmp_27, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_25"/></StgValue>
</operation>

<operation id="533" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:263 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_24, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="534" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:207 %select_ln96_26 = select i1 %tmp_28, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_26"/></StgValue>
</operation>

<operation id="535" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:264 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_25, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="536" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:213 %select_ln96_27 = select i1 %tmp_29, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_27"/></StgValue>
</operation>

<operation id="537" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:265 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_26, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="538" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:219 %select_ln96_28 = select i1 %tmp_30, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_28"/></StgValue>
</operation>

<operation id="539" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:266 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_27, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="540" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:225 %select_ln96_29 = select i1 %tmp_31, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_29"/></StgValue>
</operation>

<operation id="541" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:267 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_28, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="542" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:231 %select_ln96_30 = select i1 %tmp_32, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln96_30"/></StgValue>
</operation>

<operation id="543" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:268 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_29, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="544" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split:237 %select_ln92 = select i1 %tmp_33, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln92"/></StgValue>
</operation>

<operation id="545" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:269 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_30, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="546" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.body.split:270 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln92, i1 1

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="547" st_id="75" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:271 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="548" st_id="76" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:271 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="549" st_id="77" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:271 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="550" st_id="78" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:271 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="551" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:0 %specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln92"/></StgValue>
</operation>

<operation id="552" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:1 %speclooptripcount_ln92 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln92"/></StgValue>
</operation>

<operation id="553" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:2 %specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln92"/></StgValue>
</operation>

<operation id="554" st_id="79" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.split:271 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="555" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
for.body.split:273 %br_ln92 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
