##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_TS_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_TS_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (ADC_TS_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (ADC_TS_IntClock:R vs. ADC_TS_IntClock:R)
		5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: ADC_TS_IntClock          | Frequency: 24.04 MHz  | Target: 1.60 MHz   | 
Clock: ADC_TS_IntClock(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: CyBUS_CLK                | Frequency: 56.44 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock            | Frequency: 49.05 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_TS_IntClock  ADC_TS_IntClock  625000           583411      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_TS_IntClock  CyBUS_CLK        41666.7          33474       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        ADC_TS_IntClock  41666.7          34365       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        41666.7          31996       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_IntClock    41666.7          23950       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock    UART_IntClock    1.08333e+006     1062945     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_1(0)_PAD  34892         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_TS_IntClock
*********************************************
Clock: ADC_TS_IntClock
Frequency: 24.04 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 583411p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38079
-------------------------------------   ----- 
End-of-path arrival time (ps)           38079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell52  17600  38079  583411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell52         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.44 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23950p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14246
-------------------------------------   ----- 
End-of-path arrival time (ps)           14246
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         2009   2009  23950  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      6656   8665  23950  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  12015  23950  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2231  14246  23950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 49.05 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15028
-------------------------------------   ----- 
End-of-path arrival time (ps)           15028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell17   1250   1250  1062945  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell6    8175   9425  1062945  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell6    3350  12775  1062945  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2253  15028  1062945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:Sync:genblk1[0]:INST\/out
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 31996p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_TS:Sync:genblk1[0]:INST\/out         synccell      1020   1020  31996  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell99   5140   6160  31996  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell99         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_TS_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_18/main_0
Capture Clock  : Net_18/clock_0
Path slack     : 34365p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell99         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell99   1250   1250  34365  RISE       1
Net_18/main_0                        macrocell98   2542   3792  34365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                             macrocell98         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23950p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14246
-------------------------------------   ----- 
End-of-path arrival time (ps)           14246
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         2009   2009  23950  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      6656   8665  23950  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  12015  23950  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2231  14246  23950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (ADC_TS_IntClock:R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_18/q
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33474p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                             macrocell98         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_18/q                                  macrocell98   1250   1250  33474  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell99   3433   4683  33474  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell99         0      0  RISE       1


5.5::Critical Path Report for (ADC_TS_IntClock:R vs. ADC_TS_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 583411p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38079
-------------------------------------   ----- 
End-of-path arrival time (ps)           38079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell52  17600  38079  583411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell52         0      0  RISE       1


5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15028
-------------------------------------   ----- 
End-of-path arrival time (ps)           15028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell17   1250   1250  1062945  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell6    8175   9425  1062945  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell6    3350  12775  1062945  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2253  15028  1062945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23950p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14246
-------------------------------------   ----- 
End-of-path arrival time (ps)           14246
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         2009   2009  23950  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      6656   8665  23950  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  12015  23950  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2231  14246  23950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 30333p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7824
-------------------------------------   ---- 
End-of-path arrival time (ps)           7824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell1       2009   2009  23950  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell18   5815   7824  30333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 30333p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7824
-------------------------------------   ---- 
End-of-path arrival time (ps)           7824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2009   2009  23950  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell26   5815   7824  30333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 30333p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7824
-------------------------------------   ---- 
End-of-path arrival time (ps)           7824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell1       2009   2009  23950  RISE       1
\UART:BUART:rx_last\/main_0  macrocell27   5815   7824  30333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 31184p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6972
-------------------------------------   ---- 
End-of-path arrival time (ps)           6972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell1       2009   2009  23950  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell21   4963   6972  31184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 31190p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6967
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2009   2009  23950  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell24   4958   6967  31190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 31190p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6967
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2009   2009  23950  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell25   4958   6967  31190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:Sync:genblk1[0]:INST\/out
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 31996p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_TS:Sync:genblk1[0]:INST\/out         synccell      1020   1020  31996  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell99   5140   6160  31996  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell99         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_18/q
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33474p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                             macrocell98         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_18/q                                  macrocell98   1250   1250  33474  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell99   3433   4683  33474  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell99         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34364p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell99         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell99   1250   1250  34364  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell99   2543   3793  34364  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell99         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_18/main_0
Capture Clock  : Net_18/clock_0
Path slack     : 34365p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell99         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell99   1250   1250  34365  RISE       1
Net_18/main_0                        macrocell98   2542   3792  34365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                             macrocell98         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_TS:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_TS:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34365p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell99         0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell99    1250   1250  34365  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/main_0     macrocell100   2542   3792  34365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 583411p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38079
-------------------------------------   ----- 
End-of-path arrival time (ps)           38079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell52  17600  38079  583411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell52         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 583411p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38079
-------------------------------------   ----- 
End-of-path arrival time (ps)           38079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell67  17600  38079  583411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell67         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 583411p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38079
-------------------------------------   ----- 
End-of-path arrival time (ps)           38079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell96  17600  38079  583411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell96         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 583973p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37517
-------------------------------------   ----- 
End-of-path arrival time (ps)           37517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell68  17038  37517  583973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell68         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 583973p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37517
-------------------------------------   ----- 
End-of-path arrival time (ps)           37517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell77  17038  37517  583973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell77         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 583973p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37517
-------------------------------------   ----- 
End-of-path arrival time (ps)           37517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell88  17038  37517  583973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell88         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 584366p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37124
-------------------------------------   ----- 
End-of-path arrival time (ps)           37124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell50  16645  37124  584366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell50         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 584366p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37124
-------------------------------------   ----- 
End-of-path arrival time (ps)           37124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell53  16645  37124  584366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell53         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 584366p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37124
-------------------------------------   ----- 
End-of-path arrival time (ps)           37124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell63  16645  37124  584366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell63         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 584366p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37124
-------------------------------------   ----- 
End-of-path arrival time (ps)           37124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell95  16645  37124  584366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell95         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 584380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37110
-------------------------------------   ----- 
End-of-path arrival time (ps)           37110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell41  16631  37110  584380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell41         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 584380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37110
-------------------------------------   ----- 
End-of-path arrival time (ps)           37110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell45  16631  37110  584380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell45         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 584380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37110
-------------------------------------   ----- 
End-of-path arrival time (ps)           37110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell76  16631  37110  584380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell76         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 584380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37110
-------------------------------------   ----- 
End-of-path arrival time (ps)           37110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell83  16631  37110  584380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell83         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 586102p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35388
-------------------------------------   ----- 
End-of-path arrival time (ps)           35388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell60  14910  35388  586102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell60         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 586102p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35388
-------------------------------------   ----- 
End-of-path arrival time (ps)           35388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell66  14910  35388  586102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell66         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 586102p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35388
-------------------------------------   ----- 
End-of-path arrival time (ps)           35388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell71  14910  35388  586102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell71         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 586102p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35388
-------------------------------------   ----- 
End-of-path arrival time (ps)           35388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell84  14910  35388  586102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell84         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 586121p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35369
-------------------------------------   ----- 
End-of-path arrival time (ps)           35369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell56  14890  35369  586121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell56         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 586121p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35369
-------------------------------------   ----- 
End-of-path arrival time (ps)           35369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell87  14890  35369  586121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell87         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 586121p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35369
-------------------------------------   ----- 
End-of-path arrival time (ps)           35369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell92  14890  35369  586121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell92         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 587169p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34321
-------------------------------------   ----- 
End-of-path arrival time (ps)           34321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell42  13842  34321  587169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell42         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 587169p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34321
-------------------------------------   ----- 
End-of-path arrival time (ps)           34321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell85  13842  34321  587169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell85         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 587169p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34321
-------------------------------------   ----- 
End-of-path arrival time (ps)           34321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell86  13842  34321  587169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell86         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 587186p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34304
-------------------------------------   ----- 
End-of-path arrival time (ps)           34304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell58  13825  34304  587186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell58         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 587186p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34304
-------------------------------------   ----- 
End-of-path arrival time (ps)           34304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell90  13825  34304  587186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell90         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 587763p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33727
-------------------------------------   ----- 
End-of-path arrival time (ps)           33727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell44  13248  33727  587763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell44         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 587763p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33727
-------------------------------------   ----- 
End-of-path arrival time (ps)           33727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell61  13248  33727  587763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell61         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 588296p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33194
-------------------------------------   ----- 
End-of-path arrival time (ps)           33194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell34  12715  33194  588296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell34         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 588296p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33194
-------------------------------------   ----- 
End-of-path arrival time (ps)           33194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell39  12715  33194  588296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell39         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 588296p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33194
-------------------------------------   ----- 
End-of-path arrival time (ps)           33194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell89  12715  33194  588296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell89         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 588296p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33194
-------------------------------------   ----- 
End-of-path arrival time (ps)           33194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell93  12715  33194  588296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell93         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 588565p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32925
-------------------------------------   ----- 
End-of-path arrival time (ps)           32925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell55  12446  32925  588565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell55         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 588565p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32925
-------------------------------------   ----- 
End-of-path arrival time (ps)           32925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell79  12446  32925  588565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell79         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 588849p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32641
-------------------------------------   ----- 
End-of-path arrival time (ps)           32641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell35  12163  32641  588849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell35         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 588849p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32641
-------------------------------------   ----- 
End-of-path arrival time (ps)           32641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell37  12163  32641  588849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell37         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 588973p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32517
-------------------------------------   ----- 
End-of-path arrival time (ps)           32517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell47  12038  32517  588973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell47         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 588973p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32517
-------------------------------------   ----- 
End-of-path arrival time (ps)           32517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell69  12038  32517  588973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell69         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 588973p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32517
-------------------------------------   ----- 
End-of-path arrival time (ps)           32517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell80  12038  32517  588973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell80         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 590629p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30861
-------------------------------------   ----- 
End-of-path arrival time (ps)           30861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell38  10382  30861  590629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell38         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 590629p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30861
-------------------------------------   ----- 
End-of-path arrival time (ps)           30861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell75  10382  30861  590629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell75         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 590629p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30861
-------------------------------------   ----- 
End-of-path arrival time (ps)           30861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell97  10382  30861  590629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell97         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 590630p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30860
-------------------------------------   ----- 
End-of-path arrival time (ps)           30860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell49  10381  30860  590630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell49         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 590630p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30860
-------------------------------------   ----- 
End-of-path arrival time (ps)           30860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell70  10381  30860  590630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell70         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 590630p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30860
-------------------------------------   ----- 
End-of-path arrival time (ps)           30860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell81  10381  30860  590630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell81         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 590630p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30860
-------------------------------------   ----- 
End-of-path arrival time (ps)           30860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell82  10381  30860  590630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell82         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 592380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29110
-------------------------------------   ----- 
End-of-path arrival time (ps)           29110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell54   8631  29110  592380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell54         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 592380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29110
-------------------------------------   ----- 
End-of-path arrival time (ps)           29110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell62   8631  29110  592380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell62         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 592380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29110
-------------------------------------   ----- 
End-of-path arrival time (ps)           29110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell65   8631  29110  592380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell65         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 592389p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29101
-------------------------------------   ----- 
End-of-path arrival time (ps)           29101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell59   8622  29101  592389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell59         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 592389p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29101
-------------------------------------   ----- 
End-of-path arrival time (ps)           29101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell73   8622  29101  592389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell73         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 592389p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29101
-------------------------------------   ----- 
End-of-path arrival time (ps)           29101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell91   8622  29101  592389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell91         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 593860p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27630
-------------------------------------   ----- 
End-of-path arrival time (ps)           27630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell36   7152  27630  593860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell36         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 593860p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27630
-------------------------------------   ----- 
End-of-path arrival time (ps)           27630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell46   7152  27630  593860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell46         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 593860p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27630
-------------------------------------   ----- 
End-of-path arrival time (ps)           27630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell57   7152  27630  593860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell57         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 593860p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27630
-------------------------------------   ----- 
End-of-path arrival time (ps)           27630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell78   7152  27630  593860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell78         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 597451p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24039
-------------------------------------   ----- 
End-of-path arrival time (ps)           24039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell48   3560  24039  597451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell48         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 597451p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24039
-------------------------------------   ----- 
End-of-path arrival time (ps)           24039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell72   3560  24039  597451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell72         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 597452p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24038
-------------------------------------   ----- 
End-of-path arrival time (ps)           24038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell40   3559  24038  597452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell40         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 597452p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24038
-------------------------------------   ----- 
End-of-path arrival time (ps)           24038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell51   3559  24038  597452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell51         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 597571p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23919
-------------------------------------   ----- 
End-of-path arrival time (ps)           23919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell43   3440  23919  597571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell43         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 597571p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23919
-------------------------------------   ----- 
End-of-path arrival time (ps)           23919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell64   3440  23919  597571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell64         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 597571p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23919
-------------------------------------   ----- 
End-of-path arrival time (ps)           23919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell94   3440  23919  597571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell94         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 597610p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23880
-------------------------------------   ----- 
End-of-path arrival time (ps)           23880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q              macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8119   9369  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12719  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   4410  17129  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  20479  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell74   3401  23880  597610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell74         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 600718p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20772
-------------------------------------   ----- 
End-of-path arrival time (ps)           20772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell52  19522  20772  600718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell52         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 600718p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20772
-------------------------------------   ----- 
End-of-path arrival time (ps)           20772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell67  19522  20772  600718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell67         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 600718p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20772
-------------------------------------   ----- 
End-of-path arrival time (ps)           20772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell96  19522  20772  600718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell96         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 601271p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20219
-------------------------------------   ----- 
End-of-path arrival time (ps)           20219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell68  18969  20219  601271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell68         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 601271p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20219
-------------------------------------   ----- 
End-of-path arrival time (ps)           20219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell77  18969  20219  601271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell77         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 601271p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20219
-------------------------------------   ----- 
End-of-path arrival time (ps)           20219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell88  18969  20219  601271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell88         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 602518p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18972
-------------------------------------   ----- 
End-of-path arrival time (ps)           18972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell35  17722  18972  602518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell35         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 602518p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18972
-------------------------------------   ----- 
End-of-path arrival time (ps)           18972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell37  17722  18972  602518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell37         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 602522p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18968
-------------------------------------   ----- 
End-of-path arrival time (ps)           18968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell34  17718  18968  602522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell34         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 602522p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18968
-------------------------------------   ----- 
End-of-path arrival time (ps)           18968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell39  17718  18968  602522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell39         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 602522p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18968
-------------------------------------   ----- 
End-of-path arrival time (ps)           18968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell89  17718  18968  602522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell89         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 602522p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18968
-------------------------------------   ----- 
End-of-path arrival time (ps)           18968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell93  17718  18968  602522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell93         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 602685p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18805
-------------------------------------   ----- 
End-of-path arrival time (ps)           18805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell50  17555  18805  602685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell50         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 602685p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18805
-------------------------------------   ----- 
End-of-path arrival time (ps)           18805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell53  17555  18805  602685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell53         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 602685p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18805
-------------------------------------   ----- 
End-of-path arrival time (ps)           18805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell63  17555  18805  602685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell63         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 602685p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18805
-------------------------------------   ----- 
End-of-path arrival time (ps)           18805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell95  17555  18805  602685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell95         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 603050p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18440
-------------------------------------   ----- 
End-of-path arrival time (ps)           18440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell41  17190  18440  603050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell41         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 603050p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18440
-------------------------------------   ----- 
End-of-path arrival time (ps)           18440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell45  17190  18440  603050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell45         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 603050p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18440
-------------------------------------   ----- 
End-of-path arrival time (ps)           18440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell76  17190  18440  603050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell76         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 603050p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18440
-------------------------------------   ----- 
End-of-path arrival time (ps)           18440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell83  17190  18440  603050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell83         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 603059p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18431
-------------------------------------   ----- 
End-of-path arrival time (ps)           18431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell68  17181  18431  603059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell68         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 603059p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18431
-------------------------------------   ----- 
End-of-path arrival time (ps)           18431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell77  17181  18431  603059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell77         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 603059p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18431
-------------------------------------   ----- 
End-of-path arrival time (ps)           18431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell88  17181  18431  603059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell88         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 603496p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17994
-------------------------------------   ----- 
End-of-path arrival time (ps)           17994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell34  16744  17994  603496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell34         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 603496p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17994
-------------------------------------   ----- 
End-of-path arrival time (ps)           17994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell39  16744  17994  603496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell39         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 603496p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17994
-------------------------------------   ----- 
End-of-path arrival time (ps)           17994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell89  16744  17994  603496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell89         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 603496p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17994
-------------------------------------   ----- 
End-of-path arrival time (ps)           17994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell93  16744  17994  603496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell93         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 603543p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17947
-------------------------------------   ----- 
End-of-path arrival time (ps)           17947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell41  16697  17947  603543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell41         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 603543p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17947
-------------------------------------   ----- 
End-of-path arrival time (ps)           17947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell45  16697  17947  603543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell45         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 603543p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17947
-------------------------------------   ----- 
End-of-path arrival time (ps)           17947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell76  16697  17947  603543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell76         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 603543p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17947
-------------------------------------   ----- 
End-of-path arrival time (ps)           17947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell83  16697  17947  603543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell83         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 603581p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17909
-------------------------------------   ----- 
End-of-path arrival time (ps)           17909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell49  16659  17909  603581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell49         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 603581p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17909
-------------------------------------   ----- 
End-of-path arrival time (ps)           17909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell70  16659  17909  603581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell70         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 603581p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17909
-------------------------------------   ----- 
End-of-path arrival time (ps)           17909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell81  16659  17909  603581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell81         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 603581p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17909
-------------------------------------   ----- 
End-of-path arrival time (ps)           17909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell82  16659  17909  603581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell82         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 603591p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17899
-------------------------------------   ----- 
End-of-path arrival time (ps)           17899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell38  16649  17899  603591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell38         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 603591p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17899
-------------------------------------   ----- 
End-of-path arrival time (ps)           17899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell75  16649  17899  603591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell75         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 603591p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17899
-------------------------------------   ----- 
End-of-path arrival time (ps)           17899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell97  16649  17899  603591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell97         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 603613p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17877
-------------------------------------   ----- 
End-of-path arrival time (ps)           17877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell50  16627  17877  603613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell50         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 603613p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17877
-------------------------------------   ----- 
End-of-path arrival time (ps)           17877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell53  16627  17877  603613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell53         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 603613p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17877
-------------------------------------   ----- 
End-of-path arrival time (ps)           17877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell63  16627  17877  603613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell63         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 603613p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17877
-------------------------------------   ----- 
End-of-path arrival time (ps)           17877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell95  16627  17877  603613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell95         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 604387p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17103
-------------------------------------   ----- 
End-of-path arrival time (ps)           17103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell35  15853  17103  604387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell35         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 604387p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17103
-------------------------------------   ----- 
End-of-path arrival time (ps)           17103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell37  15853  17103  604387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell37         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 604423p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17067
-------------------------------------   ----- 
End-of-path arrival time (ps)           17067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell52  15817  17067  604423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell52         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 604423p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17067
-------------------------------------   ----- 
End-of-path arrival time (ps)           17067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell67  15817  17067  604423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell67         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 604423p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17067
-------------------------------------   ----- 
End-of-path arrival time (ps)           17067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell96  15817  17067  604423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell96         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 604678p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16812
-------------------------------------   ----- 
End-of-path arrival time (ps)           16812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell58  15562  16812  604678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell58         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 604678p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16812
-------------------------------------   ----- 
End-of-path arrival time (ps)           16812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell90  15562  16812  604678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell90         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 604679p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16811
-------------------------------------   ----- 
End-of-path arrival time (ps)           16811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell44  15561  16811  604679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell44         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 604679p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16811
-------------------------------------   ----- 
End-of-path arrival time (ps)           16811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell61  15561  16811  604679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell61         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 604694p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16796
-------------------------------------   ----- 
End-of-path arrival time (ps)           16796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell42  15546  16796  604694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell42         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 604694p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16796
-------------------------------------   ----- 
End-of-path arrival time (ps)           16796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell85  15546  16796  604694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell85         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 604694p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16796
-------------------------------------   ----- 
End-of-path arrival time (ps)           16796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell86  15546  16796  604694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell86         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 604694p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16796
-------------------------------------   ----- 
End-of-path arrival time (ps)           16796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell55  15546  16796  604694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell55         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 604694p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16796
-------------------------------------   ----- 
End-of-path arrival time (ps)           16796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell79  15546  16796  604694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell79         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 605596p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15894
-------------------------------------   ----- 
End-of-path arrival time (ps)           15894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell47  14644  15894  605596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell47         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 605596p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15894
-------------------------------------   ----- 
End-of-path arrival time (ps)           15894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell69  14644  15894  605596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell69         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 605596p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15894
-------------------------------------   ----- 
End-of-path arrival time (ps)           15894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell80  14644  15894  605596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell80         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 605751p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15739
-------------------------------------   ----- 
End-of-path arrival time (ps)           15739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell47  14489  15739  605751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell47         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 605751p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15739
-------------------------------------   ----- 
End-of-path arrival time (ps)           15739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell69  14489  15739  605751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell69         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 605751p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15739
-------------------------------------   ----- 
End-of-path arrival time (ps)           15739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell80  14489  15739  605751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell80         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 605934p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15556
-------------------------------------   ----- 
End-of-path arrival time (ps)           15556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell49  14306  15556  605934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell49         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 605934p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15556
-------------------------------------   ----- 
End-of-path arrival time (ps)           15556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell70  14306  15556  605934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell70         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 605934p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15556
-------------------------------------   ----- 
End-of-path arrival time (ps)           15556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell81  14306  15556  605934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell81         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 605934p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15556
-------------------------------------   ----- 
End-of-path arrival time (ps)           15556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell82  14306  15556  605934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell82         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 605947p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15543
-------------------------------------   ----- 
End-of-path arrival time (ps)           15543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell38  14293  15543  605947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell38         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 605947p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15543
-------------------------------------   ----- 
End-of-path arrival time (ps)           15543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell75  14293  15543  605947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell75         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 605947p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15543
-------------------------------------   ----- 
End-of-path arrival time (ps)           15543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell97  14293  15543  605947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell97         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 606116p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15374
-------------------------------------   ----- 
End-of-path arrival time (ps)           15374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell47  14124  15374  606116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell47         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 606116p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15374
-------------------------------------   ----- 
End-of-path arrival time (ps)           15374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell69  14124  15374  606116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell69         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 606116p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15374
-------------------------------------   ----- 
End-of-path arrival time (ps)           15374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell80  14124  15374  606116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell80         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 606380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15110
-------------------------------------   ----- 
End-of-path arrival time (ps)           15110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell60  13860  15110  606380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell60         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 606380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15110
-------------------------------------   ----- 
End-of-path arrival time (ps)           15110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell66  13860  15110  606380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell66         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 606380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15110
-------------------------------------   ----- 
End-of-path arrival time (ps)           15110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell71  13860  15110  606380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell71         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 606380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15110
-------------------------------------   ----- 
End-of-path arrival time (ps)           15110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell84  13860  15110  606380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell84         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 606397p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15093
-------------------------------------   ----- 
End-of-path arrival time (ps)           15093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell56  13843  15093  606397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell56         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 606397p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15093
-------------------------------------   ----- 
End-of-path arrival time (ps)           15093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell87  13843  15093  606397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell87         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 606397p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15093
-------------------------------------   ----- 
End-of-path arrival time (ps)           15093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell92  13843  15093  606397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell92         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 606489p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15001
-------------------------------------   ----- 
End-of-path arrival time (ps)           15001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell44  13751  15001  606489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell44         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 606489p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15001
-------------------------------------   ----- 
End-of-path arrival time (ps)           15001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell61  13751  15001  606489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell61         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 606520p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14970
-------------------------------------   ----- 
End-of-path arrival time (ps)           14970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell60  13720  14970  606520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell60         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 606520p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14970
-------------------------------------   ----- 
End-of-path arrival time (ps)           14970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell66  13720  14970  606520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell66         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 606520p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14970
-------------------------------------   ----- 
End-of-path arrival time (ps)           14970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell71  13720  14970  606520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell71         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 606520p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14970
-------------------------------------   ----- 
End-of-path arrival time (ps)           14970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell84  13720  14970  606520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell84         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 606528p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14962
-------------------------------------   ----- 
End-of-path arrival time (ps)           14962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell42  13712  14962  606528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell42         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 606528p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14962
-------------------------------------   ----- 
End-of-path arrival time (ps)           14962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell85  13712  14962  606528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell85         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 606528p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14962
-------------------------------------   ----- 
End-of-path arrival time (ps)           14962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell86  13712  14962  606528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell86         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 606543p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14947
-------------------------------------   ----- 
End-of-path arrival time (ps)           14947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell56  13697  14947  606543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell56         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 606543p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14947
-------------------------------------   ----- 
End-of-path arrival time (ps)           14947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell87  13697  14947  606543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell87         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 606543p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14947
-------------------------------------   ----- 
End-of-path arrival time (ps)           14947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell92  13697  14947  606543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell92         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 606573p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14917
-------------------------------------   ----- 
End-of-path arrival time (ps)           14917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell35  13667  14917  606573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell35         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 606573p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14917
-------------------------------------   ----- 
End-of-path arrival time (ps)           14917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell37  13667  14917  606573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell37         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 606585p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14905
-------------------------------------   ----- 
End-of-path arrival time (ps)           14905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell34  13655  14905  606585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell34         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 606585p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14905
-------------------------------------   ----- 
End-of-path arrival time (ps)           14905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell39  13655  14905  606585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell39         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606585p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14905
-------------------------------------   ----- 
End-of-path arrival time (ps)           14905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell89  13655  14905  606585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell89         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 606585p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14905
-------------------------------------   ----- 
End-of-path arrival time (ps)           14905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell93  13655  14905  606585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell93         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 606657p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14833
-------------------------------------   ----- 
End-of-path arrival time (ps)           14833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell44  13583  14833  606657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell44         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 606657p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14833
-------------------------------------   ----- 
End-of-path arrival time (ps)           14833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell61  13583  14833  606657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell61         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_TS:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_TS:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 606704p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -4060
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14236
-------------------------------------   ----- 
End-of-path arrival time (ps)           14236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  606704  RISE       1
\ADC_TS:bSAR_SEQ:cnt_enable\/main_1      macrocell11    3422   4632  606704  RISE       1
\ADC_TS:bSAR_SEQ:cnt_enable\/q           macrocell11    3350   7982  606704  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/enable  count7cell     6255  14236  606704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 606752p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14738
-------------------------------------   ----- 
End-of-path arrival time (ps)           14738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell35  13488  14738  606752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell35         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 606752p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14738
-------------------------------------   ----- 
End-of-path arrival time (ps)           14738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell37  13488  14738  606752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell37         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 606759p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14731
-------------------------------------   ----- 
End-of-path arrival time (ps)           14731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell34  13481  14731  606759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell34         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 606759p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14731
-------------------------------------   ----- 
End-of-path arrival time (ps)           14731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell39  13481  14731  606759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell39         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606759p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14731
-------------------------------------   ----- 
End-of-path arrival time (ps)           14731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell89  13481  14731  606759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell89         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 606759p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14731
-------------------------------------   ----- 
End-of-path arrival time (ps)           14731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell93  13481  14731  606759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell93         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607030p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14460
-------------------------------------   ----- 
End-of-path arrival time (ps)           14460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell44  13210  14460  607030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell44         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607030p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14460
-------------------------------------   ----- 
End-of-path arrival time (ps)           14460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell61  13210  14460  607030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell61         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 607031p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14459
-------------------------------------   ----- 
End-of-path arrival time (ps)           14459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell58  13209  14459  607031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell58         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 607031p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14459
-------------------------------------   ----- 
End-of-path arrival time (ps)           14459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell90  13209  14459  607031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell90         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 607036p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14454
-------------------------------------   ----- 
End-of-path arrival time (ps)           14454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell34  13204  14454  607036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell34         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 607036p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14454
-------------------------------------   ----- 
End-of-path arrival time (ps)           14454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell39  13204  14454  607036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell39         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607036p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14454
-------------------------------------   ----- 
End-of-path arrival time (ps)           14454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell89  13204  14454  607036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell89         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607036p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14454
-------------------------------------   ----- 
End-of-path arrival time (ps)           14454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell93  13204  14454  607036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell93         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 607044p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14446
-------------------------------------   ----- 
End-of-path arrival time (ps)           14446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell55  13196  14446  607044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell55         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607044p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14446
-------------------------------------   ----- 
End-of-path arrival time (ps)           14446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell79  13196  14446  607044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell79         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607049p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14441
-------------------------------------   ----- 
End-of-path arrival time (ps)           14441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell42  13191  14441  607049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell42         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 607049p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14441
-------------------------------------   ----- 
End-of-path arrival time (ps)           14441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell85  13191  14441  607049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell85         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 607049p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14441
-------------------------------------   ----- 
End-of-path arrival time (ps)           14441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell86  13191  14441  607049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell86         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 607052p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14438
-------------------------------------   ----- 
End-of-path arrival time (ps)           14438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell55  13188  14438  607052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell55         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607052p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14438
-------------------------------------   ----- 
End-of-path arrival time (ps)           14438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell79  13188  14438  607052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell79         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607105p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14385
-------------------------------------   ----- 
End-of-path arrival time (ps)           14385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell44  13135  14385  607105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell44         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607105p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14385
-------------------------------------   ----- 
End-of-path arrival time (ps)           14385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell61  13135  14385  607105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell61         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 607215p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14275
-------------------------------------   ----- 
End-of-path arrival time (ps)           14275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell58  13025  14275  607215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell58         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 607215p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14275
-------------------------------------   ----- 
End-of-path arrival time (ps)           14275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell90  13025  14275  607215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell90         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 607253p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14237
-------------------------------------   ----- 
End-of-path arrival time (ps)           14237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell35  12987  14237  607253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell35         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 607253p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14237
-------------------------------------   ----- 
End-of-path arrival time (ps)           14237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell37  12987  14237  607253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell37         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607450p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14040
-------------------------------------   ----- 
End-of-path arrival time (ps)           14040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell42  12790  14040  607450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell42         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 607450p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14040
-------------------------------------   ----- 
End-of-path arrival time (ps)           14040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell85  12790  14040  607450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell85         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 607450p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14040
-------------------------------------   ----- 
End-of-path arrival time (ps)           14040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell86  12790  14040  607450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell86         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 607502p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13988
-------------------------------------   ----- 
End-of-path arrival time (ps)           13988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell58  12738  13988  607502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell58         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 607502p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13988
-------------------------------------   ----- 
End-of-path arrival time (ps)           13988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell90  12738  13988  607502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell90         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607523p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13967
-------------------------------------   ----- 
End-of-path arrival time (ps)           13967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell56  12717  13967  607523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell56         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607523p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13967
-------------------------------------   ----- 
End-of-path arrival time (ps)           13967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell87  12717  13967  607523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell87         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 607523p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13967
-------------------------------------   ----- 
End-of-path arrival time (ps)           13967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell92  12717  13967  607523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell92         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 607555p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13935
-------------------------------------   ----- 
End-of-path arrival time (ps)           13935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell55  12685  13935  607555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell55         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607555p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13935
-------------------------------------   ----- 
End-of-path arrival time (ps)           13935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell79  12685  13935  607555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell79         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 607578p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13912
-------------------------------------   ----- 
End-of-path arrival time (ps)           13912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell35  12662  13912  607578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell35         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 607578p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13912
-------------------------------------   ----- 
End-of-path arrival time (ps)           13912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell37  12662  13912  607578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell37         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 607594p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13896
-------------------------------------   ----- 
End-of-path arrival time (ps)           13896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell60  12646  13896  607594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell60         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607594p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13896
-------------------------------------   ----- 
End-of-path arrival time (ps)           13896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell66  12646  13896  607594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell66         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607594p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13896
-------------------------------------   ----- 
End-of-path arrival time (ps)           13896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell71  12646  13896  607594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell71         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 607594p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13896
-------------------------------------   ----- 
End-of-path arrival time (ps)           13896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell84  12646  13896  607594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell84         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607598p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13892
-------------------------------------   ----- 
End-of-path arrival time (ps)           13892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell42  12642  13892  607598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell42         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 607598p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13892
-------------------------------------   ----- 
End-of-path arrival time (ps)           13892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell85  12642  13892  607598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell85         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 607598p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13892
-------------------------------------   ----- 
End-of-path arrival time (ps)           13892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell86  12642  13892  607598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell86         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 607600p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13890
-------------------------------------   ----- 
End-of-path arrival time (ps)           13890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell55  12640  13890  607600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell55         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607600p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13890
-------------------------------------   ----- 
End-of-path arrival time (ps)           13890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell79  12640  13890  607600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell79         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 607635p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13855
-------------------------------------   ----- 
End-of-path arrival time (ps)           13855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell49  12605  13855  607635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell49         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607635p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13855
-------------------------------------   ----- 
End-of-path arrival time (ps)           13855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell70  12605  13855  607635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell70         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 607635p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13855
-------------------------------------   ----- 
End-of-path arrival time (ps)           13855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell81  12605  13855  607635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell81         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607635p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13855
-------------------------------------   ----- 
End-of-path arrival time (ps)           13855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell82  12605  13855  607635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell82         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607648p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13842
-------------------------------------   ----- 
End-of-path arrival time (ps)           13842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell38  12592  13842  607648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell38         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 607648p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13842
-------------------------------------   ----- 
End-of-path arrival time (ps)           13842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell75  12592  13842  607648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell75         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 607648p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13842
-------------------------------------   ----- 
End-of-path arrival time (ps)           13842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell97  12592  13842  607648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell97         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607768p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13722
-------------------------------------   ----- 
End-of-path arrival time (ps)           13722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell44  12472  13722  607768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell44         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607768p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13722
-------------------------------------   ----- 
End-of-path arrival time (ps)           13722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell61  12472  13722  607768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell61         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 607779p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13711
-------------------------------------   ----- 
End-of-path arrival time (ps)           13711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell34  12461  13711  607779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell34         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 607779p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13711
-------------------------------------   ----- 
End-of-path arrival time (ps)           13711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell39  12461  13711  607779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell39         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607779p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13711
-------------------------------------   ----- 
End-of-path arrival time (ps)           13711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell89  12461  13711  607779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell89         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607779p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13711
-------------------------------------   ----- 
End-of-path arrival time (ps)           13711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell93  12461  13711  607779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell93         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 607815p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13675
-------------------------------------   ----- 
End-of-path arrival time (ps)           13675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell49  12425  13675  607815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell49         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607815p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13675
-------------------------------------   ----- 
End-of-path arrival time (ps)           13675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell70  12425  13675  607815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell70         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 607815p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13675
-------------------------------------   ----- 
End-of-path arrival time (ps)           13675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell81  12425  13675  607815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell81         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607815p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13675
-------------------------------------   ----- 
End-of-path arrival time (ps)           13675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell82  12425  13675  607815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell82         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607824p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13666
-------------------------------------   ----- 
End-of-path arrival time (ps)           13666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell38  12416  13666  607824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell38         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 607824p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13666
-------------------------------------   ----- 
End-of-path arrival time (ps)           13666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell75  12416  13666  607824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell75         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 607824p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13666
-------------------------------------   ----- 
End-of-path arrival time (ps)           13666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell97  12416  13666  607824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell97         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 608341p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13149
-------------------------------------   ----- 
End-of-path arrival time (ps)           13149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell55  11899  13149  608341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell55         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608341p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13149
-------------------------------------   ----- 
End-of-path arrival time (ps)           13149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell79  11899  13149  608341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell79         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608733p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12757
-------------------------------------   ----- 
End-of-path arrival time (ps)           12757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell58  11507  12757  608733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell58         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 608733p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12757
-------------------------------------   ----- 
End-of-path arrival time (ps)           12757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell90  11507  12757  608733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell90         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608738p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12752
-------------------------------------   ----- 
End-of-path arrival time (ps)           12752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell42  11502  12752  608738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell42         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608738p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12752
-------------------------------------   ----- 
End-of-path arrival time (ps)           12752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell85  11502  12752  608738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell85         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608738p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12752
-------------------------------------   ----- 
End-of-path arrival time (ps)           12752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell86  11502  12752  608738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell86         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608886p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12604
-------------------------------------   ----- 
End-of-path arrival time (ps)           12604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell47  11354  12604  608886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell47         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608886p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12604
-------------------------------------   ----- 
End-of-path arrival time (ps)           12604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell69  11354  12604  608886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell69         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608886p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12604
-------------------------------------   ----- 
End-of-path arrival time (ps)           12604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell80  11354  12604  608886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell80         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608914p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12576
-------------------------------------   ----- 
End-of-path arrival time (ps)           12576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell58  11326  12576  608914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell58         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 608914p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12576
-------------------------------------   ----- 
End-of-path arrival time (ps)           12576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell90  11326  12576  608914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell90         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609160p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12330
-------------------------------------   ----- 
End-of-path arrival time (ps)           12330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell56  11080  12330  609160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell56         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609160p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12330
-------------------------------------   ----- 
End-of-path arrival time (ps)           12330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell87  11080  12330  609160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell87         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609160p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12330
-------------------------------------   ----- 
End-of-path arrival time (ps)           12330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell92  11080  12330  609160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell92         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609191p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12299
-------------------------------------   ----- 
End-of-path arrival time (ps)           12299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell60  11049  12299  609191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell60         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609191p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12299
-------------------------------------   ----- 
End-of-path arrival time (ps)           12299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell66  11049  12299  609191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell66         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609191p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12299
-------------------------------------   ----- 
End-of-path arrival time (ps)           12299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell71  11049  12299  609191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell71         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609191p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12299
-------------------------------------   ----- 
End-of-path arrival time (ps)           12299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell84  11049  12299  609191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell84         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609206p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12284
-------------------------------------   ----- 
End-of-path arrival time (ps)           12284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell38  11034  12284  609206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell38         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609206p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12284
-------------------------------------   ----- 
End-of-path arrival time (ps)           12284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell75  11034  12284  609206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell75         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609206p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12284
-------------------------------------   ----- 
End-of-path arrival time (ps)           12284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell97  11034  12284  609206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell97         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609216p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12274
-------------------------------------   ----- 
End-of-path arrival time (ps)           12274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell49  11024  12274  609216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell49         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609216p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12274
-------------------------------------   ----- 
End-of-path arrival time (ps)           12274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell70  11024  12274  609216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell70         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609216p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12274
-------------------------------------   ----- 
End-of-path arrival time (ps)           12274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell81  11024  12274  609216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell81         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609216p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12274
-------------------------------------   ----- 
End-of-path arrival time (ps)           12274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell82  11024  12274  609216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell82         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609326p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12164
-------------------------------------   ----- 
End-of-path arrival time (ps)           12164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell38  10914  12164  609326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell38         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609326p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12164
-------------------------------------   ----- 
End-of-path arrival time (ps)           12164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell75  10914  12164  609326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell75         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609326p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12164
-------------------------------------   ----- 
End-of-path arrival time (ps)           12164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell97  10914  12164  609326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell97         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609343p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12147
-------------------------------------   ----- 
End-of-path arrival time (ps)           12147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell49  10897  12147  609343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell49         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609343p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12147
-------------------------------------   ----- 
End-of-path arrival time (ps)           12147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell70  10897  12147  609343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell70         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609343p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12147
-------------------------------------   ----- 
End-of-path arrival time (ps)           12147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell81  10897  12147  609343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell81         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609343p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12147
-------------------------------------   ----- 
End-of-path arrival time (ps)           12147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell82  10897  12147  609343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell82         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609569p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11921
-------------------------------------   ----- 
End-of-path arrival time (ps)           11921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell47  10671  11921  609569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell47         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609569p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11921
-------------------------------------   ----- 
End-of-path arrival time (ps)           11921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell69  10671  11921  609569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell69         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609569p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11921
-------------------------------------   ----- 
End-of-path arrival time (ps)           11921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell80  10671  11921  609569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell80         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609840p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11650
-------------------------------------   ----- 
End-of-path arrival time (ps)           11650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell56  10400  11650  609840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell56         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609840p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11650
-------------------------------------   ----- 
End-of-path arrival time (ps)           11650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell87  10400  11650  609840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell87         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609840p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11650
-------------------------------------   ----- 
End-of-path arrival time (ps)           11650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell92  10400  11650  609840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell92         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609864p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11626
-------------------------------------   ----- 
End-of-path arrival time (ps)           11626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell60  10376  11626  609864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell60         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609864p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11626
-------------------------------------   ----- 
End-of-path arrival time (ps)           11626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell66  10376  11626  609864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell66         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609864p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11626
-------------------------------------   ----- 
End-of-path arrival time (ps)           11626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell71  10376  11626  609864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell71         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609864p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11626
-------------------------------------   ----- 
End-of-path arrival time (ps)           11626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell84  10376  11626  609864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell84         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609883p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11607
-------------------------------------   ----- 
End-of-path arrival time (ps)           11607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell68  10357  11607  609883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell68         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609883p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11607
-------------------------------------   ----- 
End-of-path arrival time (ps)           11607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell77  10357  11607  609883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell77         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 609883p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11607
-------------------------------------   ----- 
End-of-path arrival time (ps)           11607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell88  10357  11607  609883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell88         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609890p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11600
-------------------------------------   ----- 
End-of-path arrival time (ps)           11600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell41  10350  11600  609890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell41         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609890p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11600
-------------------------------------   ----- 
End-of-path arrival time (ps)           11600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell45  10350  11600  609890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell45         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609890p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11600
-------------------------------------   ----- 
End-of-path arrival time (ps)           11600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell76  10350  11600  609890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell76         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 609890p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11600
-------------------------------------   ----- 
End-of-path arrival time (ps)           11600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell83  10350  11600  609890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell83         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609897p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11593
-------------------------------------   ----- 
End-of-path arrival time (ps)           11593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell50  10343  11593  609897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell50         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609897p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11593
-------------------------------------   ----- 
End-of-path arrival time (ps)           11593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell53  10343  11593  609897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell53         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609897p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11593
-------------------------------------   ----- 
End-of-path arrival time (ps)           11593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell63  10343  11593  609897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell63         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609897p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11593
-------------------------------------   ----- 
End-of-path arrival time (ps)           11593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell95  10343  11593  609897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell95         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609901p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11589
-------------------------------------   ----- 
End-of-path arrival time (ps)           11589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell52  10339  11589  609901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell52         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609901p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11589
-------------------------------------   ----- 
End-of-path arrival time (ps)           11589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell67  10339  11589  609901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell67         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609901p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11589
-------------------------------------   ----- 
End-of-path arrival time (ps)           11589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell96  10339  11589  609901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell96         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610498p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10992
-------------------------------------   ----- 
End-of-path arrival time (ps)           10992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell54   9742  10992  610498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell54         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610498p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10992
-------------------------------------   ----- 
End-of-path arrival time (ps)           10992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell62   9742  10992  610498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell62         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610498p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10992
-------------------------------------   ----- 
End-of-path arrival time (ps)           10992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell65   9742  10992  610498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell65         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610508p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10982
-------------------------------------   ----- 
End-of-path arrival time (ps)           10982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell59   9732  10982  610508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell59         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610508p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10982
-------------------------------------   ----- 
End-of-path arrival time (ps)           10982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell73   9732  10982  610508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell73         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610508p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10982
-------------------------------------   ----- 
End-of-path arrival time (ps)           10982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell91   9732  10982  610508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell91         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610526p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10964
-------------------------------------   ----- 
End-of-path arrival time (ps)           10964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell56   9714  10964  610526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell56         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610526p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10964
-------------------------------------   ----- 
End-of-path arrival time (ps)           10964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell87   9714  10964  610526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell87         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610526p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10964
-------------------------------------   ----- 
End-of-path arrival time (ps)           10964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell92   9714  10964  610526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell92         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610540p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10950
-------------------------------------   ----- 
End-of-path arrival time (ps)           10950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell60   9700  10950  610540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell60         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610540p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10950
-------------------------------------   ----- 
End-of-path arrival time (ps)           10950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell66   9700  10950  610540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell66         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610540p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10950
-------------------------------------   ----- 
End-of-path arrival time (ps)           10950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell71   9700  10950  610540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell71         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610540p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10950
-------------------------------------   ----- 
End-of-path arrival time (ps)           10950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell84   9700  10950  610540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell84         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610578p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10912
-------------------------------------   ----- 
End-of-path arrival time (ps)           10912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell54   9662  10912  610578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell54         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610578p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10912
-------------------------------------   ----- 
End-of-path arrival time (ps)           10912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell62   9662  10912  610578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell62         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610578p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10912
-------------------------------------   ----- 
End-of-path arrival time (ps)           10912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell65   9662  10912  610578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell65         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610586p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10904
-------------------------------------   ----- 
End-of-path arrival time (ps)           10904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell59   9654  10904  610586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell59         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610586p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10904
-------------------------------------   ----- 
End-of-path arrival time (ps)           10904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell73   9654  10904  610586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell73         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610586p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10904
-------------------------------------   ----- 
End-of-path arrival time (ps)           10904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell91   9654  10904  610586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell91         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610704p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10786
-------------------------------------   ----- 
End-of-path arrival time (ps)           10786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell47   9536  10786  610704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell47         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610704p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10786
-------------------------------------   ----- 
End-of-path arrival time (ps)           10786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell69   9536  10786  610704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell69         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610704p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10786
-------------------------------------   ----- 
End-of-path arrival time (ps)           10786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell80   9536  10786  610704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell80         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610774p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10716
-------------------------------------   ----- 
End-of-path arrival time (ps)           10716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell50   9466  10716  610774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell50         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610774p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10716
-------------------------------------   ----- 
End-of-path arrival time (ps)           10716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell53   9466  10716  610774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell53         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610774p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10716
-------------------------------------   ----- 
End-of-path arrival time (ps)           10716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell63   9466  10716  610774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell63         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610774p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10716
-------------------------------------   ----- 
End-of-path arrival time (ps)           10716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell95   9466  10716  610774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell95         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610785p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10705
-------------------------------------   ----- 
End-of-path arrival time (ps)           10705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell41   9455  10705  610785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell41         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610785p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10705
-------------------------------------   ----- 
End-of-path arrival time (ps)           10705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell45   9455  10705  610785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell45         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610785p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10705
-------------------------------------   ----- 
End-of-path arrival time (ps)           10705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell76   9455  10705  610785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell76         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610785p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10705
-------------------------------------   ----- 
End-of-path arrival time (ps)           10705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell83   9455  10705  610785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell83         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610848p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10642
-------------------------------------   ----- 
End-of-path arrival time (ps)           10642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell54   9392  10642  610848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell54         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610848p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10642
-------------------------------------   ----- 
End-of-path arrival time (ps)           10642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell62   9392  10642  610848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell62         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610848p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10642
-------------------------------------   ----- 
End-of-path arrival time (ps)           10642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell65   9392  10642  610848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell65         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610854p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10636
-------------------------------------   ----- 
End-of-path arrival time (ps)           10636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell59   9386  10636  610854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell59         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610854p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10636
-------------------------------------   ----- 
End-of-path arrival time (ps)           10636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell73   9386  10636  610854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell73         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610854p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10636
-------------------------------------   ----- 
End-of-path arrival time (ps)           10636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell91   9386  10636  610854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell91         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610931p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10559
-------------------------------------   ----- 
End-of-path arrival time (ps)           10559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell52   9309  10559  610931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell52         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610931p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10559
-------------------------------------   ----- 
End-of-path arrival time (ps)           10559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell67   9309  10559  610931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell67         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610931p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10559
-------------------------------------   ----- 
End-of-path arrival time (ps)           10559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell96   9309  10559  610931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell96         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610967p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10523
-------------------------------------   ----- 
End-of-path arrival time (ps)           10523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell68   9273  10523  610967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell68         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610967p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10523
-------------------------------------   ----- 
End-of-path arrival time (ps)           10523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell77   9273  10523  610967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell77         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610967p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10523
-------------------------------------   ----- 
End-of-path arrival time (ps)           10523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell88   9273  10523  610967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell88         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611423p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10067
-------------------------------------   ----- 
End-of-path arrival time (ps)           10067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell54   8817  10067  611423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell54         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611423p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10067
-------------------------------------   ----- 
End-of-path arrival time (ps)           10067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell62   8817  10067  611423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell62         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611423p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10067
-------------------------------------   ----- 
End-of-path arrival time (ps)           10067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell65   8817  10067  611423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell65         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611429p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10061
-------------------------------------   ----- 
End-of-path arrival time (ps)           10061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell59   8811  10061  611429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell59         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611429p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10061
-------------------------------------   ----- 
End-of-path arrival time (ps)           10061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell73   8811  10061  611429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell73         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611429p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10061
-------------------------------------   ----- 
End-of-path arrival time (ps)           10061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell91   8811  10061  611429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell91         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611481p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10009
-------------------------------------   ----- 
End-of-path arrival time (ps)           10009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell68   8759  10009  611481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell68         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611481p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10009
-------------------------------------   ----- 
End-of-path arrival time (ps)           10009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell77   8759  10009  611481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell77         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611481p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10009
-------------------------------------   ----- 
End-of-path arrival time (ps)           10009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell88   8759  10009  611481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell88         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611484p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10006
-------------------------------------   ----- 
End-of-path arrival time (ps)           10006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell41   8756  10006  611484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell41         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611484p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10006
-------------------------------------   ----- 
End-of-path arrival time (ps)           10006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell45   8756  10006  611484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell45         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611484p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10006
-------------------------------------   ----- 
End-of-path arrival time (ps)           10006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell76   8756  10006  611484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell76         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611484p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10006
-------------------------------------   ----- 
End-of-path arrival time (ps)           10006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell83   8756  10006  611484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell83         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611497p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9993
-------------------------------------   ---- 
End-of-path arrival time (ps)           9993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell50   8743   9993  611497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell50         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611497p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9993
-------------------------------------   ---- 
End-of-path arrival time (ps)           9993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell53   8743   9993  611497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell53         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611497p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9993
-------------------------------------   ---- 
End-of-path arrival time (ps)           9993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell63   8743   9993  611497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell63         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611497p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9993
-------------------------------------   ---- 
End-of-path arrival time (ps)           9993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell95   8743   9993  611497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell95         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611497p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9993
-------------------------------------   ---- 
End-of-path arrival time (ps)           9993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell52   8743   9993  611497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell52         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611497p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9993
-------------------------------------   ---- 
End-of-path arrival time (ps)           9993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell67   8743   9993  611497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell67         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611497p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9993
-------------------------------------   ---- 
End-of-path arrival time (ps)           9993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell96   8743   9993  611497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell96         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611532p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9958
-------------------------------------   ---- 
End-of-path arrival time (ps)           9958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell54   8708   9958  611532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell54         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611532p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9958
-------------------------------------   ---- 
End-of-path arrival time (ps)           9958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell62   8708   9958  611532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell62         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611532p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9958
-------------------------------------   ---- 
End-of-path arrival time (ps)           9958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell65   8708   9958  611532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell65         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611544p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9946
-------------------------------------   ---- 
End-of-path arrival time (ps)           9946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell36   8696   9946  611544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell36         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611544p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9946
-------------------------------------   ---- 
End-of-path arrival time (ps)           9946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell46   8696   9946  611544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell46         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611544p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9946
-------------------------------------   ---- 
End-of-path arrival time (ps)           9946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell57   8696   9946  611544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell57         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611544p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9946
-------------------------------------   ---- 
End-of-path arrival time (ps)           9946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell78   8696   9946  611544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell78         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611546p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9944
-------------------------------------   ---- 
End-of-path arrival time (ps)           9944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell59   8694   9944  611546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell59         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611546p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9944
-------------------------------------   ---- 
End-of-path arrival time (ps)           9944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell73   8694   9944  611546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell73         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611546p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9944
-------------------------------------   ---- 
End-of-path arrival time (ps)           9944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell91   8694   9944  611546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell91         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611625p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell68   8615   9865  611625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell68         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611625p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell77   8615   9865  611625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell77         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611625p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell88   8615   9865  611625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell88         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611631p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9859
-------------------------------------   ---- 
End-of-path arrival time (ps)           9859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell41   8609   9859  611631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell41         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611631p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9859
-------------------------------------   ---- 
End-of-path arrival time (ps)           9859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell45   8609   9859  611631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell45         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611631p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9859
-------------------------------------   ---- 
End-of-path arrival time (ps)           9859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell76   8609   9859  611631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell76         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611631p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9859
-------------------------------------   ---- 
End-of-path arrival time (ps)           9859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell83   8609   9859  611631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell83         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611633p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9857
-------------------------------------   ---- 
End-of-path arrival time (ps)           9857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell36   8607   9857  611633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell36         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611633p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9857
-------------------------------------   ---- 
End-of-path arrival time (ps)           9857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell46   8607   9857  611633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell46         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611633p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9857
-------------------------------------   ---- 
End-of-path arrival time (ps)           9857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell57   8607   9857  611633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell57         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611633p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9857
-------------------------------------   ---- 
End-of-path arrival time (ps)           9857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell78   8607   9857  611633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell78         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611638p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9852
-------------------------------------   ---- 
End-of-path arrival time (ps)           9852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell50   8602   9852  611638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell50         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611638p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9852
-------------------------------------   ---- 
End-of-path arrival time (ps)           9852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell53   8602   9852  611638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell53         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611638p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9852
-------------------------------------   ---- 
End-of-path arrival time (ps)           9852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell63   8602   9852  611638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell63         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611638p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9852
-------------------------------------   ---- 
End-of-path arrival time (ps)           9852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell95   8602   9852  611638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell95         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611642p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9848
-------------------------------------   ---- 
End-of-path arrival time (ps)           9848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell52   8598   9848  611642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell52         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611642p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9848
-------------------------------------   ---- 
End-of-path arrival time (ps)           9848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell67   8598   9848  611642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell67         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611642p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9848
-------------------------------------   ---- 
End-of-path arrival time (ps)           9848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell96   8598   9848  611642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell96         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_TS:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_TS:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 611778p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -5360
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7862
-------------------------------------   ---- 
End-of-path arrival time (ps)           7862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  606704  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/load  count7cell     6652   7862  611778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612611p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell36   7629   8879  612611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell36         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612611p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell46   7629   8879  612611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell46         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612611p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell57   7629   8879  612611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell57         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612611p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell78   7629   8879  612611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell78         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612683p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8807
-------------------------------------   ---- 
End-of-path arrival time (ps)           8807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell36   7557   8807  612683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell36         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612683p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8807
-------------------------------------   ---- 
End-of-path arrival time (ps)           8807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell46   7557   8807  612683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell46         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612683p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8807
-------------------------------------   ---- 
End-of-path arrival time (ps)           8807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell57   7557   8807  612683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell57         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612683p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8807
-------------------------------------   ---- 
End-of-path arrival time (ps)           8807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell78   7557   8807  612683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell78         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 613175p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8315
-------------------------------------   ---- 
End-of-path arrival time (ps)           8315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  588198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell28   6375   8315  613175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613199p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8291
-------------------------------------   ---- 
End-of-path arrival time (ps)           8291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell36   7041   8291  613199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell36         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613199p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8291
-------------------------------------   ---- 
End-of-path arrival time (ps)           8291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell46   7041   8291  613199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell46         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613199p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8291
-------------------------------------   ---- 
End-of-path arrival time (ps)           8291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell57   7041   8291  613199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell57         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613199p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8291
-------------------------------------   ---- 
End-of-path arrival time (ps)           8291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell78   7041   8291  613199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell78         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 613201p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8289
-------------------------------------   ---- 
End-of-path arrival time (ps)           8289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  588206  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell31   6349   8289  613201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_TS:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 613319p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9581
-------------------------------------   ---- 
End-of-path arrival time (ps)           9581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  613319  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     8371   9581  613319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_TS:bSAR_SEQ:EOCSts\/clock
Path slack     : 613419p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9481
-------------------------------------   ---- 
End-of-path arrival time (ps)           9481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  613319  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/clk_en      statuscell1    8271   9481  613419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613709p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7781
-------------------------------------   ---- 
End-of-path arrival time (ps)           7781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell48   6531   7781  613709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell48         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613709p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7781
-------------------------------------   ---- 
End-of-path arrival time (ps)           7781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell72   6531   7781  613709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell72         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613722p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7768
-------------------------------------   ---- 
End-of-path arrival time (ps)           7768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell43   6518   7768  613722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell43         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613722p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7768
-------------------------------------   ---- 
End-of-path arrival time (ps)           7768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell64   6518   7768  613722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell64         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613722p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7768
-------------------------------------   ---- 
End-of-path arrival time (ps)           7768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell94   6518   7768  613722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell94         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613785p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7705
-------------------------------------   ---- 
End-of-path arrival time (ps)           7705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell74   6455   7705  613785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell74         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613789p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell40   6451   7701  613789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell40         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 613789p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell51   6451   7701  613789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell51         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614207p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7283
-------------------------------------   ---- 
End-of-path arrival time (ps)           7283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell74   6033   7283  614207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell74         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 614524p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6966
-------------------------------------   ---- 
End-of-path arrival time (ps)           6966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  588196  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell29   5026   6966  614524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 614678p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6812
-------------------------------------   ---- 
End-of-path arrival time (ps)           6812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  588203  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell32   4872   6812  614678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 614698p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  588502  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell30   4852   6792  614698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614763p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell48   5477   6727  614763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell48         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614763p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell72   5477   6727  614763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell72         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615124p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6366
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell74   5116   6366  615124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell74         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615175p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6315
-------------------------------------   ---- 
End-of-path arrival time (ps)           6315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell40   5065   6315  615175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell40         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 615175p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6315
-------------------------------------   ---- 
End-of-path arrival time (ps)           6315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell51   5065   6315  615175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell51         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615183p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6307
-------------------------------------   ---- 
End-of-path arrival time (ps)           6307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell43   5057   6307  615183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell43         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615183p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6307
-------------------------------------   ---- 
End-of-path arrival time (ps)           6307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell64   5057   6307  615183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell64         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615183p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6307
-------------------------------------   ---- 
End-of-path arrival time (ps)           6307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell94   5057   6307  615183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell94         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615188p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell48   5052   6302  615188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell48         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615188p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell72   5052   6302  615188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell72         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615191p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell40   5049   6299  615191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell40         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 615191p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  583880  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell51   5049   6299  615191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell51         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615447p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell48   4793   6043  615447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell48         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615447p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell72   4793   6043  615447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell72         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615460p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6030
-------------------------------------   ---- 
End-of-path arrival time (ps)           6030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell40   4780   6030  615460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell40         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 615460p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6030
-------------------------------------   ---- 
End-of-path arrival time (ps)           6030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell51   4780   6030  615460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell51         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615473p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell48   4767   6017  615473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell48         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615473p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell72   4767   6017  615473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell72         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615494p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell74   4746   5996  615494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell74         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615677p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell48   4563   5813  615677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell48         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615677p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell72   4563   5813  615677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell72         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615885p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell43   4355   5605  615885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell43         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615885p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell64   4355   5605  615885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell64         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615885p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell94   4355   5605  615885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell94         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616136p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell43   4104   5354  616136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell43         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616136p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell64   4104   5354  616136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell64         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616136p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell94   4104   5354  616136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell94         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 616142p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  584200  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell74   4098   5348  616142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell74         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616146p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell43   4094   5344  616146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell43         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616146p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell64   4094   5344  616146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell64         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616146p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell94   4094   5344  616146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell94         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 616152p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5338
-------------------------------------   ---- 
End-of-path arrival time (ps)           5338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell40   4088   5338  616152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell40         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616152p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5338
-------------------------------------   ---- 
End-of-path arrival time (ps)           5338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  583411  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell51   4088   5338  616152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell51         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 616400p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell54   3840   5090  616400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell54         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 616400p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell62   3840   5090  616400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell62         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616400p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell65   3840   5090  616400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell65         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 616410p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell59   3830   5080  616410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell59         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616410p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell73   3830   5080  616410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell73         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 616410p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell91   3830   5080  616410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell91         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 616449p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  583485  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell74   3791   5041  616449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell74         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616466p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell43   3774   5024  616466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell43         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616466p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell64   3774   5024  616466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell64         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616466p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell94   3774   5024  616466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell94         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 616475p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell40   3765   5015  616475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell40         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616475p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  583611  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell51   3765   5015  616475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell51         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 616916p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  588207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell33   2634   4574  616916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_18/q
Path End       : \ADC_TS:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_TS:bSAR_SEQ:EOCSts\/clock
Path slack     : 616959p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7541
-------------------------------------   ---- 
End-of-path arrival time (ps)           7541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                             macrocell98         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
Net_18/q                           macrocell98   1250   1250  616959  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/status_0  statuscell1   6291   7541  616959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 617458p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell36   2782   4032  617458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell36         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 617458p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell46   2782   4032  617458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell46         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 617458p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell57   2782   4032  617458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell57         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 617458p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  588739  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell78   2782   4032  617458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell78         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_18/clk_en
Capture Clock  : Net_18/clock_0
Path slack     : 617846p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  613319  RISE       1
Net_18/clk_en                        macrocell98    3844   5054  617846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                             macrocell98         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_TS:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 617846p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  613319  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clk_en     macrocell100   3844   5054  617846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clock_0                          macrocell100        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:nrq_reg\/q
Path End       : Net_18/main_1
Capture Clock  : Net_18/clock_0
Path slack     : 617995p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clock_0                          macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:nrq_reg\/q  macrocell100   1250   1250  617995  RISE       1
Net_18/main_1                macrocell98    2245   3495  617995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                             macrocell98         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15028
-------------------------------------   ----- 
End-of-path arrival time (ps)           15028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell17   1250   1250  1062945  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell6    8175   9425  1062945  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell6    3350  12775  1062945  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2253  15028  1062945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063609p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13535
-------------------------------------   ----- 
End-of-path arrival time (ps)           13535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q                      macrocell15     1250   1250  1063609  RISE       1
\UART:BUART:counter_load_not\/main_3           macrocell3      6641   7891  1063609  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350  11241  1063609  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2294  13535  1063609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1067678p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9645
-------------------------------------   ---- 
End-of-path arrival time (ps)           9645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell18     1250   1250  1065337  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   8395   9645  1067678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068615p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8709
-------------------------------------   ---- 
End-of-path arrival time (ps)           8709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell22     1250   1250  1068615  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   7459   8709  1068615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1068774p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14059
-------------------------------------   ----- 
End-of-path arrival time (ps)           14059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q      macrocell19    1250   1250  1068774  RISE       1
\UART:BUART:rx_status_4\/main_0  macrocell8     6517   7767  1068774  RISE       1
\UART:BUART:rx_status_4\/q       macrocell8     3350  11117  1068774  RISE       1
\UART:BUART:sRX:RxSts\/status_4  statusicell2   2942  14059  1068774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1069075p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13758
-------------------------------------   ----- 
End-of-path arrival time (ps)           13758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q        macrocell15    1250   1250  1063609  RISE       1
\UART:BUART:tx_status_0\/main_4  macrocell4     6229   7479  1069075  RISE       1
\UART:BUART:tx_status_0\/q       macrocell4     3350  10829  1069075  RISE       1
\UART:BUART:sTX:TxSts\/status_0  statusicell1   2930  13758  1069075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069679p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell17     1250   1250  1062945  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6395   7645  1069679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1070398p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9425
-------------------------------------   ---- 
End-of-path arrival time (ps)           9425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  1062945  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell20   8175   9425  1070398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1070398p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9425
-------------------------------------   ---- 
End-of-path arrival time (ps)           9425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  1062945  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell21   8175   9425  1070398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070398p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9425
-------------------------------------   ---- 
End-of-path arrival time (ps)           9425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell17   1250   1250  1062945  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell23   8175   9425  1070398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1071292p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8531
-------------------------------------   ---- 
End-of-path arrival time (ps)           8531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  1062945  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell18   7281   8531  1071292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071292p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8531
-------------------------------------   ---- 
End-of-path arrival time (ps)           8531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  1062945  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell19   7281   8531  1071292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1071292p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8531
-------------------------------------   ---- 
End-of-path arrival time (ps)           8531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  1062945  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell26   7281   8531  1071292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071716p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8488
-------------------------------------   ---- 
End-of-path arrival time (ps)           8488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell19     1250   1250  1068774  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   7238   8488  1071716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1071796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8027
-------------------------------------   ---- 
End-of-path arrival time (ps)           8027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1071796  RISE       1
\UART:BUART:txn\/main_3                macrocell12     3657   8027  1071796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell12         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072112p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067782  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5021   5211  1072112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072315p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7508
-------------------------------------   ---- 
End-of-path arrival time (ps)           7508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069087  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell14     3928   7508  1072315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1072689p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  1068615  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell20   5884   7134  1072689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1072689p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  1068615  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell21   5884   7134  1072689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1072790p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7033
-------------------------------------   ---- 
End-of-path arrival time (ps)           7033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell18   1250   1250  1065337  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell20   5783   7033  1072790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1072790p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7033
-------------------------------------   ---- 
End-of-path arrival time (ps)           7033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell18   1250   1250  1065337  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell21   5783   7033  1072790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072790p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7033
-------------------------------------   ---- 
End-of-path arrival time (ps)           7033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell18   1250   1250  1065337  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell23   5783   7033  1072790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1072843p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6980
-------------------------------------   ---- 
End-of-path arrival time (ps)           6980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell13   1250   1250  1066409  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell15   5730   6980  1072843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1072847p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6977
-------------------------------------   ---- 
End-of-path arrival time (ps)           6977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell15   1250   1250  1063609  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell13   5727   6977  1072847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072847p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6977
-------------------------------------   ---- 
End-of-path arrival time (ps)           6977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell15   1250   1250  1063609  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell14   5727   6977  1072847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1072847p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6977
-------------------------------------   ---- 
End-of-path arrival time (ps)           6977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell15   1250   1250  1063609  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell16   5727   6977  1072847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1072853p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell13   1250   1250  1066409  RISE       1
\UART:BUART:txn\/main_1    macrocell12   5720   6970  1072853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell12         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1072902p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6921
-------------------------------------   ---- 
End-of-path arrival time (ps)           6921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell14   1250   1250  1066735  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell15   5671   6921  1072902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1072913p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell14   1250   1250  1066735  RISE       1
\UART:BUART:txn\/main_2    macrocell12   5660   6910  1072913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell12         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072937p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell18   1250   1250  1065337  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell18   5636   6886  1072937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072937p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell18   1250   1250  1065337  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell19   5636   6886  1072937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1072937p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell18   1250   1250  1065337  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell26   5636   6886  1072937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073106p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell16   1250   1250  1073106  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell15   5467   6717  1073106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073148p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell13     1250   1250  1066409  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   2925   4175  1073148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6565
-------------------------------------   ---- 
End-of-path arrival time (ps)           6565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  1068615  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell18   5315   6565  1073259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6565
-------------------------------------   ---- 
End-of-path arrival time (ps)           6565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell22   1250   1250  1068615  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell19   5315   6565  1073259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6565
-------------------------------------   ---- 
End-of-path arrival time (ps)           6565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  1068615  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell26   5315   6565  1073259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073472p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell14     1250   1250  1066735  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2601   3851  1073472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073539p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073539  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell15     6094   6284  1073539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073679p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell16   1250   1250  1073106  RISE       1
\UART:BUART:txn\/main_6   macrocell12   4895   6145  1073679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell12         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073711p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell24   1250   1250  1066415  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell18   4862   6112  1073711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073711p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell24   1250   1250  1066415  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell26   4862   6112  1073711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073997p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           5827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell25   1250   1250  1066551  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell18   4577   5827  1073997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073997p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           5827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell25   1250   1250  1066551  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell26   4577   5827  1073997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074123p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073539  RISE       1
\UART:BUART:txn\/main_5                      macrocell12     5510   5700  1074123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell12         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074226p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell21   1250   1250  1068078  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell18   4347   5597  1074226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074226p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell21   1250   1250  1068078  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell19   4347   5597  1074226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074226p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell21   1250   1250  1068078  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell26   4347   5597  1074226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074227p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067782  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell15     5407   5597  1074227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074609p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067782  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell13     5024   5214  1074609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074609p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067782  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell14     5024   5214  1074609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074609p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067782  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell16     5024   5214  1074609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1074662p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8171
-------------------------------------   ---- 
End-of-path arrival time (ps)           8171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell26    1250   1250  1074662  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   6921   8171  1074662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074735p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074735  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell18   3148   5088  1074735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074735p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074735  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell19   3148   5088  1074735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074738p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074738  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell18   3146   5086  1074738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074738p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074738  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell19   3146   5086  1074738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074746p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074746  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell18   3137   5077  1074746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074746p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074746  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell19   3137   5077  1074746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074789p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell12         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell12   1250   1250  1074789  RISE       1
\UART:BUART:txn\/main_0  macrocell12   3784   5034  1074789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell12         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell24   1250   1250  1066415  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell24   3317   4567  1075256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell20   1250   1250  1068581  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell18   3298   4548  1075275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell20   1250   1250  1068581  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell19   3298   4548  1075275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell20   1250   1250  1068581  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell26   3298   4548  1075275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell25   1250   1250  1066551  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell24   3151   4401  1075422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell25   1250   1250  1066551  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell25   3151   4401  1075422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075531p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4292
-------------------------------------   ---- 
End-of-path arrival time (ps)           4292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell21   1250   1250  1068078  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell20   3042   4292  1075531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075531p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4292
-------------------------------------   ---- 
End-of-path arrival time (ps)           4292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell21   1250   1250  1068078  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell21   3042   4292  1075531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075531p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4292
-------------------------------------   ---- 
End-of-path arrival time (ps)           4292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell21   1250   1250  1068078  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell23   3042   4292  1075531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075609p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074735  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell20   2275   4215  1075609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075609p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074735  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell21   2275   4215  1075609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075618p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074738  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell20   2266   4206  1075618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075618p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074738  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell21   2266   4206  1075618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075622p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074746  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell20   2262   4202  1075622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075622p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074746  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell21   2262   4202  1075622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075633  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell22   2250   4190  1075633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075633  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell24   2250   4190  1075633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075633  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell25   2250   4190  1075633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075635  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell22   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075635  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell24   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075635  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell25   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075640p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075640  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell22   2244   4184  1075640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075651p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell13   1250   1250  1066409  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell13   2923   4173  1075651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075651p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell13   1250   1250  1066409  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell14   2923   4173  1075651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075651p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell13   1250   1250  1066409  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell16   2923   4173  1075651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075676p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell27   1250   1250  1075676  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell21   2897   4147  1075676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075777p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell15   1250   1250  1063609  RISE       1
\UART:BUART:txn\/main_4    macrocell12   2797   4047  1075777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell12         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell15   1250   1250  1063609  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell15   2787   4037  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell14   1250   1250  1066735  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell13   2596   3846  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell14   1250   1250  1066735  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell14   2596   3846  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell14   1250   1250  1066735  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell16   2596   3846  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1076034p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell20   1250   1250  1068581  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell20   2539   3789  1076034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076034p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell20   1250   1250  1068581  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell21   2539   3789  1076034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076034p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell20   1250   1250  1068581  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell23   2539   3789  1076034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell16   1250   1250  1073106  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell13   2302   3552  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell16   1250   1250  1073106  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell14   2302   3552  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1076719p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3104
-------------------------------------   ---- 
End-of-path arrival time (ps)           3104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073539  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell13     2914   3104  1076719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

