<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::X86_MC Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1X86__MC.html">X86_MC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::X86_MC Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">X86MCInstrAnalysis</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a76ff7d806e2b0a168f432af4e6ed8eec"><td class="memItemLeft" align="right" valign="top">static std::vector&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#a76ff7d806e2b0a168f432af4e6ed8eec">findX86PltEntries</a> (<a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> PltSectionVA, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; uint8_t &gt; PltContents, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> GotPltSectionVA)</td></tr>
<tr class="separator:a76ff7d806e2b0a168f432af4e6ed8eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b6d53d4d395212de61c07ab37fe6cd"><td class="memItemLeft" align="right" valign="top">static std::vector&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#aa5b6d53d4d395212de61c07ab37fe6cd">findX86_64PltEntries</a> (<a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> PltSectionVA, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; uint8_t &gt; PltContents)</td></tr>
<tr class="separator:aa5b6d53d4d395212de61c07ab37fe6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac799d914344a144a68709ea5dc541439"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#ac799d914344a144a68709ea5dc541439">ParseX86Triple</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TT)</td></tr>
<tr class="separator:ac799d914344a144a68709ea5dc541439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79bf5c9f731c8f0d5f1995637adba47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">getDwarfRegFlavour</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TT, bool isEH)</td></tr>
<tr class="separator:af79bf5c9f731c8f0d5f1995637adba47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85bf92f849a9d2d11f112747b93cb2ae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">initLLVMToSEHAndCVRegMapping</a> (<a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:a85bf92f849a9d2d11f112747b93cb2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c25db35754b1e2c9df08e429b0b9a7d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#a5c25db35754b1e2c9df08e429b0b9a7d">hasLockPrefix</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a5c25db35754b1e2c9df08e429b0b9a7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if this instruction has a LOCK prefix.  <a href="namespacellvm_1_1X86__MC.html#a5c25db35754b1e2c9df08e429b0b9a7d">More...</a><br /></td></tr>
<tr class="separator:a5c25db35754b1e2c9df08e429b0b9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c4cc9236e2a4f99e7e616a7f6740f16"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#a4c4cc9236e2a4f99e7e616a7f6740f16">is16BitMemOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a4c4cc9236e2a4f99e7e616a7f6740f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4743c3cd4e0961c692360c298d97f5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#a3a4743c3cd4e0961c692360c298d97f5">is32BitMemOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Op)</td></tr>
<tr class="separator:a3a4743c3cd4e0961c692360c298d97f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0debe625b7e83a944ae3614d7d51cae"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#af0debe625b7e83a944ae3614d7d51cae">is64BitMemOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Op)</td></tr>
<tr class="separator:af0debe625b7e83a944ae3614d7d51cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa70e27203f31ce8fcdd19e77996a12f8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#aa70e27203f31ce8fcdd19e77996a12f8">needsAddressSizeOverride</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> MemoryOperand, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)</td></tr>
<tr class="memdesc:aa70e27203f31ce8fcdd19e77996a12f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if this instruction needs an Address-Size override prefix.  <a href="namespacellvm_1_1X86__MC.html#aa70e27203f31ce8fcdd19e77996a12f8">More...</a><br /></td></tr>
<tr class="separator:aa70e27203f31ce8fcdd19e77996a12f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5725b4767b5ffa093fcf5c21fc2bb27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#ae5725b4767b5ffa093fcf5c21fc2bb27">createX86MCSubtargetInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TT, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> FS)</td></tr>
<tr class="memdesc:ae5725b4767b5ffa093fcf5c21fc2bb27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html" title="Generic base class for all target subtargets.">MCSubtargetInfo</a> instance.  <a href="namespacellvm_1_1X86__MC.html#ae5725b4767b5ffa093fcf5c21fc2bb27">More...</a><br /></td></tr>
<tr class="separator:ae5725b4767b5ffa093fcf5c21fc2bb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="ae5725b4767b5ffa093fcf5c21fc2bb27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5725b4767b5ffa093fcf5c21fc2bb27">&#9670;&nbsp;</a></span>createX86MCSubtargetInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> * llvm::X86_MC::createX86MCSubtargetInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;&#160;</td>
          <td class="paramname"><em>TT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>CPU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>FS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create a <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html" title="Generic base class for all target subtargets.">MCSubtargetInfo</a> instance. </p>
<p>This is exposed so Asm parser, etc. do not need to go through <a class="el" href="structllvm_1_1TargetRegistry.html" title="TargetRegistry - Generic interface to target specific features.">TargetRegistry</a>. </p>

<p class="definition">Definition at line <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00390">390</a> of file <a class="el" href="X86MCTargetDesc_8cpp_source.html">X86MCTargetDesc.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="StringRef_8h_source.html#l00134">llvm::StringRef::empty()</a>, <a class="el" href="X86_8h_source.html#l00201">llvm::X86AS::FS</a>, and <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00047">ParseX86Triple()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00698">LLVMInitializeX86TargetMC()</a>.</p>

</div>
</div>
<a id="aa5b6d53d4d395212de61c07ab37fe6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5b6d53d4d395212de61c07ab37fe6cd">&#9670;&nbsp;</a></span>findX86_64PltEntries()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::vector&lt;std::pair&lt;<a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&gt; &gt; llvm::X86_MC::findX86_64PltEntries </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>PltSectionVA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; uint8_t &gt;&#160;</td>
          <td class="paramname"><em>PltContents</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00599">599</a> of file <a class="el" href="X86MCTargetDesc_8cpp_source.html">X86MCTargetDesc.cpp</a>.</p>

<p class="reference">References <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00617">llvm::X86_MC::X86MCInstrAnalysis::findPltEntries()</a>.</p>

</div>
</div>
<a id="a76ff7d806e2b0a168f432af4e6ed8eec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ff7d806e2b0a168f432af4e6ed8eec">&#9670;&nbsp;</a></span>findX86PltEntries()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::vector&lt;std::pair&lt;<a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&gt; &gt; llvm::X86_MC::findX86PltEntries </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>PltSectionVA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; uint8_t &gt;&#160;</td>
          <td class="paramname"><em>PltContents</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>GotPltSectionVA</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00573">573</a> of file <a class="el" href="X86MCTargetDesc_8cpp_source.html">X86MCTargetDesc.cpp</a>.</p>

<p class="reference">References <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00617">llvm::X86_MC::X86MCInstrAnalysis::findPltEntries()</a>.</p>

</div>
</div>
<a id="af79bf5c9f731c8f0d5f1995637adba47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af79bf5c9f731c8f0d5f1995637adba47">&#9670;&nbsp;</a></span>getDwarfRegFlavour()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::X86_MC::getDwarfRegFlavour </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;&#160;</td>
          <td class="paramname"><em>TT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00061">61</a> of file <a class="el" href="X86MCTargetDesc_8cpp_source.html">X86MCTargetDesc.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86MCTargetDesc_8h_source.html#l00043">llvm::DWARFFlavour::X86_32_DarwinEH</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00043">llvm::DWARFFlavour::X86_32_Generic</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00043">llvm::DWARFFlavour::X86_64</a>, and <a class="el" href="Triple_8h_source.html#l00086">llvm::Triple::x86_64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00409">createX86MCRegisterInfo()</a>.</p>

</div>
</div>
<a id="a5c25db35754b1e2c9df08e429b0b9a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c25db35754b1e2c9df08e429b0b9a7d">&#9670;&nbsp;</a></span>hasLockPrefix()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::X86_MC::hasLockPrefix </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if this instruction has a LOCK prefix. </p>

<p class="definition">Definition at line <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00073">73</a> of file <a class="el" href="X86MCTargetDesc_8cpp_source.html">X86MCTargetDesc.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00062">llvm::X86::IP_HAS_LOCK</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a85bf92f849a9d2d11f112747b93cb2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85bf92f849a9d2d11f112747b93cb2ae">&#9670;&nbsp;</a></span>initLLVMToSEHAndCVRegMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::X86_MC::initLLVMToSEHAndCVRegMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00168">168</a> of file <a class="el" href="X86MCTargetDesc_8cpp_source.html">X86MCTargetDesc.cpp</a>.</p>

<p class="reference">References <a class="el" href="README-X86-64_8txt_source.html#l00044">AH</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="README-X86-64_8txt_source.html#l00044">BH</a>, <a class="el" href="ARCISelLowering_8h_source.html#l00034">llvm::ARCISD::BL</a>, <a class="el" href="README-X86-64_8txt_source.html#l00044">CH</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::EAX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::EBP</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::EBX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::ECX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::EDI</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::EDX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::ESI</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::ESP</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l07993">SI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00409">createX86MCRegisterInfo()</a>, and <a class="el" href="X86RegisterInfo_8cpp_source.html#l00048">llvm::X86RegisterInfo::X86RegisterInfo()</a>.</p>

</div>
</div>
<a id="a4c4cc9236e2a4f99e7e616a7f6740f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c4cc9236e2a4f99e7e616a7f6740f16">&#9670;&nbsp;</a></span>is16BitMemOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::X86_MC::is16BitMemOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Op</td><td>operand # of the memory operand.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the specified instruction has a 16-bit memory operand. </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00086">86</a> of file <a class="el" href="X86MCTargetDesc_8cpp_source.html">X86MCTargetDesc.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00032">llvm::X86::AddrBaseReg</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00034">llvm::X86::AddrIndexReg</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00119">llvm::MCSubtargetInfo::hasFeature()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00077">isMemOperand()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00115">needsAddressSizeOverride()</a>.</p>

</div>
</div>
<a id="a3a4743c3cd4e0961c692360c298d97f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a4743c3cd4e0961c692360c298d97f5">&#9670;&nbsp;</a></span>is32BitMemOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::X86_MC::is32BitMemOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Op</td><td>operand # of the memory operand.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the specified instruction has a 32-bit memory operand. </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00097">97</a> of file <a class="el" href="X86MCTargetDesc_8cpp_source.html">X86MCTargetDesc.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00032">llvm::X86::AddrBaseReg</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00034">llvm::X86::AddrIndexReg</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00077">isMemOperand()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00115">needsAddressSizeOverride()</a>.</p>

</div>
</div>
<a id="af0debe625b7e83a944ae3614d7d51cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0debe625b7e83a944ae3614d7d51cae">&#9670;&nbsp;</a></span>is64BitMemOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::X86_MC::is64BitMemOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Op</td><td>operand # of the memory operand.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the specified instruction has a 64-bit memory operand. </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00110">110</a> of file <a class="el" href="X86MCTargetDesc_8cpp_source.html">X86MCTargetDesc.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00077">isMemOperand()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00115">needsAddressSizeOverride()</a>.</p>

</div>
</div>
<a id="aa70e27203f31ce8fcdd19e77996a12f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa70e27203f31ce8fcdd19e77996a12f8">&#9670;&nbsp;</a></span>needsAddressSizeOverride()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::X86_MC::needsAddressSizeOverride </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>MemoryOperand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>TSFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if this instruction needs an Address-Size override prefix. </p>

<p class="definition">Definition at line <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00115">115</a> of file <a class="el" href="X86MCTargetDesc_8cpp_source.html">X86MCTargetDesc.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00778">llvm::X86II::AdSize16</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00779">llvm::X86II::AdSize32</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00775">llvm::X86II::AdSizeMask</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::EDI</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::ESI</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00754">llvm::X86II::FormMask</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00119">llvm::MCSubtargetInfo::hasFeature()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00086">is16BitMemOperand()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00097">is32BitMemOperand()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00110">is64BitMemOperand()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00607">llvm::X86II::RawFrmDst</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00612">llvm::X86II::RawFrmDstSrc</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00603">llvm::X86II::RawFrmSrc</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07993">SI</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00635">TSFlags</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstPrinterCommon_8cpp_source.html#l00357">llvm::X86InstPrinterCommon::printInstFlags()</a>.</p>

</div>
</div>
<a id="ac799d914344a144a68709ea5dc541439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac799d914344a144a68709ea5dc541439">&#9670;&nbsp;</a></span>ParseX86Triple()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string llvm::X86_MC::ParseX86Triple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;&#160;</td>
          <td class="paramname"><em>TT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00047">47</a> of file <a class="el" href="X86MCTargetDesc_8cpp_source.html">X86MCTargetDesc.cpp</a>.</p>

<p class="reference">References <a class="el" href="Triple_8h_source.html#l00241">llvm::Triple::CODE16</a>, and <a class="el" href="X86_8h_source.html#l00201">llvm::X86AS::FS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00390">createX86MCSubtargetInfo()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 12:11:30 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
