<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v<br>
C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v<br>
C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top_138.v<br>
C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\gw_jtag.v<br>
C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\impl\gao\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 11 20:12:10 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>gw_gao</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.192s, Peak memory usage = 85.066MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 85.066MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 85.066MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 85.066MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 85.066MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 85.066MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 85.066MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 85.066MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 85.066MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 85.066MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 85.066MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 85.066MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.343s, Elapsed time = 0h 0m 0.367s, Peak memory usage = 108.898MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.019s, Peak memory usage = 108.898MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 108.898MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.559s, Elapsed time = 0h 0m 0.613s, Peak memory usage = 108.898MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>15</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>157</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>139</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>165</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>45</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>87</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>179(170 LUT, 9 ALU) / 138240</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>157 / 139095</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>2 / 139095</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>155 / 139095</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>1 / 340</td>
<td><1%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>memory_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>memory_clk_ibuf/I </td>
</tr>
<tr>
<td>u_icon_top/n31_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_icon_top/n31_s2/O </td>
</tr>
<tr>
<td>u_ao_top/n15_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_ao_top/n15_s2/O </td>
</tr>
<tr>
<td>u_ao_top/gao_jtag_reset_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_ao_top/gao_jtag_reset_s/O </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>memory_clk</td>
<td>100.000(MHz)</td>
<td>312.598(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_icon_top/n31_6</td>
<td>100.000(MHz)</td>
<td>1455.604(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_ao_top/n15_6</td>
<td>100.000(MHz)</td>
<td>1455.604(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_end_init_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/internal_reg_start_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>memory_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ao_top/gao_jtag_reset_2[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>memory_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>memory_clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>memory_clk_ibuf/O</td>
</tr>
<tr>
<td>0.917</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/Q</td>
</tr>
<tr>
<td>1.553</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/n745_s2/I1</td>
</tr>
<tr>
<td>2.007</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_ao_top/n745_s2/F</td>
</tr>
<tr>
<td>2.337</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/internal_reg_start_s7/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ao_top/gao_jtag_reset_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>u_ao_top/gao_jtag_reset_s/O</td>
</tr>
<tr>
<td>5.308</td>
<td>0.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ao_top/internal_reg_start_s7/G</td>
</tr>
<tr>
<td>5.273</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ao_top/internal_reg_start_s7</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ao_top/internal_reg_start_s7</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.609</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.587, 64.011%; route: 0.330, 35.989%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.454, 31.972%; route: 0.660, 46.479%; tC2Q: 0.306, 21.549%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.587, 64.011%; route: 0.330, 35.989%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_end_init_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/internal_reg_init_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>memory_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ao_top/gao_jtag_reset_2[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>memory_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>memory_clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>memory_clk_ibuf/O</td>
</tr>
<tr>
<td>0.917</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/Q</td>
</tr>
<tr>
<td>1.553</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/n169_s2/I3</td>
</tr>
<tr>
<td>1.784</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_ao_top/n169_s2/F</td>
</tr>
<tr>
<td>2.114</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/internal_reg_init_s6/GE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ao_top/gao_jtag_reset_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>u_ao_top/gao_jtag_reset_s/O</td>
</tr>
<tr>
<td>5.308</td>
<td>0.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ao_top/internal_reg_init_s6/G</td>
</tr>
<tr>
<td>5.273</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ao_top/internal_reg_init_s6</td>
</tr>
<tr>
<td>5.024</td>
<td>-0.249</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ao_top/internal_reg_init_s6</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.609</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.587, 64.011%; route: 0.330, 35.989%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.231, 19.298%; route: 0.660, 55.138%; tC2Q: 0.306, 25.564%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.587, 64.011%; route: 0.330, 35.989%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_end_init_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/internal_reg_init_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>memory_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ao_top/gao_jtag_reset_2[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>memory_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>memory_clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>memory_clk_ibuf/O</td>
</tr>
<tr>
<td>0.917</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/Q</td>
</tr>
<tr>
<td>1.553</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/n724_s3/I2</td>
</tr>
<tr>
<td>1.959</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_ao_top/n724_s3/F</td>
</tr>
<tr>
<td>2.289</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/internal_reg_init_s6/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ao_top/gao_jtag_reset_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>u_ao_top/gao_jtag_reset_s/O</td>
</tr>
<tr>
<td>5.308</td>
<td>0.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ao_top/internal_reg_init_s6/G</td>
</tr>
<tr>
<td>5.273</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ao_top/internal_reg_init_s6</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ao_top/internal_reg_init_s6</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.609</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.587, 64.011%; route: 0.330, 35.989%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.406, 29.592%; route: 0.660, 48.105%; tC2Q: 0.306, 22.303%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.587, 64.011%; route: 0.330, 35.989%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.831</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/internal_reg_start_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ao_top/gao_jtag_reset_2[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>memory_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ao_top/gao_jtag_reset_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>u_ao_top/gao_jtag_reset_s/O</td>
</tr>
<tr>
<td>5.308</td>
<td>0.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ao_top/internal_reg_start_s7/G</td>
</tr>
<tr>
<td>5.588</td>
<td>0.280</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>u_ao_top/internal_reg_start_s7/Q</td>
</tr>
<tr>
<td>5.918</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/internal_reg_start_s8/I2</td>
</tr>
<tr>
<td>6.324</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_ao_top/internal_reg_start_s8/F</td>
</tr>
<tr>
<td>6.654</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/internal_reg_start_syn_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>memory_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>memory_clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>memory_clk_ibuf/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>10.882</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td>10.831</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.609</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.308, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.406, 30.163%; route: 0.660, 49.035%; tC2Q: 0.280, 20.802%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.308, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>memory_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>memory_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>memory_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>memory_clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>memory_clk_ibuf/O</td>
</tr>
<tr>
<td>0.917</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s0/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s0/Q</td>
</tr>
<tr>
<td>1.553</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s1/I0</td>
</tr>
<tr>
<td>2.016</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s1/F</td>
</tr>
<tr>
<td>2.346</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/I2</td>
</tr>
<tr>
<td>2.752</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/F</td>
</tr>
<tr>
<td>3.082</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/u_ao_mem_ctrl/n103_s2/I2</td>
</tr>
<tr>
<td>3.488</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>u_ao_top/u_ao_mem_ctrl/n103_s2/F</td>
</tr>
<tr>
<td>3.818</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>memory_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>memory_clk_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>memory_clk_ibuf/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLK</td>
</tr>
<tr>
<td>10.619</td>
<td>-0.298</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.587, 64.011%; route: 0.330, 35.989%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.275, 43.950%; route: 1.320, 45.502%; tC2Q: 0.306, 10.548%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.587, 64.011%; route: 0.330, 35.989%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
