// Seed: 2945156743
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_10;
  ;
  logic id_11;
  assign {id_5, 1 || -1, id_11, -1, "", 1, id_11++, (id_9), 1, -1'b0 - id_5} = -1 ? id_7 : id_11;
  assign id_4[1] = id_5;
  assign id_10 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd0,
    parameter id_6  = 32'd78
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire _id_6;
  output wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  always @(id_7 - -1);
  wire _id_10;
  logic [1 : id_6  ==  -1 'b0] id_11;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_11,
      id_3,
      id_4,
      id_5,
      id_4,
      id_11,
      id_7
  );
  assign id_3[id_10] = id_4;
endmodule
