# reading /home/omar/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project complete_f_x
# Compile of fp_add.v was successful.
# Compile of fp_mult.v was successful.
# Compile of fp_sub.v was successful.
# Compile of tb.v was successful.
# Compile of cosine.sv was successful.
# Compile of engine.sv was successful.
# Compile of packer.sv was successful.
# Compile of unpacker.sv was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_add_0002.vhd was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_mult_0002.vhd was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_sub_0002.vhd was successful.
# Compile of top.sv was successful.
# 18 compiles, 0 failed with no errors.
# Compile of fp_add.v was successful.
# Compile of fp_mult.v was successful.
# Compile of fp_sub.v was successful.
# Compile of tb.v was successful.
# Compile of cosine.sv was successful.
# Compile of engine.sv was successful.
# Compile of packer.sv was successful.
# Compile of unpacker.sv was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_add_0002.vhd was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_mult_0002.vhd was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_sub_0002.vhd was successful.
# Compile of top.sv was successful.
# 18 compiles, 0 failed with no errors.
vsim work.tb
# vsim work.tb 
# Start time: 12:53:36 on Feb 24,2024
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.fp_mult
# Loading work.fp_sub
# Loading work.cosine
# Loading work.unpacker
# Loading work.packer
# Loading work.fp_add
# Loading work.engine
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
add wave -position insertpoint  \
sim:/tb/x \
sim:/tb/result \
sim:/tb/clk \
sim:/tb/clk_en \
sim:/tb/reset
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
run
run
add wave -position insertpoint  \
sim:/tb/dut/x_2_delay_line \
sim:/tb/dut/x_2_s \
sim:/tb/dut/x_128 \
sim:/tb/dut/angle \
sim:/tb/dut/cos_angle \
sim:/tb/dut/half_x_delay_line \
sim:/tb/dut/half_x_s \
sim:/tb/dut/x_2_cos
run
run
run
run
run
run
run
run
run
run
vsim quit
# End time: 12:54:35 on Feb 24,2024, Elapsed time: 0:00:59
# Errors: 0, Warnings: 7
# vsim quit 
# Start time: 12:54:35 on Feb 24,2024
# ** Error: (vsim-3170) Could not find 'quit'.
#         Searched libraries:
#             /home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/modelsim/work
# Error loading design
# End time: 12:54:36 on Feb 24,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.top
# vsim work.top 
# Start time: 12:54:38 on Feb 24,2024
# Loading sv_std.std
# Loading work.top
# Loading work.fp_mult
# Loading work.fp_sub
# Loading work.cosine
# Loading work.unpacker
# Loading work.packer
# Loading work.fp_add
# Loading work.engine
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
force -freeze sim:/top/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/top/clk_en 0 0
force -freeze sim:/top/reset 0 0
add wave -position insertpoint  \
sim:/top/clk \
sim:/top/clk_en \
sim:/top/reset \
sim:/top/x \
sim:/top/result \
sim:/top/x_2_delay_line \
sim:/top/x_2_s \
sim:/top/x_128 \
sim:/top/angle \
sim:/top/cos_angle \
sim:/top/half_x_delay_line \
sim:/top/half_x_s \
sim:/top/x_2_cos
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
run
force -freeze sim:/top/clk_en 1 0
force -freeze sim:/top/x 32'h437f0000 0
run
noforce sim:/top/x
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/top/clk_en 0 0
run
vsim quit
# End time: 13:06:18 on Feb 24,2024, Elapsed time: 0:11:40
# Errors: 0, Warnings: 7
# vsim quit 
# Start time: 13:06:18 on Feb 24,2024
# ** Error: (vsim-3170) Could not find 'quit'.
#         Searched libraries:
#             /home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/modelsim/work
# Error loading design
# End time: 13:06:18 on Feb 24,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of fp_add.v was successful.
# Compile of fp_mult.v was successful.
# Compile of fp_sub.v was successful.
# Compile of tb.v was successful.
# Compile of cosine.sv was successful.
# Compile of engine.sv was successful.
# Compile of packer.sv was successful.
# Compile of unpacker.sv was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_add_0002.vhd was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_mult_0002.vhd was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_sub_0002.vhd was successful.
# Compile of top.sv was successful.
# 18 compiles, 0 failed with no errors.
vsim work.top
# vsim work.top 
# Start time: 13:06:26 on Feb 24,2024
# Loading sv_std.std
# Loading work.top
# Loading work.fp_mult
# Loading work.fp_sub
# Loading work.cosine
# Loading work.unpacker
# Loading work.packer
# Loading work.fp_add
# Loading work.engine
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
add wave -position insertpoint  \
sim:/top/clk \
sim:/top/clk_en \
sim:/top/reset \
sim:/top/x \
sim:/top/result \
sim:/top/x_2_delay_line \
sim:/top/x_2_s \
sim:/top/x_128 \
sim:/top/angle \
sim:/top/cos_angle \
sim:/top/half_x_delay_line \
sim:/top/half_x_s \
sim:/top/x_2_cos
force -freeze sim:/top/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/top/clk_en 0 0
force -freeze sim:/top/reset 0 0
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
run
force -freeze sim:/top/clk_en {} 0
force -freeze sim:/top/clk_en 1 0
force -freeze sim:/top/x 32'h437f0000 0
run
force -freeze sim:/top/x {} 0
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/top/clk_en 0 0
run
vsim quit
# End time: 13:13:21 on Feb 24,2024, Elapsed time: 0:06:55
# Errors: 0, Warnings: 7
# vsim quit 
# Start time: 13:13:21 on Feb 24,2024
# ** Error: (vsim-3170) Could not find 'quit'.
#         Searched libraries:
#             /home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/modelsim/work
# Error loading design
# End time: 13:13:22 on Feb 24,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.tb
# vsim work.tb 
# Start time: 13:20:19 on Feb 24,2024
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.fp_mult
# Loading work.fp_sub
# Loading work.cosine
# Loading work.unpacker
# Loading work.packer
# Loading work.fp_add
# Loading work.engine
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
add wave -position insertpoint  \
sim:/tb/dut/clk \
sim:/tb/dut/clk_en \
sim:/tb/dut/reset \
sim:/tb/dut/x \
sim:/tb/dut/result \
sim:/tb/dut/x_2_delay_line \
sim:/tb/dut/x_2_s \
sim:/tb/dut/x_128 \
sim:/tb/dut/angle \
sim:/tb/dut/cos_angle \
sim:/tb/dut/half_x_delay_line \
sim:/tb/dut/half_x_s \
sim:/tb/dut/x_2_cos
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
run
force -freeze sim:/tb/dut/reset 0 0
force -freeze sim:/tb/dut/clk_en 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# input: 437f0000,result: 00000000
run
run
run
run
run
run
run
run
force -freeze sim:/tb/dut/clk_en 0 0
vsim quit
# End time: 13:31:41 on Feb 24,2024, Elapsed time: 0:11:22
# Errors: 0, Warnings: 7
# vsim quit 
# Start time: 13:31:41 on Feb 24,2024
# ** Error: (vsim-3170) Could not find 'quit'.
#         Searched libraries:
#             /home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/modelsim/work
# Error loading design
# End time: 13:31:42 on Feb 24,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.tb
# vsim work.tb 
# Start time: 13:31:43 on Feb 24,2024
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.fp_mult
# Loading work.fp_sub
# Loading work.cosine
# Loading work.unpacker
# Loading work.packer
# Loading work.fp_add
# Loading work.engine
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
add wave -position insertpoint  \
sim:/tb/dut/clk \
sim:/tb/dut/clk_en \
sim:/tb/dut/reset \
sim:/tb/dut/x \
sim:/tb/dut/result \
sim:/tb/dut/x_2_delay_line \
sim:/tb/dut/x_2_s \
sim:/tb/dut/x_128 \
sim:/tb/dut/angle \
sim:/tb/dut/cos_angle \
sim:/tb/dut/half_x_delay_line \
sim:/tb/dut/half_x_s \
sim:/tb/dut/x_2_cos
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
run
force -freeze sim:/tb/dut/reset 0 0
force -freeze sim:/tb/dut/clk_en 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# input: 437f0000,result: 00000000
run
run
run
run
run
run
run
run
vsim quit
# End time: 13:34:31 on Feb 24,2024, Elapsed time: 0:02:48
# Errors: 0, Warnings: 7
# vsim quit 
# Start time: 13:34:31 on Feb 24,2024
# ** Error: (vsim-3170) Could not find 'quit'.
#         Searched libraries:
#             /home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/modelsim/work
# Error loading design
# End time: 13:34:31 on Feb 24,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of fp_add.v was successful.
# Compile of fp_mult.v was successful.
# Compile of fp_sub.v was successful.
# Compile of tb.v was successful.
# Compile of cosine.sv was successful.
# Compile of engine.sv was successful.
# Compile of packer.sv was successful.
# Compile of unpacker.sv was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_add_0002.vhd was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_mult_0002.vhd was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_sub_0002.vhd was successful.
# Compile of top.sv was successful.
# 18 compiles, 0 failed with no errors.
vsim work.tb
# vsim work.tb 
# Start time: 13:34:45 on Feb 24,2024
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.fp_mult
# Loading work.fp_sub
# Loading work.cosine
# Loading work.unpacker
# Loading work.packer
# Loading work.fp_add
# Loading work.engine
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
add wave -position insertpoint  \
sim:/tb/dut/clk \
sim:/tb/dut/clk_en \
sim:/tb/dut/reset \
sim:/tb/dut/x \
sim:/tb/dut/result \
sim:/tb/dut/x_2_delay_line \
sim:/tb/dut/x_2_s \
sim:/tb/dut/x_128 \
sim:/tb/dut/angle \
sim:/tb/dut/cos_angle \
sim:/tb/dut/half_x_delay_line \
sim:/tb/dut/half_x_s \
sim:/tb/dut/x_2_cos
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
run
force -freeze sim:/tb/dut/reset 0 0
force -freeze sim:/tb/dut/clk_en 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# input: 437f0000,result: 00000000
# Compile of fp_add.v was successful.
# Compile of fp_mult.v was successful.
# Compile of fp_sub.v was successful.
# Compile of tb.v was successful.
# Compile of cosine.sv was successful.
# Compile of engine.sv was successful.
# Compile of packer.sv was successful.
# Compile of unpacker.sv was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_add_0002.vhd was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_mult_0002.vhd was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_sub_0002.vhd was successful.
# Compile of top.sv was successful.
# 18 compiles, 0 failed with no errors.
# Compile of fp_add.v was successful.
# Compile of fp_mult.v was successful.
# Compile of fp_sub.v was successful.
# Compile of tb.v was successful.
# Compile of cosine.sv was successful.
# Compile of engine.sv was successful.
# Compile of packer.sv was successful.
# Compile of unpacker.sv was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_add_0002.vhd was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_mult_0002.vhd was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_sub_0002.vhd was successful.
# Compile of top.sv was successful.
# 18 compiles, 0 failed with no errors.
# Compile of fp_add.v was successful.
# Compile of fp_mult.v was successful.
# Compile of fp_sub.v was successful.
# Compile of tb.v was successful.
# Compile of cosine.sv was successful.
# Compile of engine.sv was successful.
# Compile of packer.sv was successful.
# Compile of unpacker.sv was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_add_0002.vhd was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_mult_0002.vhd was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of fp_sub_0002.vhd was successful.
# Compile of top.sv was successful.
# 18 compiles, 0 failed with no errors.
vsim quit
# End time: 13:39:51 on Feb 24,2024, Elapsed time: 0:05:06
# Errors: 0, Warnings: 7
# vsim quit 
# Start time: 13:39:51 on Feb 24,2024
# ** Error: (vsim-3170) Could not find 'quit'.
#         Searched libraries:
#             /home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/modelsim/work
# Error loading design
# End time: 13:39:52 on Feb 24,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.tb
# vsim work.tb 
# Start time: 13:39:59 on Feb 24,2024
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.fp_mult
# Loading work.fp_sub
# Loading work.cosine
# Loading work.unpacker
# Loading work.packer
# Loading work.fp_add
# Loading work.engine
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
add wave -position insertpoint  \
sim:/tb/dut/clk \
sim:/tb/dut/clk_en \
sim:/tb/dut/reset \
sim:/tb/dut/x \
sim:/tb/dut/result \
sim:/tb/dut/x_2_delay_line \
sim:/tb/dut/x_2_s \
sim:/tb/dut/x_128 \
sim:/tb/dut/angle \
sim:/tb/dut/cos_angle \
sim:/tb/dut/half_x_delay_line \
sim:/tb/dut/half_x_s \
sim:/tb/dut/x_2_cos
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
run
force -freeze sim:/tb/dut/clk_en 1 0
force -freeze sim:/tb/dut/reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# input: 437f0000,result: 00000000
run
run
run
run
run
force -freeze sim:/tb/dut/clk_en 0 0
run
run
run
