
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Tue Feb 18 00:24:03 2025
Host:		ieng6-ece-19.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> restoreDesign /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat fullchip
exclude_path_collection 0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Tue Feb 18 00:25:55 2025
viaInitial ends at Tue Feb 18 00:25:55 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.41min, fe_real=1.90min, fe_mem=469.2M) ***
*** Begin netlist parsing (mem=469.2M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.v.gz'

*** Memory Usage v#1 (Current mem = 481.207M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=481.2M) ***
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1752 modules.
** info: there are 30596 stdCell insts.

*** Memory Usage v#1 (Current mem = 551.789M, initial mem = 149.258M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
Stripe will break at block ring.
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:00:26.2, real=0:01:55, peak res=322.6M, current mem=687.4M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=339.3M, current mem=705.7M)
Current (total cpu=0:00:26.3, real=0:01:55, peak res=339.3M, current mem=705.7M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Reading floorplan file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.fp.gz (mem = 713.7M).
*info: reset 32651 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 960800 954400)
 ... processed partition successfully.
There are 198 nets with weight being set
There are 490 nets with bottomPreferredRoutingLayer being set
There are 198 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 713.7M) ***
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.place.gz" ...
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.3 real=0:00:00.0 mem=724.5M) ***
Total net length = 4.581e+05 (2.053e+05 2.528e+05) (ext = 2.277e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Reading routing file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Mon Feb 17 22:56:14 2025 Format: 15.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 32529 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.4 real=0:00:00.0 mem=759.2M) ***
Reading DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.def.gz', current time is Tue Feb 18 00:25:59 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.def.gz' is parsed, current time is Tue Feb 18 00:25:59 2025.
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/fullchip.congmap.gz ...
'set_default_switching_activity' finished successfully.
Extracting original clock gating for clk... 
  clock_tree clk contains 5024 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 2231 warning(s), 2 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 797.75 (MB), peak = 797.76 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Estimated cell power/ground rail width = 0.365 um
Begin checking placement ... (start mem=923.7M, init mem=940.9M)
Overlapping with other instance:	39160
Orientation Violation:	30710
*info: Placed = 61515          (Fixed = 93)
*info: Unplaced = 0           
Placement Density:99.08%(208558/210495)
Finished checkPlace (cpu: total=0:00:00.9, vio checks=0:00:00.2; mem=962.9M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (94) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=962.9M) ***
#Start route 198 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Feb 18 00:26:16 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory4_reg_45_ connects to NET core_instance/CTS_189 at location ( 42.300 248.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/Q_reg_45_ connects to NET core_instance/CTS_189 at location ( 39.700 246.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/Q_reg_21_ connects to NET core_instance/CTS_189 at location ( 44.900 246.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory2_reg_45_ connects to NET core_instance/CTS_189 at location ( 47.100 241.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory2_reg_16_ connects to NET core_instance/CTS_189 at location ( 43.700 239.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory0_reg_45_ connects to NET core_instance/CTS_189 at location ( 38.900 242.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory5_reg_16_ connects to NET core_instance/CTS_189 at location ( 33.300 239.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/Q_reg_59_ connects to NET core_instance/CTS_189 at location ( 24.100 241.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory6_reg_45_ connects to NET core_instance/CTS_189 at location ( 31.900 241.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory7_reg_16_ connects to NET core_instance/CTS_189 at location ( 39.700 241.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory1_reg_59_ connects to NET core_instance/CTS_189 at location ( 48.500 266.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory1_reg_53_ connects to NET core_instance/CTS_189 at location ( 42.700 268.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/Q_reg_53_ connects to NET core_instance/CTS_189 at location ( 40.300 264.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory6_reg_59_ connects to NET core_instance/CTS_189 at location ( 43.300 263.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory4_reg_59_ connects to NET core_instance/CTS_189 at location ( 40.900 257.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory2_reg_59_ connects to NET core_instance/CTS_189 at location ( 38.700 261.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory1_reg_51_ connects to NET core_instance/CTS_189 at location ( 36.700 270.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory7_reg_59_ connects to NET core_instance/CTS_189 at location ( 36.900 270.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory6_reg_51_ connects to NET core_instance/CTS_189 at location ( 33.900 274.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory5_reg_51_ connects to NET core_instance/CTS_189 at location ( 28.700 273.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/CTS_189 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_187 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_186 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_185 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_183 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_177 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_172 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_171 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_170 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_169 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_168 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_167 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_163 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_160 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_159 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_157 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_153 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_151 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_149 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32649 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_10507. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9823. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10336. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_9824. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10010 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10012 core_instance/psum_mem_instance/FE_OFC422_n480. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_9839. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10015 FILLER_10191. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_9484. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10017 FILLER_10703. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10019 core_instance/psum_mem_instance/memory7_reg_65_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10020 FILLER_9840. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10022 core_instance/psum_mem_instance/memory0_reg_76_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10023 FILLER_10024. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10026 core_instance/psum_mem_instance/memory7_reg_71_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9854. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9661. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10028 FILLER_10710. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 25839 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 899.98 (MB), peak = 927.48 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 354.120 189.090 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 354.120 187.290 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 345.120 183.690 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 360.920 201.690 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 353.920 192.690 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 352.920 181.890 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 349.675 190.710 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 360.475 196.110 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 350.075 192.510 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 349.475 187.110 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 360.675 197.910 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 361.320 187.290 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 358.120 189.090 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 351.675 194.310 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 358.675 185.310 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 346.075 188.910 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 344.675 196.110 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 360.475 194.310 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 351.675 196.110 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 358.675 183.510 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#92 routed nets are extracted.
#    91 (0.28%) extracted nets are partially routed.
#2 routed nets are imported.
#104 (0.32%) nets are without wires.
#32453 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32651.
#
#Number of eco nets is 91
#
#Start data preparation...
#
#Data preparation is done on Tue Feb 18 00:26:26 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Feb 18 00:26:27 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.33%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.15%
#  Metal 4        V        2084         318       25440     0.62%
#  Metal 5        H        2385           0       25440     0.00%
#  Metal 6        V        2402           0       25440     0.00%
#  Metal 7        H         596           0       25440     0.00%
#  Metal 8        V         600           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  15076       2.51%  203520    11.80%
#
#  198 nets (0.61%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 905.26 (MB), peak = 927.48 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 942.05 (MB), peak = 942.15 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 946.01 (MB), peak = 946.06 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 126 (skipped).
#Total number of nets with skipped attribute = 32327 (skipped).
#Total number of routable nets = 198.
#Total number of nets in the design = 32651.
#
#192 routable nets have only global wires.
#6 routable nets have only detail routed wires.
#32327 skipped nets have only detail routed wires.
#192 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                192               0  
#------------------------------------------------
#        Total                192               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                198                372           31955  
#-------------------------------------------------------------------
#        Total                198                372           31955  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 198
#Total wire length = 34986 um.
#Total half perimeter of net bounding box = 10739 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 525 um.
#Total wire length on LAYER M3 = 19935 um.
#Total wire length on LAYER M4 = 14370 um.
#Total wire length on LAYER M5 = 138 um.
#Total wire length on LAYER M6 = 15 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15098
#Total number of multi-cut vias = 68 (  0.5%)
#Total number of single cut vias = 15030 ( 99.5%)
#Up-Via Summary (total 15098):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5294 ( 98.7%)        68 (  1.3%)       5362
#  Metal 2        4635 (100.0%)         0 (  0.0%)       4635
#  Metal 3        5009 (100.0%)         0 (  0.0%)       5009
#  Metal 4          90 (100.0%)         0 (  0.0%)         90
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                15030 ( 99.5%)        68 (  0.5%)      15098 
#
#Total number of involved priority nets 192
#Maximum src to sink distance for priority net 476.0
#Average of max src_to_sink distance for priority net 55.3
#Average of ave src_to_sink distance for priority net 33.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 946.11 (MB), peak = 946.12 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 909.90 (MB), peak = 946.12 (MB)
#Start Track Assignment.
#Done with 1723 horizontal wires in 2 hboxes and 838 vertical wires in 2 hboxes.
#Done with 29 horizontal wires in 2 hboxes and 7 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 198
#Total wire length = 36404 um.
#Total half perimeter of net bounding box = 10739 um.
#Total wire length on LAYER M1 = 1304 um.
#Total wire length on LAYER M2 = 526 um.
#Total wire length on LAYER M3 = 19911 um.
#Total wire length on LAYER M4 = 14476 um.
#Total wire length on LAYER M5 = 171 um.
#Total wire length on LAYER M6 = 15 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14803
#Total number of multi-cut vias = 68 (  0.5%)
#Total number of single cut vias = 14735 ( 99.5%)
#Up-Via Summary (total 14803):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5159 ( 98.7%)        68 (  1.3%)       5227
#  Metal 2        4499 (100.0%)         0 (  0.0%)       4499
#  Metal 3        4988 (100.0%)         0 (  0.0%)       4988
#  Metal 4          87 (100.0%)         0 (  0.0%)         87
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                14735 ( 99.5%)        68 (  0.5%)      14803 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 923.34 (MB), peak = 946.12 (MB)
#
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 41.49 (MB)
#Total memory = 923.38 (MB)
#Peak memory = 946.12 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.7% of the total area was rechecked for DRC, and 68.7% required routing.
#    number of violations = 20
#
#    By Layer and Type :
#	          Short   CutSpc   CShort   Totals
#	M1           17        1        1       19
#	M2            1        0        0        1
#	Totals       18        1        1       20
#3997 out of 61515 instances need to be verified(marked ipoed).
#61.5% of the total area is being checked for drcs
#61.5% of the total area was checked
#    number of violations = 20
#
#    By Layer and Type :
#	          Short   CutSpc   CShort   Totals
#	M1           17        1        1       19
#	M2            1        0        0        1
#	Totals       18        1        1       20
#cpu time = 00:00:53, elapsed time = 00:00:53, memory = 964.26 (MB), peak = 965.27 (MB)
#start 1st optimization iteration ...
#    number of violations = 7
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            1        1        5        7
#	Totals        1        1        5        7
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 930.11 (MB), peak = 965.27 (MB)
#start 2nd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 934.78 (MB), peak = 965.27 (MB)
#start 3rd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 935.02 (MB), peak = 965.27 (MB)
#start 4th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	M1            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 935.17 (MB), peak = 965.27 (MB)
#start 5th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	M1            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 935.17 (MB), peak = 965.27 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 198
#Total wire length = 29419 um.
#Total half perimeter of net bounding box = 10739 um.
#Total wire length on LAYER M1 = 88 um.
#Total wire length on LAYER M2 = 5116 um.
#Total wire length on LAYER M3 = 14999 um.
#Total wire length on LAYER M4 = 9194 um.
#Total wire length on LAYER M5 = 6 um.
#Total wire length on LAYER M6 = 15 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12415
#Total number of multi-cut vias = 179 (  1.4%)
#Total number of single cut vias = 12236 ( 98.6%)
#Up-Via Summary (total 12415):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5237 ( 96.7%)       179 (  3.3%)       5416
#  Metal 2        4290 (100.0%)         0 (  0.0%)       4290
#  Metal 3        2705 (100.0%)         0 (  0.0%)       2705
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                12236 ( 98.6%)       179 (  1.4%)      12415 
#
#Total number of DRC violations = 3
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 3
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:00:55
#Elapsed time = 00:00:55
#Increased memory = -7.62 (MB)
#Total memory = 915.76 (MB)
#Peak memory = 965.27 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:55
#Elapsed time = 00:00:55
#Increased memory = -7.62 (MB)
#Total memory = 915.76 (MB)
#Peak memory = 965.27 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:08
#Elapsed time = 00:01:08
#Increased memory = 43.34 (MB)
#Total memory = 881.32 (MB)
#Peak memory = 965.27 (MB)
#Number of warnings = 113
#Total number of warnings = 115
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Feb 18 00:27:24 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Feb 18 00:27:24 2025
#
#Generating timing data, please wait...
#32525 total nets, 198 already routed, 198 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1294.45 CPU=0:00:03.8 REAL=0:00:04.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 956.68 (MB), peak = 1038.21 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_9749.tif.gz ...
#Read in timing information for 243 ports, 30596 instances from timing file .timing_file_9749.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32649 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 25839 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#364/32525 = 1% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 960.10 (MB), peak = 1038.21 (MB)
#Merging special wires...
#Number of eco nets is 790
#
#Start data preparation...
#
#Data preparation is done on Tue Feb 18 00:27:37 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Feb 18 00:27:38 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.33%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.15%
#  Metal 4        V        2084         318       25440     0.62%
#  Metal 5        H        2385           0       25440     0.00%
#  Metal 6        V        2402           0       25440     0.00%
#  Metal 7        H         596           0       25440     0.00%
#  Metal 8        V         600           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  15076       2.51%  203520    11.80%
#
#  198 nets (0.61%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 964.55 (MB), peak = 1038.21 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 966.90 (MB), peak = 1038.21 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1070.97 (MB), peak = 1071.00 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1076.97 (MB), peak = 1091.09 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 126 (skipped).
#Total number of routable nets = 32525.
#Total number of nets in the design = 32651.
#
#31653 routable nets have only global wires.
#872 routable nets have only detail routed wires.
#372 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#198 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                372           31281  
#------------------------------------------------
#        Total                372           31281  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                198                372           31955  
#-------------------------------------------------------------------
#        Total                198                372           31955  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     21(0.68%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.68%)
#   Metal 2    441(1.76%)    151(0.60%)     28(0.11%)      8(0.03%)   (2.50%)
#   Metal 3      1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4     12(0.05%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.05%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    475(0.26%)    151(0.08%)     28(0.02%)      8(0.00%)   (0.37%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
#  Overflow after GR: 0.03% H + 0.63% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 198
#Total wire length = 522757 um.
#Total half perimeter of net bounding box = 496059 um.
#Total wire length on LAYER M1 = 94 um.
#Total wire length on LAYER M2 = 150468 um.
#Total wire length on LAYER M3 = 199830 um.
#Total wire length on LAYER M4 = 110463 um.
#Total wire length on LAYER M5 = 24174 um.
#Total wire length on LAYER M6 = 1395 um.
#Total wire length on LAYER M7 = 13389 um.
#Total wire length on LAYER M8 = 22944 um.
#Total number of vias = 191634
#Total number of multi-cut vias = 179 (  0.1%)
#Total number of single cut vias = 191455 ( 99.9%)
#Up-Via Summary (total 191634):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      101290 ( 99.8%)       179 (  0.2%)     101469
#  Metal 2       64370 (100.0%)         0 (  0.0%)      64370
#  Metal 3       13840 (100.0%)         0 (  0.0%)      13840
#  Metal 4        4384 (100.0%)         0 (  0.0%)       4384
#  Metal 5        2777 (100.0%)         0 (  0.0%)       2777
#  Metal 6        2710 (100.0%)         0 (  0.0%)       2710
#  Metal 7        2084 (100.0%)         0 (  0.0%)       2084
#-----------------------------------------------------------
#               191455 ( 99.9%)       179 (  0.1%)     191634 
#
#Max overcon = 11 tracks.
#Total overcon = 0.37%.
#Worst layer Gcell overcon rate = 0.05%.
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1076.97 (MB), peak = 1091.09 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 987.45 (MB), peak = 1091.09 (MB)
#Start Track Assignment.
#Done with 38358 horizontal wires in 2 hboxes and 36356 vertical wires in 2 hboxes.
#Done with 7270 horizontal wires in 2 hboxes and 6829 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 198
#Total wire length = 549813 um.
#Total half perimeter of net bounding box = 496059 um.
#Total wire length on LAYER M1 = 20605 um.
#Total wire length on LAYER M2 = 148438 um.
#Total wire length on LAYER M3 = 207270 um.
#Total wire length on LAYER M4 = 110938 um.
#Total wire length on LAYER M5 = 24537 um.
#Total wire length on LAYER M6 = 1406 um.
#Total wire length on LAYER M7 = 13564 um.
#Total wire length on LAYER M8 = 23054 um.
#Total number of vias = 191634
#Total number of multi-cut vias = 179 (  0.1%)
#Total number of single cut vias = 191455 ( 99.9%)
#Up-Via Summary (total 191634):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      101290 ( 99.8%)       179 (  0.2%)     101469
#  Metal 2       64370 (100.0%)         0 (  0.0%)      64370
#  Metal 3       13840 (100.0%)         0 (  0.0%)      13840
#  Metal 4        4384 (100.0%)         0 (  0.0%)       4384
#  Metal 5        2777 (100.0%)         0 (  0.0%)       2777
#  Metal 6        2710 (100.0%)         0 (  0.0%)       2710
#  Metal 7        2084 (100.0%)         0 (  0.0%)       2084
#-----------------------------------------------------------
#               191455 ( 99.9%)       179 (  0.1%)     191634 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1009.19 (MB), peak = 1091.09 (MB)
#
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 54.08 (MB)
#Total memory = 1009.19 (MB)
#Peak memory = 1091.09 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 10156
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          545      150     1812      158     3322      628      168     6783
#	M2         1495      913      923        0        0        0       41     3372
#	M3            1        0        0        0        0        0        0        1
#	Totals     2041     1063     2735      158     3322      628      209    10156
#cpu time = 00:05:32, elapsed time = 00:05:32, memory = 1081.29 (MB), peak = 1091.09 (MB)
#start 1st optimization iteration ...
#    completing 10% with 9901 violations
#    cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1081.23 (MB), peak = 1091.09 (MB)
#    completing 20% with 9628 violations
#    cpu time = 00:02:08, elapsed time = 00:02:08, memory = 1089.98 (MB), peak = 1100.96 (MB)
#    completing 30% with 9442 violations
#    cpu time = 00:02:58, elapsed time = 00:02:58, memory = 1084.21 (MB), peak = 1100.96 (MB)
#    completing 40% with 9233 violations
#    cpu time = 00:03:55, elapsed time = 00:03:55, memory = 1085.82 (MB), peak = 1100.96 (MB)
#    completing 50% with 8973 violations
#    cpu time = 00:05:06, elapsed time = 00:05:06, memory = 1091.74 (MB), peak = 1146.62 (MB)
#    completing 60% with 8853 violations
#    cpu time = 00:06:06, elapsed time = 00:06:06, memory = 1084.86 (MB), peak = 1146.62 (MB)
#    completing 70% with 8561 violations
#    cpu time = 00:07:09, elapsed time = 00:07:09, memory = 1113.10 (MB), peak = 1153.48 (MB)
#    completing 80% with 8404 violations
#    cpu time = 00:08:07, elapsed time = 00:08:07, memory = 1116.37 (MB), peak = 1153.48 (MB)
#    completing 90% with 8275 violations
#    cpu time = 00:08:45, elapsed time = 00:08:45, memory = 1086.13 (MB), peak = 1153.48 (MB)
#    completing 100% with 8149 violations
#    cpu time = 00:09:26, elapsed time = 00:09:26, memory = 1158.84 (MB), peak = 1159.01 (MB)
#    number of violations = 8149
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          846      260     2915      986      348        0      207     5562
#	M2          784      738      688        8       30      182       59     2489
#	M3           14        6       50        1        1       10        7       89
#	M4            1        0        3        0        0        1        2        7
#	M5            0        0        1        0        0        0        1        2
#	Totals     1645     1004     3657      995      379      193      276     8149
#cpu time = 00:09:27, elapsed time = 00:09:27, memory = 1159.01 (MB), peak = 1159.01 (MB)
#start 2nd optimization iteration ...
#    completing 10% with 8064 violations
#    cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1111.88 (MB), peak = 1159.01 (MB)
#    completing 20% with 8038 violations
#    cpu time = 00:01:04, elapsed time = 00:01:04, memory = 1110.74 (MB), peak = 1159.01 (MB)
#    completing 30% with 7934 violations
#    cpu time = 00:01:49, elapsed time = 00:01:49, memory = 1115.47 (MB), peak = 1159.01 (MB)
#    completing 40% with 7849 violations
#    cpu time = 00:02:38, elapsed time = 00:02:39, memory = 1106.92 (MB), peak = 1159.01 (MB)
#    completing 50% with 7761 violations
#    cpu time = 00:03:27, elapsed time = 00:03:27, memory = 1115.11 (MB), peak = 1159.01 (MB)
#    completing 60% with 7660 violations
#    cpu time = 00:04:22, elapsed time = 00:04:22, memory = 1111.71 (MB), peak = 1159.01 (MB)
#    completing 70% with 7545 violations
#    cpu time = 00:05:14, elapsed time = 00:05:15, memory = 1105.90 (MB), peak = 1159.01 (MB)
#    completing 80% with 7444 violations
#    cpu time = 00:05:54, elapsed time = 00:05:54, memory = 1083.50 (MB), peak = 1159.01 (MB)
#    completing 90% with 7352 violations
#    cpu time = 00:06:48, elapsed time = 00:06:48, memory = 1132.35 (MB), peak = 1159.01 (MB)
#    completing 100% with 7291 violations
#    cpu time = 00:07:35, elapsed time = 00:07:35, memory = 1085.27 (MB), peak = 1159.01 (MB)
#    number of violations = 7291
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          741      114     2783      904      260        0      199     5001
#	M2          780      576      590        9       29      152       66     2202
#	M3            9        3       52        0        0       19        5       88
#	Totals     1530      693     3425      913      289      171      270     7291
#cpu time = 00:07:35, elapsed time = 00:07:35, memory = 1085.27 (MB), peak = 1159.01 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 198
#Total wire length = 562607 um.
#Total half perimeter of net bounding box = 496059 um.
#Total wire length on LAYER M1 = 2395 um.
#Total wire length on LAYER M2 = 153306 um.
#Total wire length on LAYER M3 = 205776 um.
#Total wire length on LAYER M4 = 137391 um.
#Total wire length on LAYER M5 = 30195 um.
#Total wire length on LAYER M6 = 3226 um.
#Total wire length on LAYER M7 = 9912 um.
#Total wire length on LAYER M8 = 20406 um.
#Total number of vias = 227711
#Total number of multi-cut vias = 2110 (  0.9%)
#Total number of single cut vias = 225601 ( 99.1%)
#Up-Via Summary (total 227711):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      106610 ( 99.1%)      1013 (  0.9%)     107623
#  Metal 2       90769 (100.0%)         0 (  0.0%)      90769
#  Metal 3       21198 (100.0%)         0 (  0.0%)      21198
#  Metal 4        4500 (100.0%)         0 (  0.0%)       4500
#  Metal 5         350 ( 24.2%)      1097 ( 75.8%)       1447
#  Metal 6        1203 (100.0%)         0 (  0.0%)       1203
#  Metal 7         971 (100.0%)         0 (  0.0%)        971
#-----------------------------------------------------------
#               225601 ( 99.1%)      2110 (  0.9%)     227711 
#
#Total number of DRC violations = 7291
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 5001
#Total number of violations on LAYER M2 = 2202
#Total number of violations on LAYER M3 = 88
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:22:35
#Elapsed time = 00:22:35
#Increased memory = 7.80 (MB)
#Total memory = 1016.99 (MB)
#Peak memory = 1159.01 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Feb 18 00:50:35 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1018.98 (MB), peak = 1159.01 (MB)
#
#Start Post Route Wire Spread.
#Done with 6040 horizontal wires in 3 hboxes and 5256 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 198
#Total wire length = 567280 um.
#Total half perimeter of net bounding box = 496059 um.
#Total wire length on LAYER M1 = 2395 um.
#Total wire length on LAYER M2 = 153987 um.
#Total wire length on LAYER M3 = 207883 um.
#Total wire length on LAYER M4 = 138853 um.
#Total wire length on LAYER M5 = 30361 um.
#Total wire length on LAYER M6 = 3228 um.
#Total wire length on LAYER M7 = 9996 um.
#Total wire length on LAYER M8 = 20578 um.
#Total number of vias = 227711
#Total number of multi-cut vias = 2110 (  0.9%)
#Total number of single cut vias = 225601 ( 99.1%)
#Up-Via Summary (total 227711):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      106610 ( 99.1%)      1013 (  0.9%)     107623
#  Metal 2       90769 (100.0%)         0 (  0.0%)      90769
#  Metal 3       21198 (100.0%)         0 (  0.0%)      21198
#  Metal 4        4500 (100.0%)         0 (  0.0%)       4500
#  Metal 5         350 ( 24.2%)      1097 ( 75.8%)       1447
#  Metal 6        1203 (100.0%)         0 (  0.0%)       1203
#  Metal 7         971 (100.0%)         0 (  0.0%)        971
#-----------------------------------------------------------
#               225601 ( 99.1%)      2110 (  0.9%)     227711 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1057.00 (MB), peak = 1159.01 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 198
#Total wire length = 567280 um.
#Total half perimeter of net bounding box = 496059 um.
#Total wire length on LAYER M1 = 2395 um.
#Total wire length on LAYER M2 = 153987 um.
#Total wire length on LAYER M3 = 207883 um.
#Total wire length on LAYER M4 = 138853 um.
#Total wire length on LAYER M5 = 30361 um.
#Total wire length on LAYER M6 = 3228 um.
#Total wire length on LAYER M7 = 9996 um.
#Total wire length on LAYER M8 = 20578 um.
#Total number of vias = 227711
#Total number of multi-cut vias = 2110 (  0.9%)
#Total number of single cut vias = 225601 ( 99.1%)
#Up-Via Summary (total 227711):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      106610 ( 99.1%)      1013 (  0.9%)     107623
#  Metal 2       90769 (100.0%)         0 (  0.0%)      90769
#  Metal 3       21198 (100.0%)         0 (  0.0%)      21198
#  Metal 4        4500 (100.0%)         0 (  0.0%)       4500
#  Metal 5         350 ( 24.2%)      1097 ( 75.8%)       1447
#  Metal 6        1203 (100.0%)         0 (  0.0%)       1203
#  Metal 7         971 (100.0%)         0 (  0.0%)        971
#-----------------------------------------------------------
#               225601 ( 99.1%)      2110 (  0.9%)     227711 
#
#
#Start DRC checking..
#    number of violations = 7486
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          756      116     2810      914      273        0      217     5086
#	M2          799      593      659        9       30      153       66     2309
#	M3            9        3       55        0        0       19        5       91
#	Totals     1564      712     3524      923      303      172      288     7486
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1072.14 (MB), peak = 1159.01 (MB)
#CELL_VIEW fullchip,init has 7486 DRC violations
#Total number of DRC violations = 7486
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 5086
#Total number of violations on LAYER M2 = 2309
#Total number of violations on LAYER M3 = 91
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
# Wire spreading introduces 195 DRCs
#
#Start Post Route via swapping..
#    number of violations = 7486
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          756      116     2810      914      273        0      217     5086
#	M2          799      593      659        9       30      153       66     2309
#	M3            9        3       55        0        0       19        5       91
#	Totals     1564      712     3524      923      303      172      288     7486
#cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1023.68 (MB), peak = 1159.01 (MB)
#    number of violations = 7359
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          743      115     2779      899      273        0      212     5021
#	M2          781      564      651        9       30      147       66     2248
#	M3            9        3       55        0        0       18        5       90
#	Totals     1533      682     3485      908      303      165      283     7359
#cpu time = 00:01:13, elapsed time = 00:01:13, memory = 1026.62 (MB), peak = 1159.01 (MB)
#CELL_VIEW fullchip,init has 7359 DRC violations
#Total number of DRC violations = 7359
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 5021
#Total number of violations on LAYER M2 = 2248
#Total number of violations on LAYER M3 = 90
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 198
#Total wire length = 567280 um.
#Total half perimeter of net bounding box = 496059 um.
#Total wire length on LAYER M1 = 2395 um.
#Total wire length on LAYER M2 = 153987 um.
#Total wire length on LAYER M3 = 207883 um.
#Total wire length on LAYER M4 = 138853 um.
#Total wire length on LAYER M5 = 30361 um.
#Total wire length on LAYER M6 = 3228 um.
#Total wire length on LAYER M7 = 9996 um.
#Total wire length on LAYER M8 = 20578 um.
#Total number of vias = 227711
#Total number of multi-cut vias = 142788 ( 62.7%)
#Total number of single cut vias = 84923 ( 37.3%)
#Up-Via Summary (total 227711):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79619 ( 74.0%)     28004 ( 26.0%)     107623
#  Metal 2        4984 (  5.5%)     85785 ( 94.5%)      90769
#  Metal 3         271 (  1.3%)     20927 ( 98.7%)      21198
#  Metal 4          15 (  0.3%)      4485 ( 99.7%)       4500
#  Metal 5           1 (  0.1%)      1446 ( 99.9%)       1447
#  Metal 6          22 (  1.8%)      1181 ( 98.2%)       1203
#  Metal 7          11 (  1.1%)       960 ( 98.9%)        971
#-----------------------------------------------------------
#                84923 ( 37.3%)    142788 ( 62.7%)     227711 
#
#detailRoute Statistics:
#Cpu time = 00:24:15
#Elapsed time = 00:24:16
#Increased memory = 15.70 (MB)
#Total memory = 1024.89 (MB)
#Peak memory = 1159.01 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:24:50
#Elapsed time = 00:24:50
#Increased memory = 87.93 (MB)
#Total memory = 969.27 (MB)
#Peak memory = 1159.01 (MB)
#Number of warnings = 1
#Total number of warnings = 116
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Feb 18 00:52:15 2025
#
#routeDesign: cpu time = 00:25:59, elapsed time = 00:25:59, memory = 969.28 (MB), peak = 1159.01 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=61515 and nets=32651 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9749_ieng6-ece-19.ucsd.edu_ttalapaneni_CKQEig/fullchip_9749_s5oQy6.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1277.0M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1346.9M)
Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1346.9M)
Extracted 30.0007% (CPU Time= 0:00:01.4  MEM= 1346.9M)
Extracted 40.0004% (CPU Time= 0:00:01.6  MEM= 1346.9M)
Extracted 50.0005% (CPU Time= 0:00:01.8  MEM= 1346.9M)
Extracted 60.0006% (CPU Time= 0:00:02.2  MEM= 1350.9M)
Extracted 70.0004% (CPU Time= 0:00:02.6  MEM= 1350.9M)
Extracted 80.0005% (CPU Time= 0:00:03.3  MEM= 1350.9M)
Extracted 90.0006% (CPU Time= 0:00:04.1  MEM= 1350.9M)
Extracted 100% (CPU Time= 0:00:04.8  MEM= 1350.9M)
Number of Extracted Resistors     : 562753
Number of Extracted Ground Cap.   : 549052
Number of Extracted Coupling Cap. : 872140
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1314.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.2  Real Time: 0:00:06.0  MEM: 1314.840M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1299.6M, totSessionCpu=0:26:40 **
#Created 847 library cell signatures
#Created 32651 NETS and 0 SPECIALNETS signatures
#Created 61516 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 999.30 (MB), peak = 1159.01 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 999.31 (MB), peak = 1159.01 (MB)
Begin checking placement ... (start mem=1299.6M, init mem=1299.6M)
Overlapping with other instance:	39103
Orientation Violation:	30710
Placement Blockage Violation:	38
*info: Placed = 61515          (Fixed = 93)
*info: Unplaced = 0           
Placement Density:99.08%(208558/210495)
Finished checkPlace (cpu: total=0:00:00.8, vio checks=0:00:00.2; mem=1299.6M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30596

Instance distribution across the VT partitions:

 LVT : inst = 14539 (47.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14539 (47.5%)

 HVT : inst = 16057 (52.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16057 (52.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=61515 and nets=32651 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9749_ieng6-ece-19.ucsd.edu_ttalapaneni_CKQEig/fullchip_9749_s5oQy6.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1291.6M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1345.4M)
Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1345.4M)
Extracted 30.0007% (CPU Time= 0:00:01.3  MEM= 1345.4M)
Extracted 40.0004% (CPU Time= 0:00:01.5  MEM= 1345.4M)
Extracted 50.0005% (CPU Time= 0:00:01.7  MEM= 1345.4M)
Extracted 60.0006% (CPU Time= 0:00:02.1  MEM= 1349.4M)
Extracted 70.0004% (CPU Time= 0:00:02.5  MEM= 1349.4M)
Extracted 80.0005% (CPU Time= 0:00:03.1  MEM= 1349.4M)
Extracted 90.0006% (CPU Time= 0:00:03.9  MEM= 1349.4M)
Extracted 100% (CPU Time= 0:00:04.6  MEM= 1349.4M)
Number of Extracted Resistors     : 562753
Number of Extracted Ground Cap.   : 549052
Number of Extracted Coupling Cap. : 872140
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1329.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.9  Real Time: 0:00:06.0  MEM: 1329.434M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.9 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:00:06.3 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:06.3 real=0:00:06.0 totSessionCpu=0:00:06.3 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32651,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1420.29 CPU=0:00:07.3 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_9749_ieng6-ece-19.ucsd.edu_ttalapaneni_CKQEig/.AAE_Uv5TAk/.AAE_9749/waveform.data...
*** CDM Built up (cpu=0:00:08.2  real=0:00:08.0  mem= 1420.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32651,  5.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1396.33 CPU=0:00:01.7 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1396.3M) ***
*** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:12.0 totSessionCpu=0:27:08 mem=1396.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=1396.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1396.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1396.3M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1396.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.304  | -0.304  | -0.147  |
|           TNS (ns):|-234.486 |-229.551 | -4.935  |
|    Violating Paths:|  1863   |  1733   |   130   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.602%
       (99.080% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:30, mem = 1310.6M, totSessionCpu=0:27:08 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
**INFO: Start fixing DRV (Mem = 1375.35M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 198 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.30 |          0|          0|          0|  99.08  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.30 |          0|          0|          0|  99.08  |   0:00:00.0|    1615.2M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 198 constrained nets 
Layer 7 has 292 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1615.2M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 1497.7M, totSessionCpu=0:27:15 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1497.71M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1497.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1497.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1507.7M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1507.7M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1497.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.304  | -0.304  | -0.147  |
|           TNS (ns):|-234.486 |-229.551 | -4.935  |
|    Violating Paths:|  1863   |  1733   |   130   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.602%
       (99.080% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1507.7M
**optDesign ... cpu = 0:00:36, real = 0:00:37, mem = 1497.7M, totSessionCpu=0:27:16 **
*** Timing NOT met, worst failing slack is -0.304
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in WNS mode
Info: 198 clock nets excluded from IPO operation.
*info: 198 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.304 TNS Slack -234.486 Density 99.08
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.304|   -0.304|-229.551| -234.486|    99.08%|   0:00:00.0| 1584.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.289|   -0.289|-228.325| -233.260|    99.08%|   0:00:00.0| 1592.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.278|   -0.278|-227.360| -232.295|    99.08%|   0:00:00.0| 1593.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.278|   -0.278|-226.606| -231.541|    99.09%|   0:00:02.0| 1595.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.278|   -0.278|-226.567| -231.502|    99.09%|   0:00:00.0| 1597.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 7 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.237|   -0.237|-237.489| -245.900|    99.11%|   0:00:12.0| 1645.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.237|   -0.237|-235.038| -243.448|    99.11%|   0:00:01.0| 1645.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.237|   -0.237|-234.912| -243.323|    99.11%|   0:00:00.0| 1645.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.228|   -0.228|-235.886| -245.566|    99.11%|   0:00:09.0| 1656.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.228|   -0.228|-232.504| -242.184|    99.11%|   0:00:00.0| 1656.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.228|   -0.228|-232.441| -242.121|    99.12%|   0:00:00.0| 1656.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.228|   -0.228|-232.441| -242.121|    99.12%|   0:00:00.0| 1656.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:24.4 real=0:00:24.0 mem=1656.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.190|   -0.228|  -9.681| -242.121|    99.12%|   0:00:00.0| 1656.2M|   WC_VIEW|  default| out[28]                                            |
|  -0.190|   -0.228|  -9.681| -242.121|    99.12%|   0:00:00.0| 1656.2M|   WC_VIEW|  default| out[28]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1656.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.6 real=0:00:24.0 mem=1656.2M) ***
** GigaOpt Optimizer WNS Slack -0.228 TNS Slack -242.121 Density 99.12
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 43 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 208 constrained nets 
Layer 7 has 295 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:25.0 real=0:00:25.0 mem=1656.2M) ***
*** Starting refinePlace (0:27:46 mem=1637.1M) ***
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1637.1MB
*** Finished refinePlace (0:27:46 mem=1637.1M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 208 clock nets excluded from IPO operation.
*info: 208 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.228 TNS Slack -242.107 Density 99.13
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.228|   -0.228|-232.426| -242.107|    99.13%|   0:00:00.0| 1654.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.228|   -0.228|-229.133| -238.814|    99.13%|   0:00:03.0| 1654.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.228|   -0.228|-228.065| -237.745|    99.13%|   0:00:01.0| 1654.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.228|   -0.228|-223.992| -233.673|    99.14%|   0:00:02.0| 1654.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.228|   -0.228|-220.223| -229.903|    99.14%|   0:00:01.0| 1654.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.228|   -0.228|-220.205| -229.885|    99.15%|   0:00:01.0| 1654.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.228|   -0.228|-220.173| -229.853|    99.15%|   0:00:00.0| 1654.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.228|   -0.228|-215.832| -225.512|    99.15%|   0:00:01.0| 1654.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_44_/D                             |
|  -0.228|   -0.228|-215.762| -225.442|    99.15%|   0:00:00.0| 1654.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_44_/D                             |
|  -0.228|   -0.228|-215.436| -225.116|    99.15%|   0:00:01.0| 1654.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_63_/D                             |
|  -0.228|   -0.228|-211.617| -221.298|    99.15%|   0:00:01.0| 1654.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.228|   -0.228|-210.384| -220.065|    99.15%|   0:00:00.0| 1654.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 12 and inserted 21 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.229|   -0.229|-192.508| -211.615|    99.15%|   0:00:10.0| 1684.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_30_/D                             |
|  -0.229|   -0.229|-192.480| -211.587|    99.15%|   0:00:00.0| 1684.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_43_/D                             |
|  -0.229|   -0.229|-192.321| -211.428|    99.16%|   0:00:01.0| 1684.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_44_/D                             |
|  -0.229|   -0.229|-192.036| -211.142|    99.16%|   0:00:00.0| 1684.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.229|   -0.229|-191.275| -210.382|    99.16%|   0:00:01.0| 1684.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_59_/D                             |
|  -0.229|   -0.229|-191.256| -210.363|    99.16%|   0:00:00.0| 1684.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_59_/D                             |
|  -0.229|   -0.229|-189.565| -208.672|    99.16%|   0:00:01.0| 1684.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_44_/D                             |
|  -0.229|   -0.229|-189.136| -208.242|    99.16%|   0:00:00.0| 1684.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_7_/D                            |
|  -0.229|   -0.229|-188.956| -208.063|    99.16%|   0:00:00.0| 1684.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_56_/D                           |
|  -0.229|   -0.229|-188.112| -207.219|    99.16%|   0:00:01.0| 1684.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_30_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 7 and inserted 17 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.231|   -0.231|-180.951| -199.978|    99.16%|   0:00:09.0| 1695.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.231|   -0.231|-180.616| -199.643|    99.16%|   0:00:00.0| 1695.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.231|   -0.231|-180.456| -199.482|    99.17%|   0:00:01.0| 1695.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_24_/D                           |
|  -0.231|   -0.231|-180.402| -199.429|    99.17%|   0:00:00.0| 1695.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.231|   -0.231|-180.265| -199.291|    99.17%|   0:00:00.0| 1695.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_53_/D                           |
|  -0.231|   -0.231|-179.929| -198.956|    99.17%|   0:00:01.0| 1695.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_33_/D                           |
|  -0.231|   -0.231|-179.904| -198.931|    99.17%|   0:00:00.0| 1695.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_52_/D                           |
|  -0.231|   -0.231|-179.905| -198.931|    99.17%|   0:00:00.0| 1695.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:35.8 real=0:00:36.0 mem=1695.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.197|   -0.231| -19.027| -198.931|    99.17%|   0:00:00.0| 1695.6M|   WC_VIEW|  default| out[35]                                            |
|  -0.197|   -0.231| -18.842| -198.747|    99.17%|   0:00:00.0| 1695.6M|   WC_VIEW|  default| out[78]                                            |
|  -0.197|   -0.231| -18.758| -198.663|    99.17%|   0:00:00.0| 1695.6M|   WC_VIEW|  default| out[89]                                            |
|  -0.197|   -0.231| -18.719| -198.624|    99.18%|   0:00:01.0| 1695.6M|   WC_VIEW|  default| out[121]                                           |
|  -0.197|   -0.231| -18.673| -198.577|    99.18%|   0:00:00.0| 1695.6M|   WC_VIEW|  default| out[125]                                           |
|  -0.197|   -0.231| -18.644| -198.549|    99.18%|   0:00:00.0| 1695.6M|   WC_VIEW|  default| out[20]                                            |
|  -0.197|   -0.231| -18.518| -198.423|    99.18%|   0:00:00.0| 1695.6M|   WC_VIEW|  default| out[148]                                           |
|  -0.197|   -0.231| -18.518| -198.423|    99.18%|   0:00:00.0| 1695.6M|   WC_VIEW|  default| out[35]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1695.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.9 real=0:00:37.0 mem=1695.6M) ***
** GigaOpt Optimizer WNS Slack -0.231 TNS Slack -198.423 Density 99.18
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 43 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 246 constrained nets 
Layer 7 has 297 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:37.4 real=0:00:37.0 mem=1695.6M) ***
*** Starting refinePlace (0:28:29 mem=1676.6M) ***
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1676.6MB
*** Finished refinePlace (0:28:29 mem=1676.6M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1556.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1556.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1564.1M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1564.1M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.231  | -0.231  | -0.197  |
|           TNS (ns):|-198.438 |-179.912 | -18.526 |
|    Violating Paths:|  1752   |  1592   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.750%
       (99.228% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1564.1M
Info: 246 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1289.01MB/1289.01MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1294.13MB/1294.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1294.17MB/1294.17MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-18 00:54:16 (2025-Feb-18 08:54:16 GMT)
2025-Feb-18 00:54:16 (2025-Feb-18 08:54:16 GMT): 10%
2025-Feb-18 00:54:16 (2025-Feb-18 08:54:16 GMT): 20%
2025-Feb-18 00:54:16 (2025-Feb-18 08:54:16 GMT): 30%
2025-Feb-18 00:54:16 (2025-Feb-18 08:54:16 GMT): 40%
2025-Feb-18 00:54:16 (2025-Feb-18 08:54:16 GMT): 50%
2025-Feb-18 00:54:16 (2025-Feb-18 08:54:16 GMT): 60%
2025-Feb-18 00:54:16 (2025-Feb-18 08:54:16 GMT): 70%
2025-Feb-18 00:54:16 (2025-Feb-18 08:54:16 GMT): 80%
2025-Feb-18 00:54:16 (2025-Feb-18 08:54:16 GMT): 90%

Finished Levelizing
2025-Feb-18 00:54:16 (2025-Feb-18 08:54:16 GMT)

Starting Activity Propagation
2025-Feb-18 00:54:16 (2025-Feb-18 08:54:16 GMT)
2025-Feb-18 00:54:16 (2025-Feb-18 08:54:16 GMT): 10%
2025-Feb-18 00:54:17 (2025-Feb-18 08:54:17 GMT): 20%

Finished Activity Propagation
2025-Feb-18 00:54:17 (2025-Feb-18 08:54:17 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1300.40MB/1300.40MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-18 00:54:17 (2025-Feb-18 08:54:17 GMT)
 ... Calculating switching power
2025-Feb-18 00:54:17 (2025-Feb-18 08:54:17 GMT): 10%
2025-Feb-18 00:54:17 (2025-Feb-18 08:54:17 GMT): 20%
2025-Feb-18 00:54:17 (2025-Feb-18 08:54:17 GMT): 30%
2025-Feb-18 00:54:17 (2025-Feb-18 08:54:17 GMT): 40%
2025-Feb-18 00:54:18 (2025-Feb-18 08:54:18 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-18 00:54:18 (2025-Feb-18 08:54:18 GMT): 60%
2025-Feb-18 00:54:19 (2025-Feb-18 08:54:19 GMT): 70%
2025-Feb-18 00:54:19 (2025-Feb-18 08:54:19 GMT): 80%
2025-Feb-18 00:54:20 (2025-Feb-18 08:54:20 GMT): 90%

Finished Calculating power
2025-Feb-18 00:54:20 (2025-Feb-18 08:54:20 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1300.89MB/1300.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1300.89MB/1300.89MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1300.92MB/1300.92MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-18 00:54:20 (2025-Feb-18 08:54:20 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.43214266 	   65.2045%
Total Switching Power:      42.80729715 	   33.4551%
Total Leakage Power:         1.71517645 	    1.3405%
Total Power:               127.95461630
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.36       3.022      0.3215        45.7       35.72
Macro                                  0           0       0.359       0.359      0.2806
IO                                     0           0           0           0           0
Combinational                      36.37       31.79       1.002       69.16       54.05
Clock (Combinational)              4.711       7.995     0.03236       12.74       9.955
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              83.43       42.81       1.715         128         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      83.43       42.81       1.715         128         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.711       7.995     0.03236       12.74       9.955
-----------------------------------------------------------------------------------------
Total                              4.711       7.995     0.03236       12.74       9.955
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_8 (CKBD16): 	    0.1513
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1350 (FA1D4): 	 0.0002651
* 		Total Cap: 	2.07015e-10 F
* 		Total instances in design: 61604
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 30919
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1306.58MB/1306.58MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.231  TNS Slack -198.438 Density 99.23
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.23%|        -|  -0.231|-198.438|   0:00:00.0| 1834.9M|
|    99.06%|     1005|  -0.231|-197.990|   0:00:20.0| 1834.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.231  TNS Slack -197.990 Density 99.06
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 246 constrained nets 
Layer 7 has 297 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:21.3) (real = 0:00:21.0) **
*** Starting refinePlace (0:28:58 mem=1791.0M) ***
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1791.0MB
*** Finished refinePlace (0:28:58 mem=1791.0M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Running setup recovery post routing.
**optDesign ... cpu = 0:02:18, real = 0:02:19, mem = 1556.4M, totSessionCpu=0:28:58 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1556.36M, totSessionCpu=0:28:59 .
**optDesign ... cpu = 0:02:19, real = 0:02:20, mem = 1556.4M, totSessionCpu=0:28:59 **

Info: 246 clock nets excluded from IPO operation.
Info: 246 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.231|   -0.231|-197.990| -197.990|    99.06%|   0:00:00.0| 1707.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1707.2M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1707.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 246 constrained nets 
Layer 7 has 297 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1355.25MB/1355.25MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1355.25MB/1355.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1355.25MB/1355.25MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-18 00:54:48 (2025-Feb-18 08:54:48 GMT)
2025-Feb-18 00:54:48 (2025-Feb-18 08:54:48 GMT): 10%
2025-Feb-18 00:54:48 (2025-Feb-18 08:54:48 GMT): 20%
2025-Feb-18 00:54:48 (2025-Feb-18 08:54:48 GMT): 30%
2025-Feb-18 00:54:48 (2025-Feb-18 08:54:48 GMT): 40%
2025-Feb-18 00:54:48 (2025-Feb-18 08:54:48 GMT): 50%
2025-Feb-18 00:54:48 (2025-Feb-18 08:54:48 GMT): 60%
2025-Feb-18 00:54:49 (2025-Feb-18 08:54:49 GMT): 70%
2025-Feb-18 00:54:49 (2025-Feb-18 08:54:49 GMT): 80%
2025-Feb-18 00:54:49 (2025-Feb-18 08:54:49 GMT): 90%

Finished Levelizing
2025-Feb-18 00:54:49 (2025-Feb-18 08:54:49 GMT)

Starting Activity Propagation
2025-Feb-18 00:54:49 (2025-Feb-18 08:54:49 GMT)
2025-Feb-18 00:54:49 (2025-Feb-18 08:54:49 GMT): 10%
2025-Feb-18 00:54:49 (2025-Feb-18 08:54:49 GMT): 20%

Finished Activity Propagation
2025-Feb-18 00:54:50 (2025-Feb-18 08:54:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1355.25MB/1355.25MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-18 00:54:50 (2025-Feb-18 08:54:50 GMT)
 ... Calculating switching power
2025-Feb-18 00:54:50 (2025-Feb-18 08:54:50 GMT): 10%
2025-Feb-18 00:54:50 (2025-Feb-18 08:54:50 GMT): 20%
2025-Feb-18 00:54:50 (2025-Feb-18 08:54:50 GMT): 30%
2025-Feb-18 00:54:50 (2025-Feb-18 08:54:50 GMT): 40%
2025-Feb-18 00:54:50 (2025-Feb-18 08:54:50 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-18 00:54:51 (2025-Feb-18 08:54:51 GMT): 60%
2025-Feb-18 00:54:51 (2025-Feb-18 08:54:51 GMT): 70%
2025-Feb-18 00:54:52 (2025-Feb-18 08:54:52 GMT): 80%
2025-Feb-18 00:54:52 (2025-Feb-18 08:54:52 GMT): 90%

Finished Calculating power
2025-Feb-18 00:54:53 (2025-Feb-18 08:54:53 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1355.25MB/1355.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1355.25MB/1355.25MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1355.25MB/1355.25MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-18 00:54:53 (2025-Feb-18 08:54:53 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.09123958 	   65.2523%
Total Switching Power:      42.54248347 	   33.4090%
Total Leakage Power:         1.70467535 	    1.3387%
Total Power:               127.33839842
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.39       3.017      0.3215       45.72       35.91
Macro                                  0           0       0.359       0.359      0.2819
IO                                     0           0           0           0           0
Combinational                         36       31.53      0.9918       68.52       53.81
Clock (Combinational)              4.711       7.995     0.03236       12.74          10
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              83.09       42.54       1.705       127.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      83.09       42.54       1.705       127.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.711       7.995     0.03236       12.74          10
-----------------------------------------------------------------------------------------
Total                              4.711       7.995     0.03236       12.74          10
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_8 (CKBD16): 	    0.1513
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1350 (FA1D4): 	 0.0002651
* 		Total Cap: 	2.06203e-10 F
* 		Total instances in design: 61604
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 30919
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1355.25MB/1355.25MB)

*** Finished Leakage Power Optimization (cpu=0:00:33, real=0:00:32, mem=1556.36M, totSessionCpu=0:29:09).
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
**ERROR: (IMPOPT-310):	Design density (99.06%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 545
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 545
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:29:10 mem=1556.4M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 32740,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.1 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_9749_ieng6-ece-19.ucsd.edu_ttalapaneni_CKQEig/.AAE_Uv5TAk/.AAE_9749/waveform.data...
*** CDM Built up (cpu=0:00:08.0  real=0:00:08.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32740,  0.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.9 real=0:00:11.0 totSessionCpu=0:00:18.2 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:12.2 real=0:00:12.0 totSessionCpu=0:00:18.2 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [55176 node(s), 73011 edge(s), 1 view(s)] (fixHold) cpu=0:00:14.1 real=0:00:14.0 totSessionCpu=0:00:20.1 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_9749_ieng6-ece-19.ucsd.edu_ttalapaneni_CKQEig/coe_eosdata_DtzBug/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:13.2 real=0:00:15.0 totSessionCpu=0:29:23 mem=1556.4M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1556.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1564.4M
Loading timing data from /tmp/innovus_temp_9749_ieng6-ece-19.ucsd.edu_ttalapaneni_CKQEig/coe_eosdata_DtzBug/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1564.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1564.4M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1564.4M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.231  | -0.231  | -0.197  |
|           TNS (ns):|-197.991 |-179.466 | -18.526 |
|    Violating Paths:|  1752   |  1592   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.379  | -0.139  | -0.379  |
|           TNS (ns):|-215.125 | -8.121  |-209.892 |
|    Violating Paths:|  1518   |   198   |  1387   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.583%
       (99.061% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:02:45, real = 0:02:48, mem = 1564.4M, totSessionCpu=0:29:25 **
*info: Run optDesign holdfix with 1 thread.
Info: 246 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:16.3 real=0:00:18.0 totSessionCpu=0:29:26 mem=1697.9M density=99.061% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3789
      TNS :    -215.1270
      #VP :         1518
  Density :      99.061%
------------------------------------------------------------------------------------------
 cpu=0:00:16.8 real=0:00:19.0 totSessionCpu=0:29:26 mem=1697.9M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3789
      TNS :    -215.1270
      #VP :         1518
  Density :      99.061%
------------------------------------------------------------------------------------------
 cpu=0:00:17.0 real=0:00:19.0 totSessionCpu=0:29:27 mem=1697.9M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:17.2 real=0:00:19.0 totSessionCpu=0:29:27 mem=1697.9M density=99.061% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 2565 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:17.4 real=0:00:19.0 totSessionCpu=0:29:27 mem=1697.9M density=99.061%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -0.231 ns
Total 0 nets layer assigned (1.6).
GigaOpt: setting up router preferences
        design wns: -0.2307
        slack threshold: 1.1893
GigaOpt: 8 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 974 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.231 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -0.2307
        slack threshold: 1.1893
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 974 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1633.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1633.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1633.6M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1633.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.231  | -0.231  | -0.197  |
|           TNS (ns):|-197.991 |-179.466 | -18.526 |
|    Violating Paths:|  1752   |  1592   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.583%
       (99.061% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1633.6M
**optDesign ... cpu = 0:02:52, real = 0:02:54, mem = 1507.6M, totSessionCpu=0:29:32 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Feb 18 00:55:17 2025
#
#WARNING (NRIG-44) Imported NET mem_in[63] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[22] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[14] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/psum_mem_instance/U74 connects to NET inst[10] at location ( 37.100 59.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A3 of INST core_instance/psum_mem_instance/U315 connects to NET inst[10] at location ( 35.700 55.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/psum_mem_instance/U10 connects to NET inst[10] at location ( 35.100 57.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET inst[10] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/psum_mem_instance/U315 connects to NET inst[9] at location ( 35.300 56.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET inst[9] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/psum_mem_instance/U315 connects to NET inst[8] at location ( 34.900 56.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET inst[8] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/psum_mem_instance/Q_reg_156_ connects to NET out[156] at location ( 328.700 22.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[156] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/psum_mem_instance/Q_reg_145_ connects to NET out[145] at location ( 307.700 21.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[145] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/psum_mem_instance/Q_reg_142_ connects to NET out[142] at location ( 298.700 26.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[142] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/psum_mem_instance/Q_reg_133_ connects to NET out[133] at location ( 287.700 39.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[133] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/psum_mem_instance/Q_reg_125_ connects to NET out[125] at location ( 271.500 47.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[125] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/psum_mem_instance/Q_reg_114_ connects to NET out[114] at location ( 250.900 34.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[114] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/psum_mem_instance/Q_reg_58_ connects to NET out[58] at location ( 132.700 23.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[58] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/psum_mem_instance/Q_reg_45_ connects to NET out[45] at location ( 118.700 39.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[45] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/psum_mem_instance/Q_reg_32_ connects to NET out[32] at location ( 175.300 37.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[32] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/psum_mem_instance/Q_reg_26_ connects to NET out[26] at location ( 154.500 23.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[26] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/psum_mem_instance/Q_reg_14_ connects to NET out[14] at location ( 58.700 26.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET out[14] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC3948_CTS_165 connects to NET core_instance/FE_USKN3976_CTS_165 at location ( 287.900 162.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN3976_CTS_165 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L2_5 connects to NET core_instance/FE_USKN3975_CTS_165 at location ( 285.300 161.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN3975_CTS_165 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC3948_CTS_165 connects to NET core_instance/FE_USKN3948_CTS_165 at location ( 286.700 162.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN3948_CTS_165 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_18 connects to NET core_instance/CTS_194 at location ( 215.300 327.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 90 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 242
#  Number of instances deleted (including moved) = 2690
#  Number of instances resized = 911
#  Number of instances with same cell size swap = 16
#  Number of instances with different orientation = 4
#  Number of instances with pin swaps = 4
#  Total number of placement changes (moved instances are counted twice) = 3847
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32738 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_10507. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9823. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10336. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_9824. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10010 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10012 core_instance/psum_mem_instance/FE_OFC422_n480. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_9839. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10015 FILLER_10191. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_9484. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10017 FILLER_10703. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10019 core_instance/psum_mem_instance/memory7_reg_65_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10020 FILLER_9840. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10022 core_instance/psum_mem_instance/memory0_reg_76_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10023 FILLER_10024. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10026 core_instance/psum_mem_instance/memory7_reg_71_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9854. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9661. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10028 FILLER_10710. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 25715 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#974/32614 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1219.98 (MB), peak = 1380.50 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 353.200 163.800 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 358.720 169.310 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 169.720 208.910 ) on M1 for NET core_instance/CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 302.520 199.900 ) on M1 for NET core_instance/CTS_160. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 301.120 199.900 ) on M1 for NET core_instance/CTS_160. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 284.975 156.700 ) on M1 for NET core_instance/CTS_161. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 288.400 158.800 ) on M1 for NET core_instance/CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 218.650 163.595 ) on M1 for NET core_instance/CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 362.000 180.400 ) on M1 for NET core_instance/CTS_166. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 407.050 242.795 ) on M1 for NET core_instance/CTS_166. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 285.000 162.200 ) on M1 for NET core_instance/CTS_166. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 105.995 155.000 ) on M1 for NET core_instance/CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 96.960 140.500 ) on M1 for NET core_instance/CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 95.600 140.800 ) on M1 for NET core_instance/CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 147.405 187.400 ) on M1 for NET core_instance/CTS_184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 157.405 189.000 ) on M1 for NET core_instance/CTS_184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 210.180 328.000 ) on M1 for NET core_instance/CTS_194. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 235.695 183.880 ) on M1 for NET core_instance/FE_OCPN3790_array_out_86_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 148.355 423.100 ) on M1 for NET core_instance/FE_OCPN3792_array_out_45_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 247.755 432.100 ) on M1 for NET core_instance/FE_OCPN3797_array_out_85_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4535_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1568. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n616. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[46]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PSN17_n1336. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2317_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5379_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1245. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1320. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n293. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 9 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1525_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1595. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4017_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[47]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 9 dangling wires/vias in the fully routed NET core_instance/ofifo_inst/col_idx_0__fifo_instance/n7. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/psum_mem_instance/n787. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#2850 routed nets are extracted.
#    1621 (4.95%) extracted nets are partially routed.
#29659 routed nets are imported.
#105 (0.32%) nets are without wires.
#126 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32740.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 1621
#
#Start data preparation...
#
#Data preparation is done on Tue Feb 18 00:55:27 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Feb 18 00:55:28 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.34%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.15%
#  Metal 4        V        2084         318       25440     0.62%
#  Metal 5        H        2385           0       25440     0.00%
#  Metal 6        V        2402           0       25440     0.00%
#  Metal 7        H         596           0       25440     0.00%
#  Metal 8        V         600           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  15076       2.51%  203520    11.80%
#
#  254 nets (0.78%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1223.71 (MB), peak = 1380.50 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1224.88 (MB), peak = 1380.50 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1271.52 (MB), peak = 1380.50 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1271.70 (MB), peak = 1380.50 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 126 (skipped).
#Total number of routable nets = 32614.
#Total number of nets in the design = 32740.
#
#1677 routable nets have only global wires.
#30937 routable nets have only detail routed wires.
#174 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#456 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 92                 82            1503  
#-------------------------------------------------------------------
#        Total                 92                 82            1503  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                254                376           31984  
#-------------------------------------------------------------------
#        Total                254                376           31984  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     15(0.06%)      1(0.00%)   (0.06%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     15(0.01%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 254
#Total wire length = 568105 um.
#Total half perimeter of net bounding box = 497244 um.
#Total wire length on LAYER M1 = 2363 um.
#Total wire length on LAYER M2 = 153901 um.
#Total wire length on LAYER M3 = 208382 um.
#Total wire length on LAYER M4 = 139242 um.
#Total wire length on LAYER M5 = 30358 um.
#Total wire length on LAYER M6 = 3226 um.
#Total wire length on LAYER M7 = 10026 um.
#Total wire length on LAYER M8 = 20607 um.
#Total number of vias = 227743
#Total number of multi-cut vias = 142279 ( 62.5%)
#Total number of single cut vias = 85464 ( 37.5%)
#Up-Via Summary (total 227743):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79630 ( 74.1%)     27810 ( 25.9%)     107440
#  Metal 2        5303 (  5.8%)     85506 ( 94.2%)      90809
#  Metal 3         402 (  1.9%)     20911 ( 98.1%)      21313
#  Metal 4          40 (  0.9%)      4477 ( 99.1%)       4517
#  Metal 5          21 (  1.4%)      1440 ( 98.6%)       1461
#  Metal 6          43 (  3.5%)      1176 ( 96.5%)       1219
#  Metal 7          25 (  2.5%)       959 ( 97.5%)        984
#-----------------------------------------------------------
#                85464 ( 37.5%)    142279 ( 62.5%)     227743 
#
#Total number of involved priority nets 87
#Maximum src to sink distance for priority net 457.2
#Average of max src_to_sink distance for priority net 45.5
#Average of ave src_to_sink distance for priority net 33.2
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1271.70 (MB), peak = 1380.50 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1245.48 (MB), peak = 1380.50 (MB)
#Start Track Assignment.
#Done with 157 horizontal wires in 2 hboxes and 163 vertical wires in 2 hboxes.
#Done with 8 horizontal wires in 2 hboxes and 12 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 254
#Total wire length = 568301 um.
#Total half perimeter of net bounding box = 497244 um.
#Total wire length on LAYER M1 = 2467 um.
#Total wire length on LAYER M2 = 153921 um.
#Total wire length on LAYER M3 = 208438 um.
#Total wire length on LAYER M4 = 139249 um.
#Total wire length on LAYER M5 = 30358 um.
#Total wire length on LAYER M6 = 3226 um.
#Total wire length on LAYER M7 = 10030 um.
#Total wire length on LAYER M8 = 20612 um.
#Total number of vias = 227701
#Total number of multi-cut vias = 142279 ( 62.5%)
#Total number of single cut vias = 85422 ( 37.5%)
#Up-Via Summary (total 227701):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79615 ( 74.1%)     27810 ( 25.9%)     107425
#  Metal 2        5287 (  5.8%)     85506 ( 94.2%)      90793
#  Metal 3         400 (  1.9%)     20911 ( 98.1%)      21311
#  Metal 4          38 (  0.8%)      4477 ( 99.2%)       4515
#  Metal 5          19 (  1.3%)      1440 ( 98.7%)       1459
#  Metal 6          40 (  3.3%)      1176 ( 96.7%)       1216
#  Metal 7          23 (  2.3%)       959 ( 97.7%)        982
#-----------------------------------------------------------
#                85422 ( 37.5%)    142279 ( 62.5%)     227701 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1303.68 (MB), peak = 1380.50 (MB)
#
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 82.93 (MB)
#Total memory = 1303.68 (MB)
#Peak memory = 1380.50 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.6% of the total area was rechecked for DRC, and 57.4% required routing.
#    number of violations = 7656
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          843      133     2815      151      989      242       86     5259
#	M2          852      633      618       42       10       25      137     2317
#	M3            7        3       45        5        0        0       20       80
#	Totals     1702      769     3478      198      999      267      243     7656
#1157 out of 61604 instances need to be verified(marked ipoed).
#40.5% of the total area is being checked for drcs
#40.5% of the total area was checked
#    number of violations = 8331
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1         1008      164     2999      253     1029      244      107     5804
#	M2          895      689      642       42       11       25      143     2447
#	M3            7        3       45        5        0        0       20       80
#	Totals     1910      856     3686      300     1040      269      270     8331
#cpu time = 00:01:34, elapsed time = 00:01:34, memory = 1302.57 (MB), peak = 1380.50 (MB)
#start 1st optimization iteration ...
#    completing 10% with 8342 violations
#    cpu time = 00:01:03, elapsed time = 00:01:03, memory = 1364.07 (MB), peak = 1384.86 (MB)
#    completing 20% with 8427 violations
#    cpu time = 00:02:11, elapsed time = 00:02:11, memory = 1360.96 (MB), peak = 1402.92 (MB)
#    completing 30% with 8319 violations
#    cpu time = 00:02:53, elapsed time = 00:02:53, memory = 1361.24 (MB), peak = 1402.92 (MB)
#    completing 40% with 8329 violations
#    cpu time = 00:03:47, elapsed time = 00:03:47, memory = 1400.45 (MB), peak = 1419.14 (MB)
#    completing 50% with 8264 violations
#    cpu time = 00:04:33, elapsed time = 00:04:33, memory = 1361.88 (MB), peak = 1419.14 (MB)
#    completing 60% with 8244 violations
#    cpu time = 00:05:18, elapsed time = 00:05:18, memory = 1361.89 (MB), peak = 1419.14 (MB)
#    completing 70% with 8229 violations
#    cpu time = 00:06:06, elapsed time = 00:06:06, memory = 1345.47 (MB), peak = 1419.14 (MB)
#    completing 80% with 8212 violations
#    cpu time = 00:06:52, elapsed time = 00:06:52, memory = 1340.24 (MB), peak = 1419.14 (MB)
#    completing 90% with 8278 violations
#    cpu time = 00:07:44, elapsed time = 00:07:44, memory = 1339.10 (MB), peak = 1419.14 (MB)
#    completing 100% with 8341 violations
#    cpu time = 00:08:27, elapsed time = 00:08:27, memory = 1347.08 (MB), peak = 1419.14 (MB)
#    number of violations = 8341
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1         1021      336     3200      828      297        0      224     5906
#	M2          731      598      650        7       31      162       91     2270
#	M3           26       14       72        1        0       17       31      161
#	M4            1        0        1        0        0        0        2        4
#	Totals     1779      948     3923      836      328      179      348     8341
#    number of process antenna violations = 3
#cpu time = 00:08:27, elapsed time = 00:08:27, memory = 1347.14 (MB), peak = 1419.14 (MB)
#start 2nd optimization iteration ...
#    completing 10% with 8190 violations
#    cpu time = 00:00:50, elapsed time = 00:00:50, memory = 1350.47 (MB), peak = 1419.14 (MB)
#    completing 20% with 8122 violations
#    cpu time = 00:01:47, elapsed time = 00:01:46, memory = 1399.72 (MB), peak = 1419.14 (MB)
#    completing 30% with 8058 violations
#    cpu time = 00:02:50, elapsed time = 00:02:50, memory = 1384.91 (MB), peak = 1428.03 (MB)
#    completing 40% with 7974 violations
#    cpu time = 00:03:50, elapsed time = 00:03:50, memory = 1384.43 (MB), peak = 1428.03 (MB)
#    completing 50% with 7847 violations
#    cpu time = 00:04:47, elapsed time = 00:04:47, memory = 1358.52 (MB), peak = 1428.03 (MB)
#    completing 60% with 7799 violations
#    cpu time = 00:05:43, elapsed time = 00:05:43, memory = 1388.50 (MB), peak = 1428.03 (MB)
#    completing 70% with 7719 violations
#    cpu time = 00:06:54, elapsed time = 00:06:54, memory = 1367.43 (MB), peak = 1428.03 (MB)
#    completing 80% with 7691 violations
#    cpu time = 00:07:48, elapsed time = 00:07:48, memory = 1400.17 (MB), peak = 1428.03 (MB)
#    completing 90% with 7588 violations
#    cpu time = 00:09:10, elapsed time = 00:09:10, memory = 1463.69 (MB), peak = 1463.77 (MB)
#    completing 100% with 7531 violations
#    cpu time = 00:10:31, elapsed time = 00:10:31, memory = 1430.11 (MB), peak = 1463.77 (MB)
#    number of violations = 7531
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          789      105     3101      119      835      270      102     5321
#	M2          747      480      608       49       10       24      197     2115
#	M3           15        9       38        1        1        0       30       94
#	M4            1        0        0        0        0        0        0        1
#	Totals     1552      594     3747      169      846      294      329     7531
#    number of process antenna violations = 14
#cpu time = 00:10:31, elapsed time = 00:10:31, memory = 1430.17 (MB), peak = 1463.77 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 254
#Total wire length = 566118 um.
#Total half perimeter of net bounding box = 497244 um.
#Total wire length on LAYER M1 = 2315 um.
#Total wire length on LAYER M2 = 150528 um.
#Total wire length on LAYER M3 = 207291 um.
#Total wire length on LAYER M4 = 140489 um.
#Total wire length on LAYER M5 = 31048 um.
#Total wire length on LAYER M6 = 3281 um.
#Total wire length on LAYER M7 = 10319 um.
#Total wire length on LAYER M8 = 20847 um.
#Total number of vias = 235847
#Total number of multi-cut vias = 131204 ( 55.6%)
#Total number of single cut vias = 104643 ( 44.4%)
#Up-Via Summary (total 235847):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       85584 ( 79.1%)     22652 ( 20.9%)     108236
#  Metal 2       12816 ( 13.7%)     80838 ( 86.3%)      93654
#  Metal 3        4762 ( 19.6%)     19499 ( 80.4%)      24261
#  Metal 4        1003 ( 18.5%)      4431 ( 81.5%)       5434
#  Metal 5          75 (  4.4%)      1628 ( 95.6%)       1703
#  Metal 6         150 ( 10.7%)      1246 ( 89.3%)       1396
#  Metal 7         253 ( 21.8%)       910 ( 78.2%)       1163
#-----------------------------------------------------------
#               104643 ( 44.4%)    131204 ( 55.6%)     235847 
#
#Total number of DRC violations = 7531
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 5321
#Total number of violations on LAYER M2 = 2115
#Total number of violations on LAYER M3 = 94
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:20:34
#Elapsed time = 00:20:33
#Increased memory = -44.17 (MB)
#Total memory = 1259.50 (MB)
#Peak memory = 1463.77 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Feb 18 01:16:08 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1261.24 (MB), peak = 1463.77 (MB)
#
#Start Post Route Wire Spread.
#Done with 2454 horizontal wires in 3 hboxes and 2532 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 254
#Total wire length = 567854 um.
#Total half perimeter of net bounding box = 497244 um.
#Total wire length on LAYER M1 = 2315 um.
#Total wire length on LAYER M2 = 150754 um.
#Total wire length on LAYER M3 = 208020 um.
#Total wire length on LAYER M4 = 141102 um.
#Total wire length on LAYER M5 = 31129 um.
#Total wire length on LAYER M6 = 3290 um.
#Total wire length on LAYER M7 = 10343 um.
#Total wire length on LAYER M8 = 20900 um.
#Total number of vias = 235847
#Total number of multi-cut vias = 131204 ( 55.6%)
#Total number of single cut vias = 104643 ( 44.4%)
#Up-Via Summary (total 235847):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       85584 ( 79.1%)     22652 ( 20.9%)     108236
#  Metal 2       12816 ( 13.7%)     80838 ( 86.3%)      93654
#  Metal 3        4762 ( 19.6%)     19499 ( 80.4%)      24261
#  Metal 4        1003 ( 18.5%)      4431 ( 81.5%)       5434
#  Metal 5          75 (  4.4%)      1628 ( 95.6%)       1703
#  Metal 6         150 ( 10.7%)      1246 ( 89.3%)       1396
#  Metal 7         253 ( 21.8%)       910 ( 78.2%)       1163
#-----------------------------------------------------------
#               104643 ( 44.4%)    131204 ( 55.6%)     235847 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1302.12 (MB), peak = 1463.77 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 254
#Total wire length = 567854 um.
#Total half perimeter of net bounding box = 497244 um.
#Total wire length on LAYER M1 = 2315 um.
#Total wire length on LAYER M2 = 150754 um.
#Total wire length on LAYER M3 = 208020 um.
#Total wire length on LAYER M4 = 141102 um.
#Total wire length on LAYER M5 = 31129 um.
#Total wire length on LAYER M6 = 3290 um.
#Total wire length on LAYER M7 = 10343 um.
#Total wire length on LAYER M8 = 20900 um.
#Total number of vias = 235847
#Total number of multi-cut vias = 131204 ( 55.6%)
#Total number of single cut vias = 104643 ( 44.4%)
#Up-Via Summary (total 235847):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       85584 ( 79.1%)     22652 ( 20.9%)     108236
#  Metal 2       12816 ( 13.7%)     80838 ( 86.3%)      93654
#  Metal 3        4762 ( 19.6%)     19499 ( 80.4%)      24261
#  Metal 4        1003 ( 18.5%)      4431 ( 81.5%)       5434
#  Metal 5          75 (  4.4%)      1628 ( 95.6%)       1703
#  Metal 6         150 ( 10.7%)      1246 ( 89.3%)       1396
#  Metal 7         253 ( 21.8%)       910 ( 78.2%)       1163
#-----------------------------------------------------------
#               104643 ( 44.4%)    131204 ( 55.6%)     235847 
#
#
#Start Post Route via swapping..
#74.04% of area are rerouted by ECO routing.
#    number of violations = 7658
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          804      105     3141      120      845      277      113     5405
#	M2          760      487      627       51       10       24      199     2158
#	M3           15        9       38        1        1        0       30       94
#	M4            1        0        0        0        0        0        0        1
#	Totals     1580      601     3806      172      856      301      342     7658
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1261.89 (MB), peak = 1463.77 (MB)
#    number of violations = 7566
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          794      105     3102      119      837      273      108     5338
#	M2          749      481      628       51       10       24      191     2134
#	M3           15        9       37        0        1        0       31       93
#	M4            1        0        0        0        0        0        0        1
#	Totals     1559      595     3767      170      848      297      330     7566
#cpu time = 00:01:08, elapsed time = 00:01:07, memory = 1266.97 (MB), peak = 1463.77 (MB)
#CELL_VIEW fullchip,init has 7566 DRC violations
#Total number of DRC violations = 7566
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 12
#Total number of violations on LAYER M1 = 5338
#Total number of violations on LAYER M2 = 2134
#Total number of violations on LAYER M3 = 93
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 254
#Total wire length = 567854 um.
#Total half perimeter of net bounding box = 497244 um.
#Total wire length on LAYER M1 = 2315 um.
#Total wire length on LAYER M2 = 150754 um.
#Total wire length on LAYER M3 = 208020 um.
#Total wire length on LAYER M4 = 141102 um.
#Total wire length on LAYER M5 = 31129 um.
#Total wire length on LAYER M6 = 3290 um.
#Total wire length on LAYER M7 = 10343 um.
#Total wire length on LAYER M8 = 20900 um.
#Total number of vias = 235847
#Total number of multi-cut vias = 152721 ( 64.8%)
#Total number of single cut vias = 83126 ( 35.2%)
#Up-Via Summary (total 235847):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79182 ( 73.2%)     29054 ( 26.8%)     108236
#  Metal 2        3442 (  3.7%)     90212 ( 96.3%)      93654
#  Metal 3         408 (  1.7%)     23853 ( 98.3%)      24261
#  Metal 4          28 (  0.5%)      5406 ( 99.5%)       5434
#  Metal 5           1 (  0.1%)      1702 ( 99.9%)       1703
#  Metal 6          25 (  1.8%)      1371 ( 98.2%)       1396
#  Metal 7          40 (  3.4%)      1123 ( 96.6%)       1163
#-----------------------------------------------------------
#                83126 ( 35.2%)    152721 ( 64.8%)     235847 
#
#detailRoute Statistics:
#Cpu time = 00:21:48
#Elapsed time = 00:21:48
#Increased memory = -38.44 (MB)
#Total memory = 1265.23 (MB)
#Peak memory = 1463.77 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32740 NETS and 0 SPECIALNETS signatures
#Created 61605 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1266.54 (MB), peak = 1463.77 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1266.77 (MB), peak = 1463.77 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:22:06
#Elapsed time = 00:22:06
#Increased memory = -62.19 (MB)
#Total memory = 1210.88 (MB)
#Peak memory = 1463.77 (MB)
#Number of warnings = 101
#Total number of warnings = 218
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Feb 18 01:17:23 2025
#
**optDesign ... cpu = 0:24:58, real = 0:25:00, mem = 1480.1M, totSessionCpu=0:51:38 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=61604 and nets=32740 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9749_ieng6-ece-19.ucsd.edu_ttalapaneni_CKQEig/fullchip_9749_s5oQy6.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1480.1M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1534.0M)
Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 1534.0M)
Extracted 30.0005% (CPU Time= 0:00:01.5  MEM= 1534.0M)
Extracted 40.0004% (CPU Time= 0:00:01.7  MEM= 1534.0M)
Extracted 50.0007% (CPU Time= 0:00:01.9  MEM= 1534.0M)
Extracted 60.0006% (CPU Time= 0:00:02.3  MEM= 1538.0M)
Extracted 70.0005% (CPU Time= 0:00:02.8  MEM= 1538.0M)
Extracted 80.0005% (CPU Time= 0:00:03.5  MEM= 1538.0M)
Extracted 90.0004% (CPU Time= 0:00:04.4  MEM= 1538.0M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 1538.0M)
Number of Extracted Resistors     : 585465
Number of Extracted Ground Cap.   : 569438
Number of Extracted Coupling Cap. : 894948
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1518.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.6  Real Time: 0:00:07.0  MEM: 1518.012M)
**optDesign ... cpu = 0:25:05, real = 0:25:07, mem = 1480.1M, totSessionCpu=0:51:45 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32740,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1575.68 CPU=0:00:07.3 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_9749_ieng6-ece-19.ucsd.edu_ttalapaneni_CKQEig/.AAE_Uv5TAk/.AAE_9749/waveform.data...
*** CDM Built up (cpu=0:00:09.3  real=0:00:09.0  mem= 1575.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32740,  5.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1551.72 CPU=0:00:01.8 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1551.7M) ***
*** Done Building Timing Graph (cpu=0:00:14.3 real=0:00:14.0 totSessionCpu=0:51:59 mem=1551.7M)
**optDesign ... cpu = 0:25:19, real = 0:25:21, mem = 1482.0M, totSessionCpu=0:51:59 **
*** Timing NOT met, worst failing slack is -0.244
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 246 clock nets excluded from IPO operation.
*info: 246 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.244 TNS Slack -199.659 Density 99.06
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.244|   -0.244|-181.935| -199.659|    99.06%|   0:00:00.0| 1720.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.244|   -0.244|-181.935| -199.659|    99.06%|   0:00:01.0| 1720.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_56_/D                             |
|  -0.244|   -0.244|-181.935| -199.659|    99.06%|   0:00:01.0| 1720.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_16_/D                           |
|  -0.244|   -0.244|-181.935| -199.659|    99.06%|   0:00:00.0| 1720.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1720.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=1720.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 246 constrained nets 
Layer 7 has 297 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=1720.8M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:25:26, real = 0:25:27, mem = 1569.8M, totSessionCpu=0:52:06 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1569.82M, totSessionCpu=0:52:06 .
**optDesign ... cpu = 0:25:26, real = 0:25:28, mem = 1569.8M, totSessionCpu=0:52:06 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:25:27, real = 0:25:29, mem = 1569.8M, totSessionCpu=0:52:07 **
** Profile ** Start :  cpu=0:00:00.0, mem=1627.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1627.1M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 32740,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.0 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_9749_ieng6-ece-19.ucsd.edu_ttalapaneni_CKQEig/.AAE_Uv5TAk/.AAE_9749/waveform.data...
*** CDM Built up (cpu=0:00:07.9  real=0:00:08.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32740,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.9 real=0:00:10.0 totSessionCpu=0:00:31.3 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-1:0-6.-1, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:12.4, mem=1627.1M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1571.8M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1571.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.244  | -0.244  | -0.186  |
|           TNS (ns):|-199.659 |-181.935 | -17.724 |
|    Violating Paths:|  1769   |  1609   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.376  | -0.139  | -0.376  |
|           TNS (ns):|-211.980 | -7.843  |-206.938 |
|    Violating Paths:|  1511   |   188   |  1387   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.583%
       (99.061% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1571.8M
**optDesign ... cpu = 0:25:41, real = 0:25:44, mem = 1569.8M, totSessionCpu=0:52:22 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1523.0M, totSessionCpu=0:52:25 **
#Created 847 library cell signatures
#Created 32740 NETS and 0 SPECIALNETS signatures
#Created 61605 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1247.29 (MB), peak = 1463.77 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1247.29 (MB), peak = 1463.77 (MB)
Begin checking placement ... (start mem=1523.0M, init mem=1523.0M)
Overlapping with other instance:	38966
Orientation Violation:	30162
Placement Blockage Violation:	34
*info: Placed = 61604          (Fixed = 83)
*info: Unplaced = 0           
Placement Density:99.06%(208519/210495)
Finished checkPlace (cpu: total=0:00:00.8, vio checks=0:00:00.2; mem=1523.0M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30685

Instance distribution across the VT partitions:

 LVT : inst = 14630 (47.7%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14630 (47.7%)

 HVT : inst = 16055 (52.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16055 (52.3%)

Reporting took 0 sec
All-RC-Corners-Per-Net-In-Memory is turned ON...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=61604 and nets=32740 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9749_ieng6-ece-19.ucsd.edu_ttalapaneni_CKQEig/fullchip_9749_s5oQy6.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1514.9M)
Extracted 10.0006% (CPU Time= 0:00:01.3  MEM= 1568.8M)
Extracted 20.0005% (CPU Time= 0:00:01.5  MEM= 1568.8M)
Extracted 30.0005% (CPU Time= 0:00:01.7  MEM= 1568.8M)
Extracted 40.0004% (CPU Time= 0:00:01.9  MEM= 1568.8M)
Extracted 50.0007% (CPU Time= 0:00:02.1  MEM= 1568.8M)
Extracted 60.0006% (CPU Time= 0:00:02.5  MEM= 1572.8M)
Extracted 70.0005% (CPU Time= 0:00:02.9  MEM= 1572.8M)
Extracted 80.0005% (CPU Time= 0:00:03.5  MEM= 1572.8M)
Extracted 90.0004% (CPU Time= 0:00:04.5  MEM= 1572.8M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 1572.8M)
Number of Extracted Resistors     : 585465
Number of Extracted Ground Cap.   : 569438
Number of Extracted Coupling Cap. : 894948
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1552.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:07.0  MEM: 1552.824M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32740,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1602 CPU=0:00:07.5 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_9749_ieng6-ece-19.ucsd.edu_ttalapaneni_CKQEig/.AAE_Uv5TAk/.AAE_9749/waveform.data...
*** CDM Built up (cpu=0:00:08.4  real=0:00:09.0  mem= 1602.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32740,  5.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1578.04 CPU=0:00:01.8 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1578.0M) ***
*** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=0:52:48 mem=1578.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1578.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1578.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1578.0M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1578.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.244  | -0.244  | -0.186  |
|           TNS (ns):|-199.659 |-181.935 | -17.724 |
|    Violating Paths:|  1769   |  1609   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.583%
       (99.061% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1578.0M
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1482.9M, totSessionCpu=0:52:49 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
**INFO: Start fixing DRV (Mem = 1547.66M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 246 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.24 |          0|          0|          0|  99.06  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.24 |          0|          0|          0|  99.06  |   0:00:00.0|    1789.4M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 246 constrained nets 
Layer 7 has 297 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1789.4M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:32, real = 0:00:31, mem = 1645.7M, totSessionCpu=0:52:57 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1645.72M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1645.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1645.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1655.7M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1655.7M

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=1645.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.244  | -0.244  | -0.186  |
|           TNS (ns):|-199.659 |-181.935 | -17.724 |
|    Violating Paths:|  1769   |  1609   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.583%
       (99.061% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1655.7M
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1645.7M, totSessionCpu=0:52:58 **
** Profile ** Start :  cpu=0:00:00.0, mem=1636.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1636.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1636.2M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1636.2M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.244  | -0.244  | -0.186  |
|           TNS (ns):|-199.659 |-181.935 | -17.724 |
|    Violating Paths:|  1769   |  1609   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.583%
       (99.061% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1636.2M
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1578.9M, totSessionCpu=0:53:00 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Feb 18 01:18:45 2025
#
#WARNING (NRIG-44) Imported NET mem_in[63] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[22] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[14] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances deleted (including moved) = 2537
#  Total number of placement changes (moved instances are counted twice) = 2537
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32738 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_10507. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9823. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10336. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_9824. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10010 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10012 core_instance/psum_mem_instance/FE_OFC422_n480. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_9839. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10015 FILLER_10191. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_9484. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10017 FILLER_10703. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10019 core_instance/psum_mem_instance/memory7_reg_65_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10020 FILLER_9840. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10022 core_instance/psum_mem_instance/memory0_reg_76_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10023 FILLER_10024. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10026 core_instance/psum_mem_instance/memory7_reg_71_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9854. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9661. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10028 FILLER_10710. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 25715 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#974/32614 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1325.68 (MB), peak = 1463.77 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#3 routed nets are extracted.
#32611 routed nets are imported.
#126 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32740.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.93 (MB)
#Total memory = 1325.69 (MB)
#Peak memory = 1463.77 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 7432
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          794      105     3093      119      837      230      107     5285
#	M2          749      476      562       51       10       22      186     2056
#	M3           15        9       34        0        1        0       31       90
#	M4            1        0        0        0        0        0        0        1
#	Totals     1559      590     3689      170      848      252      324     7432
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1327.45 (MB), peak = 1463.77 (MB)
#start 1st optimization iteration ...
#    completing 10% with 7436 violations
#    cpu time = 00:01:02, elapsed time = 00:01:02, memory = 1423.88 (MB), peak = 1463.77 (MB)
#    completing 20% with 7499 violations
#    cpu time = 00:02:04, elapsed time = 00:02:04, memory = 1472.59 (MB), peak = 1474.01 (MB)
#    completing 30% with 7521 violations
#    cpu time = 00:02:44, elapsed time = 00:02:44, memory = 1435.59 (MB), peak = 1474.01 (MB)
#    completing 40% with 7585 violations
#    cpu time = 00:03:33, elapsed time = 00:03:33, memory = 1445.30 (MB), peak = 1474.01 (MB)
#    completing 50% with 7641 violations
#    cpu time = 00:04:13, elapsed time = 00:04:13, memory = 1445.55 (MB), peak = 1474.01 (MB)
#    completing 60% with 7700 violations
#    cpu time = 00:04:54, elapsed time = 00:04:54, memory = 1435.38 (MB), peak = 1474.01 (MB)
#    completing 70% with 7685 violations
#    cpu time = 00:05:41, elapsed time = 00:05:41, memory = 1424.77 (MB), peak = 1474.01 (MB)
#    completing 80% with 7756 violations
#    cpu time = 00:06:24, elapsed time = 00:06:24, memory = 1444.96 (MB), peak = 1474.01 (MB)
#    completing 90% with 7785 violations
#    cpu time = 00:07:09, elapsed time = 00:07:09, memory = 1415.20 (MB), peak = 1474.01 (MB)
#    completing 100% with 7886 violations
#    cpu time = 00:07:51, elapsed time = 00:07:51, memory = 1449.98 (MB), peak = 1474.01 (MB)
#    number of violations = 7886
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          978      304     3123      777      289        0      183     5654
#	M2          686      556      608       10       30      153       62     2105
#	M3           27       10       42        2        0       16       21      118
#	M4            3        0        1        0        0        0        3        7
#	M5            0        0        0        0        0        0        1        1
#	M6            0        0        0        0        0        0        1        1
#	Totals     1694      870     3774      789      319      169      271     7886
#    number of process antenna violations = 12
#cpu time = 00:07:51, elapsed time = 00:07:51, memory = 1449.99 (MB), peak = 1474.01 (MB)
#start 2nd optimization iteration ...
#    completing 10% with 7793 violations
#    cpu time = 00:00:52, elapsed time = 00:00:52, memory = 1429.73 (MB), peak = 1474.01 (MB)
#    completing 20% with 7744 violations
#    cpu time = 00:01:49, elapsed time = 00:01:49, memory = 1475.59 (MB), peak = 1475.78 (MB)
#    completing 30% with 7680 violations
#    cpu time = 00:02:47, elapsed time = 00:02:47, memory = 1456.27 (MB), peak = 1498.36 (MB)
#    completing 40% with 7689 violations
#    cpu time = 00:03:49, elapsed time = 00:03:49, memory = 1460.39 (MB), peak = 1498.36 (MB)
#    completing 50% with 7633 violations
#    cpu time = 00:04:43, elapsed time = 00:04:43, memory = 1444.63 (MB), peak = 1498.36 (MB)
#    completing 60% with 7565 violations
#    cpu time = 00:05:31, elapsed time = 00:05:31, memory = 1432.46 (MB), peak = 1498.36 (MB)
#    completing 70% with 7552 violations
#    cpu time = 00:06:36, elapsed time = 00:06:36, memory = 1464.05 (MB), peak = 1498.36 (MB)
#    completing 80% with 7533 violations
#    cpu time = 00:07:26, elapsed time = 00:07:26, memory = 1434.76 (MB), peak = 1498.36 (MB)
#    completing 90% with 7484 violations
#    cpu time = 00:08:44, elapsed time = 00:08:44, memory = 1530.53 (MB), peak = 1530.75 (MB)
#    completing 100% with 7459 violations
#    cpu time = 00:10:01, elapsed time = 00:10:01, memory = 1485.02 (MB), peak = 1530.75 (MB)
#    number of violations = 7459
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          819      100     3107      807      278        0      195     5306
#	M2          699      457      615       10       29      145       75     2030
#	M3           30        9       38        2        0       18       22      119
#	M4            0        0        1        0        0        0        1        2
#	M5            0        0        0        0        0        0        0        0
#	M6            1        0        0        0        0        0        1        2
#	Totals     1549      566     3761      819      307      163      294     7459
#    number of process antenna violations = 16
#cpu time = 00:10:02, elapsed time = 00:10:02, memory = 1485.03 (MB), peak = 1530.75 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 254
#Total wire length = 567502 um.
#Total half perimeter of net bounding box = 497244 um.
#Total wire length on LAYER M1 = 2283 um.
#Total wire length on LAYER M2 = 150572 um.
#Total wire length on LAYER M3 = 207709 um.
#Total wire length on LAYER M4 = 141007 um.
#Total wire length on LAYER M5 = 31278 um.
#Total wire length on LAYER M6 = 3343 um.
#Total wire length on LAYER M7 = 10378 um.
#Total wire length on LAYER M8 = 20932 um.
#Total number of vias = 236488
#Total number of multi-cut vias = 143438 ( 60.7%)
#Total number of single cut vias = 93050 ( 39.3%)
#Up-Via Summary (total 236488):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       83533 ( 77.1%)     24750 ( 22.9%)     108283
#  Metal 2        6031 (  6.4%)     87734 ( 93.6%)      93765
#  Metal 3        2606 ( 10.6%)     21910 ( 89.4%)      24516
#  Metal 4         669 ( 11.9%)      4939 ( 88.1%)       5608
#  Metal 5          59 (  3.4%)      1680 ( 96.6%)       1739
#  Metal 6          39 (  2.8%)      1370 ( 97.2%)       1409
#  Metal 7         113 (  9.7%)      1055 ( 90.3%)       1168
#-----------------------------------------------------------
#                93050 ( 39.3%)    143438 ( 60.7%)     236488 
#
#Total number of DRC violations = 7459
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 5306
#Total number of violations on LAYER M2 = 2030
#Total number of violations on LAYER M3 = 119
#Total number of violations on LAYER M4 = 2
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 2
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:17:54
#Elapsed time = 00:17:54
#Increased memory = 38.35 (MB)
#Total memory = 1364.04 (MB)
#Peak memory = 1530.75 (MB)
#
#Start Post Route via swapping..
#49.43% of area are rerouted by ECO routing.
#    number of violations = 7575
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          834      101     3142      822      281        0      207     5387
#	M2          714      465      624       10       29      146       75     2063
#	M3           32        9       38        2        0       18       22      121
#	M4            0        0        1        0        0        0        1        2
#	M5            0        0        0        0        0        0        0        0
#	M6            1        0        0        0        0        0        1        2
#	Totals     1581      575     3805      834      310      164      306     7575
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1365.77 (MB), peak = 1530.75 (MB)
#    number of violations = 7497
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          821      100     3117      812      278        0      204     5332
#	M2          702      459      625       10       29      142       73     2040
#	M3           30        9       40        2        0       18       22      121
#	M4            0        0        1        0        0        0        1        2
#	M5            0        0        0        0        0        0        0        0
#	M6            1        0        0        0        0        0        1        2
#	Totals     1554      568     3783      824      307      160      301     7497
#cpu time = 00:01:07, elapsed time = 00:01:07, memory = 1367.87 (MB), peak = 1530.75 (MB)
#CELL_VIEW fullchip,init has 7497 DRC violations
#Total number of DRC violations = 7497
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 18
#Total number of violations on LAYER M1 = 5332
#Total number of violations on LAYER M2 = 2040
#Total number of violations on LAYER M3 = 121
#Total number of violations on LAYER M4 = 2
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 2
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 254
#Total wire length = 567502 um.
#Total half perimeter of net bounding box = 497244 um.
#Total wire length on LAYER M1 = 2283 um.
#Total wire length on LAYER M2 = 150572 um.
#Total wire length on LAYER M3 = 207709 um.
#Total wire length on LAYER M4 = 141007 um.
#Total wire length on LAYER M5 = 31278 um.
#Total wire length on LAYER M6 = 3343 um.
#Total wire length on LAYER M7 = 10378 um.
#Total wire length on LAYER M8 = 20932 um.
#Total number of vias = 236488
#Total number of multi-cut vias = 153806 ( 65.0%)
#Total number of single cut vias = 82682 ( 35.0%)
#Up-Via Summary (total 236488):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79186 ( 73.1%)     29097 ( 26.9%)     108283
#  Metal 2        3022 (  3.2%)     90743 ( 96.8%)      93765
#  Metal 3         381 (  1.6%)     24135 ( 98.4%)      24516
#  Metal 4          25 (  0.4%)      5583 ( 99.6%)       5608
#  Metal 5           1 (  0.1%)      1738 ( 99.9%)       1739
#  Metal 6          22 (  1.6%)      1387 ( 98.4%)       1409
#  Metal 7          45 (  3.9%)      1123 ( 96.1%)       1168
#-----------------------------------------------------------
#                82682 ( 35.0%)    153806 ( 65.0%)     236488 
#
#detailRoute Statistics:
#Cpu time = 00:19:03
#Elapsed time = 00:19:03
#Increased memory = 40.45 (MB)
#Total memory = 1366.13 (MB)
#Peak memory = 1530.75 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32740 NETS and 0 SPECIALNETS signatures
#Created 61605 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1367.44 (MB), peak = 1530.75 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1367.67 (MB), peak = 1530.75 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:19:10
#Elapsed time = 00:19:09
#Increased memory = -45.96 (MB)
#Total memory = 1318.36 (MB)
#Peak memory = 1530.75 (MB)
#Number of warnings = 26
#Total number of warnings = 244
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Feb 18 01:37:54 2025
#
**optDesign ... cpu = 0:19:45, real = 0:19:44, mem = 1563.1M, totSessionCpu=1:12:09 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=61604 and nets=32740 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9749_ieng6-ece-19.ucsd.edu_ttalapaneni_CKQEig/fullchip_9749_s5oQy6.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1563.1M)
Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 1609.0M)
Extracted 20.0004% (CPU Time= 0:00:01.3  MEM= 1609.0M)
Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1609.0M)
Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1609.0M)
Extracted 50.0007% (CPU Time= 0:00:01.9  MEM= 1609.0M)
Extracted 60.0005% (CPU Time= 0:00:02.3  MEM= 1613.0M)
Extracted 70.0004% (CPU Time= 0:00:02.7  MEM= 1613.0M)
Extracted 80.0006% (CPU Time= 0:00:03.4  MEM= 1613.0M)
Extracted 90.0005% (CPU Time= 0:00:04.4  MEM= 1613.0M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 1613.0M)
Number of Extracted Resistors     : 581385
Number of Extracted Ground Cap.   : 565364
Number of Extracted Coupling Cap. : 890044
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1601.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:07.0  MEM: 1601.004M)
**optDesign ... cpu = 0:19:51, real = 0:19:51, mem = 1563.1M, totSessionCpu=1:12:16 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32740,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1658.62 CPU=0:00:07.4 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_9749_ieng6-ece-19.ucsd.edu_ttalapaneni_CKQEig/.AAE_Uv5TAk/.AAE_9749/waveform.data...
*** CDM Built up (cpu=0:00:09.3  real=0:00:09.0  mem= 1658.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32740,  5.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1634.67 CPU=0:00:01.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:01.0  mem= 1634.7M) ***
*** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:14.0 totSessionCpu=1:12:31 mem=1634.7M)
**optDesign ... cpu = 0:20:06, real = 0:20:05, mem = 1565.2M, totSessionCpu=1:12:31 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:20:07, real = 0:20:06, mem = 1565.2M, totSessionCpu=1:12:32 **
** Profile ** Start :  cpu=0:00:00.0, mem=1622.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1622.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1622.4M
** Profile ** Total reports :  cpu=0:00:01.4, mem=1567.2M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1567.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.239  | -0.239  | -0.187  |
|           TNS (ns):|-201.302 |-183.509 | -17.793 |
|    Violating Paths:|  1772   |  1612   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.583%
       (99.061% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1567.2M
**optDesign ... cpu = 0:20:10, real = 0:20:09, mem = 1565.2M, totSessionCpu=1:12:35 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1534.9M, totSessionCpu=1:12:38 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 32740 NETS and 0 SPECIALNETS signatures
#Created 61605 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1312.95 (MB), peak = 1530.75 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1312.95 (MB), peak = 1530.75 (MB)
Begin checking placement ... (start mem=1534.9M, init mem=1534.9M)
Overlapping with other instance:	38966
Orientation Violation:	30162
Placement Blockage Violation:	34
*info: Placed = 61604          (Fixed = 83)
*info: Unplaced = 0           
Placement Density:99.06%(208519/210495)
Finished checkPlace (cpu: total=0:00:00.8, vio checks=0:00:00.2; mem=1534.9M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30685

Instance distribution across the VT partitions:

 LVT : inst = 14630 (47.7%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14630 (47.7%)

 HVT : inst = 16055 (52.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16055 (52.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=61604 and nets=32740 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9749_ieng6-ece-19.ucsd.edu_ttalapaneni_CKQEig/fullchip_9749_s5oQy6.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1524.9M)
Extracted 10.0005% (CPU Time= 0:00:01.2  MEM= 1594.8M)
Extracted 20.0004% (CPU Time= 0:00:01.4  MEM= 1594.8M)
Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1594.8M)
Extracted 40.0005% (CPU Time= 0:00:01.8  MEM= 1594.8M)
Extracted 50.0007% (CPU Time= 0:00:02.0  MEM= 1594.8M)
Extracted 60.0005% (CPU Time= 0:00:02.4  MEM= 1598.8M)
Extracted 70.0004% (CPU Time= 0:00:02.8  MEM= 1598.8M)
Extracted 80.0006% (CPU Time= 0:00:03.5  MEM= 1598.8M)
Extracted 90.0005% (CPU Time= 0:00:04.4  MEM= 1598.8M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 1598.8M)
Number of Extracted Resistors     : 581385
Number of Extracted Ground Cap.   : 565364
Number of Extracted Coupling Cap. : 890044
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1578.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:07.0  MEM: 1578.809M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32740,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1627.98 CPU=0:00:07.3 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_9749_ieng6-ece-19.ucsd.edu_ttalapaneni_CKQEig/.AAE_Uv5TAk/.AAE_9749/waveform.data...
*** CDM Built up (cpu=0:00:08.2  real=0:00:08.0  mem= 1628.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32740,  5.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1604.03 CPU=0:00:01.8 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1604.0M) ***
*** Done Building Timing Graph (cpu=0:00:12.9 real=0:00:13.0 totSessionCpu=1:13:01 mem=1604.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1604.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1604.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1604.0M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1604.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.239  | -0.239  | -0.187  |
|           TNS (ns):|-201.302 |-183.509 | -17.793 |
|    Violating Paths:|  1772   |  1612   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.583%
       (99.061% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1604.0M
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1506.8M, totSessionCpu=1:13:02 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.239
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in WNS mode
Info: 246 clock nets excluded from IPO operation.
*info: 246 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.239 TNS Slack -201.303 Density 99.06
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.239|   -0.239|-183.511| -201.303|    99.06%|   0:00:00.0| 1748.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 6 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.219|   -0.219|-191.504| -210.503|    99.09%|   0:00:15.0| 1770.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.219|   -0.219|-191.464| -210.462|    99.09%|   0:00:00.0| 1770.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.216|   -0.216|-195.862| -215.524|    99.11%|   0:00:11.0| 1783.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_18_/D                             |
|  -0.216|   -0.216|-195.236| -214.898|    99.11%|   0:00:01.0| 1793.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.216|   -0.216|-194.918| -214.579|    99.11%|   0:00:00.0| 1793.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.216|   -0.216|-194.819| -214.480|    99.11%|   0:00:00.0| 1793.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.216|   -0.216|-194.819| -214.480|    99.11%|   0:00:00.0| 1793.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:26.9 real=0:00:27.0 mem=1793.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:26.9 real=0:00:27.0 mem=1793.3M) ***
** GigaOpt Optimizer WNS Slack -0.216 TNS Slack -214.480 Density 99.11
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 47 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 255 constrained nets 
Layer 7 has 300 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:27.6 real=0:00:27.0 mem=1793.3M) ***
*** Starting refinePlace (1:13:38 mem=1782.2M) ***
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1782.2MB
*** Finished refinePlace (1:13:38 mem=1782.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 255 clock nets excluded from IPO operation.
*info: 255 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.216 TNS Slack -214.481 Density 99.12
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.216|   -0.216|-194.820| -214.481|    99.12%|   0:00:00.0| 1800.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.216|   -0.216|-193.614| -213.276|    99.13%|   0:00:04.0| 1800.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_33_/D                             |
|  -0.216|   -0.216|-192.926| -212.587|    99.13%|   0:00:00.0| 1800.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.216|   -0.216|-192.857| -212.519|    99.13%|   0:00:01.0| 1800.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_49_/D                             |
|  -0.216|   -0.216|-192.537| -212.199|    99.13%|   0:00:01.0| 1800.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_60_/D                             |
|  -0.216|   -0.216|-192.114| -211.775|    99.13%|   0:00:00.0| 1800.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_35_/D                             |
|  -0.216|   -0.216|-192.015| -211.677|    99.13%|   0:00:01.0| 1800.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_31_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 5 and inserted 29 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.216|   -0.244|-180.212| -203.640|    99.13%|   0:00:12.0| 1831.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.216|   -0.244|-180.189| -203.616|    99.13%|   0:00:00.0| 1831.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_17_/D                             |
|  -0.216|   -0.244|-180.167| -203.595|    99.13%|   0:00:01.0| 1831.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_44_/D                             |
|  -0.216|   -0.244|-180.089| -203.516|    99.13%|   0:00:00.0| 1831.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_4_/D                            |
|  -0.216|   -0.244|-180.042| -203.470|    99.13%|   0:00:01.0| 1831.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_44_/D                           |
|  -0.216|   -0.244|-180.019| -203.447|    99.13%|   0:00:01.0| 1831.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_63_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 4 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.216|   -0.244|-178.919| -202.346|    99.13%|   0:00:08.0| 1834.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_63_/D                           |
|  -0.216|   -0.244|-178.862| -202.290|    99.13%|   0:00:01.0| 1834.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_33_/D                           |
|  -0.216|   -0.244|-178.780| -202.208|    99.13%|   0:00:00.0| 1834.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_62_/D                           |
|  -0.216|   -0.244|-178.711| -202.139|    99.13%|   0:00:00.0| 1834.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_36_/D                           |
|  -0.216|   -0.244|-178.711| -202.139|    99.13%|   0:00:01.0| 1834.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:31.4 real=0:00:32.0 mem=1834.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:31.5 real=0:00:32.0 mem=1834.4M) ***
** GigaOpt Optimizer WNS Slack -0.244 TNS Slack -202.139 Density 99.13
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 3 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 288 constrained nets 
Layer 7 has 300 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:32.0 real=0:00:32.0 mem=1834.4M) ***
*** Starting refinePlace (1:14:16 mem=1815.4M) ***
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1815.4MB
*** Finished refinePlace (1:14:16 mem=1815.4M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.216 ns
Total 0 nets layer assigned (0.7).
GigaOpt: setting up router preferences
        design wns: -0.2165
        slack threshold: 1.2035
GigaOpt: 3 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 976 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.244 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -0.2439
        slack threshold: 1.1761
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 976 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1810.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1810.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1810.3M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1810.3M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.244  | -0.217  | -0.244  |
|           TNS (ns):|-202.138 |-178.711 | -23.428 |
|    Violating Paths:|  1650   |  1490   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.709%
       (99.187% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1810.3M
**optDesign ... cpu = 0:01:42, real = 0:01:42, mem = 1644.8M, totSessionCpu=1:14:20 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Feb 18 01:40:04 2025
#
#WARNING (NRIG-44) Imported NET mem_in[63] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[22] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[14] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC3955_CTS_162 connects to NET core_instance/FE_USKN3955_CTS_162 at location ( 284.500 172.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN3955_CTS_162 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC3979_CTS_192 connects to NET core_instance/FE_USKN3951_CTS_192 at location ( 79.700 306.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN3951_CTS_192 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_18 connects to NET core_instance/CTS_194 at location ( 209.900 327.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_194 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_27 connects to NET core_instance/CTS_191 at location ( 90.500 198.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_191 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_2_ connects to NET core_instance/CTS_184 at location ( 167.100 210.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_184 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_12 connects to NET core_instance/CTS_162 at location ( 250.300 196.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_162 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_6 connects to NET core_instance/CTS_152 at location ( 363.700 59.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_152 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L4_6 connects to NET core_instance/CTS_149 at location ( 366.700 59.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_149 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U5 connects to NET core_instance/pmem_in[143] at location ( 402.300 55.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/pmem_in[143] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U5 connects to NET core_instance/pmem_in[9] at location ( 50.300 112.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/pmem_in[9] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_ connects to NET core_instance/mac_array_instance/CTS_53 at location ( 123.500 331.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_53 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_12 connects to NET core_instance/mac_array_instance/CTS_49 at location ( 299.500 333.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_7 connects to NET core_instance/mac_array_instance/CTS_49 at location ( 356.900 309.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_49 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/U149 connects to NET core_instance/mac_array_instance/FE_OCPN2494_q_temp_209_ at location ( 287.900 356.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OCPN2494_q_temp_209_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/U70 connects to NET core_instance/mac_array_instance/FE_OFN853_q_temp_113_ at location ( 165.500 340.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OFN853_q_temp_113_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/U148 connects to NET core_instance/mac_array_instance/FE_OFN792_q_temp_219_ at location ( 265.800 354.720 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OFN792_q_temp_219_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/U18 connects to NET core_instance/mac_array_instance/q_temp[269] at location ( 249.500 345.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/q_temp[269] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/U17 connects to NET core_instance/mac_array_instance/q_temp[268] at location ( 234.900 324.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/q_temp[268] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/U68 connects to NET core_instance/mac_array_instance/q_temp[210] at location ( 161.300 376.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/U17 connects to NET core_instance/mac_array_instance/q_temp[204] at location ( 234.100 324.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 91 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 135
#  Number of instances deleted (including moved) = 2582
#  Number of instances resized = 77
#  Number of instances with same cell size swap = 1
#  Number of instances with pin swaps = 1
#  Total number of placement changes (moved instances are counted twice) = 2794
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32828 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_10507. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9823. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10336. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_9824. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10010 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10012 core_instance/psum_mem_instance/FE_OFC422_n480. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_9839. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10015 FILLER_10191. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_9484. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10017 FILLER_10703. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10019 core_instance/psum_mem_instance/memory7_reg_65_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10020 FILLER_9840. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10022 core_instance/psum_mem_instance/memory0_reg_76_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10023 FILLER_10024. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10026 core_instance/psum_mem_instance/memory7_reg_71_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9854. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9661. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10028 FILLER_10710. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 25690 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#976/32704 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1307.99 (MB), peak = 1530.75 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 365.600 59.500 ) on M1 for NET core_instance/CTS_149. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 363.850 59.195 ) on M1 for NET core_instance/CTS_152. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 207.540 181.900 ) on M1 for NET core_instance/CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 250.450 195.995 ) on M1 for NET core_instance/CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 99.360 140.500 ) on M1 for NET core_instance/CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 43.875 111.700 ) on M1 for NET core_instance/CTS_175. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 46.875 120.700 ) on M1 for NET core_instance/CTS_175. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 51.800 93.710 ) on M1 for NET core_instance/CTS_177. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 166.920 210.690 ) on M1 for NET core_instance/CTS_184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 127.675 192.700 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 121.275 185.500 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 132.275 185.500 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 85.380 198.400 ) on M1 for NET core_instance/CTS_191. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 210.050 328.000 ) on M1 for NET core_instance/CTS_194. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 100.350 156.700 ) on M1 for NET core_instance/FE_PSN147_mac_in_10_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 79.420 306.085 ) on M1 for NET core_instance/FE_USKN3951_CTS_192. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 118.960 219.700 ) on M1 for NET core_instance/FE_USKN3952_CTS_184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 284.895 172.900 ) on M1 for NET core_instance/FE_USKN3955_CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 278.110 165.730 ) on M1 for NET core_instance/FE_USKN3965_CTS_156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 67.975 122.500 ) on M1 for NET core_instance/FE_USKN4031_CTS_180. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFN1026_q_temp_440_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#473 routed nets are extracted.
#    330 (1.01%) extracted nets are partially routed.
#32186 routed nets are imported.
#45 (0.14%) nets are without wires.
#126 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32830.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 330
#
#Start data preparation...
#
#Data preparation is done on Tue Feb 18 01:40:10 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Feb 18 01:40:12 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.37%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.15%
#  Metal 4        V        2084         318       25440     0.62%
#  Metal 5        H        2385           0       25440     0.00%
#  Metal 6        V        2402           0       25440     0.00%
#  Metal 7        H         596           0       25440     0.00%
#  Metal 8        V         600           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  15076       2.51%  203520    11.80%
#
#  299 nets (0.91%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1309.94 (MB), peak = 1530.75 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1335.71 (MB), peak = 1530.75 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1335.85 (MB), peak = 1530.75 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 126 (skipped).
#Total number of routable nets = 32704.
#Total number of nets in the design = 32830.
#
#373 routable nets have only global wires.
#32331 routable nets have only detail routed wires.
#99 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#581 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 77                 22             274  
#-------------------------------------------------------------------
#        Total                 77                 22             274  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                299                381           32024  
#-------------------------------------------------------------------
#        Total                299                381           32024  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      9(0.04%)      4(0.02%)   (0.05%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      9(0.00%)      4(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 299
#Total wire length = 568426 um.
#Total half perimeter of net bounding box = 498533 um.
#Total wire length on LAYER M1 = 2278 um.
#Total wire length on LAYER M2 = 150655 um.
#Total wire length on LAYER M3 = 208133 um.
#Total wire length on LAYER M4 = 141400 um.
#Total wire length on LAYER M5 = 31296 um.
#Total wire length on LAYER M6 = 3343 um.
#Total wire length on LAYER M7 = 10390 um.
#Total wire length on LAYER M8 = 20931 um.
#Total number of vias = 236836
#Total number of multi-cut vias = 153635 ( 64.9%)
#Total number of single cut vias = 83201 ( 35.1%)
#Up-Via Summary (total 236836):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79332 ( 73.2%)     29051 ( 26.8%)     108383
#  Metal 2        3215 (  3.4%)     90645 ( 96.6%)      93860
#  Metal 3         511 (  2.1%)     24115 ( 97.9%)      24626
#  Metal 4          44 (  0.8%)      5582 ( 99.2%)       5626
#  Metal 5          14 (  0.8%)      1737 ( 99.2%)       1751
#  Metal 6          34 (  2.4%)      1386 ( 97.6%)       1420
#  Metal 7          51 (  4.4%)      1119 ( 95.6%)       1170
#-----------------------------------------------------------
#                83201 ( 35.1%)    153635 ( 64.9%)     236836 
#
#Total number of involved priority nets 74
#Maximum src to sink distance for priority net 394.2
#Average of max src_to_sink distance for priority net 38.7
#Average of ave src_to_sink distance for priority net 29.1
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1335.91 (MB), peak = 1530.75 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1309.71 (MB), peak = 1530.75 (MB)
#Start Track Assignment.
#Done with 115 horizontal wires in 2 hboxes and 119 vertical wires in 2 hboxes.
#Done with 15 horizontal wires in 2 hboxes and 9 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 299
#Total wire length = 568532 um.
#Total half perimeter of net bounding box = 498533 um.
#Total wire length on LAYER M1 = 2324 um.
#Total wire length on LAYER M2 = 150665 um.
#Total wire length on LAYER M3 = 208170 um.
#Total wire length on LAYER M4 = 141406 um.
#Total wire length on LAYER M5 = 31301 um.
#Total wire length on LAYER M6 = 3343 um.
#Total wire length on LAYER M7 = 10391 um.
#Total wire length on LAYER M8 = 20931 um.
#Total number of vias = 236818
#Total number of multi-cut vias = 153635 ( 64.9%)
#Total number of single cut vias = 83183 ( 35.1%)
#Up-Via Summary (total 236818):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79325 ( 73.2%)     29051 ( 26.8%)     108376
#  Metal 2        3210 (  3.4%)     90645 ( 96.6%)      93855
#  Metal 3         509 (  2.1%)     24115 ( 97.9%)      24624
#  Metal 4          43 (  0.8%)      5582 ( 99.2%)       5625
#  Metal 5          13 (  0.7%)      1737 ( 99.3%)       1750
#  Metal 6          33 (  2.3%)      1386 ( 97.7%)       1419
#  Metal 7          50 (  4.3%)      1119 ( 95.7%)       1169
#-----------------------------------------------------------
#                83183 ( 35.1%)    153635 ( 64.9%)     236818 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1367.54 (MB), peak = 1530.75 (MB)
#
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 58.44 (MB)
#Total memory = 1367.54 (MB)
#Peak memory = 1530.75 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.1% of the total area was rechecked for DRC, and 18.7% required routing.
#    number of violations = 7443
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          833      107     3112      829      241        0      194     5316
#	M2          707      464      593       10       28      139       68     2009
#	M3           30        9       39        2        0       17       17      114
#	M4            0        0        1        0        0        0        1        2
#	M5            0        0        0        0        0        0        0        0
#	M6            1        0        0        0        0        0        1        2
#	Totals     1571      580     3745      841      269      156      281     7443
#212 out of 61694 instances need to be verified(marked ipoed).
#10.4% of the total area is being checked for drcs
#10.4% of the total area was checked
#    number of violations = 7608
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          882      113     3182      122      833      242       83     5457
#	M2          716      473      596       36       10       28      174     2033
#	M3           30        9       39        3        2        0       31      114
#	M4            0        0        1        0        0        0        1        2
#	M5            0        0        0        0        0        0        0        0
#	M6            1        0        0        0        0        0        1        2
#	Totals     1629      595     3818      161      845      270      290     7608
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1405.49 (MB), peak = 1530.75 (MB)
#start 1st optimization iteration ...
#    completing 10% with 7632 violations
#    cpu time = 00:01:00, elapsed time = 00:01:00, memory = 1503.88 (MB), peak = 1530.75 (MB)
#    completing 20% with 7632 violations
#    cpu time = 00:02:03, elapsed time = 00:02:03, memory = 1471.41 (MB), peak = 1530.75 (MB)
#    completing 30% with 7637 violations
#    cpu time = 00:02:46, elapsed time = 00:02:46, memory = 1472.22 (MB), peak = 1530.75 (MB)
#    completing 40% with 7628 violations
#    cpu time = 00:03:38, elapsed time = 00:03:38, memory = 1469.13 (MB), peak = 1530.75 (MB)
#    completing 50% with 7747 violations
#    cpu time = 00:04:19, elapsed time = 00:04:19, memory = 1461.10 (MB), peak = 1530.75 (MB)
#    completing 60% with 7759 violations
#    cpu time = 00:04:59, elapsed time = 00:04:59, memory = 1459.61 (MB), peak = 1530.75 (MB)
#    completing 70% with 7746 violations
#    cpu time = 00:05:46, elapsed time = 00:05:46, memory = 1459.84 (MB), peak = 1530.75 (MB)
#    completing 80% with 7726 violations
#    cpu time = 00:06:38, elapsed time = 00:06:38, memory = 1475.40 (MB), peak = 1530.75 (MB)
#    completing 90% with 7726 violations
#    cpu time = 00:07:20, elapsed time = 00:07:20, memory = 1456.15 (MB), peak = 1530.75 (MB)
#    completing 100% with 7771 violations
#    cpu time = 00:08:00, elapsed time = 00:08:00, memory = 1456.61 (MB), peak = 1530.75 (MB)
#    number of violations = 7771
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          955      269     3097      775      270        0      175     5541
#	M2          693      585      596       11       21      141       61     2108
#	M3           22       11       43        3        0       10       28      117
#	M4            0        0        1        0        0        0        1        2
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        2        2
#	M7            0        0        0        0        0        0        1        1
#	Totals     1670      865     3737      789      291      151      268     7771
#    number of process antenna violations = 18
#cpu time = 00:08:00, elapsed time = 00:08:00, memory = 1456.83 (MB), peak = 1530.75 (MB)
#start 2nd optimization iteration ...
#    completing 10% with 7720 violations
#    cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1456.26 (MB), peak = 1530.75 (MB)
#    completing 20% with 7677 violations
#    cpu time = 00:01:41, elapsed time = 00:01:41, memory = 1456.60 (MB), peak = 1530.75 (MB)
#    completing 30% with 7673 violations
#    cpu time = 00:02:43, elapsed time = 00:02:43, memory = 1548.97 (MB), peak = 1549.74 (MB)
#    completing 40% with 7648 violations
#    cpu time = 00:03:46, elapsed time = 00:03:46, memory = 1515.80 (MB), peak = 1549.87 (MB)
#    completing 50% with 7615 violations
#    cpu time = 00:04:36, elapsed time = 00:04:35, memory = 1464.23 (MB), peak = 1549.87 (MB)
#    completing 60% with 7518 violations
#    cpu time = 00:05:26, elapsed time = 00:05:26, memory = 1464.52 (MB), peak = 1549.87 (MB)
#    completing 70% with 7465 violations
#    cpu time = 00:06:30, elapsed time = 00:06:30, memory = 1491.72 (MB), peak = 1549.87 (MB)
#    completing 80% with 7450 violations
#    cpu time = 00:07:21, elapsed time = 00:07:21, memory = 1491.13 (MB), peak = 1549.87 (MB)
#    completing 90% with 7391 violations
#    cpu time = 00:08:40, elapsed time = 00:08:39, memory = 1532.44 (MB), peak = 1549.87 (MB)
#    completing 100% with 7382 violations
#    cpu time = 00:09:53, elapsed time = 00:09:53, memory = 1531.35 (MB), peak = 1549.87 (MB)
#    number of violations = 7382
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          800      110     3091      777      281        0      192     5251
#	M2          692      430      612        8       27      143       70     1982
#	M3           29       10       57        4        0       11       33      144
#	M4            0        0        1        0        0        1        1        3
#	M5            0        0        0        0        0        0        1        1
#	M6            1        0        0        0        0        0        0        1
#	Totals     1522      550     3761      789      308      155      297     7382
#    number of process antenna violations = 18
#cpu time = 00:09:54, elapsed time = 00:09:53, memory = 1531.35 (MB), peak = 1549.87 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 299
#Total wire length = 568188 um.
#Total half perimeter of net bounding box = 498533 um.
#Total wire length on LAYER M1 = 2271 um.
#Total wire length on LAYER M2 = 150094 um.
#Total wire length on LAYER M3 = 207980 um.
#Total wire length on LAYER M4 = 141773 um.
#Total wire length on LAYER M5 = 31456 um.
#Total wire length on LAYER M6 = 3333 um.
#Total wire length on LAYER M7 = 10357 um.
#Total wire length on LAYER M8 = 20925 um.
#Total number of vias = 237681
#Total number of multi-cut vias = 143355 ( 60.3%)
#Total number of single cut vias = 94326 ( 39.7%)
#Up-Via Summary (total 237681):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       83723 ( 77.2%)     24755 ( 22.8%)     108478
#  Metal 2        6713 (  7.1%)     87447 ( 92.9%)      94160
#  Metal 3        2954 ( 11.8%)     22043 ( 88.2%)      24997
#  Metal 4         686 ( 12.0%)      5016 ( 88.0%)       5702
#  Metal 5          58 (  3.3%)      1693 ( 96.7%)       1751
#  Metal 6          68 (  4.8%)      1347 ( 95.2%)       1415
#  Metal 7         124 ( 10.5%)      1054 ( 89.5%)       1178
#-----------------------------------------------------------
#                94326 ( 39.7%)    143355 ( 60.3%)     237681 
#
#Total number of DRC violations = 7382
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 5251
#Total number of violations on LAYER M2 = 1982
#Total number of violations on LAYER M3 = 144
#Total number of violations on LAYER M4 = 3
#Total number of violations on LAYER M5 = 1
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:18:26
#Elapsed time = 00:18:26
#Increased memory = -24.55 (MB)
#Total memory = 1342.99 (MB)
#Peak memory = 1549.87 (MB)
#
#Start Post Route via swapping..
#57.16% of area are rerouted by ECO routing.
#    number of violations = 7524
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          821      110     3125      787      288        0      202     5333
#	M2          710      442      627        9       29      146       71     2034
#	M3           30       10       63        4        0       11       34      152
#	M4            0        0        1        0        0        1        1        3
#	M5            0        0        0        0        0        0        1        1
#	M6            1        0        0        0        0        0        0        1
#	Totals     1562      562     3816      800      317      158      309     7524
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1344.72 (MB), peak = 1549.87 (MB)
#    number of violations = 7426
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          809      109     3098      780      283        0      201     5280
#	M2          696      430      622        9       28      143       70     1998
#	M3           29       10       56        4        0       11       33      143
#	M4            0        0        1        0        0        1        1        3
#	M5            0        0        0        0        0        0        1        1
#	M6            1        0        0        0        0        0        0        1
#	Totals     1535      549     3777      793      311      155      306     7426
#cpu time = 00:01:10, elapsed time = 00:01:10, memory = 1347.31 (MB), peak = 1549.87 (MB)
#CELL_VIEW fullchip,init has 7426 DRC violations
#Total number of DRC violations = 7426
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 15
#Total number of violations on LAYER M1 = 5280
#Total number of violations on LAYER M2 = 1998
#Total number of violations on LAYER M3 = 143
#Total number of violations on LAYER M4 = 3
#Total number of violations on LAYER M5 = 1
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 299
#Total wire length = 568188 um.
#Total half perimeter of net bounding box = 498533 um.
#Total wire length on LAYER M1 = 2271 um.
#Total wire length on LAYER M2 = 150094 um.
#Total wire length on LAYER M3 = 207980 um.
#Total wire length on LAYER M4 = 141773 um.
#Total wire length on LAYER M5 = 31456 um.
#Total wire length on LAYER M6 = 3333 um.
#Total wire length on LAYER M7 = 10357 um.
#Total wire length on LAYER M8 = 20925 um.
#Total number of vias = 237681
#Total number of multi-cut vias = 155163 ( 65.3%)
#Total number of single cut vias = 82518 ( 34.7%)
#Up-Via Summary (total 237681):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79188 ( 73.0%)     29290 ( 27.0%)     108478
#  Metal 2        2842 (  3.0%)     91318 ( 97.0%)      94160
#  Metal 3         405 (  1.6%)     24592 ( 98.4%)      24997
#  Metal 4          23 (  0.4%)      5679 ( 99.6%)       5702
#  Metal 5           1 (  0.1%)      1750 ( 99.9%)       1751
#  Metal 6          20 (  1.4%)      1395 ( 98.6%)       1415
#  Metal 7          39 (  3.3%)      1139 ( 96.7%)       1178
#-----------------------------------------------------------
#                82518 ( 34.7%)    155163 ( 65.3%)     237681 
#
#detailRoute Statistics:
#Cpu time = 00:19:39
#Elapsed time = 00:19:39
#Increased memory = -21.96 (MB)
#Total memory = 1345.58 (MB)
#Peak memory = 1549.87 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32830 NETS and 0 SPECIALNETS signatures
#Created 61695 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1346.88 (MB), peak = 1549.87 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1347.11 (MB), peak = 1549.87 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:19:54
#Elapsed time = 00:19:53
#Increased memory = -68.46 (MB)
#Total memory = 1292.59 (MB)
#Peak memory = 1549.87 (MB)
#Number of warnings = 86
#Total number of warnings = 330
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Feb 18 01:59:57 2025
#
**optDesign ... cpu = 0:21:36, real = 0:21:35, mem = 1615.3M, totSessionCpu=1:34:14 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=61694 and nets=32830 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9749_ieng6-ece-19.ucsd.edu_ttalapaneni_CKQEig/fullchip_9749_s5oQy6.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1615.3M)
Extracted 10.0004% (CPU Time= 0:00:01.2  MEM= 1661.2M)
Extracted 20.0005% (CPU Time= 0:00:01.4  MEM= 1661.2M)
Extracted 30.0005% (CPU Time= 0:00:01.6  MEM= 1661.2M)
Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1661.2M)
Extracted 50.0007% (CPU Time= 0:00:02.0  MEM= 1661.2M)
Extracted 60.0004% (CPU Time= 0:00:02.5  MEM= 1665.2M)
Extracted 70.0005% (CPU Time= 0:00:03.0  MEM= 1665.2M)
Extracted 80.0005% (CPU Time= 0:00:04.0  MEM= 1665.2M)
Extracted 90.0006% (CPU Time= 0:00:05.2  MEM= 1665.2M)
Extracted 100% (CPU Time= 0:00:06.3  MEM= 1665.2M)
Number of Extracted Resistors     : 582528
Number of Extracted Ground Cap.   : 566205
Number of Extracted Coupling Cap. : 890640
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1653.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.1  Real Time: 0:00:08.0  MEM: 1653.207M)
**optDesign ... cpu = 0:21:44, real = 0:21:43, mem = 1613.2M, totSessionCpu=1:34:22 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32830,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1706.25 CPU=0:00:09.1 REAL=0:00:09.0)
Save waveform /tmp/innovus_temp_9749_ieng6-ece-19.ucsd.edu_ttalapaneni_CKQEig/.AAE_Uv5TAk/.AAE_9749/waveform.data...
*** CDM Built up (cpu=0:00:11.7  real=0:00:11.0  mem= 1706.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32830,  5.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1682.29 CPU=0:00:02.0 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1682.3M) ***
*** Done Building Timing Graph (cpu=0:00:17.8 real=0:00:18.0 totSessionCpu=1:34:40 mem=1682.3M)
**optDesign ... cpu = 0:22:02, real = 0:22:01, mem = 1612.8M, totSessionCpu=1:34:40 **
*** Timing NOT met, worst failing slack is -0.237
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 288 clock nets excluded from IPO operation.
*info: 288 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.237 TNS Slack -202.012 Density 99.19
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.220|   -0.237|-179.102| -202.012|    99.19%|   0:00:00.0| 1843.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.220|   -0.237|-179.102| -202.012|    99.19%|   0:00:01.0| 1843.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.220|   -0.237|-179.102| -202.012|    99.19%|   0:00:01.0| 1843.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1843.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=1843.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 288 constrained nets 
Layer 7 has 300 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=1843.8M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:22:08, real = 0:22:07, mem = 1694.8M, totSessionCpu=1:34:46 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1694.82M, totSessionCpu=1:34:47 .
**optDesign ... cpu = 0:22:09, real = 0:22:08, mem = 1694.8M, totSessionCpu=1:34:47 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1259.20MB/1259.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1259.46MB/1259.46MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1259.51MB/1259.51MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-18 02:00:31 (2025-Feb-18 10:00:31 GMT)
2025-Feb-18 02:00:31 (2025-Feb-18 10:00:31 GMT): 10%
2025-Feb-18 02:00:31 (2025-Feb-18 10:00:31 GMT): 20%
2025-Feb-18 02:00:31 (2025-Feb-18 10:00:31 GMT): 30%
2025-Feb-18 02:00:31 (2025-Feb-18 10:00:31 GMT): 40%
2025-Feb-18 02:00:31 (2025-Feb-18 10:00:31 GMT): 50%
2025-Feb-18 02:00:31 (2025-Feb-18 10:00:31 GMT): 60%
2025-Feb-18 02:00:31 (2025-Feb-18 10:00:31 GMT): 70%
2025-Feb-18 02:00:31 (2025-Feb-18 10:00:31 GMT): 80%
2025-Feb-18 02:00:31 (2025-Feb-18 10:00:31 GMT): 90%

Finished Levelizing
2025-Feb-18 02:00:31 (2025-Feb-18 10:00:31 GMT)

Starting Activity Propagation
2025-Feb-18 02:00:31 (2025-Feb-18 10:00:31 GMT)
2025-Feb-18 02:00:32 (2025-Feb-18 10:00:32 GMT): 10%
2025-Feb-18 02:00:32 (2025-Feb-18 10:00:32 GMT): 20%

Finished Activity Propagation
2025-Feb-18 02:00:33 (2025-Feb-18 10:00:33 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:02, mem(process/total)=1261.92MB/1261.92MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-18 02:00:33 (2025-Feb-18 10:00:33 GMT)
 ... Calculating switching power
2025-Feb-18 02:00:33 (2025-Feb-18 10:00:33 GMT): 10%
2025-Feb-18 02:00:33 (2025-Feb-18 10:00:33 GMT): 20%
2025-Feb-18 02:00:33 (2025-Feb-18 10:00:33 GMT): 30%
2025-Feb-18 02:00:33 (2025-Feb-18 10:00:33 GMT): 40%
2025-Feb-18 02:00:33 (2025-Feb-18 10:00:33 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-18 02:00:33 (2025-Feb-18 10:00:33 GMT): 60%
2025-Feb-18 02:00:34 (2025-Feb-18 10:00:34 GMT): 70%
2025-Feb-18 02:00:35 (2025-Feb-18 10:00:35 GMT): 80%
2025-Feb-18 02:00:35 (2025-Feb-18 10:00:35 GMT): 90%

Finished Calculating power
2025-Feb-18 02:00:36 (2025-Feb-18 10:00:36 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1263.02MB/1263.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1263.02MB/1263.02MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1263.05MB/1263.05MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-18 02:00:36 (2025-Feb-18 10:00:36 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.43258386 	   65.1279%
Total Switching Power:      42.96349968 	   33.5375%
Total Leakage Power:         1.70961868 	    1.3345%
Total Power:               128.10570231
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.39       3.032      0.3213       45.74        35.7
Macro                                  0           0       0.359       0.359      0.2802
IO                                     0           0           0           0           0
Combinational                      36.08       31.75      0.9944       68.82       53.72
Clock (Combinational)              4.971       8.177     0.03485       13.18       10.29
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              83.43       42.96        1.71       128.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      83.43       42.96        1.71       128.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.971       8.177     0.03485       13.18       10.29
-----------------------------------------------------------------------------------------
Total                              4.971       8.177     0.03485       13.18       10.29
-----------------------------------------------------------------------------------------
Total leakage power = 1.70962 mW
Cell usage statistics:  
Library tcbn65gpluswc , 61694 cells ( 100.000000%) , 1.70962 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1268.16MB/1268.16MB)


Output file is ./timingReports/fullchip_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:22:14, real = 0:22:14, mem = 1694.8M, totSessionCpu=1:34:52 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:22:15, real = 0:22:15, mem = 1694.8M, totSessionCpu=1:34:53 **
** Profile ** Start :  cpu=0:00:00.0, mem=1752.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1752.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1752.1M
** Profile ** Total reports :  cpu=0:00:01.4, mem=1696.8M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1696.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.237  | -0.220  | -0.237  |
|           TNS (ns):|-202.013 |-179.103 | -22.910 |
|    Violating Paths:|  1664   |  1504   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.709%
       (99.187% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1696.8M
**optDesign ... cpu = 0:22:18, real = 0:22:18, mem = 1694.8M, totSessionCpu=1:34:56 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/cts.enc.dat/scheduling_file.cts in route.enc.dat/scheduling_file.cts
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 84111 markers are saved ...
... 7219 geometry drc markers are saved ...
... 15 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=1694.8M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> selectMarker 184.0000 164.8000 184.6000 166.6000 -1 12 91
<CMD> setLayerPreference violation -isVisible 1
<CMD> uiKit::addWidget vb -type main
<CMD> violationBrowser -all -no_display_false
<CMD> zoomBox 183.1 163.9 185.5 167.5
<CMD> zoomBox 183.1 163.9 185.5 167.5
<CMD> redraw
<CMD> zoomBox 183.1 163.9 185.5 167.5
<CMD> zoomBox 183.1 163.9 185.5 167.5
<CMD> gui_select -rect {184.797 166.191 186.044 166.500}
<CMD> selectMarker 185.6000 164.8000 186.2000 166.6000 -1 12 91
<CMD> redraw
<CMD> zoomBox 184.7 163.9 187.1 167.5
<CMD> zoomBox 184.7 163.9 187.1 167.5

*** Memory Usage v#1 (Current mem = 1657.121M, initial mem = 149.258M) ***
