/*         
 The MIT License (MIT)

 Copyright Â© 2025 Yusen Wang @yusen.w@qq.com
                                                                         
 Permission is hereby granted, free of charge, to any person obtaining a copy
 of this software and associated documentation files (the "Software"), to deal
 in the Software without restriction, including without limitation the rights
 to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 copies of the Software, and to permit persons to whom the Software is
 furnished to do so, subject to the following conditions:
                                                                         
 The above copyright notice and this permission notice shall be included in all
 copies or substantial portions of the Software.
                                                                         
 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FITCM,
 OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 SOFTWARE.
 */

`include "defines.svh"

// æŒ‡ä»¤è·å–æ¨¡å—(é¡¶å±‚)
module ifu (

    input wire clk,
    input wire rst_n,

    // æ¥è‡ªæ§åˆ¶æ¨¡å—
    input wire                        jump_flag_i,  // è·³è½¬æ ‡å¿—***æˆ–bpuä¿¡å·
    input wire [`INST_ADDR_WIDTH-1:0] jump_addr_i,  // è·³è½¬åœ°å€
    input wire [   `CU_BUS_WIDTH-1:0] stall_flag_i, // æµæ°´çº¿æš‚åœæ ‡å¿?

    // è¾“å‡ºåˆ°IDé˜¶æ®µçš„ä¿¡æ?
    output wire [`INST_DATA_WIDTH-1:0] inst_o,            // æŒ‡ä»¤å†…å®¹
    output wire [`INST_ADDR_WIDTH-1:0] inst_addr_o,       // æŒ‡ä»¤åœ°å€
    output wire                        read_resp_error_o, // AXIè¯»å“åº”é”™è¯¯ä¿¡å?
    output wire [`INST_ADDR_WIDTH-1:0] old_pc_o,  // è¾“å‡ºæ—§çš„PCåœ°å€

    //è¾“å‡ºåˆ†æ”¯é¢„æµ‹ç»“æœ
    output wire                        branch_taken_o,  // åˆ†æ”¯é¢„æµ‹ç»“æœè¾“å‡º


    // AXIæ¥å£
    // AXIè¯»åœ°å?é€šé“
    output wire [                 3:0] M_AXI_ARID,
    output wire [`INST_ADDR_WIDTH-1:0] M_AXI_ARADDR,
    output wire [                 7:0] M_AXI_ARLEN,
    output wire [                 2:0] M_AXI_ARSIZE,
    output wire [                 1:0] M_AXI_ARBURST,
    output wire                        M_AXI_ARLOCK,
    output wire [                 3:0] M_AXI_ARCACHE,
    output wire [                 2:0] M_AXI_ARPROT,
    output wire [                 3:0] M_AXI_ARQOS,
    output wire [                 3:0] M_AXI_ARUSER,
    output wire                        M_AXI_ARVALID,
    input  wire                        M_AXI_ARREADY,
    // AXIè¯»æ•°æ®é?šé“
    input  wire [                 3:0] M_AXI_RID,
    input  wire [`INST_DATA_WIDTH-1:0] M_AXI_RDATA,
    input  wire [                 1:0] M_AXI_RRESP,
    input  wire                        M_AXI_RLAST,
    input  wire [                 3:0] M_AXI_RUSER,
    input  wire                        M_AXI_RVALID,
    output wire                        M_AXI_RREADY
);

    // åœ¨é¡¶å±‚å¤„ç†stall_flag_iä¿¡å·
    wire                        axi_pc_stall;
    wire                        id_stall = (stall_flag_i != 0);  // IDé˜¶æ®µæš‚åœä¿¡å·
    wire                        stall_pc = id_stall || axi_pc_stall;  // PCæš‚åœä¿¡å·
    wire                        stall_if = stall_flag_i[`CU_STALL];  // IFé˜¶æ®µæš‚åœä¿¡å·
    wire                        flush_flag = stall_flag_i[`CU_FLUSH];  // å†²åˆ·ä¿¡å·

    // å†…éƒ¨ä¿¡å·å®šä¹‰
    wire [`INST_ADDR_WIDTH-1:0] pc;  // å†…éƒ¨PCä¿¡å·
    wire [`INST_DATA_WIDTH-1:0] inst_data;  // ä»AXIè¯»å–çš„æŒ‡ä»¤æ•°æ?
    wire [`INST_ADDR_WIDTH-1:0] inst_addr;  // ä»AXIè¯»å–çš„æŒ‡ä»¤åœ°å?
    wire                        inst_valid;  // æŒ‡ä»¤æœ‰æ•ˆä¿¡å·
    wire                        branch_taken;  // åˆ†æ”¯é¢„æµ‹è¾“å‡º

    assign jump_flag =  jump_flag_i || branch_taken;  // å°†åˆ†æ”¯é¢„æµ‹ç»“æœä½œä¸ºè·³è½¬æ ‡å¿?
    assign branch_taken_o = branch_taken;  // å°†åˆ†æ”¯é¢„æµ‹ç»“æœè¾“å‡?
    
    // å®ä¾‹åŒ–IFetchæ¨¡å—ï¼Œç°åŒ…å«ifu_pipeåŠŸèƒ½
    ifu_ifetch u_ifu_ifetch (
        .clk          (clk),
        .rst_n        (rst_n),
        .jump_flag_i  (jump_flag),
        .jump_addr_i  (jump_addr_i),
        .stall_pc_i   (stall_pc),
        .axi_arready_i(M_AXI_ARREADY),  // è¿æ¥AXIè¯»åœ°å?é€šé“å‡†å¤‡å¥½ä¿¡å?
        .inst_i       (inst_data),      // ä½¿ç”¨ä»AXIè¯»å–çš„æŒ‡ä»?
        .inst_addr_i  (inst_addr),      // ä½¿ç”¨ä»AXIè¯»å–çš„æŒ‡ä»¤åœ°å?
        .flush_flag_i (flush_flag),
        .inst_valid_i (inst_valid),     // ä»AXIæ§åˆ¶å™¨è·å–çš„æœ‰æ•ˆä¿¡å·
        .stall_if_i   (stall_if),       // è¿æ¥IFé˜¶æ®µæš‚åœä¿¡å·
        .pc_o         (pc),             // PCè¾“å‡º
        .inst_o       (inst_o),         // æŒ‡ä»¤è¾“å‡º
        .inst_addr_o  (inst_addr_o),     // æŒ‡ä»¤åœ°å€è¾“å‡º
        .old_pc_o     (old_pc_o),        // è¾“å‡ºæ—§çš„PCåœ°å€
        .inst_valid_o (inst_valid_o),    // æŒ‡ä»¤æœ‰æ•ˆä¿¡å·è¾“å‡º
        .branch_taken_o(branch_taken)        // åˆ†æ”¯é¢„æµ‹è¾“å‡º
    );


    // å®ä¾‹åŒ–AXIä¸»æœºæ¨¡å—
    ifu_axi_master u_ifu_axi_master (
        .clk              (clk),
        .rst_n            (rst_n),
        .id_stall_i       (id_stall),
        .jump_flag_i      (jump_flag),        // è¿æ¥è·³è½¬æ ‡å¿—ä¿¡å·
        .pc_i             (pc),
        .read_resp_error_o(read_resp_error_o),
        .inst_data_o      (inst_data),          // è¿æ¥æŒ‡ä»¤æ•°æ®è¾“å‡º
        .inst_addr_o      (inst_addr),          // è¿æ¥æŒ‡ä»¤åœ°å€è¾“å‡º
        .inst_valid_o     (inst_valid),         // è¿æ¥æŒ‡ä»¤æœ‰æ•ˆä¿¡å·è¾“å‡º
        .pc_stall_o       (axi_pc_stall),       // è¿æ¥PCæš‚åœä¿¡å·è¾“å‡º

        // AXIè¯»åœ°å?é€šé“
        .M_AXI_ARID   (M_AXI_ARID),
        .M_AXI_ARADDR (M_AXI_ARADDR),
        .M_AXI_ARLEN  (M_AXI_ARLEN),
        .M_AXI_ARSIZE (M_AXI_ARSIZE),
        .M_AXI_ARBURST(M_AXI_ARBURST),
        .M_AXI_ARLOCK (M_AXI_ARLOCK),
        .M_AXI_ARCACHE(M_AXI_ARCACHE),
        .M_AXI_ARPROT (M_AXI_ARPROT),
        .M_AXI_ARQOS  (M_AXI_ARQOS),
        .M_AXI_ARUSER (M_AXI_ARUSER),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .M_AXI_ARREADY(M_AXI_ARREADY),

        // AXIè¯»æ•°æ®é?šé“
        .M_AXI_RID   (M_AXI_RID),
        .M_AXI_RDATA (M_AXI_RDATA),
        .M_AXI_RRESP (M_AXI_RRESP),
        .M_AXI_RLAST (M_AXI_RLAST),
        .M_AXI_RUSER (M_AXI_RUSER),
        .M_AXI_RVALID(M_AXI_RVALID),
        .M_AXI_RREADY(M_AXI_RREADY)
    );

endmodule
