#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep  5 19:36:59 2024
# Process ID: 17048
# Current directory: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/TOP.vds
# Journal file: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/ip_repo/myip2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/ip_repo/RunControl_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.cache/ip 
source C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/utils_1/imports/Downloads/revision.tcl
DATECODE=20240905
TIMECODE=19370500
No git version control in the . directory
HASHCODE=00000000
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 499.582 ; gain = 12.547
Command: synth_design -top TOP -part xc7z014sclg484-2 -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z014s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z014s'
INFO: [Device 21-403] Loading part xc7z014sclg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1048.902 ; gain = 234.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:141]
	Parameter G_TIME_CODE bound to: 32'b00011001001101110000010100000000 
	Parameter G_DATE_CODE bound to: 32'b00100000001001000000100100000101 
	Parameter G_HASH_CODE bound to: 32'b00000000000000000000000000000000 
	Parameter G_VERS_CODE bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:397]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:402]
INFO: [Synth 8-3491] module 'TOP_block_wrapper' declared at 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/hdl/TOP_block_wrapper.vhd:14' bound to instance 'TOP_block_i' of component 'TOP_block_wrapper' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:467]
INFO: [Synth 8-638] synthesizing module 'TOP_block_wrapper' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/hdl/TOP_block_wrapper.vhd:82]
INFO: [Synth 8-3491] module 'TOP_block' declared at 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:2990' bound to instance 'TOP_block_i' of component 'TOP_block' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/hdl/TOP_block_wrapper.vhd:151]
INFO: [Synth 8-638] synthesizing module 'TOP_block' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:3062]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:3199]
INFO: [Synth 8-3491] module 'TOP_block_axi_dma_0_0' declared at 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_axi_dma_0_0_stub.vhdl:5' bound to instance 'axi_dma_0' of component 'TOP_block_axi_dma_0_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:3705]
INFO: [Synth 8-638] synthesizing module 'TOP_block_axi_dma_0_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_axi_dma_0_0_stub.vhdl:84]
INFO: [Synth 8-638] synthesizing module 'TOP_block_axi_interconnect_0_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:1518]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1KZ67PG' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:211]
INFO: [Synth 8-3491] module 'TOP_block_auto_pc_1' declared at 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'TOP_block_auto_pc_1' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:454]
INFO: [Synth 8-638] synthesizing module 'TOP_block_auto_pc_1' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_auto_pc_1_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1KZ67PG' (1#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:211]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_NPI2FS' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:1206]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_NPI2FS' (2#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:1206]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1086MWW' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:1328]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1086MWW' (3#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:1328]
INFO: [Synth 8-3491] module 'TOP_block_xbar_1' declared at 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'TOP_block_xbar_1' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:2051]
INFO: [Synth 8-638] synthesizing module 'TOP_block_xbar_1' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_xbar_1_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'TOP_block_axi_interconnect_0_0' (4#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:1518]
INFO: [Synth 8-3491] module 'TOP_block_axi_uartlite_1_0' declared at 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_axi_uartlite_1_0_stub.vhdl:5' bound to instance 'axi_uartlite_1' of component 'TOP_block_axi_uartlite_1_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:3874]
INFO: [Synth 8-638] synthesizing module 'TOP_block_axi_uartlite_1_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_axi_uartlite_1_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'TOP_block_axis_data_fifo_0_1' declared at 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_axis_data_fifo_0_1_stub.vhdl:5' bound to instance 'axis_data_fifo_0' of component 'TOP_block_axis_data_fifo_0_1' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:3899]
INFO: [Synth 8-638] synthesizing module 'TOP_block_axis_data_fifo_0_1' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_axis_data_fifo_0_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'TOP_block_processing_system7_0_0' declared at 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'TOP_block_processing_system7_0_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:3912]
INFO: [Synth 8-638] synthesizing module 'TOP_block_processing_system7_0_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_processing_system7_0_0_stub.vhdl:129]
INFO: [Synth 8-638] synthesizing module 'TOP_block_ps7_0_axi_periph_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:2292]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1JZ0SEI' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1JZ0SEI' (5#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:61]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_8F3UZ6' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_8F3UZ6' (6#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:584]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1GGG0U3' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:683]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1GGG0U3' (7#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:683]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_TO0UW3' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:785]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_TO0UW3' (8#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:785]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_MMRXJQ' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:915]
INFO: [Synth 8-3491] module 'TOP_block_auto_pc_0' declared at 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'TOP_block_auto_pc_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:1098]
INFO: [Synth 8-638] synthesizing module 'TOP_block_auto_pc_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_MMRXJQ' (9#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:915]
INFO: [Synth 8-3491] module 'TOP_block_xbar_0' declared at 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'TOP_block_xbar_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:2887]
INFO: [Synth 8-638] synthesizing module 'TOP_block_xbar_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'TOP_block_ps7_0_axi_periph_0' (10#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:2292]
INFO: [Synth 8-3491] module 'TOP_block_rst_ps7_0_200M_0' declared at 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_rst_ps7_0_200M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_200M' of component 'TOP_block_rst_ps7_0_200M_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'TOP_block_rst_ps7_0_200M_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_rst_ps7_0_200M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'TOP_block_version_ip_v1_0_0_0' declared at 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_version_ip_v1_0_0_0_stub.vhdl:5' bound to instance 'version_ip_v1_0_0' of component 'TOP_block_version_ip_v1_0_0_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:4173]
INFO: [Synth 8-638] synthesizing module 'TOP_block_version_ip_v1_0_0_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/TOP_block_version_ip_v1_0_0_0_stub.vhdl:36]
INFO: [Synth 8-256] done synthesizing module 'TOP_block' (11#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/synth/TOP_block.vhd:3062]
INFO: [Synth 8-256] done synthesizing module 'TOP_block_wrapper' (12#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/hdl/TOP_block_wrapper.vhd:82]
INFO: [Synth 8-638] synthesizing module 'RunControl_AXI' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:166]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 4 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:599]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 4 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:601]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 4 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:603]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:605]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:607]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:609]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:611]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:614]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:616]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:618]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:620]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:622]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:624]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:626]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:628]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:630]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:632]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:634]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:636]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:638]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:640]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:642]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:644]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:646]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:648]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:650]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:653]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 6 wide and choice expression is 8 wide [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:655]
WARNING: [Synth 8-614] signal 'slv_reg4' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg5' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg6' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg7' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg8' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg9' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg10' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg11' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg12' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg13' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg14' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg15' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg16' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg17' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg18' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg19' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg20' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg21' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg22' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg23' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg24' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg25' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg26' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg27' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg28' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg29' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg30' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg31' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg32' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg33' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg34' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg35' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg36' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg37' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg38' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg39' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
WARNING: [Synth 8-614] signal 'slv_reg40' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:565]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'RAM_PWR_EN' of component 'blk_mem_gen_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:715]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/blk_mem_gen_0_stub.vhdl:16]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:391]
WARNING: [Synth 8-3848] Net CLK_SEL_out in module/entity RunControl_AXI does not have driver. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:55]
WARNING: [Synth 8-3848] Net Rc_CLK_est_int in module/entity RunControl_AXI does not have driver. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:56]
WARNING: [Synth 8-3848] Net slv_reg39 in module/entity RunControl_AXI does not have driver. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:239]
WARNING: [Synth 8-3848] Net slv_reg40 in module/entity RunControl_AXI does not have driver. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'RunControl_AXI' (13#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:166]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-113] binding component instance 'STARTUPE2_inst' to cell 'STARTUPE2' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:649]
INFO: [Synth 8-638] synthesizing module 'RESET_MODULE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/RESET_MODULE.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'RESET_MODULE' (14#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/RESET_MODULE.vhd:41]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFGDS_inst' to cell 'IBUFGDS' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:686]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFGDS_inst_2' to cell 'IBUFGDS' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:696]
INFO: [Synth 8-638] synthesizing module 'CLK_SAFE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/CLK_SAFE.vhd:43]
	Parameter MaxTime_OK bound to: 10000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/CLK_SAFE.vhd:45]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/CLK_SAFE.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/CLK_SAFE.vhd:47]
	Parameter CLK_SEL_TYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'BUFGMUX_inst_refCLK' to cell 'BUFGMUX' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/CLK_SAFE.vhd:197]
	Parameter CLK_SEL_TYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'BUFGMUX_inst' to cell 'BUFGMUX' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/CLK_SAFE.vhd:246]
WARNING: [Synth 8-6014] Unused sequential element int_ResFlgR_reg was removed.  [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/CLK_SAFE.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'CLK_SAFE' (15#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/CLK_SAFE.vhd:43]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'multiphase_clock' of component 'clk_wiz_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:729]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/clk_wiz_0_stub.vhdl:21]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:746]
INFO: [Synth 8-638] synthesizing module 'raccolta_canali' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/raccolta_canali.vhd:60]
	Parameter numerodicanali bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/raccolta_canali.vhd:31]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/raccolta_canali.vhd:71]
INFO: [Synth 8-638] synthesizing module 'single_channel' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b00000 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:71]
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b00000 
INFO: [Synth 8-638] synthesizing module 'SPI_buono' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/SPI_1ch.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/SPI_1ch.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/SPI_1ch.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'SPI_buono' (16#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/SPI_1ch.vhd:37]
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b00000 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE' (17#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch' (18#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
INFO: [Synth 8-638] synthesizing module 'blocco_time' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/canale_tempo.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/canale_tempo.vhd:28]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/canale_tempo.vhd:50]
INFO: [Synth 8-638] synthesizing module 'flip_flop' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FLIP_FLOP_MASTER.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FLIP_FLOP_MASTER.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FLIP_FLOP_MASTER.vhd:50]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FLIP_FLOP_MASTER.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ff_interno_re' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FF_RE.vhd:34]
	Parameter posizione bound to: 3 - type: integer 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FF_RE.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ff_interno_re' (19#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FF_RE.vhd:34]
INFO: [Synth 8-638] synthesizing module 'ff_interno_fe' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FF_FE.vhd:34]
	Parameter posizione bound to: 3 - type: integer 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FF_FE.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ff_interno_fe' (20#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FF_FE.vhd:34]
INFO: [Synth 8-638] synthesizing module 'rom_tdc' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ROM_DECODE.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'rom_tdc' (21#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ROM_DECODE.vhd:37]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'q_intermedio_1_reg' in module 'flip_flop' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FLIP_FLOP_MASTER.vhd:123]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'q_intermedio_2_reg' in module 'flip_flop' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FLIP_FLOP_MASTER.vhd:152]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'q_intermedio_1_reg' in module 'flip_flop' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FLIP_FLOP_MASTER.vhd:169]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'q_intermedio_1_reg' in module 'flip_flop' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FLIP_FLOP_MASTER.vhd:178]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'q_intermedio_1_reg' in module 'flip_flop' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FLIP_FLOP_MASTER.vhd:192]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'q_intermedio_2_reg' in module 'flip_flop' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FLIP_FLOP_MASTER.vhd:194]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'q_intermedio_1_reg' in module 'flip_flop' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FLIP_FLOP_MASTER.vhd:207]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'q_intermedio_1_reg' in module 'flip_flop' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FLIP_FLOP_MASTER.vhd:218]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'q_intermedio_2_reg' in module 'flip_flop' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FLIP_FLOP_MASTER.vhd:220]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'q_intermedio_1_reg' in module 'flip_flop' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FLIP_FLOP_MASTER.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'flip_flop' (22#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/FLIP_FLOP_MASTER.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'blocco_time' (23#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/canale_tempo.vhd:39]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'single_channel__parameterized0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b00001 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch__parameterized0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b00001 
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE__parameterized0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b00001 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE__parameterized0' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch__parameterized0' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel__parameterized0' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'single_channel__parameterized1' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b00010 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch__parameterized1' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b00010 
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE__parameterized1' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b00010 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE__parameterized1' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch__parameterized1' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel__parameterized1' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'single_channel__parameterized2' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b00011 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch__parameterized2' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b00011 
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE__parameterized2' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b00011 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE__parameterized2' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch__parameterized2' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel__parameterized2' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel__parameterized2' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'single_channel__parameterized3' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b00100 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch__parameterized3' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b00100 
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE__parameterized3' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b00100 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE__parameterized3' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch__parameterized3' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel__parameterized3' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'single_channel__parameterized4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b00101 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch__parameterized4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b00101 
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE__parameterized4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b00101 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE__parameterized4' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch__parameterized4' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel__parameterized4' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel__parameterized4' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'single_channel__parameterized5' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b00110 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch__parameterized5' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b00110 
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE__parameterized5' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b00110 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE__parameterized5' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch__parameterized5' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel__parameterized5' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'single_channel__parameterized6' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b00111 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch__parameterized6' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b00111 
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE__parameterized6' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b00111 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE__parameterized6' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch__parameterized6' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel__parameterized6' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel__parameterized6' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'single_channel__parameterized7' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b01000 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch__parameterized7' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b01000 
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE__parameterized7' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b01000 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE__parameterized7' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch__parameterized7' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel__parameterized7' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'single_channel__parameterized8' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b01001 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch__parameterized8' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b01001 
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE__parameterized8' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b01001 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE__parameterized8' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch__parameterized8' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel__parameterized8' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel__parameterized8' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'single_channel__parameterized9' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b01010 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch__parameterized9' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b01010 
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE__parameterized9' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b01010 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE__parameterized9' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch__parameterized9' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel__parameterized9' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel__parameterized9' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'single_channel__parameterized10' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b01011 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch__parameterized10' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b01011 
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE__parameterized10' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b01011 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE__parameterized10' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch__parameterized10' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel__parameterized10' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel__parameterized10' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'single_channel__parameterized11' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b01100 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch__parameterized11' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b01100 
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE__parameterized11' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b01100 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE__parameterized11' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch__parameterized11' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel__parameterized11' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel__parameterized11' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'single_channel__parameterized12' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b01101 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch__parameterized12' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b01101 
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE__parameterized12' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b01101 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE__parameterized12' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch__parameterized12' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel__parameterized12' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel__parameterized12' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'single_channel__parameterized13' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b01110 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch__parameterized13' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b01110 
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE__parameterized13' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b01110 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE__parameterized13' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch__parameterized13' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel__parameterized13' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel__parameterized13' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'single_channel__parameterized14' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b01111 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch__parameterized14' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b01111 
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE__parameterized14' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b01111 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE__parameterized14' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch__parameterized14' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel__parameterized14' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel__parameterized14' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'single_channel__parameterized15' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b10000 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch__parameterized15' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b10000 
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE__parameterized15' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b10000 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE__parameterized15' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch__parameterized15' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel__parameterized15' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel__parameterized15' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'single_channel__parameterized16' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b10001 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch__parameterized16' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b10001 
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE__parameterized16' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b10001 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE__parameterized16' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch__parameterized16' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel__parameterized16' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel__parameterized16' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'single_channel__parameterized17' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
	Parameter add bound to: 5'b10010 
	Parameter posizione_y bound to: 0 - type: integer 
	Parameter posizione_x bound to: 0 - type: integer 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_IBUFDISABLE_inst' to cell 'IBUFDS_IBUFDISABLE' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CS_latch__parameterized17' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
	Parameter add bound to: 5'b10010 
INFO: [Synth 8-638] synthesizing module 'OSCILLATORE__parameterized17' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
	Parameter add bound to: 5'b10010 
INFO: [Synth 8-113] binding component instance 'CARRY4_inst0' to cell 'CARRY4' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'OSCILLATORE__parameterized17' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:37]
WARNING: [Synth 8-614] signal 'dato_stabile' is read in the process but is not in the sensitivity list [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'CS_latch__parameterized17' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:40]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'channel_event_reg' in module 'single_channel__parameterized17' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'single_channel__parameterized17' (24#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/single_channel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Canale_secondi' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/Canale_secondi.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/Canale_secondi.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/Canale_secondi.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/Canale_secondi.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/Canale_secondi.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/Canale_secondi.vhd:43]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/Canale_secondi.vhd:44]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/Canale_secondi.vhd:45]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/Canale_secondi.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Canale_secondi' (25#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/Canale_secondi.vhd:35]
INFO: [Synth 8-638] synthesizing module 'raccolta_dati' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/raccolta_dati.vhd:42]
	Parameter numerodicanali bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/raccolta_dati.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/raccolta_dati.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/raccolta_dati.vhd:50]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/raccolta_dati.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/raccolta_dati.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'raccolta_dati' (26#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/raccolta_dati.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'raccolta_canali' (27#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/raccolta_canali.vhd:60]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:260]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:260]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'FIFO_DATA_32bit' of component 'fifo_generator_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:791]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/.Xil/Vivado-17048-PC-SER-DELL-1/realtime/fifo_generator_0_stub.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'pps_module2' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/pps_module2.vhd:39]
	Parameter C_MAX bound to: 199999999 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/pps_module2.vhd:50]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/pps_module2.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element Aligned_NTP_RC_reg was removed.  [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/pps_module2.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'pps_module2' (28#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/pps_module2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Pulser' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/Pulser.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Pulser' (29#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/Pulser.vhd:28]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFGDS_inst' to cell 'OBUFDS' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:903]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFGDS2_inst' to cell 'OBUFDS' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:910]
WARNING: [Synth 8-3848] Net date_code in module/entity TOP does not have driver. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:454]
WARNING: [Synth 8-3848] Net hash_code in module/entity TOP does not have driver. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:455]
WARNING: [Synth 8-3848] Net time_code in module/entity TOP does not have driver. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:453]
WARNING: [Synth 8-3848] Net vers_code in module/entity TOP does not have driver. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:456]
WARNING: [Synth 8-3848] Net PSDONE in module/entity TOP does not have driver. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:394]
INFO: [Synth 8-256] done synthesizing module 'TOP' (30#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/TOP.vhd:141]
WARNING: [Synth 8-3331] design Canale_secondi has unconnected port eventi_freq[19][15]
WARNING: [Synth 8-3331] design Canale_secondi has unconnected port eventi_freq[19][14]
WARNING: [Synth 8-3331] design Canale_secondi has unconnected port eventi_freq[19][13]
WARNING: [Synth 8-3331] design Canale_secondi has unconnected port eventi_freq[19][12]
WARNING: [Synth 8-3331] design Canale_secondi has unconnected port eventi_freq[19][11]
WARNING: [Synth 8-3331] design Canale_secondi has unconnected port eventi_freq[19][10]
WARNING: [Synth 8-3331] design Canale_secondi has unconnected port eventi_freq[19][9]
WARNING: [Synth 8-3331] design Canale_secondi has unconnected port eventi_freq[19][8]
WARNING: [Synth 8-3331] design Canale_secondi has unconnected port eventi_freq[19][7]
WARNING: [Synth 8-3331] design Canale_secondi has unconnected port eventi_freq[19][6]
WARNING: [Synth 8-3331] design Canale_secondi has unconnected port eventi_freq[19][5]
WARNING: [Synth 8-3331] design Canale_secondi has unconnected port eventi_freq[19][4]
WARNING: [Synth 8-3331] design Canale_secondi has unconnected port eventi_freq[19][3]
WARNING: [Synth 8-3331] design Canale_secondi has unconnected port eventi_freq[19][2]
WARNING: [Synth 8-3331] design Canale_secondi has unconnected port eventi_freq[19][1]
WARNING: [Synth 8-3331] design Canale_secondi has unconnected port eventi_freq[19][0]
WARNING: [Synth 8-3331] design CLK_SAFE has unconnected port FCLK25M
WARNING: [Synth 8-3331] design CLK_SAFE has unconnected port RunC_CLK_est_int
WARNING: [Synth 8-3331] design CLK_SAFE has unconnected port RunC_CLK_Automat
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port CLK_SEL_out
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port Rc_CLK_est_int
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port RESET_IN
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port CLK_failed
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port PSDONE
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port locked
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port Clock_register[10]
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port Clock_register[9]
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port Clock_register[7]
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port Clock_register[6]
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port RunC_CLK_OK
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port Runc_CLK_Lost
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port Runc_CLK_Found
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port Fifo_HF
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design RunControl_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_MMRXJQ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_MMRXJQ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_TO0UW3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_TO0UW3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_TO0UW3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_TO0UW3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1GGG0U3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1GGG0U3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1GGG0U3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1GGG0U3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_8F3UZ6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_8F3UZ6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_8F3UZ6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_8F3UZ6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1JZ0SEI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1JZ0SEI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1JZ0SEI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1JZ0SEI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design TOP_block_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design TOP_block_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design TOP_block_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design TOP_block_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design TOP_block_ps7_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design TOP_block_ps7_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design TOP_block_ps7_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design TOP_block_ps7_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design TOP_block_ps7_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design TOP_block_ps7_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1086MWW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1086MWW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1086MWW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1086MWW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_NPI2FS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_NPI2FS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_NPI2FS has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_NPI2FS has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1KZ67PG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1KZ67PG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1KZ67PG has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1KZ67PG has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1KZ67PG has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1KZ67PG has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1KZ67PG has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_1KZ67PG has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1KZ67PG has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1KZ67PG has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1KZ67PG has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1KZ67PG has unconnected port M_AXI_rid[1]
WARNING: [Synth 8-3331] design TOP_block_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design TOP_block_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design TOP_block_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design TOP_block_axi_interconnect_0_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design TOP_block_axi_interconnect_0_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design TOP_block_axi_interconnect_0_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1169.008 ; gain = 354.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1169.008 ; gain = 354.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1169.008 ; gain = 354.844
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.419 . Memory (MB): peak = 1169.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 414 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/processing_system7_0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0/TOP_block_rst_ps7_0_200M_0_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/rst_ps7_0_200M'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_xbar_0/TOP_block_xbar_0/TOP_block_xbar_0_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_xbar_0/TOP_block_xbar_0/TOP_block_xbar_0_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_0_0_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_1_0/TOP_block_axi_uartlite_0_0_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/axi_uartlite_1'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0/TOP_block_axi_dma_0_0_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/axi_dma_0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axis_data_fifo_0_1/TOP_block_axis_data_fifo_0_1/TOP_block_axis_data_fifo_0_1_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_axis_data_fifo_0_1/TOP_block_axis_data_fifo_0_1/TOP_block_axis_data_fifo_0_1_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/axis_data_fifo_0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_xbar_1/TOP_block_xbar_1/TOP_block_xbar_1_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_xbar_1/TOP_block_xbar_1/TOP_block_xbar_1_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_0/TOP_block_auto_pc_0/TOP_block_auto_pc_0_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_0/TOP_block_auto_pc_0/TOP_block_auto_pc_0_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_1/TOP_block_auto_pc_1/TOP_block_auto_pc_4_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_auto_pc_1/TOP_block_auto_pc_1/TOP_block_auto_pc_4_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_version_ip_v1_0_0_0/TOP_block_version_ip_v1_0_0_0/TOP_block_version_ip_v1_0_0_0_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/version_ip_v1_0_0'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_version_ip_v1_0_0_0/TOP_block_version_ip_v1_0_0_0/TOP_block_version_ip_v1_0_0_0_in_context.xdc] for cell 'TOP_block_i/TOP_block_i/version_ip_v1_0_0'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'multiphase_clock'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'multiphase_clock'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'RunControl_AXI_inst/RAM_PWR_EN'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'RunControl_AXI_inst/RAM_PWR_EN'
Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'FIFO_DATA_32bit'
Finished Parsing XDC File [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'FIFO_DATA_32bit'
Parsing XDC File [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc]
WARNING: [Vivado 12-507] No nets matched 'Inst_Pulser/in0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:524]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:543]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:544]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:545]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:546]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:547]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:548]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:549]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:550]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:551]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:552]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:553]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:554]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:555]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:556]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:557]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:558]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:559]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:560]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:561]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:562]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:563]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:564]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:565]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:566]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:567]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:568]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:569]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:570]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:571]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:572]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:573]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:574]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:575]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:576]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:577]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:578]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:579]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:580]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:581]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:582]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:583]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:584]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:585]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:586]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:587]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:588]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:589]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:590]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:591]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:592]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:593]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:594]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:595]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:596]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:597]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:598]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:599]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:600]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:601]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:602]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:603]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:604]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:605]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:606]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:607]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:608]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:609]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:610]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:611]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:612]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:613]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:614]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:615]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:616]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:617]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:618]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:619]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:620]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:621]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:622]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:623]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:624]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:625]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:626]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:627]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:628]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:629]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:630]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:631]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:632]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:633]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:634]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:635]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:636]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:637]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:638]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:639]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:640]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:641]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:642]
INFO: [Common 17-14] Message 'Common 17-69' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:642]
WARNING: [Vivado 12-508] No pins matched 'multiphase_clock/inst/mmcm_adv_inst/CLKOUT0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:769]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_2'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:770]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:770]
WARNING: [Vivado 12-508] No pins matched 'multiphase_clock/inst/mmcm_adv_inst/CLKOUT0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:770]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:771]
WARNING: [Vivado 12-508] No pins matched 'multiphase_clock/inst/mmcm_adv_inst/CLKOUT0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:802]
CRITICAL WARNING: [Vivado 12-2784] Failed to create a clock with 323 sources, which is larger than the current limit of 64. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:806]
Resolution: Correct your clock constraint to specify fewer sources than the current limit.
WARNING: [Vivado 12-508] No pins matched 'multiphase_clock/inst/mmcm_adv_inst/CLKOUT0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:809]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:810]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:825]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:825]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out1_clk_wiz_0]'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:825]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:826]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:826]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out1_clk_wiz_0]'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:826]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:828]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:828]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out1_clk_wiz_0]'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:828]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:830]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:830]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out1_clk_wiz_0]'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:830]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:832]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:832]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out1_clk_wiz_0]'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:832]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:834]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:834]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out1_clk_wiz_0]'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:834]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:835]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:835]
WARNING: [Vivado 12-627] No clocks matched 'RING_OSC'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:835]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:835]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out1_clk_wiz_0]'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:835]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks RING_OSC]'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:835]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:836]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:836]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out1_clk_wiz_0]'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:836]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'RING_OSC'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:837]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:837]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:837]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:837]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks RING_OSC]'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:837]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out1_clk_wiz_0]'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:837]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_out7_clk_wiz_0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:838]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:838]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out7_clk_wiz_0]'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:838]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_out7_clk_wiz_0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:839]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:839]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out7_clk_wiz_0]'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:839]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_out7_clk_wiz_0'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:840]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:840]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out7_clk_wiz_0]'. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc:840]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1334.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 2 instances
  IBUFDS_IBUFDISABLE => IBUFDS_IBUFDISABLE (IBUFDS_IBUFDISABLE_INT(x2)): 19 instances
  IBUFGDS => IBUFDS: 2 instances
  OBUFDS => OBUFDS: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1334.703 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'FIFO_DATA_32bit' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'RunControl_AXI_inst/RAM_PWR_EN' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1334.703 ; gain = 520.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z014sclg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1334.703 ; gain = 520.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0/TOP_block_processing_system7_0_0_in_context.xdc, line 263).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 505).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 506).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 507).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 508).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 509).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 510).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 511).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 512).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 513).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 514).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 515).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 516).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 517).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 518).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 519).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 520).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 521).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 522).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/constrs_1/new/TOP.xdc, line 523).
Applied set_property DONT_TOUCH = true for TOP_block_i/TOP_block_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_block_i/TOP_block_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_block_i/TOP_block_i/rst_ps7_0_200M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_block_i/TOP_block_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_block_i/TOP_block_i/axi_uartlite_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_block_i/TOP_block_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_block_i/TOP_block_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_block_i/TOP_block_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_block_i/TOP_block_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_block_i/TOP_block_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_block_i/TOP_block_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_block_i/TOP_block_i/version_ip_v1_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for multiphase_clock. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for RunControl_AXI_inst/RAM_PWR_EN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FIFO_DATA_32bit. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1334.703 ; gain = 520.539
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'slv_reg18_reg[31:0]' into 'slv_reg17_reg[31:0]' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:385]
INFO: [Synth 8-4471] merging register 'slv_reg19_reg[31:0]' into 'slv_reg17_reg[31:0]' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/new/RunControl_AXI.vhd:386]
INFO: [Synth 8-5546] ROM "slv_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CS_latch__parameterized17'
INFO: [Synth 8-4471] merging register 'Tempo_Morto_int_reg[15:0]' into 'FREQ_METER_int_reg[19][15:0]' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/raccolta_canali.vhd:134]
INFO: [Synth 8-4471] merging register 'PPS_OUT_int_reg' into 'PPS_OUT_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/pps_module2.vhd:93]
WARNING: [Synth 8-327] inferring latch for variable 'Runc_Ref_CLK_ritrov_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/CLK_SAFE.vhd:95]
WARNING: [Synth 8-327] inferring latch for variable 'FLAG_PROBLEM_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/SPI_1ch.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch__parameterized0'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch__parameterized1'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch__parameterized2'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch__parameterized3'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch__parameterized4'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch__parameterized5'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch__parameterized6'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch__parameterized7'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch__parameterized8'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch__parameterized9'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch__parameterized10'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch__parameterized11'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch__parameterized12'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch__parameterized13'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch__parameterized14'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch__parameterized15'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch__parameterized16'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0001 |                              011
                 calibra |                             0010 |                              000
                  ac_dat |                             0100 |                              001
                  ac_cal |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CS_latch__parameterized17'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/ENERGY_1ch.vhd:91]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1334.703 ; gain = 520.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |single_channel__GC0                  |           1|      2348|
|2     |single_channel__parameterized0__GC0  |           1|      2348|
|3     |single_channel__parameterized1__GC0  |           1|      2348|
|4     |single_channel__parameterized2__GC0  |           1|      2348|
|5     |single_channel__parameterized3__GC0  |           1|      2348|
|6     |single_channel__parameterized4__GC0  |           1|      2348|
|7     |single_channel__parameterized5__GC0  |           1|      2348|
|8     |single_channel__parameterized6__GC0  |           1|      2348|
|9     |single_channel__parameterized7__GC0  |           1|      2348|
|10    |single_channel__parameterized8__GC0  |           1|      2348|
|11    |single_channel__parameterized9__GC0  |           1|      2348|
|12    |single_channel__parameterized10__GC0 |           1|      2348|
|13    |single_channel__parameterized11__GC0 |           1|      2348|
|14    |single_channel__parameterized12__GC0 |           1|      2348|
|15    |single_channel__parameterized13__GC0 |           1|      2348|
|16    |single_channel__parameterized14__GC0 |           1|      2348|
|17    |single_channel__parameterized15__GC0 |           1|      2348|
|18    |single_channel__parameterized16__GC0 |           1|      2348|
|19    |single_channel__parameterized17__GC0 |           1|      2348|
|20    |raccolta_canali__GC0                 |           1|      4941|
|21    |TOP__GC0                             |           1|      7036|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   4 Input     18 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 19    
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 19    
	   2 Input      9 Bit       Adders := 19    
	   2 Input      8 Bit       Adders := 38    
	   2 Input      6 Bit       Adders := 39    
	   2 Input      5 Bit       Adders := 25    
	   2 Input      4 Bit       Adders := 19    
	   2 Input      3 Bit       Adders := 20    
+---XORs : 
	  11 Input      8 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 2     
	               77 Bit    Registers := 39    
	               60 Bit    Registers := 19    
	               32 Bit    Registers := 19    
	               28 Bit    Registers := 21    
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 24    
	               16 Bit    Registers := 59    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 39    
	               12 Bit    Registers := 19    
	                9 Bit    Registers := 19    
	                8 Bit    Registers := 38    
	                6 Bit    Registers := 21    
	                5 Bit    Registers := 119   
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 41    
	                2 Bit    Registers := 40    
	                1 Bit    Registers := 703   
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     77 Bit        Muxes := 76    
	  13 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 38    
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 77    
	   6 Input     13 Bit        Muxes := 19    
	   2 Input     12 Bit        Muxes := 57    
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 19    
	   2 Input      8 Bit        Muxes := 19    
	   2 Input      6 Bit        Muxes := 19    
	   2 Input      5 Bit        Muxes := 80    
	   4 Input      5 Bit        Muxes := 57    
	   3 Input      5 Bit        Muxes := 19    
	   2 Input      4 Bit        Muxes := 95    
	   3 Input      4 Bit        Muxes := 19    
	   4 Input      4 Bit        Muxes := 38    
	   8 Input      4 Bit        Muxes := 19    
	   2 Input      3 Bit        Muxes := 142   
	   4 Input      3 Bit        Muxes := 19    
	   2 Input      2 Bit        Muxes := 114   
	   4 Input      2 Bit        Muxes := 38    
	   6 Input      2 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 686   
	   4 Input      1 Bit        Muxes := 247   
	   3 Input      1 Bit        Muxes := 57    
	   9 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 19    
	   8 Input      1 Bit        Muxes := 19    
	  13 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	  11 Input      8 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module SPI_buono__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SPI_buono__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SPI_buono__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SPI_buono__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SPI_buono__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SPI_buono__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SPI_buono__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SPI_buono__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__15 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc__16 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SPI_buono__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__17 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc__18 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SPI_buono__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__19 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc__20 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SPI_buono__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__21 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc__22 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SPI_buono__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__23 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc__24 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SPI_buono__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__25 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc__26 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SPI_buono__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__27 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc__28 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SPI_buono__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__29 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc__30 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SPI_buono__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__31 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc__32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SPI_buono__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__33 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc__34 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SPI_buono__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__35 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc__36 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SPI_buono 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module CS_latch__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ff_interno_re__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_fe 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff_interno_re 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rom_tdc__37 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module rom_tdc 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flip_flop 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blocco_time 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module single_channel__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Canale_secondi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   4 Input     18 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module raccolta_dati 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 2     
	               77 Bit    Registers := 20    
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     77 Bit        Muxes := 19    
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
Module raccolta_canali 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module RunControl_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  13 Input      1 Bit        Muxes := 10    
Module RESET_MODULE 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CLK_SAFE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module pps_module2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 8     
Module Pulser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 170 (col length:60)
BRAMs: 214 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "slv_reg3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[0].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[0].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[0].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[1].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[1].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[1].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[2].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[2].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[2].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[3].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[3].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[3].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[4].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[4].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[4].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[5].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[5].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[5].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[6].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[6].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[6].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[7].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[7].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[7].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[8].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[8].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[8].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[9].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[9].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[9].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[10].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[10].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[10].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[11].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[11].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[11].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[12].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[12].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[12].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[13].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[13].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[13].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[14].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[14].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[14].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[15].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[15].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[15].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[16].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[16].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[16].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[17].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[17].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[17].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNEL/pp1[18].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[3]' (FDPE) to 'inst_MULTYCHANNEL/pp1[18].Inst_single_channel/i_0/Inst_CS_latch/Inst_SPI/valore_massimo_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_MULTYCHANNEL/pp1[18].Inst_single_channel /i_0/\Inst_CS_latch/Inst_SPI/valore_massimo_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNELi_1/Inst_raccolta_dati/EV_reg[19][37]' (FDCE) to 'inst_MULTYCHANNELi_1/Inst_raccolta_dati/EV_reg[19][39]'
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNELi_1/Inst_raccolta_dati/EV_reg[19][38]' (FDCE) to 'inst_MULTYCHANNELi_1/Inst_raccolta_dati/EV_reg[19][39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_MULTYCHANNELi_1/Inst_raccolta_dati/\EV_reg[19][39] )
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNELi_1/Inst_raccolta_dati/EV_reg[19][56]' (FDCE) to 'inst_MULTYCHANNELi_1/Inst_raccolta_dati/EV_reg[19][60]'
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNELi_1/Inst_raccolta_dati/EV_reg[19][57]' (FDCE) to 'inst_MULTYCHANNELi_1/Inst_raccolta_dati/EV_reg[19][60]'
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNELi_1/Inst_raccolta_dati/EV_reg[19][58]' (FDCE) to 'inst_MULTYCHANNELi_1/Inst_raccolta_dati/EV_reg[19][60]'
INFO: [Synth 8-3886] merging instance 'inst_MULTYCHANNELi_1/Inst_raccolta_dati/EV_reg[19][59]' (FDCE) to 'inst_MULTYCHANNELi_1/Inst_raccolta_dati/EV_reg[19][60]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[0]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[1]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[2]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[3]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[4]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[5]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[6]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[7]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[8]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[9]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[10]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[11]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[12]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[13]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\Inst_RESET_MODULE/clk_fail_reg )
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[14]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[15]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[16]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[17]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[18]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[19]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[20]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[21]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[22]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[23]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[24]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[25]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[26]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[27]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[28]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[29]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/slv_reg17_reg[30]' (FDRE) to 'i_0/RunControl_AXI_inst/slv_reg17_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\RunControl_AXI_inst/slv_reg17_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'i_0/RunControl_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\RunControl_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/RunControl_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'i_0/RunControl_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\RunControl_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1334.703 ; gain = 520.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |single_channel__GC0                  |           1|      1197|
|2     |single_channel__parameterized0__GC0  |           1|      1197|
|3     |single_channel__parameterized1__GC0  |           1|      1197|
|4     |single_channel__parameterized2__GC0  |           1|      1197|
|5     |single_channel__parameterized3__GC0  |           1|      1197|
|6     |single_channel__parameterized4__GC0  |           1|      1197|
|7     |single_channel__parameterized5__GC0  |           1|      1197|
|8     |single_channel__parameterized6__GC0  |           1|      1197|
|9     |single_channel__parameterized7__GC0  |           1|      1197|
|10    |single_channel__parameterized8__GC0  |           1|      1197|
|11    |single_channel__parameterized9__GC0  |           1|      1197|
|12    |single_channel__parameterized10__GC0 |           1|      1197|
|13    |single_channel__parameterized11__GC0 |           1|      1197|
|14    |single_channel__parameterized12__GC0 |           1|      1197|
|15    |single_channel__parameterized13__GC0 |           1|      1197|
|16    |single_channel__parameterized14__GC0 |           1|      1197|
|17    |single_channel__parameterized15__GC0 |           1|      1197|
|18    |single_channel__parameterized16__GC0 |           1|      1197|
|19    |single_channel__parameterized17__GC0 |           1|      1197|
|20    |raccolta_canali__GC0                 |           1|      7999|
|21    |TOP__GC0                             |           1|      4998|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1334.703 ; gain = 520.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
      : \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
      : \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
      : \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
      : \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
      : \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
      : \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
      : \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
      : \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
      : \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
      : \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
      : \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
      : \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
      : \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
      : \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
      : \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
      : \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
      : \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
      : \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/DI[2]
      : \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /DAA_inferred/p_0_in
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /i_0/\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0 -from DI[0] -to O[1]'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1362.234 ; gain = 548.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |single_channel__GC0                  |           1|      1197|
|2     |single_channel__parameterized0__GC0  |           1|      1197|
|3     |single_channel__parameterized1__GC0  |           1|      1197|
|4     |single_channel__parameterized2__GC0  |           1|      1197|
|5     |single_channel__parameterized3__GC0  |           1|      1197|
|6     |single_channel__parameterized4__GC0  |           1|      1197|
|7     |single_channel__parameterized5__GC0  |           1|      1197|
|8     |single_channel__parameterized6__GC0  |           1|      1197|
|9     |single_channel__parameterized7__GC0  |           1|      1197|
|10    |single_channel__parameterized8__GC0  |           1|      1197|
|11    |single_channel__parameterized9__GC0  |           1|      1197|
|12    |single_channel__parameterized10__GC0 |           1|      1197|
|13    |single_channel__parameterized11__GC0 |           1|      1197|
|14    |single_channel__parameterized12__GC0 |           1|      1197|
|15    |single_channel__parameterized13__GC0 |           1|      1197|
|16    |single_channel__parameterized14__GC0 |           1|      1197|
|17    |single_channel__parameterized15__GC0 |           1|      1197|
|18    |single_channel__parameterized16__GC0 |           1|      1197|
|19    |single_channel__parameterized17__GC0 |           1|      1197|
|20    |raccolta_canali__GC0                 |           1|      7999|
|21    |TOP__GC0                             |           1|      4998|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Combination loop (list two pins only) .:TOP/i_0:TOP__GC0/multiphase_clock/clk_out1  .:TOP/i_0:TOP__GC0/multiphase_clock/clk_out7
The design has combinational loop or hierarchical design, no retiming 
INFO: [Synth 8-5816] Retiming module `OSCILLATORE`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `OSCILLATORE' done


INFO: [Synth 8-5816] Retiming module `flip_flop__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `flip_flop__1' done


INFO: [Synth 8-5816] Retiming module `single_channel__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__GC0' done


INFO: [Synth 8-5816] Retiming module `single_channel`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel' done


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized0' done


INFO: [Synth 8-5816] Retiming module `flip_flop__2`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `flip_flop__2' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized0__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized0__GC0' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized0' done


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized1' done


INFO: [Synth 8-5816] Retiming module `flip_flop__3`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `flip_flop__3' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized1__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized1__GC0' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized1' done


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized2`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized2' done


INFO: [Synth 8-5816] Retiming module `flip_flop__4`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `flip_flop__4' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized2__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized2__GC0' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized2`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized2' done


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized3`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized3' done


INFO: [Synth 8-5816] Retiming module `flip_flop__5`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `flip_flop__5' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized3__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized3__GC0' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized3`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized3' done


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized4`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized4' done


INFO: [Synth 8-5816] Retiming module `flip_flop__6`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `flip_flop__6' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized4__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized4__GC0' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized4`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized4' done


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized5`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized5' done


INFO: [Synth 8-5816] Retiming module `flip_flop__7`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `flip_flop__7' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized5__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized5__GC0' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized5`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized5' done


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized6`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized6' done


INFO: [Synth 8-5816] Retiming module `flip_flop__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `flip_flop__8' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized6__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized6__GC0' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized6`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized6' done


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized7`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized7' done


INFO: [Synth 8-5816] Retiming module `flip_flop__9`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `flip_flop__9' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized7__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized7__GC0' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized7`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized7' done


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized8' done


INFO: [Synth 8-5816] Retiming module `flip_flop__10`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `flip_flop__10' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized8__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized8__GC0' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized8' done


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized9`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized9' done


INFO: [Synth 8-5816] Retiming module `flip_flop__11`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `flip_flop__11' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized9__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized9__GC0' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized9`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized9' done


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized10`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized10' done


INFO: [Synth 8-5816] Retiming module `flip_flop__12`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `flip_flop__12' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized10__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized10__GC0' done


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized10`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `single_channel__parameterized10' done


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized11`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `OSCILLATORE__parameterized11' done


INFO: [Synth 8-5816] Retiming module `flip_flop__13`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `flip_flop__13' done


INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[0].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[1].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[2].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[3].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[4].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[5].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[6].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[7].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[8].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[9].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[10].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[11].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[12].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[13].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[14].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[15].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[16].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[17].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[0] -to CO[3] \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[1] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[1] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[1] -to CO[3] \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[2] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/O (LUT2)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:75]
     3: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /i_0/I1 (LUT2)
     4: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[2] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     5: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     6: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[2] -to CO[3] \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
Found timing loop:
     0: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
      [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:62]
     1: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[3] (CARRY4)
     2: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/O[3] (CARRY4)
     3: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/DI[0] (CARRY4)
     4: \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0/CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/remote_sources/_/OSC_240MHZ.vhd:31]
Inferred a: "set_disable_timing -from DI[3] -to CO[3] \inst_MULTYCHANNEL/pp1[18].Inst_single_channel /\Inst_CS_latch/Inst_OSCILLATORE /CARRY4_inst0"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1369.762 ; gain = 555.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver \Inst_CLK_SAFE/BUFGMUX_inst :O [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/CLK_SAFE.vhd:246]
WARNING: [Synth 8-5410] Found another clock driver \Inst_CLK_SAFE/BUFGMUX_inst_refCLK :O [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/CLK_SAFE.vhd:197]
WARNING: [Synth 8-5410] Found another clock driver \Inst_CLK_SAFE/BUFGMUX_inst_refCLK :O [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Main_V0_Fir_V_2_2/CLK_SAFE.vhd:197]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1369.762 ; gain = 555.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1369.762 ; gain = 555.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1369.762 ; gain = 555.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1369.762 ; gain = 555.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1369.762 ; gain = 555.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1369.762 ; gain = 555.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |clk_wiz_0                        |         1|
|2     |fifo_generator_0                 |         1|
|3     |blk_mem_gen_0                    |         1|
|4     |TOP_block_xbar_1                 |         1|
|5     |TOP_block_auto_pc_1              |         1|
|6     |TOP_block_xbar_0                 |         1|
|7     |TOP_block_auto_pc_0              |         1|
|8     |TOP_block_axi_dma_0_0            |         1|
|9     |TOP_block_axi_uartlite_1_0       |         1|
|10    |TOP_block_axis_data_fifo_0_1     |         1|
|11    |TOP_block_processing_system7_0_0 |         1|
|12    |TOP_block_rst_ps7_0_200M_0       |         1|
|13    |TOP_block_version_ip_v1_0_0_0    |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |TOP_block_auto_pc_0_bbox_6              |     1|
|2     |TOP_block_auto_pc_1_bbox_1              |     1|
|3     |TOP_block_axi_dma_0_0_bbox_0            |     1|
|4     |TOP_block_axi_uartlite_1_0_bbox_3       |     1|
|5     |TOP_block_axis_data_fifo_0_1_bbox_4     |     1|
|6     |TOP_block_processing_system7_0_0_bbox_5 |     1|
|7     |TOP_block_rst_ps7_0_200M_0_bbox_8       |     1|
|8     |TOP_block_version_ip_v1_0_0_0_bbox_9    |     1|
|9     |TOP_block_xbar_0_bbox_7                 |     1|
|10    |TOP_block_xbar_1_bbox_2                 |     1|
|11    |blk_mem_gen_0_bbox_10                   |     1|
|12    |clk_wiz_0_bbox_11                       |     1|
|13    |fifo_generator_0_bbox_12                |     1|
|14    |BUFG                                    |    15|
|15    |BUFGMUX                                 |     2|
|16    |BUFR                                    |     7|
|17    |CARRY4                                  |   660|
|18    |LUT1                                    |   114|
|19    |LUT2                                    |   761|
|20    |LUT3                                    |  1079|
|21    |LUT4                                    |  3073|
|22    |LUT5                                    |  1192|
|23    |LUT6                                    |  1645|
|24    |MUXF7                                   |    72|
|25    |MUXF8                                   |    14|
|26    |ODDR                                    |     1|
|27    |STARTUPE2                               |     1|
|28    |FDCE                                    |  9888|
|29    |FDPE                                    |   109|
|30    |FDRE                                    |   453|
|31    |FDSE                                    |    20|
|32    |LD                                      |   152|
|33    |IBUF                                    |    59|
|34    |IBUFDS_IBUFDISABLE                      |    19|
|35    |IBUFGDS                                 |     2|
|36    |IOBUF                                   |     2|
|37    |OBUF                                    |    60|
|38    |OBUFDS                                  |     2|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------+--------------------------------+------+
|      |Instance                             |Module                          |Cells |
+------+-------------------------------------+--------------------------------+------+
|1     |top                                  |                                | 21320|
|2     |  Inst_CLK_SAFE                      |CLK_SAFE                        |   177|
|3     |  Inst_Pulser                        |Pulser                          |   133|
|4     |  Inst_pps_module2                   |pps_module2                     |   333|
|5     |  RunControl_AXI_inst                |RunControl_AXI                  |   825|
|6     |  TOP_block_i                        |TOP_block_wrapper               |  1835|
|7     |    TOP_block_i                      |TOP_block                       |  1825|
|8     |      axi_interconnect_0             |TOP_block_axi_interconnect_0_0  |   451|
|9     |        m00_couplers                 |m00_couplers_imp_1KZ67PG        |   197|
|10    |      ps7_0_axi_periph               |TOP_block_ps7_0_axi_periph_0    |   662|
|11    |        s00_couplers                 |s00_couplers_imp_MMRXJQ         |   177|
|12    |  inst_MULTYCHANNEL                  |raccolta_canali                 | 17759|
|13    |    \pp1[0].Inst_single_channel      |single_channel                  |   722|
|14    |      Inst_CS_latch                  |CS_latch                        |   214|
|15    |        Inst_OSCILLATORE             |OSCILLATORE                     |     3|
|16    |        Inst_SPI                     |SPI_buono_375                   |   139|
|17    |      Inst_blocco_time               |blocco_time_356                 |   368|
|18    |        Inst_flip_flop_time          |flip_flop__1                    |   172|
|19    |          Inst_ff_interno_ret        |ff_interno_re_357               |     2|
|20    |          Inst_ff_interno_rett       |ff_interno_re_358               |     2|
|21    |          Inst_ff_interno_rettt      |ff_interno_re_359               |     2|
|22    |          Inst_ff_interno_retttt     |ff_interno_re_360               |     2|
|23    |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe_361               |     2|
|24    |          \p1[0].Inst_ff_interno_re  |ff_interno_re_362               |     2|
|25    |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_363               |     2|
|26    |          \p1[1].Inst_ff_interno_re  |ff_interno_re_364               |     2|
|27    |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_365               |     2|
|28    |          \p1[2].Inst_ff_interno_re  |ff_interno_re_366               |     2|
|29    |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_367               |     2|
|30    |          \p1[3].Inst_ff_interno_re  |ff_interno_re_368               |     2|
|31    |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_369               |     2|
|32    |          \p1[4].Inst_ff_interno_re  |ff_interno_re_370               |     2|
|33    |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_371               |     2|
|34    |          \p1[5].Inst_ff_interno_re  |ff_interno_re_372               |     2|
|35    |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_373               |     2|
|36    |          \p1[6].Inst_ff_interno_re  |ff_interno_re_374               |     2|
|37    |    \pp1[1].Inst_single_channel      |single_channel__parameterized0  |   722|
|38    |      Inst_CS_latch                  |CS_latch__parameterized0        |   214|
|39    |        Inst_OSCILLATORE             |OSCILLATORE__parameterized0     |     3|
|40    |        Inst_SPI                     |SPI_buono_355                   |   139|
|41    |      Inst_blocco_time               |blocco_time_336                 |   368|
|42    |        Inst_flip_flop_time          |flip_flop__2                    |   172|
|43    |          Inst_ff_interno_ret        |ff_interno_re_337               |     2|
|44    |          Inst_ff_interno_rett       |ff_interno_re_338               |     2|
|45    |          Inst_ff_interno_rettt      |ff_interno_re_339               |     2|
|46    |          Inst_ff_interno_retttt     |ff_interno_re_340               |     2|
|47    |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe_341               |     2|
|48    |          \p1[0].Inst_ff_interno_re  |ff_interno_re_342               |     2|
|49    |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_343               |     2|
|50    |          \p1[1].Inst_ff_interno_re  |ff_interno_re_344               |     2|
|51    |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_345               |     2|
|52    |          \p1[2].Inst_ff_interno_re  |ff_interno_re_346               |     2|
|53    |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_347               |     2|
|54    |          \p1[3].Inst_ff_interno_re  |ff_interno_re_348               |     2|
|55    |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_349               |     2|
|56    |          \p1[4].Inst_ff_interno_re  |ff_interno_re_350               |     2|
|57    |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_351               |     2|
|58    |          \p1[5].Inst_ff_interno_re  |ff_interno_re_352               |     2|
|59    |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_353               |     2|
|60    |          \p1[6].Inst_ff_interno_re  |ff_interno_re_354               |     2|
|61    |    \pp1[2].Inst_single_channel      |single_channel__parameterized1  |   722|
|62    |      Inst_CS_latch                  |CS_latch__parameterized1        |   214|
|63    |        Inst_OSCILLATORE             |OSCILLATORE__parameterized1     |     3|
|64    |        Inst_SPI                     |SPI_buono_335                   |   139|
|65    |      Inst_blocco_time               |blocco_time_316                 |   368|
|66    |        Inst_flip_flop_time          |flip_flop__3                    |   172|
|67    |          Inst_ff_interno_ret        |ff_interno_re_317               |     2|
|68    |          Inst_ff_interno_rett       |ff_interno_re_318               |     2|
|69    |          Inst_ff_interno_rettt      |ff_interno_re_319               |     2|
|70    |          Inst_ff_interno_retttt     |ff_interno_re_320               |     2|
|71    |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe_321               |     2|
|72    |          \p1[0].Inst_ff_interno_re  |ff_interno_re_322               |     2|
|73    |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_323               |     2|
|74    |          \p1[1].Inst_ff_interno_re  |ff_interno_re_324               |     2|
|75    |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_325               |     2|
|76    |          \p1[2].Inst_ff_interno_re  |ff_interno_re_326               |     2|
|77    |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_327               |     2|
|78    |          \p1[3].Inst_ff_interno_re  |ff_interno_re_328               |     2|
|79    |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_329               |     2|
|80    |          \p1[4].Inst_ff_interno_re  |ff_interno_re_330               |     2|
|81    |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_331               |     2|
|82    |          \p1[5].Inst_ff_interno_re  |ff_interno_re_332               |     2|
|83    |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_333               |     2|
|84    |          \p1[6].Inst_ff_interno_re  |ff_interno_re_334               |     2|
|85    |    \pp1[3].Inst_single_channel      |single_channel__parameterized2  |   722|
|86    |      Inst_CS_latch                  |CS_latch__parameterized2        |   214|
|87    |        Inst_OSCILLATORE             |OSCILLATORE__parameterized2     |     3|
|88    |        Inst_SPI                     |SPI_buono_315                   |   139|
|89    |      Inst_blocco_time               |blocco_time_296                 |   368|
|90    |        Inst_flip_flop_time          |flip_flop__4                    |   172|
|91    |          Inst_ff_interno_ret        |ff_interno_re_297               |     2|
|92    |          Inst_ff_interno_rett       |ff_interno_re_298               |     2|
|93    |          Inst_ff_interno_rettt      |ff_interno_re_299               |     2|
|94    |          Inst_ff_interno_retttt     |ff_interno_re_300               |     2|
|95    |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe_301               |     2|
|96    |          \p1[0].Inst_ff_interno_re  |ff_interno_re_302               |     2|
|97    |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_303               |     2|
|98    |          \p1[1].Inst_ff_interno_re  |ff_interno_re_304               |     2|
|99    |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_305               |     2|
|100   |          \p1[2].Inst_ff_interno_re  |ff_interno_re_306               |     2|
|101   |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_307               |     2|
|102   |          \p1[3].Inst_ff_interno_re  |ff_interno_re_308               |     2|
|103   |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_309               |     2|
|104   |          \p1[4].Inst_ff_interno_re  |ff_interno_re_310               |     2|
|105   |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_311               |     2|
|106   |          \p1[5].Inst_ff_interno_re  |ff_interno_re_312               |     2|
|107   |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_313               |     2|
|108   |          \p1[6].Inst_ff_interno_re  |ff_interno_re_314               |     2|
|109   |    \pp1[4].Inst_single_channel      |single_channel__parameterized3  |   722|
|110   |      Inst_CS_latch                  |CS_latch__parameterized3        |   214|
|111   |        Inst_OSCILLATORE             |OSCILLATORE__parameterized3     |     3|
|112   |        Inst_SPI                     |SPI_buono_295                   |   139|
|113   |      Inst_blocco_time               |blocco_time_276                 |   368|
|114   |        Inst_flip_flop_time          |flip_flop__5                    |   172|
|115   |          Inst_ff_interno_ret        |ff_interno_re_277               |     2|
|116   |          Inst_ff_interno_rett       |ff_interno_re_278               |     2|
|117   |          Inst_ff_interno_rettt      |ff_interno_re_279               |     2|
|118   |          Inst_ff_interno_retttt     |ff_interno_re_280               |     2|
|119   |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe_281               |     2|
|120   |          \p1[0].Inst_ff_interno_re  |ff_interno_re_282               |     2|
|121   |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_283               |     2|
|122   |          \p1[1].Inst_ff_interno_re  |ff_interno_re_284               |     2|
|123   |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_285               |     2|
|124   |          \p1[2].Inst_ff_interno_re  |ff_interno_re_286               |     2|
|125   |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_287               |     2|
|126   |          \p1[3].Inst_ff_interno_re  |ff_interno_re_288               |     2|
|127   |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_289               |     2|
|128   |          \p1[4].Inst_ff_interno_re  |ff_interno_re_290               |     2|
|129   |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_291               |     2|
|130   |          \p1[5].Inst_ff_interno_re  |ff_interno_re_292               |     2|
|131   |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_293               |     2|
|132   |          \p1[6].Inst_ff_interno_re  |ff_interno_re_294               |     2|
|133   |    \pp1[5].Inst_single_channel      |single_channel__parameterized4  |   722|
|134   |      Inst_CS_latch                  |CS_latch__parameterized4        |   214|
|135   |        Inst_OSCILLATORE             |OSCILLATORE__parameterized4     |     3|
|136   |        Inst_SPI                     |SPI_buono_275                   |   139|
|137   |      Inst_blocco_time               |blocco_time_256                 |   368|
|138   |        Inst_flip_flop_time          |flip_flop__6                    |   172|
|139   |          Inst_ff_interno_ret        |ff_interno_re_257               |     2|
|140   |          Inst_ff_interno_rett       |ff_interno_re_258               |     2|
|141   |          Inst_ff_interno_rettt      |ff_interno_re_259               |     2|
|142   |          Inst_ff_interno_retttt     |ff_interno_re_260               |     2|
|143   |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe_261               |     2|
|144   |          \p1[0].Inst_ff_interno_re  |ff_interno_re_262               |     2|
|145   |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_263               |     2|
|146   |          \p1[1].Inst_ff_interno_re  |ff_interno_re_264               |     2|
|147   |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_265               |     2|
|148   |          \p1[2].Inst_ff_interno_re  |ff_interno_re_266               |     2|
|149   |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_267               |     2|
|150   |          \p1[3].Inst_ff_interno_re  |ff_interno_re_268               |     2|
|151   |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_269               |     2|
|152   |          \p1[4].Inst_ff_interno_re  |ff_interno_re_270               |     2|
|153   |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_271               |     2|
|154   |          \p1[5].Inst_ff_interno_re  |ff_interno_re_272               |     2|
|155   |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_273               |     2|
|156   |          \p1[6].Inst_ff_interno_re  |ff_interno_re_274               |     2|
|157   |    \pp1[6].Inst_single_channel      |single_channel__parameterized5  |   722|
|158   |      Inst_CS_latch                  |CS_latch__parameterized5        |   214|
|159   |        Inst_OSCILLATORE             |OSCILLATORE__parameterized5     |     3|
|160   |        Inst_SPI                     |SPI_buono_255                   |   139|
|161   |      Inst_blocco_time               |blocco_time_236                 |   368|
|162   |        Inst_flip_flop_time          |flip_flop__7                    |   172|
|163   |          Inst_ff_interno_ret        |ff_interno_re_237               |     2|
|164   |          Inst_ff_interno_rett       |ff_interno_re_238               |     2|
|165   |          Inst_ff_interno_rettt      |ff_interno_re_239               |     2|
|166   |          Inst_ff_interno_retttt     |ff_interno_re_240               |     2|
|167   |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe_241               |     2|
|168   |          \p1[0].Inst_ff_interno_re  |ff_interno_re_242               |     2|
|169   |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_243               |     2|
|170   |          \p1[1].Inst_ff_interno_re  |ff_interno_re_244               |     2|
|171   |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_245               |     2|
|172   |          \p1[2].Inst_ff_interno_re  |ff_interno_re_246               |     2|
|173   |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_247               |     2|
|174   |          \p1[3].Inst_ff_interno_re  |ff_interno_re_248               |     2|
|175   |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_249               |     2|
|176   |          \p1[4].Inst_ff_interno_re  |ff_interno_re_250               |     2|
|177   |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_251               |     2|
|178   |          \p1[5].Inst_ff_interno_re  |ff_interno_re_252               |     2|
|179   |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_253               |     2|
|180   |          \p1[6].Inst_ff_interno_re  |ff_interno_re_254               |     2|
|181   |    \pp1[7].Inst_single_channel      |single_channel__parameterized6  |   722|
|182   |      Inst_CS_latch                  |CS_latch__parameterized6        |   214|
|183   |        Inst_OSCILLATORE             |OSCILLATORE__parameterized6     |     3|
|184   |        Inst_SPI                     |SPI_buono_235                   |   139|
|185   |      Inst_blocco_time               |blocco_time_216                 |   368|
|186   |        Inst_flip_flop_time          |flip_flop__8                    |   172|
|187   |          Inst_ff_interno_ret        |ff_interno_re_217               |     2|
|188   |          Inst_ff_interno_rett       |ff_interno_re_218               |     2|
|189   |          Inst_ff_interno_rettt      |ff_interno_re_219               |     2|
|190   |          Inst_ff_interno_retttt     |ff_interno_re_220               |     2|
|191   |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe_221               |     2|
|192   |          \p1[0].Inst_ff_interno_re  |ff_interno_re_222               |     2|
|193   |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_223               |     2|
|194   |          \p1[1].Inst_ff_interno_re  |ff_interno_re_224               |     2|
|195   |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_225               |     2|
|196   |          \p1[2].Inst_ff_interno_re  |ff_interno_re_226               |     2|
|197   |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_227               |     2|
|198   |          \p1[3].Inst_ff_interno_re  |ff_interno_re_228               |     2|
|199   |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_229               |     2|
|200   |          \p1[4].Inst_ff_interno_re  |ff_interno_re_230               |     2|
|201   |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_231               |     2|
|202   |          \p1[5].Inst_ff_interno_re  |ff_interno_re_232               |     2|
|203   |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_233               |     2|
|204   |          \p1[6].Inst_ff_interno_re  |ff_interno_re_234               |     2|
|205   |    \pp1[8].Inst_single_channel      |single_channel__parameterized7  |   722|
|206   |      Inst_CS_latch                  |CS_latch__parameterized7        |   214|
|207   |        Inst_OSCILLATORE             |OSCILLATORE__parameterized7     |     3|
|208   |        Inst_SPI                     |SPI_buono_215                   |   139|
|209   |      Inst_blocco_time               |blocco_time_196                 |   368|
|210   |        Inst_flip_flop_time          |flip_flop__9                    |   172|
|211   |          Inst_ff_interno_ret        |ff_interno_re_197               |     2|
|212   |          Inst_ff_interno_rett       |ff_interno_re_198               |     2|
|213   |          Inst_ff_interno_rettt      |ff_interno_re_199               |     2|
|214   |          Inst_ff_interno_retttt     |ff_interno_re_200               |     2|
|215   |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe_201               |     2|
|216   |          \p1[0].Inst_ff_interno_re  |ff_interno_re_202               |     2|
|217   |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_203               |     2|
|218   |          \p1[1].Inst_ff_interno_re  |ff_interno_re_204               |     2|
|219   |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_205               |     2|
|220   |          \p1[2].Inst_ff_interno_re  |ff_interno_re_206               |     2|
|221   |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_207               |     2|
|222   |          \p1[3].Inst_ff_interno_re  |ff_interno_re_208               |     2|
|223   |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_209               |     2|
|224   |          \p1[4].Inst_ff_interno_re  |ff_interno_re_210               |     2|
|225   |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_211               |     2|
|226   |          \p1[5].Inst_ff_interno_re  |ff_interno_re_212               |     2|
|227   |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_213               |     2|
|228   |          \p1[6].Inst_ff_interno_re  |ff_interno_re_214               |     2|
|229   |    \pp1[9].Inst_single_channel      |single_channel__parameterized8  |   722|
|230   |      Inst_CS_latch                  |CS_latch__parameterized8        |   214|
|231   |        Inst_OSCILLATORE             |OSCILLATORE__parameterized8     |     3|
|232   |        Inst_SPI                     |SPI_buono_195                   |   139|
|233   |      Inst_blocco_time               |blocco_time_176                 |   368|
|234   |        Inst_flip_flop_time          |flip_flop__10                   |   172|
|235   |          Inst_ff_interno_ret        |ff_interno_re_177               |     2|
|236   |          Inst_ff_interno_rett       |ff_interno_re_178               |     2|
|237   |          Inst_ff_interno_rettt      |ff_interno_re_179               |     2|
|238   |          Inst_ff_interno_retttt     |ff_interno_re_180               |     2|
|239   |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe_181               |     2|
|240   |          \p1[0].Inst_ff_interno_re  |ff_interno_re_182               |     2|
|241   |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_183               |     2|
|242   |          \p1[1].Inst_ff_interno_re  |ff_interno_re_184               |     2|
|243   |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_185               |     2|
|244   |          \p1[2].Inst_ff_interno_re  |ff_interno_re_186               |     2|
|245   |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_187               |     2|
|246   |          \p1[3].Inst_ff_interno_re  |ff_interno_re_188               |     2|
|247   |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_189               |     2|
|248   |          \p1[4].Inst_ff_interno_re  |ff_interno_re_190               |     2|
|249   |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_191               |     2|
|250   |          \p1[5].Inst_ff_interno_re  |ff_interno_re_192               |     2|
|251   |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_193               |     2|
|252   |          \p1[6].Inst_ff_interno_re  |ff_interno_re_194               |     2|
|253   |    \pp1[10].Inst_single_channel     |single_channel__parameterized9  |   722|
|254   |      Inst_CS_latch                  |CS_latch__parameterized9        |   214|
|255   |        Inst_OSCILLATORE             |OSCILLATORE__parameterized9     |     3|
|256   |        Inst_SPI                     |SPI_buono_175                   |   139|
|257   |      Inst_blocco_time               |blocco_time_156                 |   368|
|258   |        Inst_flip_flop_time          |flip_flop__11                   |   172|
|259   |          Inst_ff_interno_ret        |ff_interno_re_157               |     2|
|260   |          Inst_ff_interno_rett       |ff_interno_re_158               |     2|
|261   |          Inst_ff_interno_rettt      |ff_interno_re_159               |     2|
|262   |          Inst_ff_interno_retttt     |ff_interno_re_160               |     2|
|263   |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe_161               |     2|
|264   |          \p1[0].Inst_ff_interno_re  |ff_interno_re_162               |     2|
|265   |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_163               |     2|
|266   |          \p1[1].Inst_ff_interno_re  |ff_interno_re_164               |     2|
|267   |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_165               |     2|
|268   |          \p1[2].Inst_ff_interno_re  |ff_interno_re_166               |     2|
|269   |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_167               |     2|
|270   |          \p1[3].Inst_ff_interno_re  |ff_interno_re_168               |     2|
|271   |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_169               |     2|
|272   |          \p1[4].Inst_ff_interno_re  |ff_interno_re_170               |     2|
|273   |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_171               |     2|
|274   |          \p1[5].Inst_ff_interno_re  |ff_interno_re_172               |     2|
|275   |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_173               |     2|
|276   |          \p1[6].Inst_ff_interno_re  |ff_interno_re_174               |     2|
|277   |    \pp1[11].Inst_single_channel     |single_channel__parameterized10 |   722|
|278   |      Inst_CS_latch                  |CS_latch__parameterized10       |   214|
|279   |        Inst_OSCILLATORE             |OSCILLATORE__parameterized10    |     3|
|280   |        Inst_SPI                     |SPI_buono_155                   |   139|
|281   |      Inst_blocco_time               |blocco_time_136                 |   368|
|282   |        Inst_flip_flop_time          |flip_flop__12                   |   172|
|283   |          Inst_ff_interno_ret        |ff_interno_re_137               |     2|
|284   |          Inst_ff_interno_rett       |ff_interno_re_138               |     2|
|285   |          Inst_ff_interno_rettt      |ff_interno_re_139               |     2|
|286   |          Inst_ff_interno_retttt     |ff_interno_re_140               |     2|
|287   |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe_141               |     2|
|288   |          \p1[0].Inst_ff_interno_re  |ff_interno_re_142               |     2|
|289   |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_143               |     2|
|290   |          \p1[1].Inst_ff_interno_re  |ff_interno_re_144               |     2|
|291   |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_145               |     2|
|292   |          \p1[2].Inst_ff_interno_re  |ff_interno_re_146               |     2|
|293   |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_147               |     2|
|294   |          \p1[3].Inst_ff_interno_re  |ff_interno_re_148               |     2|
|295   |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_149               |     2|
|296   |          \p1[4].Inst_ff_interno_re  |ff_interno_re_150               |     2|
|297   |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_151               |     2|
|298   |          \p1[5].Inst_ff_interno_re  |ff_interno_re_152               |     2|
|299   |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_153               |     2|
|300   |          \p1[6].Inst_ff_interno_re  |ff_interno_re_154               |     2|
|301   |    \pp1[12].Inst_single_channel     |single_channel__parameterized11 |   722|
|302   |      Inst_CS_latch                  |CS_latch__parameterized11       |   214|
|303   |        Inst_OSCILLATORE             |OSCILLATORE__parameterized11    |     3|
|304   |        Inst_SPI                     |SPI_buono_135                   |   139|
|305   |      Inst_blocco_time               |blocco_time_116                 |   368|
|306   |        Inst_flip_flop_time          |flip_flop__13                   |   172|
|307   |          Inst_ff_interno_ret        |ff_interno_re_117               |     2|
|308   |          Inst_ff_interno_rett       |ff_interno_re_118               |     2|
|309   |          Inst_ff_interno_rettt      |ff_interno_re_119               |     2|
|310   |          Inst_ff_interno_retttt     |ff_interno_re_120               |     2|
|311   |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe_121               |     2|
|312   |          \p1[0].Inst_ff_interno_re  |ff_interno_re_122               |     2|
|313   |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_123               |     2|
|314   |          \p1[1].Inst_ff_interno_re  |ff_interno_re_124               |     2|
|315   |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_125               |     2|
|316   |          \p1[2].Inst_ff_interno_re  |ff_interno_re_126               |     2|
|317   |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_127               |     2|
|318   |          \p1[3].Inst_ff_interno_re  |ff_interno_re_128               |     2|
|319   |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_129               |     2|
|320   |          \p1[4].Inst_ff_interno_re  |ff_interno_re_130               |     2|
|321   |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_131               |     2|
|322   |          \p1[5].Inst_ff_interno_re  |ff_interno_re_132               |     2|
|323   |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_133               |     2|
|324   |          \p1[6].Inst_ff_interno_re  |ff_interno_re_134               |     2|
|325   |    \pp1[13].Inst_single_channel     |single_channel__parameterized12 |   722|
|326   |      Inst_CS_latch                  |CS_latch__parameterized12       |   214|
|327   |        Inst_OSCILLATORE             |OSCILLATORE__parameterized12    |     3|
|328   |        Inst_SPI                     |SPI_buono_115                   |   139|
|329   |      Inst_blocco_time               |blocco_time_96                  |   368|
|330   |        Inst_flip_flop_time          |flip_flop__14                   |   172|
|331   |          Inst_ff_interno_ret        |ff_interno_re_97                |     2|
|332   |          Inst_ff_interno_rett       |ff_interno_re_98                |     2|
|333   |          Inst_ff_interno_rettt      |ff_interno_re_99                |     2|
|334   |          Inst_ff_interno_retttt     |ff_interno_re_100               |     2|
|335   |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe_101               |     2|
|336   |          \p1[0].Inst_ff_interno_re  |ff_interno_re_102               |     2|
|337   |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_103               |     2|
|338   |          \p1[1].Inst_ff_interno_re  |ff_interno_re_104               |     2|
|339   |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_105               |     2|
|340   |          \p1[2].Inst_ff_interno_re  |ff_interno_re_106               |     2|
|341   |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_107               |     2|
|342   |          \p1[3].Inst_ff_interno_re  |ff_interno_re_108               |     2|
|343   |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_109               |     2|
|344   |          \p1[4].Inst_ff_interno_re  |ff_interno_re_110               |     2|
|345   |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_111               |     2|
|346   |          \p1[5].Inst_ff_interno_re  |ff_interno_re_112               |     2|
|347   |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_113               |     2|
|348   |          \p1[6].Inst_ff_interno_re  |ff_interno_re_114               |     2|
|349   |    \pp1[14].Inst_single_channel     |single_channel__parameterized13 |   722|
|350   |      Inst_CS_latch                  |CS_latch__parameterized13       |   214|
|351   |        Inst_OSCILLATORE             |OSCILLATORE__parameterized13    |     3|
|352   |        Inst_SPI                     |SPI_buono_95                    |   139|
|353   |      Inst_blocco_time               |blocco_time_76                  |   368|
|354   |        Inst_flip_flop_time          |flip_flop__15                   |   172|
|355   |          Inst_ff_interno_ret        |ff_interno_re_77                |     2|
|356   |          Inst_ff_interno_rett       |ff_interno_re_78                |     2|
|357   |          Inst_ff_interno_rettt      |ff_interno_re_79                |     2|
|358   |          Inst_ff_interno_retttt     |ff_interno_re_80                |     2|
|359   |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe_81                |     2|
|360   |          \p1[0].Inst_ff_interno_re  |ff_interno_re_82                |     2|
|361   |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_83                |     2|
|362   |          \p1[1].Inst_ff_interno_re  |ff_interno_re_84                |     2|
|363   |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_85                |     2|
|364   |          \p1[2].Inst_ff_interno_re  |ff_interno_re_86                |     2|
|365   |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_87                |     2|
|366   |          \p1[3].Inst_ff_interno_re  |ff_interno_re_88                |     2|
|367   |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_89                |     2|
|368   |          \p1[4].Inst_ff_interno_re  |ff_interno_re_90                |     2|
|369   |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_91                |     2|
|370   |          \p1[5].Inst_ff_interno_re  |ff_interno_re_92                |     2|
|371   |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_93                |     2|
|372   |          \p1[6].Inst_ff_interno_re  |ff_interno_re_94                |     2|
|373   |    \pp1[15].Inst_single_channel     |single_channel__parameterized14 |   722|
|374   |      Inst_CS_latch                  |CS_latch__parameterized14       |   214|
|375   |        Inst_OSCILLATORE             |OSCILLATORE__parameterized14    |     3|
|376   |        Inst_SPI                     |SPI_buono_75                    |   139|
|377   |      Inst_blocco_time               |blocco_time_56                  |   368|
|378   |        Inst_flip_flop_time          |flip_flop__16                   |   172|
|379   |          Inst_ff_interno_ret        |ff_interno_re_57                |     2|
|380   |          Inst_ff_interno_rett       |ff_interno_re_58                |     2|
|381   |          Inst_ff_interno_rettt      |ff_interno_re_59                |     2|
|382   |          Inst_ff_interno_retttt     |ff_interno_re_60                |     2|
|383   |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe_61                |     2|
|384   |          \p1[0].Inst_ff_interno_re  |ff_interno_re_62                |     2|
|385   |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_63                |     2|
|386   |          \p1[1].Inst_ff_interno_re  |ff_interno_re_64                |     2|
|387   |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_65                |     2|
|388   |          \p1[2].Inst_ff_interno_re  |ff_interno_re_66                |     2|
|389   |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_67                |     2|
|390   |          \p1[3].Inst_ff_interno_re  |ff_interno_re_68                |     2|
|391   |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_69                |     2|
|392   |          \p1[4].Inst_ff_interno_re  |ff_interno_re_70                |     2|
|393   |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_71                |     2|
|394   |          \p1[5].Inst_ff_interno_re  |ff_interno_re_72                |     2|
|395   |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_73                |     2|
|396   |          \p1[6].Inst_ff_interno_re  |ff_interno_re_74                |     2|
|397   |    \pp1[16].Inst_single_channel     |single_channel__parameterized15 |   722|
|398   |      Inst_CS_latch                  |CS_latch__parameterized15       |   214|
|399   |        Inst_OSCILLATORE             |OSCILLATORE__parameterized15    |     3|
|400   |        Inst_SPI                     |SPI_buono_55                    |   139|
|401   |      Inst_blocco_time               |blocco_time_36                  |   368|
|402   |        Inst_flip_flop_time          |flip_flop__17                   |   172|
|403   |          Inst_ff_interno_ret        |ff_interno_re_37                |     2|
|404   |          Inst_ff_interno_rett       |ff_interno_re_38                |     2|
|405   |          Inst_ff_interno_rettt      |ff_interno_re_39                |     2|
|406   |          Inst_ff_interno_retttt     |ff_interno_re_40                |     2|
|407   |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe_41                |     2|
|408   |          \p1[0].Inst_ff_interno_re  |ff_interno_re_42                |     2|
|409   |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_43                |     2|
|410   |          \p1[1].Inst_ff_interno_re  |ff_interno_re_44                |     2|
|411   |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_45                |     2|
|412   |          \p1[2].Inst_ff_interno_re  |ff_interno_re_46                |     2|
|413   |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_47                |     2|
|414   |          \p1[3].Inst_ff_interno_re  |ff_interno_re_48                |     2|
|415   |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_49                |     2|
|416   |          \p1[4].Inst_ff_interno_re  |ff_interno_re_50                |     2|
|417   |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_51                |     2|
|418   |          \p1[5].Inst_ff_interno_re  |ff_interno_re_52                |     2|
|419   |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_53                |     2|
|420   |          \p1[6].Inst_ff_interno_re  |ff_interno_re_54                |     2|
|421   |    \pp1[17].Inst_single_channel     |single_channel__parameterized16 |   722|
|422   |      Inst_CS_latch                  |CS_latch__parameterized16       |   214|
|423   |        Inst_OSCILLATORE             |OSCILLATORE__parameterized16    |     3|
|424   |        Inst_SPI                     |SPI_buono_35                    |   139|
|425   |      Inst_blocco_time               |blocco_time_16                  |   368|
|426   |        Inst_flip_flop_time          |flip_flop__18                   |   172|
|427   |          Inst_ff_interno_ret        |ff_interno_re_17                |     2|
|428   |          Inst_ff_interno_rett       |ff_interno_re_18                |     2|
|429   |          Inst_ff_interno_rettt      |ff_interno_re_19                |     2|
|430   |          Inst_ff_interno_retttt     |ff_interno_re_20                |     2|
|431   |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe_21                |     2|
|432   |          \p1[0].Inst_ff_interno_re  |ff_interno_re_22                |     2|
|433   |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_23                |     2|
|434   |          \p1[1].Inst_ff_interno_re  |ff_interno_re_24                |     2|
|435   |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_25                |     2|
|436   |          \p1[2].Inst_ff_interno_re  |ff_interno_re_26                |     2|
|437   |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_27                |     2|
|438   |          \p1[3].Inst_ff_interno_re  |ff_interno_re_28                |     2|
|439   |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_29                |     2|
|440   |          \p1[4].Inst_ff_interno_re  |ff_interno_re_30                |     2|
|441   |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_31                |     2|
|442   |          \p1[5].Inst_ff_interno_re  |ff_interno_re_32                |     2|
|443   |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_33                |     2|
|444   |          \p1[6].Inst_ff_interno_re  |ff_interno_re_34                |     2|
|445   |    \pp1[18].Inst_single_channel     |single_channel__parameterized17 |   722|
|446   |      Inst_CS_latch                  |CS_latch__parameterized17       |   214|
|447   |        Inst_OSCILLATORE             |OSCILLATORE__parameterized17    |     3|
|448   |        Inst_SPI                     |SPI_buono                       |   139|
|449   |      Inst_blocco_time               |blocco_time                     |   368|
|450   |        Inst_flip_flop_time          |flip_flop                       |   172|
|451   |          Inst_ff_interno_ret        |ff_interno_re                   |     2|
|452   |          Inst_ff_interno_rett       |ff_interno_re_0                 |     2|
|453   |          Inst_ff_interno_rettt      |ff_interno_re_1                 |     2|
|454   |          Inst_ff_interno_retttt     |ff_interno_re_2                 |     2|
|455   |          \p1[0].Inst_ff_interno_fe  |ff_interno_fe                   |     2|
|456   |          \p1[0].Inst_ff_interno_re  |ff_interno_re_3                 |     2|
|457   |          \p1[1].Inst_ff_interno_fe  |ff_interno_fe_4                 |     2|
|458   |          \p1[1].Inst_ff_interno_re  |ff_interno_re_5                 |     2|
|459   |          \p1[2].Inst_ff_interno_fe  |ff_interno_fe_6                 |     2|
|460   |          \p1[2].Inst_ff_interno_re  |ff_interno_re_7                 |     2|
|461   |          \p1[3].Inst_ff_interno_fe  |ff_interno_fe_8                 |     2|
|462   |          \p1[3].Inst_ff_interno_re  |ff_interno_re_9                 |     2|
|463   |          \p1[4].Inst_ff_interno_fe  |ff_interno_fe_10                |     2|
|464   |          \p1[4].Inst_ff_interno_re  |ff_interno_re_11                |     2|
|465   |          \p1[5].Inst_ff_interno_fe  |ff_interno_fe_12                |     2|
|466   |          \p1[5].Inst_ff_interno_re  |ff_interno_re_13                |     2|
|467   |          \p1[6].Inst_ff_interno_fe  |ff_interno_fe_14                |     2|
|468   |          \p1[6].Inst_ff_interno_re  |ff_interno_re_15                |     2|
|469   |    Inst_Canale_secondi              |Canale_secondi                  |   497|
|470   |    Inst_raccolta_dati               |raccolta_dati                   |  3359|
+------+-------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1369.762 ; gain = 555.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 76 critical warnings and 81 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 1369.762 ; gain = 389.902
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1369.762 ; gain = 555.598
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 1369.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 934 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1369.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 179 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 2 instances
  IBUFDS_IBUFDISABLE => IBUFDS_IBUFDISABLE (IBUFDS_IBUFDISABLE_INT(x2)): 19 instances
  IBUFGDS => IBUFDS: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 152 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
566 Infos, 332 Warnings, 191 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1369.762 ; gain = 870.180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1369.762 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  5 19:38:45 2024...
