<profile>

<ReportVersion>
<Version>2022.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcvu11p-flga2577-1-e</Part>
<TopModelName>dpu_func_Pipeline_FUNC_MATMUL_LOOP5</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>6.326</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>173</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>207</Worst-caseLatency>
<Best-caseRealTimeLatency>1.730 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.070 us</Worst-caseRealTimeLatency>
<Interval-min>173</Interval-min>
<Interval-max>207</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<FUNC_MATMUL_LOOP5>
<TripCount>
<range>
<min>5</min>
<max>6</max>
</range>
</TripCount>
<Latency>
<range>
<min>171</min>
<max>205</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>1710</min>
<max>2050</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>34</PipelineII>
<PipelineDepth>35</PipelineDepth>
<InstanceList>
</InstanceList>
</FUNC_MATMUL_LOOP5>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<FF>24638</FF>
<LUT>400</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>4032</BRAM_18K>
<DSP>9216</DSP>
<FF>2592000</FF>
<LUT>1296000</LUT>
<URAM>960</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>dpu_func_Pipeline_FUNC_MATMUL_LOOP5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>dpu_func_Pipeline_FUNC_MATMUL_LOOP5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>dpu_func_Pipeline_FUNC_MATMUL_LOOP5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>dpu_func_Pipeline_FUNC_MATMUL_LOOP5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>dpu_func_Pipeline_FUNC_MATMUL_LOOP5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>dpu_func_Pipeline_FUNC_MATMUL_LOOP5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_dpu_unit_fu_2775_p_din1</name>
<Object>dpu_func_Pipeline_FUNC_MATMUL_LOOP5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8192</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_dpu_unit_fu_2775_p_din2</name>
<Object>dpu_func_Pipeline_FUNC_MATMUL_LOOP5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8192</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_dpu_unit_fu_2775_p_din3</name>
<Object>dpu_func_Pipeline_FUNC_MATMUL_LOOP5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8192</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_dpu_unit_fu_2775_p_din4</name>
<Object>dpu_func_Pipeline_FUNC_MATMUL_LOOP5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_dpu_unit_fu_2775_p_dout0_0</name>
<Object>dpu_func_Pipeline_FUNC_MATMUL_LOOP5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8192</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_dpu_unit_fu_2775_p_dout0_1</name>
<Object>dpu_func_Pipeline_FUNC_MATMUL_LOOP5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8192</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_dpu_unit_fu_2775_p_ce</name>
<Object>dpu_func_Pipeline_FUNC_MATMUL_LOOP5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>this_3_14_reload</name>
<Object>this_3_14_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8192</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>this_4_14_reload</name>
<Object>this_4_14_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8192</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>this_1_14_reload</name>
<Object>this_1_14_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8192</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>this_2_8_reload</name>
<Object>this_2_8_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8192</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>trunc_ln51</name>
<Object>trunc_ln51</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>3</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>this_0_address0</name>
<Object>this_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>this_0_ce0</name>
<Object>this_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>this_0_we0</name>
<Object>this_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1024</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>this_0_d0</name>
<Object>this_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8192</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>this_0_q0</name>
<Object>this_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8192</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>zext_ln265</name>
<Object>zext_ln265</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>7</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>this_3_16_out</name>
<Object>this_3_16_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8192</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>this_3_16_out_ap_vld</name>
<Object>this_3_16_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>this_4_16_out_i</name>
<Object>this_4_16_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_ovld</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8192</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>this_4_16_out_o</name>
<Object>this_4_16_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_ovld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8192</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>this_4_16_out_o_ap_vld</name>
<Object>this_4_16_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_ovld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>this_1_16_out</name>
<Object>this_1_16_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8192</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>this_1_16_out_ap_vld</name>
<Object>this_1_16_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>this_2_10_out</name>
<Object>this_2_10_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8192</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>this_2_10_out_ap_vld</name>
<Object>this_2_10_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
