// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vco_sim_dsp_multiplier_accum_with_add_neg.h for the primary calling header

#include "Vco_sim_dsp_multiplier_accum_with_add_neg__pch.h"
#include "Vco_sim_dsp_multiplier_accum_with_add_neg___024root.h"

VL_ATTR_COLD void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_static__TOP(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf);

VL_ATTR_COLD void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_static(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_dsp_multiplier_accum_with_add_neg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_static\n"); );
    // Body
    Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_static__TOP(vlSelf);
    vlSelf->__Vm_traceActivity[0x10U] = 1U;
    vlSelf->__Vm_traceActivity[0xfU] = 1U;
    vlSelf->__Vm_traceActivity[0xeU] = 1U;
    vlSelf->__Vm_traceActivity[0xdU] = 1U;
    vlSelf->__Vm_traceActivity[0xcU] = 1U;
    vlSelf->__Vm_traceActivity[0xbU] = 1U;
    vlSelf->__Vm_traceActivity[0xaU] = 1U;
    vlSelf->__Vm_traceActivity[9U] = 1U;
    vlSelf->__Vm_traceActivity[8U] = 1U;
    vlSelf->__Vm_traceActivity[7U] = 1U;
    vlSelf->__Vm_traceActivity[6U] = 1U;
    vlSelf->__Vm_traceActivity[5U] = 1U;
    vlSelf->__Vm_traceActivity[4U] = 1U;
    vlSelf->__Vm_traceActivity[3U] = 1U;
    vlSelf->__Vm_traceActivity[2U] = 1U;
    vlSelf->__Vm_traceActivity[1U] = 1U;
    vlSelf->__Vm_traceActivity[0U] = 1U;
}

VL_ATTR_COLD void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_static__TOP(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_dsp_multiplier_accum_with_add_neg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_static__TOP\n"); );
    // Body
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__mismatch = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241010__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241011__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241012__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241013__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241014__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241015__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241016__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241017__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241018__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241019__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241020__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241021__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241022__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241023__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241024__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241025__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241026__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241027__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241028__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241029__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241030__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241031__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241032__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241033__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241034__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241035__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241036__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241037__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241038__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241039__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241040__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241041__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241042__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241043__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241044__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241045__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241046__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241047__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241048__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241049__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241050__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241051__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241052__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241053__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241054__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241055__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241056__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241057__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241058__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241059__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241060__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241061__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241062__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241063__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241064__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241065__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241066__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241067__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241068__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241069__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241070__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241071__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241072__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241073__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241074__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241075__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241076__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241077__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241078__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241079__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241080__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241081__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241082__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241083__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241084__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241085__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241086__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241087__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241089__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241090__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241091__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241092__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241093__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241094__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241095__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241096__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241097__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241098__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241099__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241100__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241101__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241102__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241103__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241104__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241009__Q = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap46__024mul__024__02f__VhshGRm3YH55EQsRDWfBDDnuz6KxM5BIMkHEP4UvdRBs = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__subtract_reg = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__acc_fir_reg = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__feedback_reg = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__shift_right_reg1 = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__shift_right_reg2 = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__round_reg1 = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__round_reg2 = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__saturate_reg1 = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__saturate_reg2 = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__load_acc_reg = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_reg = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__b_reg = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_a_reg = 1U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_b_reg = 1U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__subtract_int = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__acc_fir_int = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__feedback_int = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__shift_right_int = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__round_int = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__saturate_int = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__load_acc_int = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__b_int = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_a_int = 1U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_b_int = 1U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__accumulator = 0ULL;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__add_sub_in = 0ULL;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_out = 0ULL;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__add_sub_out = 0ULL;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__pre_shift = 0ULL;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__shift_right = 0ULL;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__round = 0ULL;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__saturate = 0ULL;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out = 0ULL;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out_reg = 0ULL;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_a = 0U;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_b = 0U;
}

VL_ATTR_COLD void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_final(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_dsp_multiplier_accum_with_add_neg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_final\n"); );
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___dump_triggers__stl(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf);
#endif  // VL_DEBUG
VL_ATTR_COLD bool Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_phase__stl(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf);

VL_ATTR_COLD void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_settle(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_dsp_multiplier_accum_with_add_neg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_settle\n"); );
    // Init
    IData/*31:0*/ __VstlIterCount;
    CData/*0:0*/ __VstlContinue;
    // Body
    __VstlIterCount = 0U;
    vlSelf->__VstlFirstIteration = 1U;
    __VstlContinue = 1U;
    while (__VstlContinue) {
        if (VL_UNLIKELY((0x64U < __VstlIterCount))) {
#ifdef VL_DEBUG
            Vco_sim_dsp_multiplier_accum_with_add_neg___024root___dump_triggers__stl(vlSelf);
#endif
            VL_FATAL_MT("/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././sim/co_sim_tb/co_sim_dsp_multiplier_accum_with_add_neg.v", 1, "", "Settle region did not converge.");
        }
        __VstlIterCount = ((IData)(1U) + __VstlIterCount);
        __VstlContinue = 0U;
        if (Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_phase__stl(vlSelf)) {
            __VstlContinue = 1U;
        }
        vlSelf->__VstlFirstIteration = 0U;
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___dump_triggers__stl(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_dsp_multiplier_accum_with_add_neg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_dsp_multiplier_accum_with_add_neg___024root___dump_triggers__stl\n"); );
    // Body
    if ((1U & (~ vlSelf->__VstlTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");
    }
    if ((2ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 1 is active: @([hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.C or [hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.add or [hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.S)\n");
    }
    if ((4ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 2 is active: @([hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.C or [hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.S)\n");
    }
    if ((8ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 3 is active: @([hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.add)\n");
    }
    if ((0x10ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 4 is active: @([hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.S)\n");
    }
    if ((0x20ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 5 is active: @([hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$47.C)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___stl_sequent__TOP__0(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_dsp_multiplier_accum_with_add_neg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_dsp_multiplier_accum_with_add_neg___024root___stl_sequent__TOP__0\n"); );
    // Body
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__load_acc_int 
        = vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__LOAD_ACC;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__golden__DOT__add 
        = (VL_EXTENDS_II(32,16, (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__golden__DOT__i1)) 
           + VL_EXTENDS_II(32,16, (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__golden__DOT__i4)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__golden__DOT__mul 
        = VL_MULS_III(32, vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__golden__DOT__add, 
                      VL_EXTENDS_II(32,16, (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__golden__DOT__i2)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__saturate_int 
        = vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__SATURATE;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__shift_right_int 
        = vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__SHIFT_RIGHT;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__round_int 
        = vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__ROUND;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__subtract_int 
        = vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__SUBTRACT;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__acc_fir_int 
        = vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__ACC_FIR;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244375__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241028__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244369__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241025__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244395__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241038__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244393__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241037__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244373__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241027__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244346__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241077__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241013__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244371__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241026__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244340__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241074__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241010__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244348__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241078__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241014__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244398__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241024__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244356__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241082__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241018__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244358__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241083__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241019__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244360__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241084__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241020__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244362__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241085__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241021__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244364__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241086__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241022__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244366__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241087__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241023__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244338__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241073__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241009__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244377__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241029__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244389__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241035__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244381__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241031__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244383__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241032__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244354__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241081__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241017__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244387__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241034__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244385__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241033__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244391__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241036__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244379__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241030__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244352__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241080__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241016__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244350__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241079__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241015__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244344__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241076__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241012__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244342__A 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
            << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241075__Q) 
                       << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241011__Q)));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__B 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241072__Q) 
            << 0x11U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241072__Q) 
                          << 0x10U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241072__Q) 
                                        << 0xfU) | 
                                       (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241071__Q) 
                                         << 0xeU) | 
                                        (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241070__Q) 
                                          << 0xdU) 
                                         | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241069__Q) 
                                             << 0xcU) 
                                            | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241068__Q) 
                                                << 0xbU) 
                                               | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241067__Q) 
                                                   << 0xaU) 
                                                  | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241066__Q) 
                                                      << 9U) 
                                                     | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241065__Q) 
                                                         << 8U) 
                                                        | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241064__Q) 
                                                            << 7U) 
                                                           | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241063__Q) 
                                                               << 6U) 
                                                              | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241062__Q) 
                                                                  << 5U) 
                                                                 | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241061__Q) 
                                                                     << 4U) 
                                                                    | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241060__Q) 
                                                                        << 3U) 
                                                                       | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241059__Q) 
                                                                           << 2U) 
                                                                          | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241058__Q) 
                                                                              << 1U) 
                                                                             | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241057__Q))))))))))))))))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__golden__DOT__add2 
        = ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p)
            ? (vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__golden__DOT__mul 
               + VL_EXTENDS_II(32,16, (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__golden__DOT__i3)))
            : (vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__P 
               + vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__golden__DOT__mul));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024auto__024alumacc__02ecc__03a485__03areplace_alu__02447__02eA 
        = ((0xc0000000U & vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024auto__024alumacc__02ecc__03a485__03areplace_alu__02447__02eA) 
           | ((0x20000000U & (((4U & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244395__A))
                                ? ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244395__A) 
                                   >> 1U) : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244395__A)) 
                              << 0x1dU)) | ((0x10000000U 
                                             & (((4U 
                                                  & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244393__A))
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244393__A) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244393__A)) 
                                                << 0x1cU)) 
                                            | ((0x8000000U 
                                                & (((4U 
                                                     & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244391__A))
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244391__A) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244391__A)) 
                                                   << 0x1bU)) 
                                               | ((0x4000000U 
                                                   & (((4U 
                                                        & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244389__A))
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244389__A) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244389__A)) 
                                                      << 0x1aU)) 
                                                  | ((0x2000000U 
                                                      & (((4U 
                                                           & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244387__A))
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244387__A) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244387__A)) 
                                                         << 0x19U)) 
                                                     | ((0x1000000U 
                                                         & (((4U 
                                                              & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244385__A))
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244385__A) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244385__A)) 
                                                            << 0x18U)) 
                                                        | ((0x800000U 
                                                            & (((4U 
                                                                 & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244383__A))
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244383__A) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244383__A)) 
                                                               << 0x17U)) 
                                                           | ((0x400000U 
                                                               & (((4U 
                                                                    & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244381__A))
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244381__A) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244381__A)) 
                                                                  << 0x16U)) 
                                                              | ((0x200000U 
                                                                  & (((4U 
                                                                       & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244379__A))
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244379__A) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244379__A)) 
                                                                     << 0x15U)) 
                                                                 | ((0x100000U 
                                                                     & (((4U 
                                                                          & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244377__A))
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244377__A) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244377__A)) 
                                                                        << 0x14U)) 
                                                                    | ((0x80000U 
                                                                        & (((4U 
                                                                             & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244375__A))
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244375__A) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244375__A)) 
                                                                           << 0x13U)) 
                                                                       | ((0x40000U 
                                                                           & (((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244373__A))
                                                                                ? 
                                                                               ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244373__A) 
                                                                                >> 1U)
                                                                                : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244373__A)) 
                                                                              << 0x12U)) 
                                                                          | ((0x20000U 
                                                                              & (((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244371__A))
                                                                                 ? 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244371__A) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244371__A)) 
                                                                                << 0x11U)) 
                                                                             | ((0x10000U 
                                                                                & (((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244369__A))
                                                                                 ? 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244369__A) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244369__A)) 
                                                                                << 0x10U)) 
                                                                                | ((0x8000U 
                                                                                & (((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244398__A))
                                                                                 ? 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244398__A) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244398__A)) 
                                                                                << 0xfU)) 
                                                                                | ((0x4000U 
                                                                                & (((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244366__A))
                                                                                 ? 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244366__A) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244366__A)) 
                                                                                << 0xeU)) 
                                                                                | ((0x2000U 
                                                                                & (((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244364__A))
                                                                                 ? 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244364__A) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244364__A)) 
                                                                                << 0xdU)) 
                                                                                | ((0x1000U 
                                                                                & (((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244362__A))
                                                                                 ? 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244362__A) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244362__A)) 
                                                                                << 0xcU)) 
                                                                                | ((0x800U 
                                                                                & (((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244360__A))
                                                                                 ? 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244360__A) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244360__A)) 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & (((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244358__A))
                                                                                 ? 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244358__A) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244358__A)) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & (((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244356__A))
                                                                                 ? 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244356__A) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244356__A)) 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & (((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244354__A))
                                                                                 ? 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244354__A) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244354__A)) 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & (((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244352__A))
                                                                                 ? 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244352__A) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244352__A)) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & (((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244350__A))
                                                                                 ? 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244350__A) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244350__A)) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244348__A))
                                                                                 ? 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244348__A) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244348__A)) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & (((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244346__A))
                                                                                 ? 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244346__A) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244346__A)) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & (((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244344__A))
                                                                                 ? 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244344__A) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244344__A)) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & (((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244342__A))
                                                                                 ? 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244342__A) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244342__A)) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244340__A))
                                                                                 ? 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244340__A) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244340__A)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244338__A))
                                                                                 ? 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244338__A) 
                                                                                >> 1U)
                                                                                 : (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244338__A)))))))))))))))))))))))))))))))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__b_int 
        = vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__B;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_b 
        = ((4U & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__feedback_int))
            ? vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__b_int
            : ((2U & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__feedback_int))
                ? ((1U & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__feedback_int))
                    ? vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__b_int
                    : 0U) : vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__b_int));
}

VL_ATTR_COLD void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___stl_sequent__TOP__1(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_dsp_multiplier_accum_with_add_neg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_dsp_multiplier_accum_with_add_neg___024root___stl_sequent__TOP__1\n"); );
    // Body
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__A 
        = ((0x80000U & (vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT__add 
                        >> 0xcU)) | ((0x40000U & (vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT__add 
                                                  >> 0xdU)) 
                                     | ((0x20000U & 
                                         (vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT__add 
                                          >> 0xeU)) 
                                        | ((0x10000U 
                                            & (vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT__add 
                                               >> 0xfU)) 
                                           | (0xffffU 
                                              & vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT__add)))));
}

VL_ATTR_COLD void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___stl_comb__TOP__3(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_dsp_multiplier_accum_with_add_neg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_dsp_multiplier_accum_with_add_neg___024root___stl_comb__TOP__3\n"); );
    // Body
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int 
        = vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__A;
    if ((4U & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__feedback_int))) {
        vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__add_sub_in 
            = ((2U & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__feedback_int))
                ? ((1U & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__feedback_int))
                    ? ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_a_int)
                        ? ((QData)((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int)) 
                           << (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__acc_fir_int))
                        : ((((- (QData)((IData)((1U 
                                                 & (vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int 
                                                    >> 0x13U))))) 
                             << 0x14U) | (QData)((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int))) 
                           << (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__acc_fir_int)))
                    : ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_a_int)
                        ? ((QData)((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int)) 
                           << (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__acc_fir_int))
                        : ((((- (QData)((IData)((1U 
                                                 & (vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int 
                                                    >> 0x13U))))) 
                             << 0x14U) | (QData)((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int))) 
                           << (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__acc_fir_int))))
                : ((1U & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__feedback_int))
                    ? ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_a_int)
                        ? ((QData)((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int)) 
                           << (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__acc_fir_int))
                        : ((((- (QData)((IData)((1U 
                                                 & (vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int 
                                                    >> 0x13U))))) 
                             << 0x14U) | (QData)((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int))) 
                           << (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__acc_fir_int)))
                    : ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_a_int)
                        ? ((QData)((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int)) 
                           << (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__acc_fir_int))
                        : ((((- (QData)((IData)((1U 
                                                 & (vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int 
                                                    >> 0x13U))))) 
                             << 0x14U) | (QData)((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int))) 
                           << (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__acc_fir_int)))));
        vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_a = 0U;
    } else if ((2U & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__feedback_int))) {
        if ((1U & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__feedback_int))) {
            vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__add_sub_in 
                = ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_a_int)
                    ? ((QData)((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int)) 
                       << (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__acc_fir_int))
                    : ((((- (QData)((IData)((1U & (vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int 
                                                   >> 0x13U))))) 
                         << 0x14U) | (QData)((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int))) 
                       << (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__acc_fir_int)));
            vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_a 
                = (0xfffffU & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__accumulator));
        } else {
            vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__add_sub_in 
                = ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_a_int)
                    ? ((QData)((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int)) 
                       << (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__acc_fir_int))
                    : ((((- (QData)((IData)((1U & (vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int 
                                                   >> 0x13U))))) 
                         << 0x14U) | (QData)((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int))) 
                       << (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__acc_fir_int)));
            vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_a 
                = (0xfffffU & vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int);
        }
    } else {
        vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__add_sub_in 
            = ((1U & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__feedback_int))
                ? 0ULL : vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__accumulator);
        vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_a 
            = (0xfffffU & vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int);
    }
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_out 
        = ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_a_int)
            ? ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_b_int)
                ? ((QData)((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_a)) 
                   * (QData)((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_b)))
                : VL_MULS_QQQ(64, VL_EXTENDS_QI(64,21, vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_a), 
                              VL_EXTENDS_QI(64,18, vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_b)))
            : ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_b_int)
                ? VL_MULS_QQQ(64, VL_EXTENDS_QI(64,20, vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_a), 
                              VL_EXTENDS_QI(64,19, vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_b))
                : VL_MULS_QQQ(64, VL_EXTENDS_QI(64,20, vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_a), 
                              VL_EXTENDS_QI(64,18, vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_b))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__add_sub_out 
        = ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__subtract_int)
            ? (vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__add_sub_in 
               - vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_out)
            : (vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__add_sub_in 
               + vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_out));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
        = (0x3fffffffffULL & vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_out);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__pre_shift 
        = vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__add_sub_out;
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__shift_right 
        = VL_SHIFTRS_QQI(64,64,6, vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__pre_shift, (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__shift_right_int));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__round 
        = (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__round_int) 
            & (0U < (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__shift_right_int)))
            ? ((1U & (IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__pre_shift 
                              >> (0x3fU & ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__shift_right_int) 
                                           - (IData)(1U))))))
                ? (1ULL + vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__shift_right)
                : vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__shift_right)
            : vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__shift_right);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__saturate 
        = (0x3fffffffffULL & ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__saturate_int)
                               ? (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_a_int) 
                                   & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_b_int))
                                   ? (VL_GTS_IQQ(64, 0ULL, vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__round)
                                       ? 0ULL : ((0x3fffffffffULL 
                                                  < vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__round)
                                                  ? 0x3fffffffffULL
                                                  : vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__round))
                                   : (VL_LTS_IQQ(64, 0x1fffffffffULL, vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__round)
                                       ? 0x1fffffffffULL
                                       : (VL_GTS_IQQ(64, 0xffffffe000000000ULL, vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__round)
                                           ? 0x2000000000ULL
                                           : vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__round)))
                               : vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__round));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap44__024mul__024__02f__VhshdkgxAMFp7IBjbQDo5YZ5qOcW9YAzDovlceGePY0d 
        = ((0xffffffffULL & vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap44__024mul__024__02f__VhshdkgxAMFp7IBjbQDo5YZ5qOcW9YAzDovlceGePY0d) 
           | ((QData)((IData)((0x3fU & (IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                                                >> 0x20U))))) 
              << 0x20U));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244355__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 8U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                               << 2U) 
                                              | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241017__Q) 
                                                  << 1U) 
                                                 | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241081__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244388__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0x19U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241034__Q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244390__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0x1aU)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241035__Q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244396__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0x1dU)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241038__Q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244372__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0x11U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241026__Q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244374__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0x12U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241027__Q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244351__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 6U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                               << 2U) 
                                              | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241015__Q) 
                                                  << 1U) 
                                                 | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241079__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244370__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0x10U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241025__Q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244339__A 
        = ((8U & ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out) 
                  << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                              << 2U) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241009__Q) 
                                         << 1U) | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241073__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244357__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 9U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                               << 2U) 
                                              | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241018__Q) 
                                                  << 1U) 
                                                 | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241082__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244359__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0xaU)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                 << 2U) 
                                                | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241019__Q) 
                                                    << 1U) 
                                                   | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241083__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244361__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0xbU)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                 << 2U) 
                                                | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241020__Q) 
                                                    << 1U) 
                                                   | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241084__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244363__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0xcU)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                 << 2U) 
                                                | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241021__Q) 
                                                    << 1U) 
                                                   | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241085__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244365__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0xdU)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                 << 2U) 
                                                | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241022__Q) 
                                                    << 1U) 
                                                   | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241086__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244367__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0xeU)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                 << 2U) 
                                                | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241023__Q) 
                                                    << 1U) 
                                                   | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241087__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244368__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0xfU)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                 << 2U) 
                                                | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241024__Q) 
                                                    << 1U) 
                                                   | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244353__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 7U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                               << 2U) 
                                              | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241016__Q) 
                                                  << 1U) 
                                                 | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241080__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244376__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0x13U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241028__Q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244382__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0x16U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241031__Q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244392__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0x1bU)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241036__Q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244386__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0x18U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241033__Q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244380__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0x15U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241030__Q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244384__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0x17U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241032__Q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244394__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0x1cU)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241037__Q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244378__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 0x14U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241029__Q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244349__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 5U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                               << 2U) 
                                              | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241014__Q) 
                                                  << 1U) 
                                                 | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241078__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244347__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 4U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                               << 2U) 
                                              | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241013__Q) 
                                                  << 1U) 
                                                 | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241077__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244345__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 3U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                               << 2U) 
                                              | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241012__Q) 
                                                  << 1U) 
                                                 | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241076__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244343__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 2U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                               << 2U) 
                                              | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241011__Q) 
                                                  << 1U) 
                                                 | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241075__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244341__A 
        = ((8U & ((IData)((vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out 
                           >> 1U)) << 3U)) | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p) 
                                               << 2U) 
                                              | (((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241010__Q) 
                                                  << 1U) 
                                                 | (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241074__Q))));
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024auto__024alumacc__02ecc__03a485__03areplace_alu__02447__02eS 
        = ((0xc0000000U & vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024auto__024alumacc__02ecc__03a485__03areplace_alu__02447__02eS) 
           | ((0x20000000U & (((8U & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244396__A))
                                ? ((4U & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244396__A))
                                    ? (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244396__A))
                                    : (~ ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244396__A) 
                                          >> 1U))) : 
                               ((4U & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244396__A))
                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244396__A)
                                 : ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244396__A) 
                                    >> 1U))) << 0x1dU)) 
              | ((0x10000000U & (((8U & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244394__A))
                                   ? ((4U & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244394__A))
                                       ? (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244394__A))
                                       : (~ ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244394__A) 
                                             >> 1U)))
                                   : ((4U & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244394__A))
                                       ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244394__A)
                                       : ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244394__A) 
                                          >> 1U))) 
                                 << 0x1cU)) | ((0x8000000U 
                                                & (((8U 
                                                     & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244392__A))
                                                     ? 
                                                    ((4U 
                                                      & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244392__A))
                                                      ? 
                                                     (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244392__A))
                                                      : 
                                                     (~ 
                                                      ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244392__A) 
                                                       >> 1U)))
                                                     : 
                                                    ((4U 
                                                      & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244392__A))
                                                      ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244392__A)
                                                      : 
                                                     ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244392__A) 
                                                      >> 1U))) 
                                                   << 0x1bU)) 
                                               | ((0x4000000U 
                                                   & (((8U 
                                                        & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244390__A))
                                                        ? 
                                                       ((4U 
                                                         & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244390__A))
                                                         ? 
                                                        (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244390__A))
                                                         : 
                                                        (~ 
                                                         ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244390__A) 
                                                          >> 1U)))
                                                        : 
                                                       ((4U 
                                                         & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244390__A))
                                                         ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244390__A)
                                                         : 
                                                        ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244390__A) 
                                                         >> 1U))) 
                                                      << 0x1aU)) 
                                                  | ((0x2000000U 
                                                      & (((8U 
                                                           & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244388__A))
                                                           ? 
                                                          ((4U 
                                                            & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244388__A))
                                                            ? 
                                                           (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244388__A))
                                                            : 
                                                           (~ 
                                                            ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244388__A) 
                                                             >> 1U)))
                                                           : 
                                                          ((4U 
                                                            & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244388__A))
                                                            ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244388__A)
                                                            : 
                                                           ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244388__A) 
                                                            >> 1U))) 
                                                         << 0x19U)) 
                                                     | ((0x1000000U 
                                                         & (((8U 
                                                              & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244386__A))
                                                              ? 
                                                             ((4U 
                                                               & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244386__A))
                                                               ? 
                                                              (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244386__A))
                                                               : 
                                                              (~ 
                                                               ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244386__A) 
                                                                >> 1U)))
                                                              : 
                                                             ((4U 
                                                               & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244386__A))
                                                               ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244386__A)
                                                               : 
                                                              ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244386__A) 
                                                               >> 1U))) 
                                                            << 0x18U)) 
                                                        | ((0x800000U 
                                                            & (((8U 
                                                                 & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244384__A))
                                                                 ? 
                                                                ((4U 
                                                                  & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244384__A))
                                                                  ? 
                                                                 (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244384__A))
                                                                  : 
                                                                 (~ 
                                                                  ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244384__A) 
                                                                   >> 1U)))
                                                                 : 
                                                                ((4U 
                                                                  & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244384__A))
                                                                  ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244384__A)
                                                                  : 
                                                                 ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244384__A) 
                                                                  >> 1U))) 
                                                               << 0x17U)) 
                                                           | ((0x400000U 
                                                               & (((8U 
                                                                    & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244382__A))
                                                                    ? 
                                                                   ((4U 
                                                                     & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244382__A))
                                                                     ? 
                                                                    (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244382__A))
                                                                     : 
                                                                    (~ 
                                                                     ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244382__A) 
                                                                      >> 1U)))
                                                                    : 
                                                                   ((4U 
                                                                     & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244382__A))
                                                                     ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244382__A)
                                                                     : 
                                                                    ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244382__A) 
                                                                     >> 1U))) 
                                                                  << 0x16U)) 
                                                              | ((0x200000U 
                                                                  & (((8U 
                                                                       & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244380__A))
                                                                       ? 
                                                                      ((4U 
                                                                        & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244380__A))
                                                                        ? 
                                                                       (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244380__A))
                                                                        : 
                                                                       (~ 
                                                                        ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244380__A) 
                                                                         >> 1U)))
                                                                       : 
                                                                      ((4U 
                                                                        & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244380__A))
                                                                        ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244380__A)
                                                                        : 
                                                                       ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244380__A) 
                                                                        >> 1U))) 
                                                                     << 0x15U)) 
                                                                 | ((0x100000U 
                                                                     & (((8U 
                                                                          & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244378__A))
                                                                          ? 
                                                                         ((4U 
                                                                           & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244378__A))
                                                                           ? 
                                                                          (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244378__A))
                                                                           : 
                                                                          (~ 
                                                                           ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244378__A) 
                                                                            >> 1U)))
                                                                          : 
                                                                         ((4U 
                                                                           & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244378__A))
                                                                           ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244378__A)
                                                                           : 
                                                                          ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244378__A) 
                                                                           >> 1U))) 
                                                                        << 0x14U)) 
                                                                    | ((0x80000U 
                                                                        & (((8U 
                                                                             & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244376__A))
                                                                             ? 
                                                                            ((4U 
                                                                              & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244376__A))
                                                                              ? 
                                                                             (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244376__A))
                                                                              : 
                                                                             (~ 
                                                                              ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244376__A) 
                                                                               >> 1U)))
                                                                             : 
                                                                            ((4U 
                                                                              & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244376__A))
                                                                              ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244376__A)
                                                                              : 
                                                                             ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244376__A) 
                                                                              >> 1U))) 
                                                                           << 0x13U)) 
                                                                       | ((0x40000U 
                                                                           & (((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244374__A))
                                                                                ? 
                                                                               ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244374__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244374__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244374__A) 
                                                                                >> 1U)))
                                                                                : 
                                                                               ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244374__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244374__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244374__A) 
                                                                                >> 1U))) 
                                                                              << 0x12U)) 
                                                                          | ((0x20000U 
                                                                              & (((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244372__A))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244372__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244372__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244372__A) 
                                                                                >> 1U)))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244372__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244372__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244372__A) 
                                                                                >> 1U))) 
                                                                                << 0x11U)) 
                                                                             | ((0x10000U 
                                                                                & (((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244370__A))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244370__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244370__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244370__A) 
                                                                                >> 1U)))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244370__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244370__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244370__A) 
                                                                                >> 1U))) 
                                                                                << 0x10U)) 
                                                                                | ((0x8000U 
                                                                                & (((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244368__A))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244368__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244368__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244368__A) 
                                                                                >> 1U)))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244368__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244368__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244368__A) 
                                                                                >> 1U))) 
                                                                                << 0xfU)) 
                                                                                | ((0x4000U 
                                                                                & (((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244367__A))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244367__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244367__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244367__A) 
                                                                                >> 1U)))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244367__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244367__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244367__A) 
                                                                                >> 1U))) 
                                                                                << 0xeU)) 
                                                                                | ((0x2000U 
                                                                                & (((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244365__A))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244365__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244365__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244365__A) 
                                                                                >> 1U)))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244365__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244365__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244365__A) 
                                                                                >> 1U))) 
                                                                                << 0xdU)) 
                                                                                | ((0x1000U 
                                                                                & (((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244363__A))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244363__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244363__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244363__A) 
                                                                                >> 1U)))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244363__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244363__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244363__A) 
                                                                                >> 1U))) 
                                                                                << 0xcU)) 
                                                                                | ((0x800U 
                                                                                & (((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244361__A))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244361__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244361__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244361__A) 
                                                                                >> 1U)))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244361__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244361__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244361__A) 
                                                                                >> 1U))) 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & (((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244359__A))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244359__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244359__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244359__A) 
                                                                                >> 1U)))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244359__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244359__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244359__A) 
                                                                                >> 1U))) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & (((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244357__A))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244357__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244357__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244357__A) 
                                                                                >> 1U)))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244357__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244357__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244357__A) 
                                                                                >> 1U))) 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & (((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244355__A))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244355__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244355__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244355__A) 
                                                                                >> 1U)))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244355__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244355__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244355__A) 
                                                                                >> 1U))) 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & (((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244353__A))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244353__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244353__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244353__A) 
                                                                                >> 1U)))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244353__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244353__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244353__A) 
                                                                                >> 1U))) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & (((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244351__A))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244351__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244351__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244351__A) 
                                                                                >> 1U)))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244351__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244351__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244351__A) 
                                                                                >> 1U))) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244349__A))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244349__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244349__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244349__A) 
                                                                                >> 1U)))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244349__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244349__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244349__A) 
                                                                                >> 1U))) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & (((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244347__A))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244347__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244347__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244347__A) 
                                                                                >> 1U)))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244347__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244347__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244347__A) 
                                                                                >> 1U))) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & (((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244345__A))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244345__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244345__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244345__A) 
                                                                                >> 1U)))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244345__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244345__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244345__A) 
                                                                                >> 1U))) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & (((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244343__A))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244343__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244343__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244343__A) 
                                                                                >> 1U)))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244343__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244343__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244343__A) 
                                                                                >> 1U))) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244341__A))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244341__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244341__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244341__A) 
                                                                                >> 1U)))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244341__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244341__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244341__A) 
                                                                                >> 1U))) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & ((8U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244339__A))
                                                                                 ? 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244339__A))
                                                                                 ? 
                                                                                (~ (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244339__A))
                                                                                 : 
                                                                                (~ 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244339__A) 
                                                                                >> 1U)))
                                                                                 : 
                                                                                ((4U 
                                                                                & (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244339__A))
                                                                                 ? (IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244339__A)
                                                                                 : 
                                                                                ((IData)(vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244339__A) 
                                                                                >> 1U))))))))))))))))))))))))))))))))));
}

void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___act_sequent__TOP__0(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf);
void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___act_sequent__TOP__2(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf);
void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___act_sequent__TOP__3(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf);
void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___act_comb__TOP__1(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf);

VL_ATTR_COLD void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_stl(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_dsp_multiplier_accum_with_add_neg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_stl\n"); );
    // Body
    if ((1ULL & vlSelf->__VstlTriggered.word(0U))) {
        Vco_sim_dsp_multiplier_accum_with_add_neg___024root___stl_sequent__TOP__0(vlSelf);
        vlSelf->__Vm_traceActivity[0x10U] = 1U;
        vlSelf->__Vm_traceActivity[0xfU] = 1U;
        vlSelf->__Vm_traceActivity[0xeU] = 1U;
        vlSelf->__Vm_traceActivity[0xdU] = 1U;
        vlSelf->__Vm_traceActivity[0xcU] = 1U;
        vlSelf->__Vm_traceActivity[0xbU] = 1U;
        vlSelf->__Vm_traceActivity[0xaU] = 1U;
        vlSelf->__Vm_traceActivity[9U] = 1U;
        vlSelf->__Vm_traceActivity[8U] = 1U;
        vlSelf->__Vm_traceActivity[7U] = 1U;
        vlSelf->__Vm_traceActivity[6U] = 1U;
        vlSelf->__Vm_traceActivity[5U] = 1U;
        vlSelf->__Vm_traceActivity[4U] = 1U;
        vlSelf->__Vm_traceActivity[3U] = 1U;
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->__Vm_traceActivity[1U] = 1U;
        vlSelf->__Vm_traceActivity[0U] = 1U;
    }
    if ((3ULL & vlSelf->__VstlTriggered.word(0U))) {
        Vco_sim_dsp_multiplier_accum_with_add_neg___024root___act_sequent__TOP__0(vlSelf);
    }
    if ((5ULL & vlSelf->__VstlTriggered.word(0U))) {
        Vco_sim_dsp_multiplier_accum_with_add_neg___024root___act_sequent__TOP__2(vlSelf);
        vlSelf->__Vm_traceActivity[0x10U] = 1U;
        vlSelf->__Vm_traceActivity[0xfU] = 1U;
        vlSelf->__Vm_traceActivity[0xeU] = 1U;
        vlSelf->__Vm_traceActivity[0xdU] = 1U;
        vlSelf->__Vm_traceActivity[0xcU] = 1U;
        vlSelf->__Vm_traceActivity[0xbU] = 1U;
        vlSelf->__Vm_traceActivity[0xaU] = 1U;
        vlSelf->__Vm_traceActivity[9U] = 1U;
        vlSelf->__Vm_traceActivity[8U] = 1U;
        vlSelf->__Vm_traceActivity[7U] = 1U;
        vlSelf->__Vm_traceActivity[6U] = 1U;
        vlSelf->__Vm_traceActivity[5U] = 1U;
        vlSelf->__Vm_traceActivity[4U] = 1U;
        vlSelf->__Vm_traceActivity[3U] = 1U;
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->__Vm_traceActivity[1U] = 1U;
        vlSelf->__Vm_traceActivity[0U] = 1U;
    }
    if ((0x11ULL & vlSelf->__VstlTriggered.word(0U))) {
        Vco_sim_dsp_multiplier_accum_with_add_neg___024root___act_sequent__TOP__3(vlSelf);
        vlSelf->__Vm_traceActivity[0x10U] = 1U;
        vlSelf->__Vm_traceActivity[0xfU] = 1U;
        vlSelf->__Vm_traceActivity[0xeU] = 1U;
        vlSelf->__Vm_traceActivity[0xdU] = 1U;
        vlSelf->__Vm_traceActivity[0xcU] = 1U;
        vlSelf->__Vm_traceActivity[0xbU] = 1U;
        vlSelf->__Vm_traceActivity[0xaU] = 1U;
        vlSelf->__Vm_traceActivity[9U] = 1U;
        vlSelf->__Vm_traceActivity[8U] = 1U;
        vlSelf->__Vm_traceActivity[7U] = 1U;
        vlSelf->__Vm_traceActivity[6U] = 1U;
        vlSelf->__Vm_traceActivity[5U] = 1U;
        vlSelf->__Vm_traceActivity[4U] = 1U;
        vlSelf->__Vm_traceActivity[3U] = 1U;
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->__Vm_traceActivity[1U] = 1U;
        vlSelf->__Vm_traceActivity[0U] = 1U;
    }
    if ((8ULL & vlSelf->__VstlTriggered.word(0U))) {
        Vco_sim_dsp_multiplier_accum_with_add_neg___024root___stl_sequent__TOP__1(vlSelf);
    }
    if ((9ULL & vlSelf->__VstlTriggered.word(0U))) {
        Vco_sim_dsp_multiplier_accum_with_add_neg___024root___stl_comb__TOP__3(vlSelf);
        vlSelf->__Vm_traceActivity[0x10U] = 1U;
        vlSelf->__Vm_traceActivity[0xfU] = 1U;
        vlSelf->__Vm_traceActivity[0xeU] = 1U;
        vlSelf->__Vm_traceActivity[0xdU] = 1U;
        vlSelf->__Vm_traceActivity[0xcU] = 1U;
        vlSelf->__Vm_traceActivity[0xbU] = 1U;
        vlSelf->__Vm_traceActivity[0xaU] = 1U;
        vlSelf->__Vm_traceActivity[9U] = 1U;
        vlSelf->__Vm_traceActivity[8U] = 1U;
        vlSelf->__Vm_traceActivity[7U] = 1U;
        vlSelf->__Vm_traceActivity[6U] = 1U;
        vlSelf->__Vm_traceActivity[5U] = 1U;
        vlSelf->__Vm_traceActivity[4U] = 1U;
        vlSelf->__Vm_traceActivity[3U] = 1U;
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->__Vm_traceActivity[1U] = 1U;
        vlSelf->__Vm_traceActivity[0U] = 1U;
    }
    if ((0x29ULL & vlSelf->__VstlTriggered.word(0U))) {
        Vco_sim_dsp_multiplier_accum_with_add_neg___024root___act_comb__TOP__1(vlSelf);
        vlSelf->__Vm_traceActivity[0x10U] = 1U;
        vlSelf->__Vm_traceActivity[0xfU] = 1U;
        vlSelf->__Vm_traceActivity[0xeU] = 1U;
        vlSelf->__Vm_traceActivity[0xdU] = 1U;
        vlSelf->__Vm_traceActivity[0xcU] = 1U;
        vlSelf->__Vm_traceActivity[0xbU] = 1U;
        vlSelf->__Vm_traceActivity[0xaU] = 1U;
        vlSelf->__Vm_traceActivity[9U] = 1U;
        vlSelf->__Vm_traceActivity[8U] = 1U;
        vlSelf->__Vm_traceActivity[7U] = 1U;
        vlSelf->__Vm_traceActivity[6U] = 1U;
        vlSelf->__Vm_traceActivity[5U] = 1U;
        vlSelf->__Vm_traceActivity[4U] = 1U;
        vlSelf->__Vm_traceActivity[3U] = 1U;
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->__Vm_traceActivity[1U] = 1U;
        vlSelf->__Vm_traceActivity[0U] = 1U;
    }
}

VL_ATTR_COLD void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_triggers__stl(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf);

VL_ATTR_COLD bool Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_phase__stl(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_dsp_multiplier_accum_with_add_neg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_phase__stl\n"); );
    // Init
    CData/*0:0*/ __VstlExecute;
    // Body
    Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_triggers__stl(vlSelf);
    __VstlExecute = vlSelf->__VstlTriggered.any();
    if (__VstlExecute) {
        Vco_sim_dsp_multiplier_accum_with_add_neg___024root___eval_stl(vlSelf);
    }
    return (__VstlExecute);
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___dump_triggers__act(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_dsp_multiplier_accum_with_add_neg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_dsp_multiplier_accum_with_add_neg___024root___dump_triggers__act\n"); );
    // Body
    if ((1U & (~ vlSelf->__VactTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 0 is active: @([hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.C or [hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.add or [hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.S)\n");
    }
    if ((2ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 1 is active: @([hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.C or [hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.S)\n");
    }
    if ((4ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 2 is active: @([hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.add)\n");
    }
    if ((8ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 3 is active: @([hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.S)\n");
    }
    if ((0x10ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 4 is active: @([hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$47.C)\n");
    }
    if ((0x20ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 5 is active: @(negedge co_sim_dsp_multiplier_accum_with_add_neg.clk)\n");
    }
    if ((0x40ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 6 is active: @(posedge co_sim_dsp_multiplier_accum_with_add_neg.netlist.$mul$/nfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc.CLK or posedge co_sim_dsp_multiplier_accum_with_add_neg.netlist.$mul$/nfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc.RESET)\n");
    }
    if ((0x80ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 7 is active: @([changed] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$mul$/nfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc.ACC_FIR)\n");
    }
    if ((0x100ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 8 is active: @([true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x200ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 9 is active: @(posedge co_sim_dsp_multiplier_accum_with_add_neg.clk)\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___dump_triggers__nba(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_dsp_multiplier_accum_with_add_neg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_dsp_multiplier_accum_with_add_neg___024root___dump_triggers__nba\n"); );
    // Body
    if ((1U & (~ vlSelf->__VnbaTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 0 is active: @([hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.C or [hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.add or [hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.S)\n");
    }
    if ((2ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 1 is active: @([hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.C or [hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.S)\n");
    }
    if ((4ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 2 is active: @([hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.add)\n");
    }
    if ((8ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 3 is active: @([hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.S)\n");
    }
    if ((0x10ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 4 is active: @([hybrid] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$47.C)\n");
    }
    if ((0x20ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 5 is active: @(negedge co_sim_dsp_multiplier_accum_with_add_neg.clk)\n");
    }
    if ((0x40ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 6 is active: @(posedge co_sim_dsp_multiplier_accum_with_add_neg.netlist.$mul$/nfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc.CLK or posedge co_sim_dsp_multiplier_accum_with_add_neg.netlist.$mul$/nfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc.RESET)\n");
    }
    if ((0x80ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 7 is active: @([changed] co_sim_dsp_multiplier_accum_with_add_neg.netlist.$mul$/nfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc.ACC_FIR)\n");
    }
    if ((0x100ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 8 is active: @([true] __VdlySched.awaitingCurrentTime())\n");
    }
    if ((0x200ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 9 is active: @(posedge co_sim_dsp_multiplier_accum_with_add_neg.clk)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vco_sim_dsp_multiplier_accum_with_add_neg___024root___ctor_var_reset(Vco_sim_dsp_multiplier_accum_with_add_neg___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_dsp_multiplier_accum_with_add_neg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_dsp_multiplier_accum_with_add_neg___024root___ctor_var_reset\n"); );
    // Body
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__A = VL_RAND_RESET_I(16);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__B = VL_RAND_RESET_I(16);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__C = VL_RAND_RESET_I(16);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__D = VL_RAND_RESET_I(16);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__reset = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__sel_c_or_p = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__P = VL_RAND_RESET_I(32);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__mismatch = VL_RAND_RESET_I(32);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__golden__DOT__i1 = VL_RAND_RESET_I(16);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__golden__DOT__i2 = VL_RAND_RESET_I(16);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__golden__DOT__i3 = VL_RAND_RESET_I(16);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__golden__DOT__i4 = VL_RAND_RESET_I(16);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__golden__DOT__mul = VL_RAND_RESET_I(32);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__golden__DOT__add = VL_RAND_RESET_I(32);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__golden__DOT__add2 = VL_RAND_RESET_I(32);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4588__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244355__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4588__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244355__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4587__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244356__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4587__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244356__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4586__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244357__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4586__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244357__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4585__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244358__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4585__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244358__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4584__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244359__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4584__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244359__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4583__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244360__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4583__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244360__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4582__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244361__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4582__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244361__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4581__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244362__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4581__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244362__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4580__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244363__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4580__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244363__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4579__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244364__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4579__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244364__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4578__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244365__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4578__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244365__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4577__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244366__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4577__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244366__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4576__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244367__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4576__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244367__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4575__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244368__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4575__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244368__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4574__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244271__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4574__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244271__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4573__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244272__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4573__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244272__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4572__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244274__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4572__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244274__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4571__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244275__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4571__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244275__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4570__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244276__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4570__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244276__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4569__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244277__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4569__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244277__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4568__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244279__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4568__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244279__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4567__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244281__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4567__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244281__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4566__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244282__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4566__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244282__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4565__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244283__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4565__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244283__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4564__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244284__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4564__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244284__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4563__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244285__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4563__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244285__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4562__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244286__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4562__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244286__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4561__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244288__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4561__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244288__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4560__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244290__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4560__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244290__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4559__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244291__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4559__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244291__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4558__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244292__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4558__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244292__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4557__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244294__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4557__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244294__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4556__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244296__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4556__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244296__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4555__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244297__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4555__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244297__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4554__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244299__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4554__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244299__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4553__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244301__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4553__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244301__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4552__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244302__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4552__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244302__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4551__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244303__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4551__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244303__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4550__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244304__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4550__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244304__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4549__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244268__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4549__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244268__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4548__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244264__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4548__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244264__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4547__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244270__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4547__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244270__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4546__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244260__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4546__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244260__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4545__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244320__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4545__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244320__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4544__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244278__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4544__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244278__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4543__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244298__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4543__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244298__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4542__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244259__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4542__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244259__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4541__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244295__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4541__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244295__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4540__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244251__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4540__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244251__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4539__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244269__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4539__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244269__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4538__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244322__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4538__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244322__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4537__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244293__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4537__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244293__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4536__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244280__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4536__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244280__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4535__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244258__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4535__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244258__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4534__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244273__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4534__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244273__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4533__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244396__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4533__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244396__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4532__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244394__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4532__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244394__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4531__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244384__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4531__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244384__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4530__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244392__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4530__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244392__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4529__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244385__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4529__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244385__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4528__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244386__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4528__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244386__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4527__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244354__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4527__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244354__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4526__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244324__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4526__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244324__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4525__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244351__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4525__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244351__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4524__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244332__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4524__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244332__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4523__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244246__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4523__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244246__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4522__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244330__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4522__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244330__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4521__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244249__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4521__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244249__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4520__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244369__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4520__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244369__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4519__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244353__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4519__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244353__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4518__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244398__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4518__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244398__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4517__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244352__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4517__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244352__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4516__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244400__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4516__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244400__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4515__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244350__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4515__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244350__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4514__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244402__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4514__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244402__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4513__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244349__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4513__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244349__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4512__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244404__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4512__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244404__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4511__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244347__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4511__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244347__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4510__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244406__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4510__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244406__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4509__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244345__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4509__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244345__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4508__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244408__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4508__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244408__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4507__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244344__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4507__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244344__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4506__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244410__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4506__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244410__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4505__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244343__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4505__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244343__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4504__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244412__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4504__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244412__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4503__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244342__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4503__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244342__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4502__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244414__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4502__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244414__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4501__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244341__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4501__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244341__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4500__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244340__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4500__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244340__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4499__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244339__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4499__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244339__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4498__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244370__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4498__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244370__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4497__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244338__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4497__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244338__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4496__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244337__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4496__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244337__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4495__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244335__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4495__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244335__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4494__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244334__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4494__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244334__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4493__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244333__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4493__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244333__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4492__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244331__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4492__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244331__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4491__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244329__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4491__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244329__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4490__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244250__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4490__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244250__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4489__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244336__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4489__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244336__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4488__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244371__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4488__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244371__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4487__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244328__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4487__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244328__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4486__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244327__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4486__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244327__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4485__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244326__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4485__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244326__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4484__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244346__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4484__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244346__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4483__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244348__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4483__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244348__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4482__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244313__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4482__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244313__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4481__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244325__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4481__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244325__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4480__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244244__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4480__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244244__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4479__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244245__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4479__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244245__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4478__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244314__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4478__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244314__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4477__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244372__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4477__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244372__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4476__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244315__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4476__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244315__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4475__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244316__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4475__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244316__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4474__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244373__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4474__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244373__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4473__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244317__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4473__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244317__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4472__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244318__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4472__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244318__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4471__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244374__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4471__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244374__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4470__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244319__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4470__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244319__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4469__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244321__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4469__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244321__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4468__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244323__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4468__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244323__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4467__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244257__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4467__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244257__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4466__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244256__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4466__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244256__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4465__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244255__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4465__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244255__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4464__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244254__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4464__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244254__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4463__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244253__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4463__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244253__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4462__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244252__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4462__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244252__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4461__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244388__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4461__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244388__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4460__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244387__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4460__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244387__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4459__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244248__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4459__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244248__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4458__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244247__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4458__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244247__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4457__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244242__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4457__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244242__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4456__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244241__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4456__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244241__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4455__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244375__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4455__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244375__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4454__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244376__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4454__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244376__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4453__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244377__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4453__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244377__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4452__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244413__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4452__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244413__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4451__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244411__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4451__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244411__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4450__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244409__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4450__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244409__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4449__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244407__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4449__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244407__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4448__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244405__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4448__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244405__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4447__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244403__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4447__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244403__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4446__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244401__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4446__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244401__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4445__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244399__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4445__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244399__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4444__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244397__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4444__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244397__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4443__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244378__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4443__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244378__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4442__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244266__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4442__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244266__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4441__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244265__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4441__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244265__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4440__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244287__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4440__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244287__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4439__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244289__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4439__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244289__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4438__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244308__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4438__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244308__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4437__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244267__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4437__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244267__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4436__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244243__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4436__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244243__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4435__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244307__02eA = VL_RAND_RESET_I(6);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4435__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244307__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4434__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244261__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4434__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244261__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4433__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244395__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4433__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244395__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4432__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244379__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4432__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244379__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4431__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244389__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4431__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244389__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4430__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244263__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4430__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244263__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4429__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244262__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4429__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244262__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4428__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244390__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4428__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244390__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4427__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244380__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4427__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244380__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4426__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244381__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4426__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244381__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4425__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244382__02eA = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4425__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244382__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4424__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244383__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4424__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244383__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4423__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244311__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4423__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244311__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4422__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244312__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4422__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244312__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4421__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244310__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4421__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244310__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4420__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244393__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4420__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244393__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4419__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244391__02eA = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4419__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244391__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4418__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244306__02eA = VL_RAND_RESET_I(6);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4418__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244306__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4417__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__02eA = VL_RAND_RESET_I(5);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4417__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4416__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244309__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4416__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244309__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4415__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244300__02eA = VL_RAND_RESET_I(2);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap4415__024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244300__02eY = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024auto__024alumacc__02ecc__03a485__03areplace_alu__02447__02eA = VL_RAND_RESET_I(32);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024auto__024alumacc__02ecc__03a485__03areplace_alu__02447__02eC = VL_RAND_RESET_Q(33);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024auto__024alumacc__02ecc__03a485__03areplace_alu__02447__02eS = VL_RAND_RESET_I(32);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024auto__024alumacc__02ecc__03a485__03areplace_alu__02450__02eC = VL_RAND_RESET_I(18);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024auto__024alumacc__02ecc__03a485__03areplace_alu__02450__02eS = VL_RAND_RESET_I(17);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap44__024mul__024__02f__VhshdkgxAMFp7IBjbQDo5YZ5qOcW9YAzDovlceGePY0d = VL_RAND_RESET_Q(38);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024techmap46__024mul__024__02f__VhshGRm3YH55EQsRDWfBDDnuz6KxM5BIMkHEP4UvdRBs = VL_RAND_RESET_I(18);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT__add = VL_RAND_RESET_I(32);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT__add2 = VL_RAND_RESET_I(32);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244355__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241010__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241011__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241012__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241013__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241014__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241015__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241016__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241017__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241018__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241019__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241020__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241021__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241022__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241023__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241024__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241025__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241026__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241027__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241028__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241029__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241030__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241031__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241032__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241033__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241034__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241035__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241036__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241037__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241038__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241039__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241040__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241041__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241042__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241043__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241044__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241045__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241046__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241047__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241048__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241049__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241050__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241051__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241052__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241053__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241054__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241055__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241056__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241057__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241058__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241059__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241060__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241061__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241062__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241063__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241064__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241065__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241066__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241067__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241068__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241069__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241070__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241071__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241072__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241073__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241074__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241075__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241076__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241077__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241078__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241079__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241080__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241081__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241082__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241083__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241084__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241085__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241086__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241087__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241088__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241089__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241090__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241091__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241092__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241093__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241094__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241095__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241096__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241097__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241098__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241099__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241100__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241101__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241102__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241103__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241104__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244375__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244307__A = VL_RAND_RESET_I(6);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244369__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244388__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244395__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244390__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244396__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellout____024abc__0241008__024auto__024blifparse__02ecc__03a362__03aparse_blif__0241009__Q = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244393__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244372__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244373__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244374__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244351__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244346__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244371__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244370__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244339__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244340__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244348__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244398__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244356__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244357__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244358__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244359__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244360__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244361__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244362__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244363__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244364__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244365__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244366__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244367__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244368__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244353__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244338__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244376__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244377__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244389__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244381__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244382__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244383__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244392__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244386__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244354__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244387__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244380__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244306__A = VL_RAND_RESET_I(6);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244385__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244391__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244384__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244379__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244394__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244378__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244352__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244350__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244349__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244347__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244345__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244344__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244343__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244342__A = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244341__A = VL_RAND_RESET_I(4);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__B = VL_RAND_RESET_I(18);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____Vcellinp____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__A = VL_RAND_RESET_I(20);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244241__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244241__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244241__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244241__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244245__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244245__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244245__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244245__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244314__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244314__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244314__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244314__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244330__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244330__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244330__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244330__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244242__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244242__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244242__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244242__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244247__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244247__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244247__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244247__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244336__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244336__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244336__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244336__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244269__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244269__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244269__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244269__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244252__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244252__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244252__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244252__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244253__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244253__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244253__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244253__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244254__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244254__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244254__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244254__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244255__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244255__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244255__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244255__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244256__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244256__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244256__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244256__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244273__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244273__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244273__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244273__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244295__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244295__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244295__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244295__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244320__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244320__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244320__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244320__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244262__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244262__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244262__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244262__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244270__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244270__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244270__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244270__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244287__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244287__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244287__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244287__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244265__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244265__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244265__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244265__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244243__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244243__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244243__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244243__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244264__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244264__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244264__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244264__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244322__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244322__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244322__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244322__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244260__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244260__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244260__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244260__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244272__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244272__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244272__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244272__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244274__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244274__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244274__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244274__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244275__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244275__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244275__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244275__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244276__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244276__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244276__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244276__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244277__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244277__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244277__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244277__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244279__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244279__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244279__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244279__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244298__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244298__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244298__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244298__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244281__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244281__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244281__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244281__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244258__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244258__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244258__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244258__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244282__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244282__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244282__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244282__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244283__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244283__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244283__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244283__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244284__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244284__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244284__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244284__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244285__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244285__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244285__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244285__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244286__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244286__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244286__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244286__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244288__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244288__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244288__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244288__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244289__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244289__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244289__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244289__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244290__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244290__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244290__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244290__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244308__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244308__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244308__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244308__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244291__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244291__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244291__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244291__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244292__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244292__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244292__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244292__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244294__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244294__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244294__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244294__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244280__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244280__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244280__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244280__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244296__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244296__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244296__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244296__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244251__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244251__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244251__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244251__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244297__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244297__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244297__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244297__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244299__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244299__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244299__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244299__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244259__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244259__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244259__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244259__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244301__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244301__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244301__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244301__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244302__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244302__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244302__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244302__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244303__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244303__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244303__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244303__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244304__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244304__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244304__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244304__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244268__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244268__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244268__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244268__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244309__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244309__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244309__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244309__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244305__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244261__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244261__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244261__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244261__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244267__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244267__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244267__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244267__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244300__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244300__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244300__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244300__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244312__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244312__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244312__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244312__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244310__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244310__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244310__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244310__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244325__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244325__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244325__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244325__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244316__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244316__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244316__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244316__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244318__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244318__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244318__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244318__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244321__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244321__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244321__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244321__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244278__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244278__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244278__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244278__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244323__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244323__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244323__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244323__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244293__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244293__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244293__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244293__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244257__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244257__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244257__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244257__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244244__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244244__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244244__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244244__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244326__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244326__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244326__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244326__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244327__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244327__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244327__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244327__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244250__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244250__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244250__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244250__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244249__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244249__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244249__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244249__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244329__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244329__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244329__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244329__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244246__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244246__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244246__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244246__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244331__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244331__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244331__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244331__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244333__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244333__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244333__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244333__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244334__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244334__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244334__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244334__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244335__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244335__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244335__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244335__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244337__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244337__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244337__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244337__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244414__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244414__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244414__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244414__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244414__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244414__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244414__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244414__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244412__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244412__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244412__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244412__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244410__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244410__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244410__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244410__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244408__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244408__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244408__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244408__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244406__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244406__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244406__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244406__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244313__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244313__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244313__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244313__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244404__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244404__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244404__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244404__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244402__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244402__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244402__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244402__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244332__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244332__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244332__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244332__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244400__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244400__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244400__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244400__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244324__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244324__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244324__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244324__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244271__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244271__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244271__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244271__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244328__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244328__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244328__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244328__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244315__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244315__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244315__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244315__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244317__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244317__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244317__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244317__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244319__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244319__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244319__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244319__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244413__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244413__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244413__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244413__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244266__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244266__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244266__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244266__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244311__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244311__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244311__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244311__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244248__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244248__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244248__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244248__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244263__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244263__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244263__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244263__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244397__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244397__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244397__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244397__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244397__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244397__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244397__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244397__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244399__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244399__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244399__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244399__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244401__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244401__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244401__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244401__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244403__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244403__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244403__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244403__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244405__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244405__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244405__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244405__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244407__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244407__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244407__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244407__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244409__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244409__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244409__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244409__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244411__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244411__DOT__mux__DOT__muxlogic__DOT__bm0__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244411__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm0_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024abc__0244240__024auto__024blifparse__02ecc__03a515__03aparse_blif__0244411__DOT__mux__DOT__muxlogic__DOT__bm1__DOT__bm1_out = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024auto__024alumacc__02ecc__03a485__03areplace_alu__02447__02eintermediate_adder__DOT__CIN = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024auto__024alumacc__02ecc__03a485__03areplace_alu__02450__02eintermediate_adder__DOT__CIN = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__ACC_FIR = VL_RAND_RESET_I(6);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__CLK = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__RESET = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__LOAD_ACC = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__SATURATE = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__SHIFT_RIGHT = VL_RAND_RESET_I(6);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__ROUND = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__SUBTRACT = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__subtract_reg = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__acc_fir_reg = VL_RAND_RESET_I(6);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__feedback_reg = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__shift_right_reg1 = VL_RAND_RESET_I(6);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__shift_right_reg2 = VL_RAND_RESET_I(6);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__round_reg1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__round_reg2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__saturate_reg1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__saturate_reg2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__load_acc_reg = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_reg = VL_RAND_RESET_I(20);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__b_reg = VL_RAND_RESET_I(18);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_a_reg = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_b_reg = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__subtract_int = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__acc_fir_int = VL_RAND_RESET_I(6);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__feedback_int = VL_RAND_RESET_I(3);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__shift_right_int = VL_RAND_RESET_I(6);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__round_int = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__saturate_int = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__load_acc_int = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__a_int = VL_RAND_RESET_I(20);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__b_int = VL_RAND_RESET_I(18);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_a_int = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__unsigned_b_int = VL_RAND_RESET_I(1);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__accumulator = VL_RAND_RESET_Q(64);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__add_sub_in = VL_RAND_RESET_Q(64);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_out = VL_RAND_RESET_Q(64);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__add_sub_out = VL_RAND_RESET_Q(64);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__pre_shift = VL_RAND_RESET_Q(64);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__shift_right = VL_RAND_RESET_Q(64);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__round = VL_RAND_RESET_Q(64);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__saturate = VL_RAND_RESET_Q(38);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out = VL_RAND_RESET_Q(38);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__z_out_reg = VL_RAND_RESET_Q(38);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_a = VL_RAND_RESET_I(20);
    vlSelf->co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__mult_b = VL_RAND_RESET_I(18);
    vlSelf->__Vtrigprevexpr___TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024auto__024alumacc__02ecc__03a485__03areplace_alu__02450__02eC__0 = VL_RAND_RESET_I(18);
    vlSelf->__Vtrigprevexpr___TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT__add__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vtrigprevexpr___TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024auto__024alumacc__02ecc__03a485__03areplace_alu__02450__02eS__0 = VL_RAND_RESET_I(17);
    vlSelf->__Vtrigprevexpr___TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024auto__024alumacc__02ecc__03a485__03areplace_alu__02447__02eC__0 = VL_RAND_RESET_Q(33);
    vlSelf->__VstlDidInit = 0;
    vlSelf->__Vtrigprevexpr___TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024auto__024alumacc__02ecc__03a485__03areplace_alu__02450__02eC__1 = VL_RAND_RESET_I(18);
    vlSelf->__Vtrigprevexpr___TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT__add__1 = VL_RAND_RESET_I(32);
    vlSelf->__Vtrigprevexpr___TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024auto__024alumacc__02ecc__03a485__03areplace_alu__02450__02eS__1 = VL_RAND_RESET_I(17);
    vlSelf->__Vtrigprevexpr___TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024auto__024alumacc__02ecc__03a485__03areplace_alu__02447__02eC__1 = VL_RAND_RESET_Q(33);
    vlSelf->__Vtrigprevexpr___TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__clk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__CLK__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__RESET__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc__DOT__ACC_FIR__0 = VL_RAND_RESET_I(6);
    vlSelf->__VactDidInit = 0;
    for (int __Vi0 = 0; __Vi0 < 17; ++__Vi0) {
        vlSelf->__Vm_traceActivity[__Vi0] = 0;
    }
}
