Execution instructions for Tensorflow model on Compute Canada Cedar:
    1) $ cd ~/projects/def-xilinliu/tristanr/engsci-thesis/python_prototype
    2) $ module load python/3
    3) $ source ~/tensorflow/bin/activate
    4) $ sbatch run_{python-script}.sh

    Or, three first steps:
    cd ~/projects/def-xilinliu/tristanr/engsci-thesis/python_prototype ; module load python/3 ; source ~/tensorflow/bin/activate

    A .out log file will be created in the current directory (but are .gitignore'd)

    More details: https://docs.alliancecan.ca/wiki/TensorFlow

    For TensorBoard monitoring:
    1) $ sbatch run_tf_proto.sh
    2) $ sq
    3) Find hostname of compute node running the job in the 'NODELIST' column
    4) On local machine, $ sudo ssh -N -f -L localhost:6006:computenode:6006 tristanr@cedar.computecanada.ca
        -Replace 'computenode' with the hostnname from step 3
        -Note that 6006 could be different (6007, 6008, ...) if 6006 was already in use
    5) Go to http://localhost:6006/ on local machine for Tensorboard

    Other
    -View current jobs: $ sq
    -Cancel job: $ scancel <NODEID>
    -View job stats: $ seff <JOBID>
    -Interactive job: $ salloc --time=02:00:00 --mem-per-cpu=48G --ntasks=2 --account=def-xilinliu
    -View usage stats $ sacct -j <JOBID>

Other useful commands
tmux:
    -Start tmux session:        tmux new-sessions -s tf_proto
    -Attach to tmux session:    tmux attach -t <session name>
    -Kill tmux session:         tmux kill-session -t <session name>
    -List tmux session:         tmux list-sessions

coral virtual environment:
    -Start venv: source /home/trobitaille/engsci-thesis/coral/bin/activate
    -Close venv: deactivate

Tensorflow Lite model converter:
    -Convert model: tflite_convert --saved_model_dir=model_to_convert --output_file=output_model_filepath

EdgeTPU runner: source ../coral/bin/activate && python3 edgetpu_runner.py --model_fp=path_to_model --data_dir=directory_of_numpy_arrays

HDL (run from /hdl):
    -Compile Verilog and run testbench: clear && make
    -Compile Verilog, run simulation and launch waveform viewer: clear && make && gtkwave dump.vcd