Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 19 12:05:45 2020
| Host         : Takudzwa-Shumba running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WallClock_timing_summary_routed.rpt -pb WallClock_timing_summary_routed.pb -rpx WallClock_timing_summary_routed.rpx -warn_on_violation
| Design       : WallClock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.689        0.000                      0                  507        0.120        0.000                      0                  507        4.500        0.000                       0                   248  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.689        0.000                      0                  507        0.120        0.000                      0                  507        4.500        0.000                       0                   248  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 min_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hr_r_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.952ns (16.921%)  route 4.674ns (83.079%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  min_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  min_l_reg[1]/Q
                         net (fo=10, routed)          1.008     6.774    min_l_reg[1]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.124     6.898 r  min_r[0]_i_10/O
                         net (fo=1, routed)           0.557     7.456    min_r[0]_i_10_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.124     7.580 r  min_r[0]_i_4/O
                         net (fo=4, routed)           1.099     8.679    min_r[0]_i_4_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.124     8.803 r  min_r[0]_i_1/O
                         net (fo=35, routed)          1.136     9.939    min_r
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.124    10.063 r  hr_r[31]_i_1/O
                         net (fo=32, routed)          0.874    10.937    hr_r[31]_i_1_n_0
    SLICE_X8Y112         FDRE                                         r  hr_r_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.504    14.926    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y112         FDRE                                         r  hr_r_reg[25]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X8Y112         FDRE (Setup_fdre_C_R)       -0.524    14.626    hr_r_reg[25]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 min_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hr_r_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.952ns (16.921%)  route 4.674ns (83.079%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  min_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  min_l_reg[1]/Q
                         net (fo=10, routed)          1.008     6.774    min_l_reg[1]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.124     6.898 r  min_r[0]_i_10/O
                         net (fo=1, routed)           0.557     7.456    min_r[0]_i_10_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.124     7.580 r  min_r[0]_i_4/O
                         net (fo=4, routed)           1.099     8.679    min_r[0]_i_4_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.124     8.803 r  min_r[0]_i_1/O
                         net (fo=35, routed)          1.136     9.939    min_r
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.124    10.063 r  hr_r[31]_i_1/O
                         net (fo=32, routed)          0.874    10.937    hr_r[31]_i_1_n_0
    SLICE_X8Y112         FDRE                                         r  hr_r_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.504    14.926    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y112         FDRE                                         r  hr_r_reg[26]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X8Y112         FDRE (Setup_fdre_C_R)       -0.524    14.626    hr_r_reg[26]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 min_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hr_r_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.952ns (16.921%)  route 4.674ns (83.079%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  min_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  min_l_reg[1]/Q
                         net (fo=10, routed)          1.008     6.774    min_l_reg[1]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.124     6.898 r  min_r[0]_i_10/O
                         net (fo=1, routed)           0.557     7.456    min_r[0]_i_10_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.124     7.580 r  min_r[0]_i_4/O
                         net (fo=4, routed)           1.099     8.679    min_r[0]_i_4_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.124     8.803 r  min_r[0]_i_1/O
                         net (fo=35, routed)          1.136     9.939    min_r
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.124    10.063 r  hr_r[31]_i_1/O
                         net (fo=32, routed)          0.874    10.937    hr_r[31]_i_1_n_0
    SLICE_X8Y112         FDRE                                         r  hr_r_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.504    14.926    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y112         FDRE                                         r  hr_r_reg[27]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X8Y112         FDRE (Setup_fdre_C_R)       -0.524    14.626    hr_r_reg[27]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 min_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hr_r_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.952ns (16.921%)  route 4.674ns (83.079%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  min_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  min_l_reg[1]/Q
                         net (fo=10, routed)          1.008     6.774    min_l_reg[1]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.124     6.898 r  min_r[0]_i_10/O
                         net (fo=1, routed)           0.557     7.456    min_r[0]_i_10_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.124     7.580 r  min_r[0]_i_4/O
                         net (fo=4, routed)           1.099     8.679    min_r[0]_i_4_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.124     8.803 r  min_r[0]_i_1/O
                         net (fo=35, routed)          1.136     9.939    min_r
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.124    10.063 r  hr_r[31]_i_1/O
                         net (fo=32, routed)          0.874    10.937    hr_r[31]_i_1_n_0
    SLICE_X8Y112         FDRE                                         r  hr_r_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.504    14.926    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y112         FDRE                                         r  hr_r_reg[28]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X8Y112         FDRE (Setup_fdre_C_R)       -0.524    14.626    hr_r_reg[28]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 min_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hr_r_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.952ns (17.376%)  route 4.527ns (82.624%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  min_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  min_l_reg[1]/Q
                         net (fo=10, routed)          1.008     6.774    min_l_reg[1]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.124     6.898 r  min_r[0]_i_10/O
                         net (fo=1, routed)           0.557     7.456    min_r[0]_i_10_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.124     7.580 r  min_r[0]_i_4/O
                         net (fo=4, routed)           1.099     8.679    min_r[0]_i_4_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.124     8.803 r  min_r[0]_i_1/O
                         net (fo=35, routed)          1.136     9.939    min_r
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.124    10.063 r  hr_r[31]_i_1/O
                         net (fo=32, routed)          0.726    10.789    hr_r[31]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  hr_r_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.503    14.925    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  hr_r_reg[29]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X8Y113         FDRE (Setup_fdre_C_R)       -0.524    14.625    hr_r_reg[29]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 min_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hr_r_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.952ns (17.376%)  route 4.527ns (82.624%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  min_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  min_l_reg[1]/Q
                         net (fo=10, routed)          1.008     6.774    min_l_reg[1]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.124     6.898 r  min_r[0]_i_10/O
                         net (fo=1, routed)           0.557     7.456    min_r[0]_i_10_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.124     7.580 r  min_r[0]_i_4/O
                         net (fo=4, routed)           1.099     8.679    min_r[0]_i_4_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.124     8.803 r  min_r[0]_i_1/O
                         net (fo=35, routed)          1.136     9.939    min_r
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.124    10.063 r  hr_r[31]_i_1/O
                         net (fo=32, routed)          0.726    10.789    hr_r[31]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  hr_r_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.503    14.925    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  hr_r_reg[30]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X8Y113         FDRE (Setup_fdre_C_R)       -0.524    14.625    hr_r_reg[30]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 min_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hr_r_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.952ns (17.376%)  route 4.527ns (82.624%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  min_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  min_l_reg[1]/Q
                         net (fo=10, routed)          1.008     6.774    min_l_reg[1]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.124     6.898 r  min_r[0]_i_10/O
                         net (fo=1, routed)           0.557     7.456    min_r[0]_i_10_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.124     7.580 r  min_r[0]_i_4/O
                         net (fo=4, routed)           1.099     8.679    min_r[0]_i_4_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.124     8.803 r  min_r[0]_i_1/O
                         net (fo=35, routed)          1.136     9.939    min_r
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.124    10.063 r  hr_r[31]_i_1/O
                         net (fo=32, routed)          0.726    10.789    hr_r[31]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  hr_r_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.503    14.925    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  hr_r_reg[31]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X8Y113         FDRE (Setup_fdre_C_R)       -0.524    14.625    hr_r_reg[31]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 min_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hr_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.952ns (17.480%)  route 4.494ns (82.520%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  min_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  min_l_reg[1]/Q
                         net (fo=10, routed)          1.008     6.774    min_l_reg[1]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.124     6.898 r  min_r[0]_i_10/O
                         net (fo=1, routed)           0.557     7.456    min_r[0]_i_10_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.124     7.580 r  min_r[0]_i_4/O
                         net (fo=4, routed)           1.099     8.679    min_r[0]_i_4_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.124     8.803 r  min_r[0]_i_1/O
                         net (fo=35, routed)          1.136     9.939    min_r
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.124    10.063 r  hr_r[31]_i_1/O
                         net (fo=32, routed)          0.694    10.757    hr_r[31]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  hr_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.508    14.930    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y106         FDRE                                         r  hr_r_reg[1]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.524    14.630    hr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 min_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hr_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.952ns (17.480%)  route 4.494ns (82.520%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  min_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  min_l_reg[1]/Q
                         net (fo=10, routed)          1.008     6.774    min_l_reg[1]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.124     6.898 r  min_r[0]_i_10/O
                         net (fo=1, routed)           0.557     7.456    min_r[0]_i_10_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.124     7.580 r  min_r[0]_i_4/O
                         net (fo=4, routed)           1.099     8.679    min_r[0]_i_4_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.124     8.803 r  min_r[0]_i_1/O
                         net (fo=35, routed)          1.136     9.939    min_r
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.124    10.063 r  hr_r[31]_i_1/O
                         net (fo=32, routed)          0.694    10.757    hr_r[31]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  hr_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.508    14.930    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y106         FDRE                                         r  hr_r_reg[2]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.524    14.630    hr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 min_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hr_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.952ns (17.480%)  route 4.494ns (82.520%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.708     5.310    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  min_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  min_l_reg[1]/Q
                         net (fo=10, routed)          1.008     6.774    min_l_reg[1]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.124     6.898 r  min_r[0]_i_10/O
                         net (fo=1, routed)           0.557     7.456    min_r[0]_i_10_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.124     7.580 r  min_r[0]_i_4/O
                         net (fo=4, routed)           1.099     8.679    min_r[0]_i_4_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.124     8.803 r  min_r[0]_i_1/O
                         net (fo=35, routed)          1.136     9.939    min_r
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.124    10.063 r  hr_r[31]_i_1/O
                         net (fo=32, routed)          0.694    10.757    hr_r[31]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  hr_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.508    14.930    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y106         FDRE                                         r  hr_r_reg[3]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.524    14.630    hr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  3.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SS_Driver1/clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/clock_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.537%)  route 0.134ns (27.463%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.604     1.523    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  SS_Driver1/clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  SS_Driver1/clock_reg[26]/Q
                         net (fo=7, routed)           0.134     1.798    SS_Driver1/clock_reg[26]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  SS_Driver1/clock_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    SS_Driver1/clock_reg[24]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  SS_Driver1/clock_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    SS_Driver1/clock_reg[28]_i_1_n_7
    SLICE_X5Y100         FDRE                                         r  SS_Driver1/clock_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.868     2.034    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  SS_Driver1/clock_reg[28]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    SS_Driver1/clock_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SS_Driver1/clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/clock_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.141%)  route 0.134ns (26.859%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.604     1.523    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  SS_Driver1/clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  SS_Driver1/clock_reg[26]/Q
                         net (fo=7, routed)           0.134     1.798    SS_Driver1/clock_reg[26]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  SS_Driver1/clock_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    SS_Driver1/clock_reg[24]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  SS_Driver1/clock_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    SS_Driver1/clock_reg[28]_i_1_n_5
    SLICE_X5Y100         FDRE                                         r  SS_Driver1/clock_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.868     2.034    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  SS_Driver1/clock_reg[30]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    SS_Driver1/clock_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 SS_Driver1/clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/clock_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.419%)  route 0.134ns (25.581%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.604     1.523    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  SS_Driver1/clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  SS_Driver1/clock_reg[26]/Q
                         net (fo=7, routed)           0.134     1.798    SS_Driver1/clock_reg[26]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  SS_Driver1/clock_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    SS_Driver1/clock_reg[24]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.049 r  SS_Driver1/clock_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.049    SS_Driver1/clock_reg[28]_i_1_n_6
    SLICE_X5Y100         FDRE                                         r  SS_Driver1/clock_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.868     2.034    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  SS_Driver1/clock_reg[29]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    SS_Driver1/clock_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 SS_Driver1/clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/clock_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.419%)  route 0.134ns (25.581%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.604     1.523    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  SS_Driver1/clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  SS_Driver1/clock_reg[26]/Q
                         net (fo=7, routed)           0.134     1.798    SS_Driver1/clock_reg[26]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  SS_Driver1/clock_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    SS_Driver1/clock_reg[24]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.049 r  SS_Driver1/clock_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.049    SS_Driver1/clock_reg[28]_i_1_n_4
    SLICE_X5Y100         FDRE                                         r  SS_Driver1/clock_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.868     2.034    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  SS_Driver1/clock_reg[31]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    SS_Driver1/clock_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 SS_Driver1/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/reset_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.604     1.523    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  SS_Driver1/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  SS_Driver1/state_reg/Q
                         net (fo=2, routed)           0.067     1.754    SS_Driver1/state
    SLICE_X6Y99          FDRE                                         r  SS_Driver1/reset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.875     2.040    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  SS_Driver1/reset_reg[0]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.060     1.583    SS_Driver1/reset_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 min_l_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  min_l_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  min_l_reg[15]/Q
                         net (fo=3, routed)           0.117     1.774    min_l_reg[15]
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  min_l_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    min_l_reg[12]_i_1_n_4
    SLICE_X3Y110         FDRE                                         r  min_l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  min_l_reg[15]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.105     1.620    min_l_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 min_l_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_l_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  min_l_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  min_l_reg[19]/Q
                         net (fo=2, routed)           0.117     1.774    min_l_reg[19]
    SLICE_X3Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  min_l_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    min_l_reg[16]_i_1_n_4
    SLICE_X3Y111         FDRE                                         r  min_l_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  min_l_reg[19]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.105     1.620    min_l_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 min_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  min_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  min_r_reg[15]/Q
                         net (fo=2, routed)           0.117     1.774    min_r_reg[15]
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  min_r_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    min_r_reg[12]_i_1_n_4
    SLICE_X5Y109         FDRE                                         r  min_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.866     2.032    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  min_r_reg[15]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.105     1.620    min_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 min_l_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_l_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.594     1.513    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  min_l_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  min_l_reg[27]/Q
                         net (fo=3, routed)           0.118     1.772    min_l_reg[27]
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  min_l_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    min_l_reg[24]_i_1_n_4
    SLICE_X3Y113         FDRE                                         r  min_l_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  min_l_reg[27]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.105     1.618    min_l_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 min_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.593     1.512    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  min_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  min_r_reg[31]/Q
                         net (fo=2, routed)           0.118     1.771    min_r_reg[31]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  min_r_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    min_r_reg[28]_i_1_n_4
    SLICE_X5Y113         FDRE                                         r  min_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.862     2.028    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  min_r_reg[31]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.105     1.617    min_r_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y103    SS_Driver1/Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105    SS_Driver1/Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105    SS_Driver1/Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106    SS_Driver1/Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y93     SS_Driver1/clock_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y95     SS_Driver1/clock_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y95     SS_Driver1/clock_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     SS_Driver1/clock_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y99     SS_Driver1/clock_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113    min_l_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    min_r_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    min_r_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    min_r_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    min_r_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113    min_l_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113    min_l_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113    min_l_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    min_l_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    min_l_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    min_l_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    min_l_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    min_l_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    min_l_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    min_r_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    min_r_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    min_r_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    min_r_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y103    SS_Driver1/Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y103    SS_Driver1/Count_reg[0]/C



