============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  04:13:16 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-34 ps) Setup Check with Pin out_q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) in2_q_reg[3]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      11                  
       Uncertainty:-     100                  
     Required Time:=     139                  
      Launch Clock:-       0                  
         Data Path:-     173                  
             Slack:=     -34                  

#------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  in2_q_reg[3]/CK -       -     R     (arrival)       56    -     0     0       0    (-,-) 
  in2_q_reg[3]/Q  -       CK->Q F     DFFRHQX8LVT      3 13.4    12    43      43    (-,-) 
  g17654/Y        -       A->Y  R     CLKINVX8LVT      2 11.4    10     9      52    (-,-) 
  g17655/Y        -       B->Y  F     NOR2X8LVT        2  6.7    10     7      60    (-,-) 
  g17668/Y        -       B->Y  R     NOR2X6LVT        1  4.8    12    10      70    (-,-) 
  g30/Y           -       B->Y  F     NAND2X6LVT       1  4.9    12    10      80    (-,-) 
  g17660/Y        -       A->Y  R     NOR3X6LVT        1  6.1    22    20      99    (-,-) 
  g17096/Y        -       A->Y  F     NOR2X8LVT        8 14.1    15    12     111    (-,-) 
  g400/Y          -       B->Y  R     NOR2X2LVT        2  5.3    28    20     131    (-,-) 
  g399/Y          -       A->Y  F     INVX3LVT         1  3.8    11     9     140    (-,-) 
  g452/Y          -       A2->Y R     AOI31X4LVT       1  3.8    19    14     153    (-,-) 
  g451/Y          -       B->Y  F     NAND2X4LVT       1  3.7    14    11     165    (-,-) 
  g17658/Y        -       B->Y  R     NAND3X4LVT       1  2.1    13     8     173    (-,-) 
  out_q_reg[15]/D <<<     -     R     DFFRHQX1LVT      1    -     -     0     173    (-,-) 
#------------------------------------------------------------------------------------------

