
WT1.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006348  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000036c  08006454  08006454  00007454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080067c0  080067c0  00008060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080067c0  080067c0  000077c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080067c8  080067c8  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080067c8  080067c8  000077c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080067cc  080067cc  000077cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080067d0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000314  20000060  08006830  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000374  08006830  00008374  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fd84  00000000  00000000  00008089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029b0  00000000  00000000  00017e0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e10  00000000  00000000  0001a7c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ae6  00000000  00000000  0001b5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000193a3  00000000  00000000  0001c0b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012e43  00000000  00000000  00035459  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d9a5  00000000  00000000  0004829c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d5c41  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004048  00000000  00000000  000d5c84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000d9ccc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000060 	.word	0x20000060
 8000128:	00000000 	.word	0x00000000
 800012c:	0800643c 	.word	0x0800643c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000064 	.word	0x20000064
 8000148:	0800643c 	.word	0x0800643c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_frsub>:
 800015c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000160:	e002      	b.n	8000168 <__addsf3>
 8000162:	bf00      	nop

08000164 <__aeabi_fsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000168 <__addsf3>:
 8000168:	0042      	lsls	r2, r0, #1
 800016a:	bf1f      	itttt	ne
 800016c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000170:	ea92 0f03 	teqne	r2, r3
 8000174:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000178:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800017c:	d06a      	beq.n	8000254 <__addsf3+0xec>
 800017e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000182:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000186:	bfc1      	itttt	gt
 8000188:	18d2      	addgt	r2, r2, r3
 800018a:	4041      	eorgt	r1, r0
 800018c:	4048      	eorgt	r0, r1
 800018e:	4041      	eorgt	r1, r0
 8000190:	bfb8      	it	lt
 8000192:	425b      	neglt	r3, r3
 8000194:	2b19      	cmp	r3, #25
 8000196:	bf88      	it	hi
 8000198:	4770      	bxhi	lr
 800019a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800019e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001a2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4240      	negne	r0, r0
 80001aa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001ae:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001b2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001b6:	bf18      	it	ne
 80001b8:	4249      	negne	r1, r1
 80001ba:	ea92 0f03 	teq	r2, r3
 80001be:	d03f      	beq.n	8000240 <__addsf3+0xd8>
 80001c0:	f1a2 0201 	sub.w	r2, r2, #1
 80001c4:	fa41 fc03 	asr.w	ip, r1, r3
 80001c8:	eb10 000c 	adds.w	r0, r0, ip
 80001cc:	f1c3 0320 	rsb	r3, r3, #32
 80001d0:	fa01 f103 	lsl.w	r1, r1, r3
 80001d4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001d8:	d502      	bpl.n	80001e0 <__addsf3+0x78>
 80001da:	4249      	negs	r1, r1
 80001dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001e4:	d313      	bcc.n	800020e <__addsf3+0xa6>
 80001e6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001ea:	d306      	bcc.n	80001fa <__addsf3+0x92>
 80001ec:	0840      	lsrs	r0, r0, #1
 80001ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f2:	f102 0201 	add.w	r2, r2, #1
 80001f6:	2afe      	cmp	r2, #254	@ 0xfe
 80001f8:	d251      	bcs.n	800029e <__addsf3+0x136>
 80001fa:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000202:	bf08      	it	eq
 8000204:	f020 0001 	biceq.w	r0, r0, #1
 8000208:	ea40 0003 	orr.w	r0, r0, r3
 800020c:	4770      	bx	lr
 800020e:	0049      	lsls	r1, r1, #1
 8000210:	eb40 0000 	adc.w	r0, r0, r0
 8000214:	3a01      	subs	r2, #1
 8000216:	bf28      	it	cs
 8000218:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800021c:	d2ed      	bcs.n	80001fa <__addsf3+0x92>
 800021e:	fab0 fc80 	clz	ip, r0
 8000222:	f1ac 0c08 	sub.w	ip, ip, #8
 8000226:	ebb2 020c 	subs.w	r2, r2, ip
 800022a:	fa00 f00c 	lsl.w	r0, r0, ip
 800022e:	bfaa      	itet	ge
 8000230:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000234:	4252      	neglt	r2, r2
 8000236:	4318      	orrge	r0, r3
 8000238:	bfbc      	itt	lt
 800023a:	40d0      	lsrlt	r0, r2
 800023c:	4318      	orrlt	r0, r3
 800023e:	4770      	bx	lr
 8000240:	f092 0f00 	teq	r2, #0
 8000244:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000248:	bf06      	itte	eq
 800024a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800024e:	3201      	addeq	r2, #1
 8000250:	3b01      	subne	r3, #1
 8000252:	e7b5      	b.n	80001c0 <__addsf3+0x58>
 8000254:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000258:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800025c:	bf18      	it	ne
 800025e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000262:	d021      	beq.n	80002a8 <__addsf3+0x140>
 8000264:	ea92 0f03 	teq	r2, r3
 8000268:	d004      	beq.n	8000274 <__addsf3+0x10c>
 800026a:	f092 0f00 	teq	r2, #0
 800026e:	bf08      	it	eq
 8000270:	4608      	moveq	r0, r1
 8000272:	4770      	bx	lr
 8000274:	ea90 0f01 	teq	r0, r1
 8000278:	bf1c      	itt	ne
 800027a:	2000      	movne	r0, #0
 800027c:	4770      	bxne	lr
 800027e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000282:	d104      	bne.n	800028e <__addsf3+0x126>
 8000284:	0040      	lsls	r0, r0, #1
 8000286:	bf28      	it	cs
 8000288:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000292:	bf3c      	itt	cc
 8000294:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000298:	4770      	bxcc	lr
 800029a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800029e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80002a2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002a6:	4770      	bx	lr
 80002a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002ac:	bf16      	itet	ne
 80002ae:	4608      	movne	r0, r1
 80002b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b4:	4601      	movne	r1, r0
 80002b6:	0242      	lsls	r2, r0, #9
 80002b8:	bf06      	itte	eq
 80002ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002be:	ea90 0f01 	teqeq	r0, r1
 80002c2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_ui2f>:
 80002c8:	f04f 0300 	mov.w	r3, #0
 80002cc:	e004      	b.n	80002d8 <__aeabi_i2f+0x8>
 80002ce:	bf00      	nop

080002d0 <__aeabi_i2f>:
 80002d0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002d4:	bf48      	it	mi
 80002d6:	4240      	negmi	r0, r0
 80002d8:	ea5f 0c00 	movs.w	ip, r0
 80002dc:	bf08      	it	eq
 80002de:	4770      	bxeq	lr
 80002e0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002e4:	4601      	mov	r1, r0
 80002e6:	f04f 0000 	mov.w	r0, #0
 80002ea:	e01c      	b.n	8000326 <__aeabi_l2f+0x2a>

080002ec <__aeabi_ul2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f04f 0300 	mov.w	r3, #0
 80002f8:	e00a      	b.n	8000310 <__aeabi_l2f+0x14>
 80002fa:	bf00      	nop

080002fc <__aeabi_l2f>:
 80002fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000300:	bf08      	it	eq
 8000302:	4770      	bxeq	lr
 8000304:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000308:	d502      	bpl.n	8000310 <__aeabi_l2f+0x14>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	ea5f 0c01 	movs.w	ip, r1
 8000314:	bf02      	ittt	eq
 8000316:	4684      	moveq	ip, r0
 8000318:	4601      	moveq	r1, r0
 800031a:	2000      	moveq	r0, #0
 800031c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000320:	bf08      	it	eq
 8000322:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000326:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800032a:	fabc f28c 	clz	r2, ip
 800032e:	3a08      	subs	r2, #8
 8000330:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000334:	db10      	blt.n	8000358 <__aeabi_l2f+0x5c>
 8000336:	fa01 fc02 	lsl.w	ip, r1, r2
 800033a:	4463      	add	r3, ip
 800033c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000340:	f1c2 0220 	rsb	r2, r2, #32
 8000344:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000348:	fa20 f202 	lsr.w	r2, r0, r2
 800034c:	eb43 0002 	adc.w	r0, r3, r2
 8000350:	bf08      	it	eq
 8000352:	f020 0001 	biceq.w	r0, r0, #1
 8000356:	4770      	bx	lr
 8000358:	f102 0220 	add.w	r2, r2, #32
 800035c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000368:	fa21 f202 	lsr.w	r2, r1, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000376:	4770      	bx	lr

08000378 <__aeabi_fmul>:
 8000378:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800037c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000380:	bf1e      	ittt	ne
 8000382:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000386:	ea92 0f0c 	teqne	r2, ip
 800038a:	ea93 0f0c 	teqne	r3, ip
 800038e:	d06f      	beq.n	8000470 <__aeabi_fmul+0xf8>
 8000390:	441a      	add	r2, r3
 8000392:	ea80 0c01 	eor.w	ip, r0, r1
 8000396:	0240      	lsls	r0, r0, #9
 8000398:	bf18      	it	ne
 800039a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800039e:	d01e      	beq.n	80003de <__aeabi_fmul+0x66>
 80003a0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80003a4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003a8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003ac:	fba0 3101 	umull	r3, r1, r0, r1
 80003b0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003b4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003b8:	bf3e      	ittt	cc
 80003ba:	0049      	lslcc	r1, r1, #1
 80003bc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c0:	005b      	lslcc	r3, r3, #1
 80003c2:	ea40 0001 	orr.w	r0, r0, r1
 80003c6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ca:	2afd      	cmp	r2, #253	@ 0xfd
 80003cc:	d81d      	bhi.n	800040a <__aeabi_fmul+0x92>
 80003ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003d6:	bf08      	it	eq
 80003d8:	f020 0001 	biceq.w	r0, r0, #1
 80003dc:	4770      	bx	lr
 80003de:	f090 0f00 	teq	r0, #0
 80003e2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003e6:	bf08      	it	eq
 80003e8:	0249      	lsleq	r1, r1, #9
 80003ea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003ee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003f2:	3a7f      	subs	r2, #127	@ 0x7f
 80003f4:	bfc2      	ittt	gt
 80003f6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003fa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003fe:	4770      	bxgt	lr
 8000400:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000404:	f04f 0300 	mov.w	r3, #0
 8000408:	3a01      	subs	r2, #1
 800040a:	dc5d      	bgt.n	80004c8 <__aeabi_fmul+0x150>
 800040c:	f112 0f19 	cmn.w	r2, #25
 8000410:	bfdc      	itt	le
 8000412:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000416:	4770      	bxle	lr
 8000418:	f1c2 0200 	rsb	r2, r2, #0
 800041c:	0041      	lsls	r1, r0, #1
 800041e:	fa21 f102 	lsr.w	r1, r1, r2
 8000422:	f1c2 0220 	rsb	r2, r2, #32
 8000426:	fa00 fc02 	lsl.w	ip, r0, r2
 800042a:	ea5f 0031 	movs.w	r0, r1, rrx
 800042e:	f140 0000 	adc.w	r0, r0, #0
 8000432:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000436:	bf08      	it	eq
 8000438:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043c:	4770      	bx	lr
 800043e:	f092 0f00 	teq	r2, #0
 8000442:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000446:	bf02      	ittt	eq
 8000448:	0040      	lsleq	r0, r0, #1
 800044a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800044e:	3a01      	subeq	r2, #1
 8000450:	d0f9      	beq.n	8000446 <__aeabi_fmul+0xce>
 8000452:	ea40 000c 	orr.w	r0, r0, ip
 8000456:	f093 0f00 	teq	r3, #0
 800045a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800045e:	bf02      	ittt	eq
 8000460:	0049      	lsleq	r1, r1, #1
 8000462:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000466:	3b01      	subeq	r3, #1
 8000468:	d0f9      	beq.n	800045e <__aeabi_fmul+0xe6>
 800046a:	ea41 010c 	orr.w	r1, r1, ip
 800046e:	e78f      	b.n	8000390 <__aeabi_fmul+0x18>
 8000470:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000474:	ea92 0f0c 	teq	r2, ip
 8000478:	bf18      	it	ne
 800047a:	ea93 0f0c 	teqne	r3, ip
 800047e:	d00a      	beq.n	8000496 <__aeabi_fmul+0x11e>
 8000480:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000484:	bf18      	it	ne
 8000486:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800048a:	d1d8      	bne.n	800043e <__aeabi_fmul+0xc6>
 800048c:	ea80 0001 	eor.w	r0, r0, r1
 8000490:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000494:	4770      	bx	lr
 8000496:	f090 0f00 	teq	r0, #0
 800049a:	bf17      	itett	ne
 800049c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80004a0:	4608      	moveq	r0, r1
 80004a2:	f091 0f00 	teqne	r1, #0
 80004a6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80004aa:	d014      	beq.n	80004d6 <__aeabi_fmul+0x15e>
 80004ac:	ea92 0f0c 	teq	r2, ip
 80004b0:	d101      	bne.n	80004b6 <__aeabi_fmul+0x13e>
 80004b2:	0242      	lsls	r2, r0, #9
 80004b4:	d10f      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004b6:	ea93 0f0c 	teq	r3, ip
 80004ba:	d103      	bne.n	80004c4 <__aeabi_fmul+0x14c>
 80004bc:	024b      	lsls	r3, r1, #9
 80004be:	bf18      	it	ne
 80004c0:	4608      	movne	r0, r1
 80004c2:	d108      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004c4:	ea80 0001 	eor.w	r0, r0, r1
 80004c8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004cc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004d0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004d4:	4770      	bx	lr
 80004d6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004da:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004de:	4770      	bx	lr

080004e0 <__aeabi_fdiv>:
 80004e0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004e8:	bf1e      	ittt	ne
 80004ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004ee:	ea92 0f0c 	teqne	r2, ip
 80004f2:	ea93 0f0c 	teqne	r3, ip
 80004f6:	d069      	beq.n	80005cc <__aeabi_fdiv+0xec>
 80004f8:	eba2 0203 	sub.w	r2, r2, r3
 80004fc:	ea80 0c01 	eor.w	ip, r0, r1
 8000500:	0249      	lsls	r1, r1, #9
 8000502:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000506:	d037      	beq.n	8000578 <__aeabi_fdiv+0x98>
 8000508:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800050c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000510:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000514:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000518:	428b      	cmp	r3, r1
 800051a:	bf38      	it	cc
 800051c:	005b      	lslcc	r3, r3, #1
 800051e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000522:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000526:	428b      	cmp	r3, r1
 8000528:	bf24      	itt	cs
 800052a:	1a5b      	subcs	r3, r3, r1
 800052c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000530:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000534:	bf24      	itt	cs
 8000536:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800053a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800053e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000542:	bf24      	itt	cs
 8000544:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000548:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800054c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000550:	bf24      	itt	cs
 8000552:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000556:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800055a:	011b      	lsls	r3, r3, #4
 800055c:	bf18      	it	ne
 800055e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000562:	d1e0      	bne.n	8000526 <__aeabi_fdiv+0x46>
 8000564:	2afd      	cmp	r2, #253	@ 0xfd
 8000566:	f63f af50 	bhi.w	800040a <__aeabi_fmul+0x92>
 800056a:	428b      	cmp	r3, r1
 800056c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000570:	bf08      	it	eq
 8000572:	f020 0001 	biceq.w	r0, r0, #1
 8000576:	4770      	bx	lr
 8000578:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800057c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000580:	327f      	adds	r2, #127	@ 0x7f
 8000582:	bfc2      	ittt	gt
 8000584:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000588:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800058c:	4770      	bxgt	lr
 800058e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000592:	f04f 0300 	mov.w	r3, #0
 8000596:	3a01      	subs	r2, #1
 8000598:	e737      	b.n	800040a <__aeabi_fmul+0x92>
 800059a:	f092 0f00 	teq	r2, #0
 800059e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80005a2:	bf02      	ittt	eq
 80005a4:	0040      	lsleq	r0, r0, #1
 80005a6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80005aa:	3a01      	subeq	r2, #1
 80005ac:	d0f9      	beq.n	80005a2 <__aeabi_fdiv+0xc2>
 80005ae:	ea40 000c 	orr.w	r0, r0, ip
 80005b2:	f093 0f00 	teq	r3, #0
 80005b6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ba:	bf02      	ittt	eq
 80005bc:	0049      	lsleq	r1, r1, #1
 80005be:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005c2:	3b01      	subeq	r3, #1
 80005c4:	d0f9      	beq.n	80005ba <__aeabi_fdiv+0xda>
 80005c6:	ea41 010c 	orr.w	r1, r1, ip
 80005ca:	e795      	b.n	80004f8 <__aeabi_fdiv+0x18>
 80005cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d0:	ea92 0f0c 	teq	r2, ip
 80005d4:	d108      	bne.n	80005e8 <__aeabi_fdiv+0x108>
 80005d6:	0242      	lsls	r2, r0, #9
 80005d8:	f47f af7d 	bne.w	80004d6 <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	f47f af70 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e776      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005e8:	ea93 0f0c 	teq	r3, ip
 80005ec:	d104      	bne.n	80005f8 <__aeabi_fdiv+0x118>
 80005ee:	024b      	lsls	r3, r1, #9
 80005f0:	f43f af4c 	beq.w	800048c <__aeabi_fmul+0x114>
 80005f4:	4608      	mov	r0, r1
 80005f6:	e76e      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005f8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005fc:	bf18      	it	ne
 80005fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000602:	d1ca      	bne.n	800059a <__aeabi_fdiv+0xba>
 8000604:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000608:	f47f af5c 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 800060c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000610:	f47f af3c 	bne.w	800048c <__aeabi_fmul+0x114>
 8000614:	e75f      	b.n	80004d6 <__aeabi_fmul+0x15e>
 8000616:	bf00      	nop

08000618 <__gesf2>:
 8000618:	f04f 3cff 	mov.w	ip, #4294967295
 800061c:	e006      	b.n	800062c <__cmpsf2+0x4>
 800061e:	bf00      	nop

08000620 <__lesf2>:
 8000620:	f04f 0c01 	mov.w	ip, #1
 8000624:	e002      	b.n	800062c <__cmpsf2+0x4>
 8000626:	bf00      	nop

08000628 <__cmpsf2>:
 8000628:	f04f 0c01 	mov.w	ip, #1
 800062c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000630:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000634:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000638:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800063c:	bf18      	it	ne
 800063e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000642:	d011      	beq.n	8000668 <__cmpsf2+0x40>
 8000644:	b001      	add	sp, #4
 8000646:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800064a:	bf18      	it	ne
 800064c:	ea90 0f01 	teqne	r0, r1
 8000650:	bf58      	it	pl
 8000652:	ebb2 0003 	subspl.w	r0, r2, r3
 8000656:	bf88      	it	hi
 8000658:	17c8      	asrhi	r0, r1, #31
 800065a:	bf38      	it	cc
 800065c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000660:	bf18      	it	ne
 8000662:	f040 0001 	orrne.w	r0, r0, #1
 8000666:	4770      	bx	lr
 8000668:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800066c:	d102      	bne.n	8000674 <__cmpsf2+0x4c>
 800066e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000672:	d105      	bne.n	8000680 <__cmpsf2+0x58>
 8000674:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000678:	d1e4      	bne.n	8000644 <__cmpsf2+0x1c>
 800067a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800067e:	d0e1      	beq.n	8000644 <__cmpsf2+0x1c>
 8000680:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <__aeabi_cfrcmple>:
 8000688:	4684      	mov	ip, r0
 800068a:	4608      	mov	r0, r1
 800068c:	4661      	mov	r1, ip
 800068e:	e7ff      	b.n	8000690 <__aeabi_cfcmpeq>

08000690 <__aeabi_cfcmpeq>:
 8000690:	b50f      	push	{r0, r1, r2, r3, lr}
 8000692:	f7ff ffc9 	bl	8000628 <__cmpsf2>
 8000696:	2800      	cmp	r0, #0
 8000698:	bf48      	it	mi
 800069a:	f110 0f00 	cmnmi.w	r0, #0
 800069e:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006a0 <__aeabi_fcmpeq>:
 80006a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a4:	f7ff fff4 	bl	8000690 <__aeabi_cfcmpeq>
 80006a8:	bf0c      	ite	eq
 80006aa:	2001      	moveq	r0, #1
 80006ac:	2000      	movne	r0, #0
 80006ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b2:	bf00      	nop

080006b4 <__aeabi_fcmplt>:
 80006b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006b8:	f7ff ffea 	bl	8000690 <__aeabi_cfcmpeq>
 80006bc:	bf34      	ite	cc
 80006be:	2001      	movcc	r0, #1
 80006c0:	2000      	movcs	r0, #0
 80006c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006c6:	bf00      	nop

080006c8 <__aeabi_fcmple>:
 80006c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006cc:	f7ff ffe0 	bl	8000690 <__aeabi_cfcmpeq>
 80006d0:	bf94      	ite	ls
 80006d2:	2001      	movls	r0, #1
 80006d4:	2000      	movhi	r0, #0
 80006d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006da:	bf00      	nop

080006dc <__aeabi_fcmpge>:
 80006dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e0:	f7ff ffd2 	bl	8000688 <__aeabi_cfrcmple>
 80006e4:	bf94      	ite	ls
 80006e6:	2001      	movls	r0, #1
 80006e8:	2000      	movhi	r0, #0
 80006ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ee:	bf00      	nop

080006f0 <__aeabi_fcmpgt>:
 80006f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f4:	f7ff ffc8 	bl	8000688 <__aeabi_cfrcmple>
 80006f8:	bf34      	ite	cc
 80006fa:	2001      	movcc	r0, #1
 80006fc:	2000      	movcs	r0, #0
 80006fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000702:	bf00      	nop

08000704 <__aeabi_uldivmod>:
 8000704:	b953      	cbnz	r3, 800071c <__aeabi_uldivmod+0x18>
 8000706:	b94a      	cbnz	r2, 800071c <__aeabi_uldivmod+0x18>
 8000708:	2900      	cmp	r1, #0
 800070a:	bf08      	it	eq
 800070c:	2800      	cmpeq	r0, #0
 800070e:	bf1c      	itt	ne
 8000710:	f04f 31ff 	movne.w	r1, #4294967295
 8000714:	f04f 30ff 	movne.w	r0, #4294967295
 8000718:	f000 b98c 	b.w	8000a34 <__aeabi_idiv0>
 800071c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000720:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000724:	f000 f806 	bl	8000734 <__udivmoddi4>
 8000728:	f8dd e004 	ldr.w	lr, [sp, #4]
 800072c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000730:	b004      	add	sp, #16
 8000732:	4770      	bx	lr

08000734 <__udivmoddi4>:
 8000734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000738:	9d08      	ldr	r5, [sp, #32]
 800073a:	468e      	mov	lr, r1
 800073c:	4604      	mov	r4, r0
 800073e:	4688      	mov	r8, r1
 8000740:	2b00      	cmp	r3, #0
 8000742:	d14a      	bne.n	80007da <__udivmoddi4+0xa6>
 8000744:	428a      	cmp	r2, r1
 8000746:	4617      	mov	r7, r2
 8000748:	d962      	bls.n	8000810 <__udivmoddi4+0xdc>
 800074a:	fab2 f682 	clz	r6, r2
 800074e:	b14e      	cbz	r6, 8000764 <__udivmoddi4+0x30>
 8000750:	f1c6 0320 	rsb	r3, r6, #32
 8000754:	fa01 f806 	lsl.w	r8, r1, r6
 8000758:	fa20 f303 	lsr.w	r3, r0, r3
 800075c:	40b7      	lsls	r7, r6
 800075e:	ea43 0808 	orr.w	r8, r3, r8
 8000762:	40b4      	lsls	r4, r6
 8000764:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000768:	fbb8 f1fe 	udiv	r1, r8, lr
 800076c:	fa1f fc87 	uxth.w	ip, r7
 8000770:	fb0e 8811 	mls	r8, lr, r1, r8
 8000774:	fb01 f20c 	mul.w	r2, r1, ip
 8000778:	0c23      	lsrs	r3, r4, #16
 800077a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800077e:	429a      	cmp	r2, r3
 8000780:	d909      	bls.n	8000796 <__udivmoddi4+0x62>
 8000782:	18fb      	adds	r3, r7, r3
 8000784:	f101 30ff 	add.w	r0, r1, #4294967295
 8000788:	f080 80eb 	bcs.w	8000962 <__udivmoddi4+0x22e>
 800078c:	429a      	cmp	r2, r3
 800078e:	f240 80e8 	bls.w	8000962 <__udivmoddi4+0x22e>
 8000792:	3902      	subs	r1, #2
 8000794:	443b      	add	r3, r7
 8000796:	1a9a      	subs	r2, r3, r2
 8000798:	fbb2 f0fe 	udiv	r0, r2, lr
 800079c:	fb0e 2210 	mls	r2, lr, r0, r2
 80007a0:	fb00 fc0c 	mul.w	ip, r0, ip
 80007a4:	b2a3      	uxth	r3, r4
 80007a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007aa:	459c      	cmp	ip, r3
 80007ac:	d909      	bls.n	80007c2 <__udivmoddi4+0x8e>
 80007ae:	18fb      	adds	r3, r7, r3
 80007b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80007b4:	f080 80d7 	bcs.w	8000966 <__udivmoddi4+0x232>
 80007b8:	459c      	cmp	ip, r3
 80007ba:	f240 80d4 	bls.w	8000966 <__udivmoddi4+0x232>
 80007be:	443b      	add	r3, r7
 80007c0:	3802      	subs	r0, #2
 80007c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80007c6:	2100      	movs	r1, #0
 80007c8:	eba3 030c 	sub.w	r3, r3, ip
 80007cc:	b11d      	cbz	r5, 80007d6 <__udivmoddi4+0xa2>
 80007ce:	2200      	movs	r2, #0
 80007d0:	40f3      	lsrs	r3, r6
 80007d2:	e9c5 3200 	strd	r3, r2, [r5]
 80007d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007da:	428b      	cmp	r3, r1
 80007dc:	d905      	bls.n	80007ea <__udivmoddi4+0xb6>
 80007de:	b10d      	cbz	r5, 80007e4 <__udivmoddi4+0xb0>
 80007e0:	e9c5 0100 	strd	r0, r1, [r5]
 80007e4:	2100      	movs	r1, #0
 80007e6:	4608      	mov	r0, r1
 80007e8:	e7f5      	b.n	80007d6 <__udivmoddi4+0xa2>
 80007ea:	fab3 f183 	clz	r1, r3
 80007ee:	2900      	cmp	r1, #0
 80007f0:	d146      	bne.n	8000880 <__udivmoddi4+0x14c>
 80007f2:	4573      	cmp	r3, lr
 80007f4:	d302      	bcc.n	80007fc <__udivmoddi4+0xc8>
 80007f6:	4282      	cmp	r2, r0
 80007f8:	f200 8108 	bhi.w	8000a0c <__udivmoddi4+0x2d8>
 80007fc:	1a84      	subs	r4, r0, r2
 80007fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000802:	2001      	movs	r0, #1
 8000804:	4690      	mov	r8, r2
 8000806:	2d00      	cmp	r5, #0
 8000808:	d0e5      	beq.n	80007d6 <__udivmoddi4+0xa2>
 800080a:	e9c5 4800 	strd	r4, r8, [r5]
 800080e:	e7e2      	b.n	80007d6 <__udivmoddi4+0xa2>
 8000810:	2a00      	cmp	r2, #0
 8000812:	f000 8091 	beq.w	8000938 <__udivmoddi4+0x204>
 8000816:	fab2 f682 	clz	r6, r2
 800081a:	2e00      	cmp	r6, #0
 800081c:	f040 80a5 	bne.w	800096a <__udivmoddi4+0x236>
 8000820:	1a8a      	subs	r2, r1, r2
 8000822:	2101      	movs	r1, #1
 8000824:	0c03      	lsrs	r3, r0, #16
 8000826:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800082a:	b280      	uxth	r0, r0
 800082c:	b2bc      	uxth	r4, r7
 800082e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000832:	fb0e 221c 	mls	r2, lr, ip, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb04 f20c 	mul.w	r2, r4, ip
 800083e:	429a      	cmp	r2, r3
 8000840:	d907      	bls.n	8000852 <__udivmoddi4+0x11e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000848:	d202      	bcs.n	8000850 <__udivmoddi4+0x11c>
 800084a:	429a      	cmp	r2, r3
 800084c:	f200 80e3 	bhi.w	8000a16 <__udivmoddi4+0x2e2>
 8000850:	46c4      	mov	ip, r8
 8000852:	1a9b      	subs	r3, r3, r2
 8000854:	fbb3 f2fe 	udiv	r2, r3, lr
 8000858:	fb0e 3312 	mls	r3, lr, r2, r3
 800085c:	fb02 f404 	mul.w	r4, r2, r4
 8000860:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000864:	429c      	cmp	r4, r3
 8000866:	d907      	bls.n	8000878 <__udivmoddi4+0x144>
 8000868:	18fb      	adds	r3, r7, r3
 800086a:	f102 30ff 	add.w	r0, r2, #4294967295
 800086e:	d202      	bcs.n	8000876 <__udivmoddi4+0x142>
 8000870:	429c      	cmp	r4, r3
 8000872:	f200 80cd 	bhi.w	8000a10 <__udivmoddi4+0x2dc>
 8000876:	4602      	mov	r2, r0
 8000878:	1b1b      	subs	r3, r3, r4
 800087a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800087e:	e7a5      	b.n	80007cc <__udivmoddi4+0x98>
 8000880:	f1c1 0620 	rsb	r6, r1, #32
 8000884:	408b      	lsls	r3, r1
 8000886:	fa22 f706 	lsr.w	r7, r2, r6
 800088a:	431f      	orrs	r7, r3
 800088c:	fa2e fa06 	lsr.w	sl, lr, r6
 8000890:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000894:	fbba f8f9 	udiv	r8, sl, r9
 8000898:	fa0e fe01 	lsl.w	lr, lr, r1
 800089c:	fa20 f306 	lsr.w	r3, r0, r6
 80008a0:	fb09 aa18 	mls	sl, r9, r8, sl
 80008a4:	fa1f fc87 	uxth.w	ip, r7
 80008a8:	ea43 030e 	orr.w	r3, r3, lr
 80008ac:	fa00 fe01 	lsl.w	lr, r0, r1
 80008b0:	fb08 f00c 	mul.w	r0, r8, ip
 80008b4:	0c1c      	lsrs	r4, r3, #16
 80008b6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80008ba:	42a0      	cmp	r0, r4
 80008bc:	fa02 f201 	lsl.w	r2, r2, r1
 80008c0:	d90a      	bls.n	80008d8 <__udivmoddi4+0x1a4>
 80008c2:	193c      	adds	r4, r7, r4
 80008c4:	f108 3aff 	add.w	sl, r8, #4294967295
 80008c8:	f080 809e 	bcs.w	8000a08 <__udivmoddi4+0x2d4>
 80008cc:	42a0      	cmp	r0, r4
 80008ce:	f240 809b 	bls.w	8000a08 <__udivmoddi4+0x2d4>
 80008d2:	f1a8 0802 	sub.w	r8, r8, #2
 80008d6:	443c      	add	r4, r7
 80008d8:	1a24      	subs	r4, r4, r0
 80008da:	b298      	uxth	r0, r3
 80008dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80008e0:	fb09 4413 	mls	r4, r9, r3, r4
 80008e4:	fb03 fc0c 	mul.w	ip, r3, ip
 80008e8:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80008ec:	45a4      	cmp	ip, r4
 80008ee:	d909      	bls.n	8000904 <__udivmoddi4+0x1d0>
 80008f0:	193c      	adds	r4, r7, r4
 80008f2:	f103 30ff 	add.w	r0, r3, #4294967295
 80008f6:	f080 8085 	bcs.w	8000a04 <__udivmoddi4+0x2d0>
 80008fa:	45a4      	cmp	ip, r4
 80008fc:	f240 8082 	bls.w	8000a04 <__udivmoddi4+0x2d0>
 8000900:	3b02      	subs	r3, #2
 8000902:	443c      	add	r4, r7
 8000904:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000908:	eba4 040c 	sub.w	r4, r4, ip
 800090c:	fba0 8c02 	umull	r8, ip, r0, r2
 8000910:	4564      	cmp	r4, ip
 8000912:	4643      	mov	r3, r8
 8000914:	46e1      	mov	r9, ip
 8000916:	d364      	bcc.n	80009e2 <__udivmoddi4+0x2ae>
 8000918:	d061      	beq.n	80009de <__udivmoddi4+0x2aa>
 800091a:	b15d      	cbz	r5, 8000934 <__udivmoddi4+0x200>
 800091c:	ebbe 0203 	subs.w	r2, lr, r3
 8000920:	eb64 0409 	sbc.w	r4, r4, r9
 8000924:	fa04 f606 	lsl.w	r6, r4, r6
 8000928:	fa22 f301 	lsr.w	r3, r2, r1
 800092c:	431e      	orrs	r6, r3
 800092e:	40cc      	lsrs	r4, r1
 8000930:	e9c5 6400 	strd	r6, r4, [r5]
 8000934:	2100      	movs	r1, #0
 8000936:	e74e      	b.n	80007d6 <__udivmoddi4+0xa2>
 8000938:	fbb1 fcf2 	udiv	ip, r1, r2
 800093c:	0c01      	lsrs	r1, r0, #16
 800093e:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000942:	b280      	uxth	r0, r0
 8000944:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000948:	463b      	mov	r3, r7
 800094a:	fbb1 f1f7 	udiv	r1, r1, r7
 800094e:	4638      	mov	r0, r7
 8000950:	463c      	mov	r4, r7
 8000952:	46b8      	mov	r8, r7
 8000954:	46be      	mov	lr, r7
 8000956:	2620      	movs	r6, #32
 8000958:	eba2 0208 	sub.w	r2, r2, r8
 800095c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000960:	e765      	b.n	800082e <__udivmoddi4+0xfa>
 8000962:	4601      	mov	r1, r0
 8000964:	e717      	b.n	8000796 <__udivmoddi4+0x62>
 8000966:	4610      	mov	r0, r2
 8000968:	e72b      	b.n	80007c2 <__udivmoddi4+0x8e>
 800096a:	f1c6 0120 	rsb	r1, r6, #32
 800096e:	fa2e fc01 	lsr.w	ip, lr, r1
 8000972:	40b7      	lsls	r7, r6
 8000974:	fa0e fe06 	lsl.w	lr, lr, r6
 8000978:	fa20 f101 	lsr.w	r1, r0, r1
 800097c:	ea41 010e 	orr.w	r1, r1, lr
 8000980:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000984:	fbbc f8fe 	udiv	r8, ip, lr
 8000988:	b2bc      	uxth	r4, r7
 800098a:	fb0e cc18 	mls	ip, lr, r8, ip
 800098e:	fb08 f904 	mul.w	r9, r8, r4
 8000992:	0c0a      	lsrs	r2, r1, #16
 8000994:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000998:	40b0      	lsls	r0, r6
 800099a:	4591      	cmp	r9, r2
 800099c:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80009a0:	b280      	uxth	r0, r0
 80009a2:	d93e      	bls.n	8000a22 <__udivmoddi4+0x2ee>
 80009a4:	18ba      	adds	r2, r7, r2
 80009a6:	f108 3cff 	add.w	ip, r8, #4294967295
 80009aa:	d201      	bcs.n	80009b0 <__udivmoddi4+0x27c>
 80009ac:	4591      	cmp	r9, r2
 80009ae:	d81f      	bhi.n	80009f0 <__udivmoddi4+0x2bc>
 80009b0:	eba2 0209 	sub.w	r2, r2, r9
 80009b4:	fbb2 f9fe 	udiv	r9, r2, lr
 80009b8:	fb09 f804 	mul.w	r8, r9, r4
 80009bc:	fb0e 2a19 	mls	sl, lr, r9, r2
 80009c0:	b28a      	uxth	r2, r1
 80009c2:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 80009c6:	4542      	cmp	r2, r8
 80009c8:	d229      	bcs.n	8000a1e <__udivmoddi4+0x2ea>
 80009ca:	18ba      	adds	r2, r7, r2
 80009cc:	f109 31ff 	add.w	r1, r9, #4294967295
 80009d0:	d2c2      	bcs.n	8000958 <__udivmoddi4+0x224>
 80009d2:	4542      	cmp	r2, r8
 80009d4:	d2c0      	bcs.n	8000958 <__udivmoddi4+0x224>
 80009d6:	f1a9 0102 	sub.w	r1, r9, #2
 80009da:	443a      	add	r2, r7
 80009dc:	e7bc      	b.n	8000958 <__udivmoddi4+0x224>
 80009de:	45c6      	cmp	lr, r8
 80009e0:	d29b      	bcs.n	800091a <__udivmoddi4+0x1e6>
 80009e2:	ebb8 0302 	subs.w	r3, r8, r2
 80009e6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009ea:	3801      	subs	r0, #1
 80009ec:	46e1      	mov	r9, ip
 80009ee:	e794      	b.n	800091a <__udivmoddi4+0x1e6>
 80009f0:	eba7 0909 	sub.w	r9, r7, r9
 80009f4:	444a      	add	r2, r9
 80009f6:	fbb2 f9fe 	udiv	r9, r2, lr
 80009fa:	f1a8 0c02 	sub.w	ip, r8, #2
 80009fe:	fb09 f804 	mul.w	r8, r9, r4
 8000a02:	e7db      	b.n	80009bc <__udivmoddi4+0x288>
 8000a04:	4603      	mov	r3, r0
 8000a06:	e77d      	b.n	8000904 <__udivmoddi4+0x1d0>
 8000a08:	46d0      	mov	r8, sl
 8000a0a:	e765      	b.n	80008d8 <__udivmoddi4+0x1a4>
 8000a0c:	4608      	mov	r0, r1
 8000a0e:	e6fa      	b.n	8000806 <__udivmoddi4+0xd2>
 8000a10:	443b      	add	r3, r7
 8000a12:	3a02      	subs	r2, #2
 8000a14:	e730      	b.n	8000878 <__udivmoddi4+0x144>
 8000a16:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a1a:	443b      	add	r3, r7
 8000a1c:	e719      	b.n	8000852 <__udivmoddi4+0x11e>
 8000a1e:	4649      	mov	r1, r9
 8000a20:	e79a      	b.n	8000958 <__udivmoddi4+0x224>
 8000a22:	eba2 0209 	sub.w	r2, r2, r9
 8000a26:	fbb2 f9fe 	udiv	r9, r2, lr
 8000a2a:	46c4      	mov	ip, r8
 8000a2c:	fb09 f804 	mul.w	r8, r9, r4
 8000a30:	e7c4      	b.n	80009bc <__udivmoddi4+0x288>
 8000a32:	bf00      	nop

08000a34 <__aeabi_idiv0>:
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop

08000a38 <ADC_Init>:
/**
  * @brief Initializes the ADC hardware
  * @param hadc: Pointer to ADC handle
  */
void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
    // Calibration
    if (HAL_ADCEx_Calibration_Start(hadc) != HAL_OK)
 8000a40:	6878      	ldr	r0, [r7, #4]
 8000a42:	f001 ff6b 	bl	800291c <HAL_ADCEx_Calibration_Start>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <ADC_Init+0x18>
    {
        Error_Handler();
 8000a4c:	f001 f832 	bl	8001ab4 <Error_Handler>
    }
}
 8000a50:	bf00      	nop
 8000a52:	3708      	adds	r7, #8
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}

08000a58 <ADC_ReadAllChannels>:
  * @brief Reads all ADC channels and transmits UART messages if thresholds are met.
  * @param hadc: Pointer to ADC handle
  * @param data: Pointer to ADC_Data struct to store results
  */
void ADC_ReadAllChannels(ADC_HandleTypeDef* hadc, ADC_Data* data)
{
 8000a58:	b590      	push	{r4, r7, lr}
 8000a5a:	b08b      	sub	sp, #44	@ 0x2c
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
 8000a60:	6039      	str	r1, [r7, #0]
    ADC_ChannelConfTypeDef sConfig = {0};
 8000a62:	f107 030c 	add.w	r3, r7, #12
 8000a66:	2200      	movs	r2, #0
 8000a68:	601a      	str	r2, [r3, #0]
 8000a6a:	605a      	str	r2, [r3, #4]
 8000a6c:	609a      	str	r2, [r3, #8]
    sConfig.Rank = 1;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000a72:	2306      	movs	r3, #6
 8000a74:	617b      	str	r3, [r7, #20]

    // Define the voltage threshold for UART transmission
    const float UART_TRANSMIT_THRESHOLD = 3.0f; // Proper 3V or above
 8000a76:	4b8a      	ldr	r3, [pc, #552]	@ (8000ca0 <ADC_ReadAllChannels+0x248>)
 8000a78:	623b      	str	r3, [r7, #32]
    const float DRY_RUN_THRESHOLD = .0f; // Threshold for dry run detection
 8000a7a:	f04f 0300 	mov.w	r3, #0
 8000a7e:	61fb      	str	r3, [r7, #28]
    const float GROUND_THRESHOLD = 0.1f; // Threshold to consider as ground (0V)
 8000a80:	4b88      	ldr	r3, [pc, #544]	@ (8000ca4 <ADC_ReadAllChannels+0x24c>)
 8000a82:	61bb      	str	r3, [r7, #24]

    for (uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++)
 8000a84:	2300      	movs	r3, #0
 8000a86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000a8a:	e0ff      	b.n	8000c8c <ADC_ReadAllChannels+0x234>
    {
        // Configure channel
        sConfig.Channel = adcChannels[i];
 8000a8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000a90:	4a85      	ldr	r2, [pc, #532]	@ (8000ca8 <ADC_ReadAllChannels+0x250>)
 8000a92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a96:	60fb      	str	r3, [r7, #12]
        HAL_ADC_ConfigChannel(hadc, &sConfig);
 8000a98:	f107 030c 	add.w	r3, r7, #12
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	6878      	ldr	r0, [r7, #4]
 8000aa0:	f001 fda8 	bl	80025f4 <HAL_ADC_ConfigChannel>

        // Start conversion
        HAL_ADC_Start(hadc);
 8000aa4:	6878      	ldr	r0, [r7, #4]
 8000aa6:	f001 fbe5 	bl	8002274 <HAL_ADC_Start>
        if (HAL_ADC_PollForConversion(hadc, 10) == HAL_OK)
 8000aaa:	210a      	movs	r1, #10
 8000aac:	6878      	ldr	r0, [r7, #4]
 8000aae:	f001 fc8f 	bl	80023d0 <HAL_ADC_PollForConversion>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	f040 80cd 	bne.w	8000c54 <ADC_ReadAllChannels+0x1fc>
        {
            data->rawValues[i] = HAL_ADC_GetValue(hadc);
 8000aba:	f897 4027 	ldrb.w	r4, [r7, #39]	@ 0x27
 8000abe:	6878      	ldr	r0, [r7, #4]
 8000ac0:	f001 fd8c 	bl	80025dc <HAL_ADC_GetValue>
 8000ac4:	4602      	mov	r2, r0
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
            data->voltages[i] = (data->rawValues[i] * 3.3f) / 4095.0f;
 8000acc:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f7ff fbf6 	bl	80002c8 <__aeabi_ui2f>
 8000adc:	4603      	mov	r3, r0
 8000ade:	4973      	ldr	r1, [pc, #460]	@ (8000cac <ADC_ReadAllChannels+0x254>)
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f7ff fc49 	bl	8000378 <__aeabi_fmul>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	f897 4027 	ldrb.w	r4, [r7, #39]	@ 0x27
 8000aec:	4970      	ldr	r1, [pc, #448]	@ (8000cb0 <ADC_ReadAllChannels+0x258>)
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff fcf6 	bl	80004e0 <__aeabi_fdiv>
 8000af4:	4603      	mov	r3, r0
 8000af6:	4619      	mov	r1, r3
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	1da2      	adds	r2, r4, #6
 8000afc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            data->maxReached[i] = (data->voltages[i] >= 3.2f) ? 1 : 0; // Original 3.2V threshold for maxReached flag
 8000b00:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	3206      	adds	r2, #6
 8000b08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	4614      	mov	r4, r2
 8000b10:	4968      	ldr	r1, [pc, #416]	@ (8000cb4 <ADC_ReadAllChannels+0x25c>)
 8000b12:	4618      	mov	r0, r3
 8000b14:	f7ff fde2 	bl	80006dc <__aeabi_fcmpge>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d101      	bne.n	8000b22 <ADC_ReadAllChannels+0xca>
 8000b1e:	2300      	movs	r3, #0
 8000b20:	461c      	mov	r4, r3
 8000b22:	b2e2      	uxtb	r2, r4
 8000b24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b28:	4611      	mov	r1, r2
 8000b2a:	683a      	ldr	r2, [r7, #0]
 8000b2c:	4413      	add	r3, r2
 8000b2e:	460a      	mov	r2, r1
 8000b30:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

            // Check if the voltage is close to ground
            if (data->voltages[i] < GROUND_THRESHOLD)
 8000b34:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	3206      	adds	r2, #6
 8000b3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b40:	4619      	mov	r1, r3
 8000b42:	69b8      	ldr	r0, [r7, #24]
 8000b44:	f7ff fdd4 	bl	80006f0 <__aeabi_fcmpgt>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d00d      	beq.n	8000b6a <ADC_ReadAllChannels+0x112>
            {
                data->rawValues[i] = 0; // Set raw value to 0
 8000b4e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	2100      	movs	r1, #0
 8000b56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                data->voltages[i] = 0.0f; // Set voltage to 0.0V
 8000b5a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	3206      	adds	r2, #6
 8000b62:	f04f 0100 	mov.w	r1, #0
 8000b66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            }

            // Check voltage for UART transmission
            if (data->voltages[i] >= UART_TRANSMIT_THRESHOLD)
 8000b6a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	3206      	adds	r2, #6
 8000b72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b76:	4619      	mov	r1, r3
 8000b78:	6a38      	ldr	r0, [r7, #32]
 8000b7a:	f7ff fda5 	bl	80006c8 <__aeabi_fcmple>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d052      	beq.n	8000c2a <ADC_ReadAllChannels+0x1d2>
            {
                switch (i)
 8000b84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b88:	2b04      	cmp	r3, #4
 8000b8a:	d879      	bhi.n	8000c80 <ADC_ReadAllChannels+0x228>
 8000b8c:	a201      	add	r2, pc, #4	@ (adr r2, 8000b94 <ADC_ReadAllChannels+0x13c>)
 8000b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b92:	bf00      	nop
 8000b94:	08000ba9 	.word	0x08000ba9
 8000b98:	08000bc3 	.word	0x08000bc3
 8000b9c:	08000bdd 	.word	0x08000bdd
 8000ba0:	08000bf7 	.word	0x08000bf7
 8000ba4:	08000c11 	.word	0x08000c11
                {
                    case 0: // IN0
                        UART_ReadDataPacket(dataPacket, "@10W#", sizeof("@10W#") - 1);
 8000ba8:	2205      	movs	r2, #5
 8000baa:	4943      	ldr	r1, [pc, #268]	@ (8000cb8 <ADC_ReadAllChannels+0x260>)
 8000bac:	4843      	ldr	r0, [pc, #268]	@ (8000cbc <ADC_ReadAllChannels+0x264>)
 8000bae:	f001 f9bf 	bl	8001f30 <UART_ReadDataPacket>
                        UART_TransmitString(&huart1, dataPacket);
 8000bb2:	4942      	ldr	r1, [pc, #264]	@ (8000cbc <ADC_ReadAllChannels+0x264>)
 8000bb4:	4842      	ldr	r0, [pc, #264]	@ (8000cc0 <ADC_ReadAllChannels+0x268>)
 8000bb6:	f001 f9a7 	bl	8001f08 <UART_TransmitString>
                        motorStatus = 1; // Motor is on
 8000bba:	4b42      	ldr	r3, [pc, #264]	@ (8000cc4 <ADC_ReadAllChannels+0x26c>)
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	701a      	strb	r2, [r3, #0]
                        break;
 8000bc0:	e05f      	b.n	8000c82 <ADC_ReadAllChannels+0x22a>
                    case 1: // IN1
                        UART_ReadDataPacket(dataPacket, "@30W#", sizeof("@30W#") - 1);
 8000bc2:	2205      	movs	r2, #5
 8000bc4:	4940      	ldr	r1, [pc, #256]	@ (8000cc8 <ADC_ReadAllChannels+0x270>)
 8000bc6:	483d      	ldr	r0, [pc, #244]	@ (8000cbc <ADC_ReadAllChannels+0x264>)
 8000bc8:	f001 f9b2 	bl	8001f30 <UART_ReadDataPacket>
                        UART_TransmitString(&huart1, dataPacket);
 8000bcc:	493b      	ldr	r1, [pc, #236]	@ (8000cbc <ADC_ReadAllChannels+0x264>)
 8000bce:	483c      	ldr	r0, [pc, #240]	@ (8000cc0 <ADC_ReadAllChannels+0x268>)
 8000bd0:	f001 f99a 	bl	8001f08 <UART_TransmitString>
                        motorStatus = 1; // Motor is on
 8000bd4:	4b3b      	ldr	r3, [pc, #236]	@ (8000cc4 <ADC_ReadAllChannels+0x26c>)
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	701a      	strb	r2, [r3, #0]
                        break;
 8000bda:	e052      	b.n	8000c82 <ADC_ReadAllChannels+0x22a>
                    case 2: // IN2
                        UART_ReadDataPacket(dataPacket, "@70W#", sizeof("@70W#") - 1);
 8000bdc:	2205      	movs	r2, #5
 8000bde:	493b      	ldr	r1, [pc, #236]	@ (8000ccc <ADC_ReadAllChannels+0x274>)
 8000be0:	4836      	ldr	r0, [pc, #216]	@ (8000cbc <ADC_ReadAllChannels+0x264>)
 8000be2:	f001 f9a5 	bl	8001f30 <UART_ReadDataPacket>
                        UART_TransmitString(&huart1, dataPacket);
 8000be6:	4935      	ldr	r1, [pc, #212]	@ (8000cbc <ADC_ReadAllChannels+0x264>)
 8000be8:	4835      	ldr	r0, [pc, #212]	@ (8000cc0 <ADC_ReadAllChannels+0x268>)
 8000bea:	f001 f98d 	bl	8001f08 <UART_TransmitString>
                        motorStatus = 1; // Motor is on
 8000bee:	4b35      	ldr	r3, [pc, #212]	@ (8000cc4 <ADC_ReadAllChannels+0x26c>)
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	701a      	strb	r2, [r3, #0]
                        break;
 8000bf4:	e045      	b.n	8000c82 <ADC_ReadAllChannels+0x22a>
                    case 3: // IN3
                        UART_ReadDataPacket(dataPacket, "@1:W#", sizeof("@1:W#") - 1);
 8000bf6:	2205      	movs	r2, #5
 8000bf8:	4935      	ldr	r1, [pc, #212]	@ (8000cd0 <ADC_ReadAllChannels+0x278>)
 8000bfa:	4830      	ldr	r0, [pc, #192]	@ (8000cbc <ADC_ReadAllChannels+0x264>)
 8000bfc:	f001 f998 	bl	8001f30 <UART_ReadDataPacket>
                        UART_TransmitString(&huart1, dataPacket);
 8000c00:	492e      	ldr	r1, [pc, #184]	@ (8000cbc <ADC_ReadAllChannels+0x264>)
 8000c02:	482f      	ldr	r0, [pc, #188]	@ (8000cc0 <ADC_ReadAllChannels+0x268>)
 8000c04:	f001 f980 	bl	8001f08 <UART_TransmitString>
                        motorStatus = 1; // Motor is on
 8000c08:	4b2e      	ldr	r3, [pc, #184]	@ (8000cc4 <ADC_ReadAllChannels+0x26c>)
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	701a      	strb	r2, [r3, #0]
                        break;
 8000c0e:	e038      	b.n	8000c82 <ADC_ReadAllChannels+0x22a>
                    case 4: // IN4
                        UART_ReadDataPacket(dataPacket, "@DRY#", sizeof("@DRY#") - 1);
 8000c10:	2205      	movs	r2, #5
 8000c12:	4930      	ldr	r1, [pc, #192]	@ (8000cd4 <ADC_ReadAllChannels+0x27c>)
 8000c14:	4829      	ldr	r0, [pc, #164]	@ (8000cbc <ADC_ReadAllChannels+0x264>)
 8000c16:	f001 f98b 	bl	8001f30 <UART_ReadDataPacket>
                        UART_TransmitString(&huart1, dataPacket);
 8000c1a:	4928      	ldr	r1, [pc, #160]	@ (8000cbc <ADC_ReadAllChannels+0x264>)
 8000c1c:	4828      	ldr	r0, [pc, #160]	@ (8000cc0 <ADC_ReadAllChannels+0x268>)
 8000c1e:	f001 f973 	bl	8001f08 <UART_TransmitString>
                        motorStatus = 1; // Set motor status to on for dry run
 8000c22:	4b28      	ldr	r3, [pc, #160]	@ (8000cc4 <ADC_ReadAllChannels+0x26c>)
 8000c24:	2201      	movs	r2, #1
 8000c26:	701a      	strb	r2, [r3, #0]
                        break;
 8000c28:	e02b      	b.n	8000c82 <ADC_ReadAllChannels+0x22a>
                    // Cases for IN5 are not specified for UART transmission
                    default:
                        break;
                }
            }
            else if (data->voltages[i] < DRY_RUN_THRESHOLD && motorStatus == 1)
 8000c2a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	3206      	adds	r2, #6
 8000c32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c36:	4619      	mov	r1, r3
 8000c38:	69f8      	ldr	r0, [r7, #28]
 8000c3a:	f7ff fd59 	bl	80006f0 <__aeabi_fcmpgt>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d01e      	beq.n	8000c82 <ADC_ReadAllChannels+0x22a>
 8000c44:	4b1f      	ldr	r3, [pc, #124]	@ (8000cc4 <ADC_ReadAllChannels+0x26c>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	2b01      	cmp	r3, #1
 8000c4a:	d11a      	bne.n	8000c82 <ADC_ReadAllChannels+0x22a>
            {
                // If the voltage is below the dry run threshold and the motor is on
//                UART_ReadDataPacket(dataPacket, "@MT0#", sizeof("@MT0#") - 1);
//                UART_TransmitString(&huart1, dataPacket);
                motorStatus = 0; // Set motor status to off
 8000c4c:	4b1d      	ldr	r3, [pc, #116]	@ (8000cc4 <ADC_ReadAllChannels+0x26c>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	701a      	strb	r2, [r3, #0]
 8000c52:	e016      	b.n	8000c82 <ADC_ReadAllChannels+0x22a>
        }
        else
        {
            // Handle ADC conversion timeout or error if necessary
            // For simplicity, we'll just set values to 0 on error
            data->rawValues[i] = 0;
 8000c54:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            data->voltages[i] = 0.0f;
 8000c60:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	3206      	adds	r2, #6
 8000c68:	f04f 0100 	mov.w	r1, #0
 8000c6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            data->maxReached[i] = 0;
 8000c70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c74:	683a      	ldr	r2, [r7, #0]
 8000c76:	4413      	add	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8000c7e:	e000      	b.n	8000c82 <ADC_ReadAllChannels+0x22a>
                        break;
 8000c80:	bf00      	nop
    for (uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++)
 8000c82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c86:	3301      	adds	r3, #1
 8000c88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000c8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c90:	2b05      	cmp	r3, #5
 8000c92:	f67f aefb 	bls.w	8000a8c <ADC_ReadAllChannels+0x34>

    // Check for incoming UART data
//    char receivedData[20]; // Buffer to hold received data
//    UART_ReceiveString(&huart1, receivedData, sizeof(receivedData)); // Receive data from UART
//    UART_ProcessReceivedData(receivedData); // Process the received data
}
 8000c96:	bf00      	nop
 8000c98:	bf00      	nop
 8000c9a:	372c      	adds	r7, #44	@ 0x2c
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd90      	pop	{r4, r7, pc}
 8000ca0:	40400000 	.word	0x40400000
 8000ca4:	3dcccccd 	.word	0x3dcccccd
 8000ca8:	08006734 	.word	0x08006734
 8000cac:	40533333 	.word	0x40533333
 8000cb0:	457ff000 	.word	0x457ff000
 8000cb4:	404ccccd 	.word	0x404ccccd
 8000cb8:	08006454 	.word	0x08006454
 8000cbc:	2000007c 	.word	0x2000007c
 8000cc0:	20000188 	.word	0x20000188
 8000cc4:	20000085 	.word	0x20000085
 8000cc8:	0800645c 	.word	0x0800645c
 8000ccc:	08006464 	.word	0x08006464
 8000cd0:	0800646c 	.word	0x0800646c
 8000cd4:	08006474 	.word	0x08006474

08000cd8 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c2;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup (e.g., 0x4E or 0x7E)

void lcd_send_cmd (char cmd)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b086      	sub	sp, #24
 8000cdc:	af02      	add	r7, sp, #8
 8000cde:	4603      	mov	r3, r0
 8000ce0:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
 8000ce4:	f023 030f 	bic.w	r3, r3, #15
 8000ce8:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000cea:	79fb      	ldrb	r3, [r7, #7]
 8000cec:	011b      	lsls	r3, r3, #4
 8000cee:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0 (Command mode, Enable high)
 8000cf0:	7bfb      	ldrb	r3, [r7, #15]
 8000cf2:	f043 030c 	orr.w	r3, r3, #12
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0 (Command mode, Enable low)
 8000cfa:	7bfb      	ldrb	r3, [r7, #15]
 8000cfc:	f043 0308 	orr.w	r3, r3, #8
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0 (Command mode, Enable high)
 8000d04:	7bbb      	ldrb	r3, [r7, #14]
 8000d06:	f043 030c 	orr.w	r3, r3, #12
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0 (Command mode, Enable low)
 8000d0e:	7bbb      	ldrb	r3, [r7, #14]
 8000d10:	f043 0308 	orr.w	r3, r3, #8
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c2, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000d18:	f107 0208 	add.w	r2, r7, #8
 8000d1c:	2364      	movs	r3, #100	@ 0x64
 8000d1e:	9300      	str	r3, [sp, #0]
 8000d20:	2304      	movs	r3, #4
 8000d22:	214e      	movs	r1, #78	@ 0x4e
 8000d24:	4803      	ldr	r0, [pc, #12]	@ (8000d34 <lcd_send_cmd+0x5c>)
 8000d26:	f002 fa6b 	bl	8003200 <HAL_I2C_Master_Transmit>
}
 8000d2a:	bf00      	nop
 8000d2c:	3710      	adds	r7, #16
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	200000dc 	.word	0x200000dc

08000d38 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b086      	sub	sp, #24
 8000d3c:	af02      	add	r7, sp, #8
 8000d3e:	4603      	mov	r3, r0
 8000d40:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000d42:	79fb      	ldrb	r3, [r7, #7]
 8000d44:	f023 030f 	bic.w	r3, r3, #15
 8000d48:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	011b      	lsls	r3, r3, #4
 8000d4e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1 (Data mode, Enable high)
 8000d50:	7bfb      	ldrb	r3, [r7, #15]
 8000d52:	f043 030d 	orr.w	r3, r3, #13
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1 (Data mode, Enable low)
 8000d5a:	7bfb      	ldrb	r3, [r7, #15]
 8000d5c:	f043 0309 	orr.w	r3, r3, #9
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1 (Data mode, Enable high)
 8000d64:	7bbb      	ldrb	r3, [r7, #14]
 8000d66:	f043 030d 	orr.w	r3, r3, #13
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1 (Data mode, Enable low)
 8000d6e:	7bbb      	ldrb	r3, [r7, #14]
 8000d70:	f043 0309 	orr.w	r3, r3, #9
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c2, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000d78:	f107 0208 	add.w	r2, r7, #8
 8000d7c:	2364      	movs	r3, #100	@ 0x64
 8000d7e:	9300      	str	r3, [sp, #0]
 8000d80:	2304      	movs	r3, #4
 8000d82:	214e      	movs	r1, #78	@ 0x4e
 8000d84:	4803      	ldr	r0, [pc, #12]	@ (8000d94 <lcd_send_data+0x5c>)
 8000d86:	f002 fa3b 	bl	8003200 <HAL_I2C_Master_Transmit>
}
 8000d8a:	bf00      	nop
 8000d8c:	3710      	adds	r7, #16
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	200000dc 	.word	0x200000dc

08000d98 <lcd_put_cur>:
	HAL_Delay(2); // Wait for clear command to execute
	lcd_send_cmd (0x80); // Set cursor to home position (0,0)
}

void lcd_put_cur(int row, int col)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	6039      	str	r1, [r7, #0]
    switch (row)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d003      	beq.n	8000db0 <lcd_put_cur+0x18>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d005      	beq.n	8000dba <lcd_put_cur+0x22>
 8000dae:	e009      	b.n	8000dc4 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80; // Address for first row
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000db6:	603b      	str	r3, [r7, #0]
            break;
 8000db8:	e004      	b.n	8000dc4 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0; // Address for second row
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000dc0:	603b      	str	r3, [r7, #0]
            break;
 8000dc2:	bf00      	nop
    }

    lcd_send_cmd (col);
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	b2db      	uxtb	r3, r3
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f7ff ff85 	bl	8000cd8 <lcd_send_cmd>
}
 8000dce:	bf00      	nop
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}

08000dd6 <lcd_init>:


void lcd_init (void)
{
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	af00      	add	r7, sp, #0
	// 4 bit initialisation sequence (standard for PCF8574 based LCDs)
	HAL_Delay(50);  // wait for >40ms after power-on
 8000dda:	2032      	movs	r0, #50	@ 0x32
 8000ddc:	f001 f94e 	bl	800207c <HAL_Delay>
	lcd_send_cmd (0x30); // Function set (8-bit mode)
 8000de0:	2030      	movs	r0, #48	@ 0x30
 8000de2:	f7ff ff79 	bl	8000cd8 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000de6:	2005      	movs	r0, #5
 8000de8:	f001 f948 	bl	800207c <HAL_Delay>
	lcd_send_cmd (0x30); // Function set (8-bit mode)
 8000dec:	2030      	movs	r0, #48	@ 0x30
 8000dee:	f7ff ff73 	bl	8000cd8 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000df2:	2001      	movs	r0, #1
 8000df4:	f001 f942 	bl	800207c <HAL_Delay>
	lcd_send_cmd (0x30); // Function set (8-bit mode)
 8000df8:	2030      	movs	r0, #48	@ 0x30
 8000dfa:	f7ff ff6d 	bl	8000cd8 <lcd_send_cmd>
	HAL_Delay(10);
 8000dfe:	200a      	movs	r0, #10
 8000e00:	f001 f93c 	bl	800207c <HAL_Delay>
	lcd_send_cmd (0x20);  // Function set (4-bit mode)
 8000e04:	2020      	movs	r0, #32
 8000e06:	f7ff ff67 	bl	8000cd8 <lcd_send_cmd>
	HAL_Delay(10);
 8000e0a:	200a      	movs	r0, #10
 8000e0c:	f001 f936 	bl	800207c <HAL_Delay>

  // Display initialisation commands (after 4-bit mode is set)
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000e10:	2028      	movs	r0, #40	@ 0x28
 8000e12:	f7ff ff61 	bl	8000cd8 <lcd_send_cmd>
	HAL_Delay(1);
 8000e16:	2001      	movs	r0, #1
 8000e18:	f001 f930 	bl	800207c <HAL_Delay>
	lcd_send_cmd (0x08); // Display on/off control --> D=0,C=0, B=0  ---> display off
 8000e1c:	2008      	movs	r0, #8
 8000e1e:	f7ff ff5b 	bl	8000cd8 <lcd_send_cmd>
	HAL_Delay(1);
 8000e22:	2001      	movs	r0, #1
 8000e24:	f001 f92a 	bl	800207c <HAL_Delay>
	lcd_send_cmd (0x01);  // Clear display
 8000e28:	2001      	movs	r0, #1
 8000e2a:	f7ff ff55 	bl	8000cd8 <lcd_send_cmd>
	HAL_Delay(2); // Longer delay for clear display
 8000e2e:	2002      	movs	r0, #2
 8000e30:	f001 f924 	bl	800207c <HAL_Delay>
	lcd_send_cmd (0x06); // Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000e34:	2006      	movs	r0, #6
 8000e36:	f7ff ff4f 	bl	8000cd8 <lcd_send_cmd>
	HAL_Delay(1);
 8000e3a:	2001      	movs	r0, #1
 8000e3c:	f001 f91e 	bl	800207c <HAL_Delay>
	lcd_send_cmd (0x0C); // Display on/off control --> D = 1, C and B = 0. (Display ON, Cursor OFF, Blink OFF)
 8000e40:	200c      	movs	r0, #12
 8000e42:	f7ff ff49 	bl	8000cd8 <lcd_send_cmd>
}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}

08000e4a <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b082      	sub	sp, #8
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000e52:	e006      	b.n	8000e62 <lcd_send_string+0x18>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	1c5a      	adds	r2, r3, #1
 8000e58:	607a      	str	r2, [r7, #4]
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff ff6b 	bl	8000d38 <lcd_send_data>
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d1f4      	bne.n	8000e54 <lcd_send_string+0xa>
}
 8000e6a:	bf00      	nop
 8000e6c:	bf00      	nop
 8000e6e:	3708      	adds	r7, #8
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}

08000e74 <LoRa_WriteReg>:


//uint8_t rxBuffer[256]; // Buffer for received data

/* --- low-level SPI helpers --- */
void LoRa_WriteReg(uint8_t addr, uint8_t data) {
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	460a      	mov	r2, r1
 8000e7e:	71fb      	strb	r3, [r7, #7]
 8000e80:	4613      	mov	r3, r2
 8000e82:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2] = { (uint8_t)(addr | 0x80), data };
 8000e84:	79fb      	ldrb	r3, [r7, #7]
 8000e86:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	733b      	strb	r3, [r7, #12]
 8000e8e:	79bb      	ldrb	r3, [r7, #6]
 8000e90:	737b      	strb	r3, [r7, #13]
    NSS_LOW();
 8000e92:	2200      	movs	r2, #0
 8000e94:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e98:	480a      	ldr	r0, [pc, #40]	@ (8000ec4 <LoRa_WriteReg+0x50>)
 8000e9a:	f002 f855 	bl	8002f48 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, buf, 2, HAL_MAX_DELAY);
 8000e9e:	f107 010c 	add.w	r1, r7, #12
 8000ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ea6:	2202      	movs	r2, #2
 8000ea8:	4807      	ldr	r0, [pc, #28]	@ (8000ec8 <LoRa_WriteReg+0x54>)
 8000eaa:	f003 febb 	bl	8004c24 <HAL_SPI_Transmit>
    NSS_HIGH();
 8000eae:	2201      	movs	r2, #1
 8000eb0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000eb4:	4803      	ldr	r0, [pc, #12]	@ (8000ec4 <LoRa_WriteReg+0x50>)
 8000eb6:	f002 f847 	bl	8002f48 <HAL_GPIO_WritePin>
}
 8000eba:	bf00      	nop
 8000ebc:	3710      	adds	r7, #16
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	40010800 	.word	0x40010800
 8000ec8:	20000130 	.word	0x20000130

08000ecc <LoRa_ReadReg>:

uint8_t LoRa_ReadReg(uint8_t addr) {
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	71fb      	strb	r3, [r7, #7]
    uint8_t tx = addr & 0x7F;
 8000ed6:	79fb      	ldrb	r3, [r7, #7]
 8000ed8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	73fb      	strb	r3, [r7, #15]
    uint8_t rx = 0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	73bb      	strb	r3, [r7, #14]
    NSS_LOW();
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000eea:	480f      	ldr	r0, [pc, #60]	@ (8000f28 <LoRa_ReadReg+0x5c>)
 8000eec:	f002 f82c 	bl	8002f48 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &tx, 1, HAL_MAX_DELAY);
 8000ef0:	f107 010f 	add.w	r1, r7, #15
 8000ef4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ef8:	2201      	movs	r2, #1
 8000efa:	480c      	ldr	r0, [pc, #48]	@ (8000f2c <LoRa_ReadReg+0x60>)
 8000efc:	f003 fe92 	bl	8004c24 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, &rx, 1, HAL_MAX_DELAY);
 8000f00:	f107 010e 	add.w	r1, r7, #14
 8000f04:	f04f 33ff 	mov.w	r3, #4294967295
 8000f08:	2201      	movs	r2, #1
 8000f0a:	4808      	ldr	r0, [pc, #32]	@ (8000f2c <LoRa_ReadReg+0x60>)
 8000f0c:	f003 ffce 	bl	8004eac <HAL_SPI_Receive>
    NSS_HIGH();
 8000f10:	2201      	movs	r2, #1
 8000f12:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f16:	4804      	ldr	r0, [pc, #16]	@ (8000f28 <LoRa_ReadReg+0x5c>)
 8000f18:	f002 f816 	bl	8002f48 <HAL_GPIO_WritePin>
    return rx;
 8000f1c:	7bbb      	ldrb	r3, [r7, #14]
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3710      	adds	r7, #16
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40010800 	.word	0x40010800
 8000f2c:	20000130 	.word	0x20000130

08000f30 <LoRa_WriteBuffer>:

void LoRa_WriteBuffer(uint8_t addr, const uint8_t *buffer, uint8_t size) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	6039      	str	r1, [r7, #0]
 8000f3a:	71fb      	strb	r3, [r7, #7]
 8000f3c:	4613      	mov	r3, r2
 8000f3e:	71bb      	strb	r3, [r7, #6]
    uint8_t a = addr | 0x80;
 8000f40:	79fb      	ldrb	r3, [r7, #7]
 8000f42:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	73fb      	strb	r3, [r7, #15]
    NSS_LOW();
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f50:	480e      	ldr	r0, [pc, #56]	@ (8000f8c <LoRa_WriteBuffer+0x5c>)
 8000f52:	f001 fff9 	bl	8002f48 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &a, 1, HAL_MAX_DELAY);
 8000f56:	f107 010f 	add.w	r1, r7, #15
 8000f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f5e:	2201      	movs	r2, #1
 8000f60:	480b      	ldr	r0, [pc, #44]	@ (8000f90 <LoRa_WriteBuffer+0x60>)
 8000f62:	f003 fe5f 	bl	8004c24 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)buffer, size, HAL_MAX_DELAY);
 8000f66:	79bb      	ldrb	r3, [r7, #6]
 8000f68:	b29a      	uxth	r2, r3
 8000f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f6e:	6839      	ldr	r1, [r7, #0]
 8000f70:	4807      	ldr	r0, [pc, #28]	@ (8000f90 <LoRa_WriteBuffer+0x60>)
 8000f72:	f003 fe57 	bl	8004c24 <HAL_SPI_Transmit>
    NSS_HIGH();
 8000f76:	2201      	movs	r2, #1
 8000f78:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f7c:	4803      	ldr	r0, [pc, #12]	@ (8000f8c <LoRa_WriteBuffer+0x5c>)
 8000f7e:	f001 ffe3 	bl	8002f48 <HAL_GPIO_WritePin>
}
 8000f82:	bf00      	nop
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40010800 	.word	0x40010800
 8000f90:	20000130 	.word	0x20000130

08000f94 <LoRa_ReadBuffer>:

void LoRa_ReadBuffer(uint8_t addr, uint8_t *buffer, uint8_t size) {
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	6039      	str	r1, [r7, #0]
 8000f9e:	71fb      	strb	r3, [r7, #7]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	71bb      	strb	r3, [r7, #6]
    uint8_t a = addr & 0x7F;
 8000fa4:	79fb      	ldrb	r3, [r7, #7]
 8000fa6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	73fb      	strb	r3, [r7, #15]
    NSS_LOW();
 8000fae:	2200      	movs	r2, #0
 8000fb0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fb4:	480e      	ldr	r0, [pc, #56]	@ (8000ff0 <LoRa_ReadBuffer+0x5c>)
 8000fb6:	f001 ffc7 	bl	8002f48 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &a, 1, HAL_MAX_DELAY);
 8000fba:	f107 010f 	add.w	r1, r7, #15
 8000fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	480b      	ldr	r0, [pc, #44]	@ (8000ff4 <LoRa_ReadBuffer+0x60>)
 8000fc6:	f003 fe2d 	bl	8004c24 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, buffer, size, HAL_MAX_DELAY);
 8000fca:	79bb      	ldrb	r3, [r7, #6]
 8000fcc:	b29a      	uxth	r2, r3
 8000fce:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd2:	6839      	ldr	r1, [r7, #0]
 8000fd4:	4807      	ldr	r0, [pc, #28]	@ (8000ff4 <LoRa_ReadBuffer+0x60>)
 8000fd6:	f003 ff69 	bl	8004eac <HAL_SPI_Receive>
    NSS_HIGH();
 8000fda:	2201      	movs	r2, #1
 8000fdc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fe0:	4803      	ldr	r0, [pc, #12]	@ (8000ff0 <LoRa_ReadBuffer+0x5c>)
 8000fe2:	f001 ffb1 	bl	8002f48 <HAL_GPIO_WritePin>
}
 8000fe6:	bf00      	nop
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40010800 	.word	0x40010800
 8000ff4:	20000130 	.word	0x20000130

08000ff8 <LoRa_Reset>:

/* --- reset --- */
void LoRa_Reset(void) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LORA_RESET_PORT, LORA_RESET_PIN, GPIO_PIN_RESET);
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	2140      	movs	r1, #64	@ 0x40
 8001000:	4807      	ldr	r0, [pc, #28]	@ (8001020 <LoRa_Reset+0x28>)
 8001002:	f001 ffa1 	bl	8002f48 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8001006:	2002      	movs	r0, #2
 8001008:	f001 f838 	bl	800207c <HAL_Delay>
    HAL_GPIO_WritePin(LORA_RESET_PORT, LORA_RESET_PIN, GPIO_PIN_SET);
 800100c:	2201      	movs	r2, #1
 800100e:	2140      	movs	r1, #64	@ 0x40
 8001010:	4803      	ldr	r0, [pc, #12]	@ (8001020 <LoRa_Reset+0x28>)
 8001012:	f001 ff99 	bl	8002f48 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001016:	200a      	movs	r0, #10
 8001018:	f001 f830 	bl	800207c <HAL_Delay>
}
 800101c:	bf00      	nop
 800101e:	bd80      	pop	{r7, pc}
 8001020:	40010c00 	.word	0x40010c00

08001024 <LoRa_SetFrequency>:

/* --- set frequency (Hz) --- */
void LoRa_SetFrequency(uint32_t freqHz) {
 8001024:	b5b0      	push	{r4, r5, r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
    /* FRF = freq * 2^19 / 32e6 */
    uint64_t frf = ((uint64_t)freqHz << 19) / 32000000ULL;
 800102c:	6879      	ldr	r1, [r7, #4]
 800102e:	2000      	movs	r0, #0
 8001030:	460a      	mov	r2, r1
 8001032:	4603      	mov	r3, r0
 8001034:	0b55      	lsrs	r5, r2, #13
 8001036:	04d4      	lsls	r4, r2, #19
 8001038:	4a18      	ldr	r2, [pc, #96]	@ (800109c <LoRa_SetFrequency+0x78>)
 800103a:	f04f 0300 	mov.w	r3, #0
 800103e:	4620      	mov	r0, r4
 8001040:	4629      	mov	r1, r5
 8001042:	f7ff fb5f 	bl	8000704 <__aeabi_uldivmod>
 8001046:	4602      	mov	r2, r0
 8001048:	460b      	mov	r3, r1
 800104a:	e9c7 2302 	strd	r2, r3, [r7, #8]
    LoRa_WriteReg(0x06, (uint8_t)(frf >> 16));
 800104e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001052:	f04f 0200 	mov.w	r2, #0
 8001056:	f04f 0300 	mov.w	r3, #0
 800105a:	0c02      	lsrs	r2, r0, #16
 800105c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001060:	0c0b      	lsrs	r3, r1, #16
 8001062:	b2d3      	uxtb	r3, r2
 8001064:	4619      	mov	r1, r3
 8001066:	2006      	movs	r0, #6
 8001068:	f7ff ff04 	bl	8000e74 <LoRa_WriteReg>
    LoRa_WriteReg(0x07, (uint8_t)(frf >> 8));
 800106c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001070:	f04f 0200 	mov.w	r2, #0
 8001074:	f04f 0300 	mov.w	r3, #0
 8001078:	0a02      	lsrs	r2, r0, #8
 800107a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800107e:	0a0b      	lsrs	r3, r1, #8
 8001080:	b2d3      	uxtb	r3, r2
 8001082:	4619      	mov	r1, r3
 8001084:	2007      	movs	r0, #7
 8001086:	f7ff fef5 	bl	8000e74 <LoRa_WriteReg>
    LoRa_WriteReg(0x08, (uint8_t)(frf >> 0));
 800108a:	7a3b      	ldrb	r3, [r7, #8]
 800108c:	4619      	mov	r1, r3
 800108e:	2008      	movs	r0, #8
 8001090:	f7ff fef0 	bl	8000e74 <LoRa_WriteReg>
}
 8001094:	bf00      	nop
 8001096:	3710      	adds	r7, #16
 8001098:	46bd      	mov	sp, r7
 800109a:	bdb0      	pop	{r4, r5, r7, pc}
 800109c:	01e84800 	.word	0x01e84800

080010a0 <LoRa_Init>:

/* --- init with settings that match Arduino LoRa defaults --- */
void LoRa_Init(void) {
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
    LoRa_Reset();
 80010a4:	f7ff ffa8 	bl	8000ff8 <LoRa_Reset>

    /* Sleep, then LoRa sleep mode */
    LoRa_WriteReg(0x01, 0x00);
 80010a8:	2100      	movs	r1, #0
 80010aa:	2001      	movs	r0, #1
 80010ac:	f7ff fee2 	bl	8000e74 <LoRa_WriteReg>
    HAL_Delay(5);
 80010b0:	2005      	movs	r0, #5
 80010b2:	f000 ffe3 	bl	800207c <HAL_Delay>
    LoRa_WriteReg(0x01, 0x80);
 80010b6:	2180      	movs	r1, #128	@ 0x80
 80010b8:	2001      	movs	r0, #1
 80010ba:	f7ff fedb 	bl	8000e74 <LoRa_WriteReg>
    HAL_Delay(5);
 80010be:	2005      	movs	r0, #5
 80010c0:	f000 ffdc 	bl	800207c <HAL_Delay>

    /* Frequency (433 MHz) */
    LoRa_SetFrequency(LORA_FREQUENCY);
 80010c4:	4818      	ldr	r0, [pc, #96]	@ (8001128 <LoRa_Init+0x88>)
 80010c6:	f7ff ffad 	bl	8001024 <LoRa_SetFrequency>

    /* PA config: PA_BOOST, max power (common for SX1278 Ra-02) */
    LoRa_WriteReg(0x09, 0x8F); // PA_BOOST, max power
 80010ca:	218f      	movs	r1, #143	@ 0x8f
 80010cc:	2009      	movs	r0, #9
 80010ce:	f7ff fed1 	bl	8000e74 <LoRa_WriteReg>

    /* Enable high-power PA if module supports it (optional) */
    LoRa_WriteReg(0x4D, 0x87); // RegPaDac (only on SX1276/78 family)
 80010d2:	2187      	movs	r1, #135	@ 0x87
 80010d4:	204d      	movs	r0, #77	@ 0x4d
 80010d6:	f7ff fecd 	bl	8000e74 <LoRa_WriteReg>

    /* LNA */
    LoRa_WriteReg(0x0C, 0x23);
 80010da:	2123      	movs	r1, #35	@ 0x23
 80010dc:	200c      	movs	r0, #12
 80010de:	f7ff fec9 	bl	8000e74 <LoRa_WriteReg>
    /* Modem config:
       RegModemConfig1 = 0x72 -> BW=125kHz, CR=4/5, Explicit header
       RegModemConfig2 = 0x74 -> SF7, CRC ON (Arduino default)
       RegModemConfig3 = 0x04 -> LowDataRateOptimize off, AGC Auto On
    */
    LoRa_WriteReg(0x1D, 0x72);
 80010e2:	2172      	movs	r1, #114	@ 0x72
 80010e4:	201d      	movs	r0, #29
 80010e6:	f7ff fec5 	bl	8000e74 <LoRa_WriteReg>
    LoRa_WriteReg(0x1E, 0x74);
 80010ea:	2174      	movs	r1, #116	@ 0x74
 80010ec:	201e      	movs	r0, #30
 80010ee:	f7ff fec1 	bl	8000e74 <LoRa_WriteReg>
    LoRa_WriteReg(0x26, 0x04);
 80010f2:	2104      	movs	r1, #4
 80010f4:	2026      	movs	r0, #38	@ 0x26
 80010f6:	f7ff febd 	bl	8000e74 <LoRa_WriteReg>

    /* Preamble = 8 */
    LoRa_WriteReg(0x20, 0x00);
 80010fa:	2100      	movs	r1, #0
 80010fc:	2020      	movs	r0, #32
 80010fe:	f7ff feb9 	bl	8000e74 <LoRa_WriteReg>
    LoRa_WriteReg(0x21, 0x08);
 8001102:	2108      	movs	r1, #8
 8001104:	2021      	movs	r0, #33	@ 0x21
 8001106:	f7ff feb5 	bl	8000e74 <LoRa_WriteReg>

    /* SyncWord = 0x22 (matches LoRa.setSyncWord(0x22) on Arduino) */
    LoRa_WriteReg(0x39, 0x22);
 800110a:	2122      	movs	r1, #34	@ 0x22
 800110c:	2039      	movs	r0, #57	@ 0x39
 800110e:	f7ff feb1 	bl	8000e74 <LoRa_WriteReg>

    /* Map DIO0 = RxDone/TxDone as normal (we'll poll IRQs) */
    LoRa_WriteReg(0x40, 0x00);
 8001112:	2100      	movs	r1, #0
 8001114:	2040      	movs	r0, #64	@ 0x40
 8001116:	f7ff fead 	bl	8000e74 <LoRa_WriteReg>

    /* Clear IRQs */
    LoRa_WriteReg(0x12, 0xFF);
 800111a:	21ff      	movs	r1, #255	@ 0xff
 800111c:	2012      	movs	r0, #18
 800111e:	f7ff fea9 	bl	8000e74 <LoRa_WriteReg>
}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	19cf0e40 	.word	0x19cf0e40

0800112c <LoRa_SetStandby>:

/**
  * @brief Sets the LoRa module to Standby mode.
  */
void LoRa_SetStandby(void) {
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
    LoRa_WriteReg(0x01, 0x81); // Standby mode
 8001130:	2181      	movs	r1, #129	@ 0x81
 8001132:	2001      	movs	r0, #1
 8001134:	f7ff fe9e 	bl	8000e74 <LoRa_WriteReg>
    HAL_Delay(2);
 8001138:	2002      	movs	r0, #2
 800113a:	f000 ff9f 	bl	800207c <HAL_Delay>
}
 800113e:	bf00      	nop
 8001140:	bd80      	pop	{r7, pc}

08001142 <LoRa_SetRxContinuous>:

/**
  * @brief Sets the LoRa module to Continuous Receive mode.
  */
void LoRa_SetRxContinuous(void) {
 8001142:	b580      	push	{r7, lr}
 8001144:	af00      	add	r7, sp, #0
    LoRa_WriteReg(0x01, 0x85); // Continuous RX mode
 8001146:	2185      	movs	r1, #133	@ 0x85
 8001148:	2001      	movs	r0, #1
 800114a:	f7ff fe93 	bl	8000e74 <LoRa_WriteReg>
    HAL_Delay(2);
 800114e:	2002      	movs	r0, #2
 8001150:	f000 ff94 	bl	800207c <HAL_Delay>
}
 8001154:	bf00      	nop
 8001156:	bd80      	pop	{r7, pc}

08001158 <LoRa_SetTx>:

/**
  * @brief Sets the LoRa module to Transmit mode.
  */
void LoRa_SetTx(void) {
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
    LoRa_WriteReg(0x01, 0x83); // TX mode
 800115c:	2183      	movs	r1, #131	@ 0x83
 800115e:	2001      	movs	r0, #1
 8001160:	f7ff fe88 	bl	8000e74 <LoRa_WriteReg>
    HAL_Delay(2);
 8001164:	2002      	movs	r0, #2
 8001166:	f000 ff89 	bl	800207c <HAL_Delay>
}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}

0800116e <LoRa_SendPacket>:

/* --- send packet, poll TxDone, return to RX --- */
void LoRa_SendPacket(const uint8_t *buffer, uint8_t size) {
 800116e:	b580      	push	{r7, lr}
 8001170:	b084      	sub	sp, #16
 8001172:	af00      	add	r7, sp, #0
 8001174:	6078      	str	r0, [r7, #4]
 8001176:	460b      	mov	r3, r1
 8001178:	70fb      	strb	r3, [r7, #3]
    LoRa_SetStandby(); // Go to Standby before TX
 800117a:	f7ff ffd7 	bl	800112c <LoRa_SetStandby>

    /* Reset FIFO pointers */
    LoRa_WriteReg(0x0E, 0x00);
 800117e:	2100      	movs	r1, #0
 8001180:	200e      	movs	r0, #14
 8001182:	f7ff fe77 	bl	8000e74 <LoRa_WriteReg>
    LoRa_WriteReg(0x0D, 0x00);
 8001186:	2100      	movs	r1, #0
 8001188:	200d      	movs	r0, #13
 800118a:	f7ff fe73 	bl	8000e74 <LoRa_WriteReg>

    /* Write payload */
    LoRa_WriteBuffer(0x00, buffer, size);
 800118e:	78fb      	ldrb	r3, [r7, #3]
 8001190:	461a      	mov	r2, r3
 8001192:	6879      	ldr	r1, [r7, #4]
 8001194:	2000      	movs	r0, #0
 8001196:	f7ff fecb 	bl	8000f30 <LoRa_WriteBuffer>
    LoRa_WriteReg(0x22, size);
 800119a:	78fb      	ldrb	r3, [r7, #3]
 800119c:	4619      	mov	r1, r3
 800119e:	2022      	movs	r0, #34	@ 0x22
 80011a0:	f7ff fe68 	bl	8000e74 <LoRa_WriteReg>

    /* Clear IRQs */
    LoRa_WriteReg(0x12, 0xFF);
 80011a4:	21ff      	movs	r1, #255	@ 0xff
 80011a6:	2012      	movs	r0, #18
 80011a8:	f7ff fe64 	bl	8000e74 <LoRa_WriteReg>

    LoRa_SetTx(); // Enter TX
 80011ac:	f7ff ffd4 	bl	8001158 <LoRa_SetTx>

    /* Wait for TxDone */
    uint32_t t0 = HAL_GetTick();
 80011b0:	f000 ff5a 	bl	8002068 <HAL_GetTick>
 80011b4:	60f8      	str	r0, [r7, #12]
    while ((LoRa_ReadReg(0x12) & 0x08) == 0) {
 80011b6:	e00a      	b.n	80011ce <LoRa_SendPacket+0x60>
        if ((HAL_GetTick() - t0) > LORA_TIMEOUT) break; // timeout
 80011b8:	f000 ff56 	bl	8002068 <HAL_GetTick>
 80011bc:	4602      	mov	r2, r0
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80011c6:	d80b      	bhi.n	80011e0 <LoRa_SendPacket+0x72>
        HAL_Delay(1);
 80011c8:	2001      	movs	r0, #1
 80011ca:	f000 ff57 	bl	800207c <HAL_Delay>
    while ((LoRa_ReadReg(0x12) & 0x08) == 0) {
 80011ce:	2012      	movs	r0, #18
 80011d0:	f7ff fe7c 	bl	8000ecc <LoRa_ReadReg>
 80011d4:	4603      	mov	r3, r0
 80011d6:	f003 0308 	and.w	r3, r3, #8
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d0ec      	beq.n	80011b8 <LoRa_SendPacket+0x4a>
 80011de:	e000      	b.n	80011e2 <LoRa_SendPacket+0x74>
        if ((HAL_GetTick() - t0) > LORA_TIMEOUT) break; // timeout
 80011e0:	bf00      	nop
    }

    /* Clear TxDone (if set) */
    LoRa_WriteReg(0x12, 0x08);
 80011e2:	2108      	movs	r1, #8
 80011e4:	2012      	movs	r0, #18
 80011e6:	f7ff fe45 	bl	8000e74 <LoRa_WriteReg>

    LoRa_SetRxContinuous(); // Back to RX after TX
 80011ea:	f7ff ffaa 	bl	8001142 <LoRa_SetRxContinuous>
}
 80011ee:	bf00      	nop
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <LoRa_ReceivePacket>:

/* --- receive helper: returns length or 0 --- */
uint8_t LoRa_ReceivePacket(uint8_t *buffer) {
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b084      	sub	sp, #16
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
    uint8_t irq = LoRa_ReadReg(0x12);
 80011fe:	2012      	movs	r0, #18
 8001200:	f7ff fe64 	bl	8000ecc <LoRa_ReadReg>
 8001204:	4603      	mov	r3, r0
 8001206:	73fb      	strb	r3, [r7, #15]
    if (irq & 0x40) { // RxDone
 8001208:	7bfb      	ldrb	r3, [r7, #15]
 800120a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800120e:	2b00      	cmp	r3, #0
 8001210:	d025      	beq.n	800125e <LoRa_ReceivePacket+0x68>
        /* If CRC error bit (0x20) is set, ignore */
        if (irq & 0x20) {
 8001212:	7bfb      	ldrb	r3, [r7, #15]
 8001214:	f003 0320 	and.w	r3, r3, #32
 8001218:	2b00      	cmp	r3, #0
 800121a:	d005      	beq.n	8001228 <LoRa_ReceivePacket+0x32>
            /* CRC error */
            LoRa_WriteReg(0x12, 0xFF);
 800121c:	21ff      	movs	r1, #255	@ 0xff
 800121e:	2012      	movs	r0, #18
 8001220:	f7ff fe28 	bl	8000e74 <LoRa_WriteReg>
            return 0;
 8001224:	2300      	movs	r3, #0
 8001226:	e01b      	b.n	8001260 <LoRa_ReceivePacket+0x6a>
        }
        uint8_t nb = LoRa_ReadReg(0x13);   // RegRxNbBytes
 8001228:	2013      	movs	r0, #19
 800122a:	f7ff fe4f 	bl	8000ecc <LoRa_ReadReg>
 800122e:	4603      	mov	r3, r0
 8001230:	73bb      	strb	r3, [r7, #14]
        uint8_t addr = LoRa_ReadReg(0x10); // RegFifoRxCurrentAddr
 8001232:	2010      	movs	r0, #16
 8001234:	f7ff fe4a 	bl	8000ecc <LoRa_ReadReg>
 8001238:	4603      	mov	r3, r0
 800123a:	737b      	strb	r3, [r7, #13]
        LoRa_WriteReg(0x0D, addr);
 800123c:	7b7b      	ldrb	r3, [r7, #13]
 800123e:	4619      	mov	r1, r3
 8001240:	200d      	movs	r0, #13
 8001242:	f7ff fe17 	bl	8000e74 <LoRa_WriteReg>
        LoRa_ReadBuffer(0x00, buffer, nb);
 8001246:	7bbb      	ldrb	r3, [r7, #14]
 8001248:	461a      	mov	r2, r3
 800124a:	6879      	ldr	r1, [r7, #4]
 800124c:	2000      	movs	r0, #0
 800124e:	f7ff fea1 	bl	8000f94 <LoRa_ReadBuffer>
        LoRa_WriteReg(0x12, 0xFF); // clear IRQs
 8001252:	21ff      	movs	r1, #255	@ 0xff
 8001254:	2012      	movs	r0, #18
 8001256:	f7ff fe0d 	bl	8000e74 <LoRa_WriteReg>
        return nb;
 800125a:	7bbb      	ldrb	r3, [r7, #14]
 800125c:	e000      	b.n	8001260 <LoRa_ReceivePacket+0x6a>
    }
    return 0;
 800125e:	2300      	movs	r3, #0
}
 8001260:	4618      	mov	r0, r3
 8001262:	3710      	adds	r7, #16
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}

08001268 <LoRa_Task>:

/* --- LoRa Task --- */
void LoRa_Task(void) {
 8001268:	b580      	push	{r7, lr}
 800126a:	b098      	sub	sp, #96	@ 0x60
 800126c:	af00      	add	r7, sp, #0
    // Set the initial mode
    if (loraMode == LORA_MODE_RECEIVER || loraMode == LORA_MODE_TRANCEIVER) {
 800126e:	4bb0      	ldr	r3, [pc, #704]	@ (8001530 <LoRa_Task+0x2c8>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	2b02      	cmp	r3, #2
 8001274:	d003      	beq.n	800127e <LoRa_Task+0x16>
 8001276:	4bae      	ldr	r3, [pc, #696]	@ (8001530 <LoRa_Task+0x2c8>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	2b03      	cmp	r3, #3
 800127c:	d105      	bne.n	800128a <LoRa_Task+0x22>
        LoRa_SetRxContinuous(); // Start in RX mode if receiver or transceiver
 800127e:	f7ff ff60 	bl	8001142 <LoRa_SetRxContinuous>
        Debug_Print("LoRa set to RX Continuous mode.\r\n");
 8001282:	48ac      	ldr	r0, [pc, #688]	@ (8001534 <LoRa_Task+0x2cc>)
 8001284:	f000 f9ba 	bl	80015fc <Debug_Print>
    if (loraMode == LORA_MODE_RECEIVER || loraMode == LORA_MODE_TRANCEIVER) {
 8001288:	e004      	b.n	8001294 <LoRa_Task+0x2c>
    } else {
        LoRa_SetStandby(); // Otherwise, start in Standby
 800128a:	f7ff ff4f 	bl	800112c <LoRa_SetStandby>
        Debug_Print("LoRa set to Standby mode.\r\n");
 800128e:	48aa      	ldr	r0, [pc, #680]	@ (8001538 <LoRa_Task+0x2d0>)
 8001290:	f000 f9b4 	bl	80015fc <Debug_Print>
    }

    // === Verify LoRa chip ===
    uint8_t version = LoRa_ReadReg(0x42);  // SX1278 RegVersion
 8001294:	2042      	movs	r0, #66	@ 0x42
 8001296:	f7ff fe19 	bl	8000ecc <LoRa_ReadReg>
 800129a:	4603      	mov	r3, r0
 800129c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    if (version != 0x12) {
 80012a0:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80012a4:	2b12      	cmp	r3, #18
 80012a6:	d012      	beq.n	80012ce <LoRa_Task+0x66>
        z = 1;
 80012a8:	4ba4      	ldr	r3, [pc, #656]	@ (800153c <LoRa_Task+0x2d4>)
 80012aa:	2201      	movs	r2, #1
 80012ac:	701a      	strb	r2, [r3, #0]
        char errMsg[LORA_BUFFER_SIZE];
        sprintf(errMsg, "LoRa not found! RegVersion=0x%02X\r\n", version);
 80012ae:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 80012b2:	463b      	mov	r3, r7
 80012b4:	49a2      	ldr	r1, [pc, #648]	@ (8001540 <LoRa_Task+0x2d8>)
 80012b6:	4618      	mov	r0, r3
 80012b8:	f004 fbea 	bl	8005a90 <siprintf>
        Debug_Print(errMsg);
 80012bc:	463b      	mov	r3, r7
 80012be:	4618      	mov	r0, r3
 80012c0:	f000 f99c 	bl	80015fc <Debug_Print>
        HAL_Delay(2000);
 80012c4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80012c8:	f000 fed8 	bl	800207c <HAL_Delay>
 80012cc:	e188      	b.n	80015e0 <LoRa_Task+0x378>
        return; // retry until chip responds
    }

    switch (loraMode) {
 80012ce:	4b98      	ldr	r3, [pc, #608]	@ (8001530 <LoRa_Task+0x2c8>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	2b03      	cmp	r3, #3
 80012d4:	f000 80c1 	beq.w	800145a <LoRa_Task+0x1f2>
 80012d8:	2b03      	cmp	r3, #3
 80012da:	f300 8179 	bgt.w	80015d0 <LoRa_Task+0x368>
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d002      	beq.n	80012e8 <LoRa_Task+0x80>
 80012e2:	2b02      	cmp	r3, #2
 80012e4:	d01a      	beq.n	800131c <LoRa_Task+0xb4>
 80012e6:	e173      	b.n	80015d0 <LoRa_Task+0x368>
        case LORA_MODE_TRANSMITTER:
            // Transmitter logic
            Debug_Print("LoRa Mode: Transmitter\r\n");
 80012e8:	4896      	ldr	r0, [pc, #600]	@ (8001544 <LoRa_Task+0x2dc>)
 80012ea:	f000 f987 	bl	80015fc <Debug_Print>
            uint8_t tx_msg[] = "HELLO_TX";
 80012ee:	4a96      	ldr	r2, [pc, #600]	@ (8001548 <LoRa_Task+0x2e0>)
 80012f0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80012f4:	ca07      	ldmia	r2, {r0, r1, r2}
 80012f6:	c303      	stmia	r3!, {r0, r1}
 80012f8:	701a      	strb	r2, [r3, #0]
            z = 5;
 80012fa:	4b90      	ldr	r3, [pc, #576]	@ (800153c <LoRa_Task+0x2d4>)
 80012fc:	2205      	movs	r2, #5
 80012fe:	701a      	strb	r2, [r3, #0]
            LoRa_SendPacket(tx_msg, sizeof(tx_msg) - 1);
 8001300:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001304:	2108      	movs	r1, #8
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff ff31 	bl	800116e <LoRa_SendPacket>
            Debug_Print("Sent: HELLO_TX\r\n");
 800130c:	488f      	ldr	r0, [pc, #572]	@ (800154c <LoRa_Task+0x2e4>)
 800130e:	f000 f975 	bl	80015fc <Debug_Print>
            HAL_Delay(2000); // Send every 2 seconds
 8001312:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001316:	f000 feb1 	bl	800207c <HAL_Delay>
            break;
 800131a:	e161      	b.n	80015e0 <LoRa_Task+0x378>

        case LORA_MODE_RECEIVER:
            Debug_Print("LoRa Mode: Receiver\r\n");
 800131c:	488c      	ldr	r0, [pc, #560]	@ (8001550 <LoRa_Task+0x2e8>)
 800131e:	f000 f96d 	bl	80015fc <Debug_Print>
            connectionStatus = 0; // Reset connection status
 8001322:	4b8c      	ldr	r3, [pc, #560]	@ (8001554 <LoRa_Task+0x2ec>)
 8001324:	2200      	movs	r2, #0
 8001326:	701a      	strb	r2, [r3, #0]

            // Step 1: Wait for "PING" from transmitter
            for (int i = 0; i < 40; i++) {   // ~1s timeout (40 x 25ms)
 8001328:	2300      	movs	r3, #0
 800132a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800132c:	e038      	b.n	80013a0 <LoRa_Task+0x138>
                uint8_t len = LoRa_ReceivePacket(rxBuffer);
 800132e:	488a      	ldr	r0, [pc, #552]	@ (8001558 <LoRa_Task+0x2f0>)
 8001330:	f7ff ff61 	bl	80011f6 <LoRa_ReceivePacket>
 8001334:	4603      	mov	r3, r0
 8001336:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
                if (len > 0) {
 800133a:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800133e:	2b00      	cmp	r3, #0
 8001340:	d028      	beq.n	8001394 <LoRa_Task+0x12c>
                    rxBuffer[len] = '\0'; // null terminate
 8001342:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8001346:	4a84      	ldr	r2, [pc, #528]	@ (8001558 <LoRa_Task+0x2f0>)
 8001348:	2100      	movs	r1, #0
 800134a:	54d1      	strb	r1, [r2, r3]
                    char dbg_rx[LORA_BUFFER_SIZE];
                    sprintf(dbg_rx, "Received: %s\r\n", rxBuffer);
 800134c:	463b      	mov	r3, r7
 800134e:	4a82      	ldr	r2, [pc, #520]	@ (8001558 <LoRa_Task+0x2f0>)
 8001350:	4982      	ldr	r1, [pc, #520]	@ (800155c <LoRa_Task+0x2f4>)
 8001352:	4618      	mov	r0, r3
 8001354:	f004 fb9c 	bl	8005a90 <siprintf>
                    Debug_Print(dbg_rx);
 8001358:	463b      	mov	r3, r7
 800135a:	4618      	mov	r0, r3
 800135c:	f000 f94e 	bl	80015fc <Debug_Print>

                    if (strncmp((char*)rxBuffer, LORA_PING_MSG, strlen(LORA_PING_MSG)) == 0) {
 8001360:	2204      	movs	r2, #4
 8001362:	497f      	ldr	r1, [pc, #508]	@ (8001560 <LoRa_Task+0x2f8>)
 8001364:	487c      	ldr	r0, [pc, #496]	@ (8001558 <LoRa_Task+0x2f0>)
 8001366:	f004 fbbd 	bl	8005ae4 <strncmp>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d111      	bne.n	8001394 <LoRa_Task+0x12c>
                        // Step 2: Reply with "ACK"
                        uint8_t ack_msg[] = LORA_ACK_MSG;
 8001370:	4b7c      	ldr	r3, [pc, #496]	@ (8001564 <LoRa_Task+0x2fc>)
 8001372:	63bb      	str	r3, [r7, #56]	@ 0x38
                        LoRa_SendPacket(ack_msg, sizeof(ack_msg) - 1);
 8001374:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001378:	2103      	movs	r1, #3
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff fef7 	bl	800116e <LoRa_SendPacket>
                        Debug_Print("Sent: ACK\r\n");
 8001380:	4879      	ldr	r0, [pc, #484]	@ (8001568 <LoRa_Task+0x300>)
 8001382:	f000 f93b 	bl	80015fc <Debug_Print>

                        connectionStatus = 1;
 8001386:	4b73      	ldr	r3, [pc, #460]	@ (8001554 <LoRa_Task+0x2ec>)
 8001388:	2201      	movs	r2, #1
 800138a:	701a      	strb	r2, [r3, #0]
                        z = 6; // connection established
 800138c:	4b6b      	ldr	r3, [pc, #428]	@ (800153c <LoRa_Task+0x2d4>)
 800138e:	2206      	movs	r2, #6
 8001390:	701a      	strb	r2, [r3, #0]
                        break;
 8001392:	e008      	b.n	80013a6 <LoRa_Task+0x13e>
                    }
                }
                HAL_Delay(25);
 8001394:	2019      	movs	r0, #25
 8001396:	f000 fe71 	bl	800207c <HAL_Delay>
            for (int i = 0; i < 40; i++) {   // ~1s timeout (40 x 25ms)
 800139a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800139c:	3301      	adds	r3, #1
 800139e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80013a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80013a2:	2b27      	cmp	r3, #39	@ 0x27
 80013a4:	ddc3      	ble.n	800132e <LoRa_Task+0xc6>
            }

            // Step 3: Handle failed connection
            if (!connectionStatus) {
 80013a6:	4b6b      	ldr	r3, [pc, #428]	@ (8001554 <LoRa_Task+0x2ec>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d10a      	bne.n	80013c4 <LoRa_Task+0x15c>
                Debug_Print("Connection failed. No PING received.\r\n");
 80013ae:	486f      	ldr	r0, [pc, #444]	@ (800156c <LoRa_Task+0x304>)
 80013b0:	f000 f924 	bl	80015fc <Debug_Print>
                z = 7;
 80013b4:	4b61      	ldr	r3, [pc, #388]	@ (800153c <LoRa_Task+0x2d4>)
 80013b6:	2207      	movs	r2, #7
 80013b8:	701a      	strb	r2, [r3, #0]
                HAL_Delay(1000); // retry delay
 80013ba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013be:	f000 fe5d 	bl	800207c <HAL_Delay>
 80013c2:	e046      	b.n	8001452 <LoRa_Task+0x1ea>
            } else {
                // Step 4: Wait for HELLO after PING->ACK
                Debug_Print("Waiting for HELLO...\r\n");
 80013c4:	486a      	ldr	r0, [pc, #424]	@ (8001570 <LoRa_Task+0x308>)
 80013c6:	f000 f919 	bl	80015fc <Debug_Print>
                connectionStatus = 0; // reset until HELLO is confirmed
 80013ca:	4b62      	ldr	r3, [pc, #392]	@ (8001554 <LoRa_Task+0x2ec>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	701a      	strb	r2, [r3, #0]

                for (int j = 0; j < 40; j++) {   // ~1s timeout for HELLO
 80013d0:	2300      	movs	r3, #0
 80013d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80013d4:	e030      	b.n	8001438 <LoRa_Task+0x1d0>
                    uint8_t rx_len = LoRa_ReceivePacket(rxBuffer);
 80013d6:	4860      	ldr	r0, [pc, #384]	@ (8001558 <LoRa_Task+0x2f0>)
 80013d8:	f7ff ff0d 	bl	80011f6 <LoRa_ReceivePacket>
 80013dc:	4603      	mov	r3, r0
 80013de:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                    if (rx_len > 0) {
 80013e2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d020      	beq.n	800142c <LoRa_Task+0x1c4>
                        rxBuffer[rx_len] = '\0';
 80013ea:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80013ee:	4a5a      	ldr	r2, [pc, #360]	@ (8001558 <LoRa_Task+0x2f0>)
 80013f0:	2100      	movs	r1, #0
 80013f2:	54d1      	strb	r1, [r2, r3]
                        char dbg_rx2[LORA_BUFFER_SIZE];
                        sprintf(dbg_rx2, "Data Received: %s\r\n", rxBuffer);
 80013f4:	463b      	mov	r3, r7
 80013f6:	4a58      	ldr	r2, [pc, #352]	@ (8001558 <LoRa_Task+0x2f0>)
 80013f8:	495e      	ldr	r1, [pc, #376]	@ (8001574 <LoRa_Task+0x30c>)
 80013fa:	4618      	mov	r0, r3
 80013fc:	f004 fb48 	bl	8005a90 <siprintf>
                        Debug_Print(dbg_rx2);
 8001400:	463b      	mov	r3, r7
 8001402:	4618      	mov	r0, r3
 8001404:	f000 f8fa 	bl	80015fc <Debug_Print>

                        if (strncmp((char*)rxBuffer, LORA_HELLO_MSG, strlen(LORA_HELLO_MSG)) == 0) {
 8001408:	2205      	movs	r2, #5
 800140a:	495b      	ldr	r1, [pc, #364]	@ (8001578 <LoRa_Task+0x310>)
 800140c:	4852      	ldr	r0, [pc, #328]	@ (8001558 <LoRa_Task+0x2f0>)
 800140e:	f004 fb69 	bl	8005ae4 <strncmp>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d109      	bne.n	800142c <LoRa_Task+0x1c4>
                            Debug_Print("HELLO received -> Final Connection Established\r\n");
 8001418:	4858      	ldr	r0, [pc, #352]	@ (800157c <LoRa_Task+0x314>)
 800141a:	f000 f8ef 	bl	80015fc <Debug_Print>
                            connectionStatus = 1;
 800141e:	4b4d      	ldr	r3, [pc, #308]	@ (8001554 <LoRa_Task+0x2ec>)
 8001420:	2201      	movs	r2, #1
 8001422:	701a      	strb	r2, [r3, #0]
                            z = 8; // Final established state
 8001424:	4b45      	ldr	r3, [pc, #276]	@ (800153c <LoRa_Task+0x2d4>)
 8001426:	2208      	movs	r2, #8
 8001428:	701a      	strb	r2, [r3, #0]
 800142a:	e008      	b.n	800143e <LoRa_Task+0x1d6>
                            break;
                        }
                    }
                    HAL_Delay(25);
 800142c:	2019      	movs	r0, #25
 800142e:	f000 fe25 	bl	800207c <HAL_Delay>
                for (int j = 0; j < 40; j++) {   // ~1s timeout for HELLO
 8001432:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001434:	3301      	adds	r3, #1
 8001436:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001438:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800143a:	2b27      	cmp	r3, #39	@ 0x27
 800143c:	ddcb      	ble.n	80013d6 <LoRa_Task+0x16e>
                }

                if (!connectionStatus) {
 800143e:	4b45      	ldr	r3, [pc, #276]	@ (8001554 <LoRa_Task+0x2ec>)
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d105      	bne.n	8001452 <LoRa_Task+0x1ea>
                    Debug_Print("HELLO not received after ACK.\r\n");
 8001446:	484e      	ldr	r0, [pc, #312]	@ (8001580 <LoRa_Task+0x318>)
 8001448:	f000 f8d8 	bl	80015fc <Debug_Print>
                    z = 9; // special error state for HELLO timeout
 800144c:	4b3b      	ldr	r3, [pc, #236]	@ (800153c <LoRa_Task+0x2d4>)
 800144e:	2209      	movs	r2, #9
 8001450:	701a      	strb	r2, [r3, #0]
                }
            }

            HAL_Delay(100);
 8001452:	2064      	movs	r0, #100	@ 0x64
 8001454:	f000 fe12 	bl	800207c <HAL_Delay>
            break;
 8001458:	e0c2      	b.n	80015e0 <LoRa_Task+0x378>

        case LORA_MODE_TRANCEIVER:
            // Transceiver logic (send and receive)
            Debug_Print("LoRa Mode: Transceiver\r\n");
 800145a:	484a      	ldr	r0, [pc, #296]	@ (8001584 <LoRa_Task+0x31c>)
 800145c:	f000 f8ce 	bl	80015fc <Debug_Print>

            // Try to receive first
            uint8_t rx_len_tr = LoRa_ReceivePacket(rxBuffer);
 8001460:	483d      	ldr	r0, [pc, #244]	@ (8001558 <LoRa_Task+0x2f0>)
 8001462:	f7ff fec8 	bl	80011f6 <LoRa_ReceivePacket>
 8001466:	4603      	mov	r3, r0
 8001468:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
            if (rx_len_tr > 0) {
 800146c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8001470:	2b00      	cmp	r3, #0
 8001472:	d021      	beq.n	80014b8 <LoRa_Task+0x250>
                rxBuffer[rx_len_tr] = '\0'; // null terminate
 8001474:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8001478:	4a37      	ldr	r2, [pc, #220]	@ (8001558 <LoRa_Task+0x2f0>)
 800147a:	2100      	movs	r1, #0
 800147c:	54d1      	strb	r1, [r2, r3]
                char dbg_rx_tr[LORA_BUFFER_SIZE];
                sprintf(dbg_rx_tr, "Received: %s\r\n", rxBuffer);
 800147e:	463b      	mov	r3, r7
 8001480:	4a35      	ldr	r2, [pc, #212]	@ (8001558 <LoRa_Task+0x2f0>)
 8001482:	4936      	ldr	r1, [pc, #216]	@ (800155c <LoRa_Task+0x2f4>)
 8001484:	4618      	mov	r0, r3
 8001486:	f004 fb03 	bl	8005a90 <siprintf>
                Debug_Print(dbg_rx_tr);
 800148a:	463b      	mov	r3, r7
 800148c:	4618      	mov	r0, r3
 800148e:	f000 f8b5 	bl	80015fc <Debug_Print>

                // If "PING" is received, send "ACK"
                if (strncmp((char*)rxBuffer, LORA_PING_MSG, strlen(LORA_PING_MSG)) == 0) {
 8001492:	2204      	movs	r2, #4
 8001494:	4932      	ldr	r1, [pc, #200]	@ (8001560 <LoRa_Task+0x2f8>)
 8001496:	4830      	ldr	r0, [pc, #192]	@ (8001558 <LoRa_Task+0x2f0>)
 8001498:	f004 fb24 	bl	8005ae4 <strncmp>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d10a      	bne.n	80014b8 <LoRa_Task+0x250>
                    uint8_t ack_msg[] = LORA_ACK_MSG;
 80014a2:	4b30      	ldr	r3, [pc, #192]	@ (8001564 <LoRa_Task+0x2fc>)
 80014a4:	637b      	str	r3, [r7, #52]	@ 0x34
                    LoRa_SendPacket(ack_msg, sizeof(ack_msg) - 1);
 80014a6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80014aa:	2103      	movs	r1, #3
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff fe5e 	bl	800116e <LoRa_SendPacket>
                    Debug_Print("Sent: ACK\r\n");
 80014b2:	482d      	ldr	r0, [pc, #180]	@ (8001568 <LoRa_Task+0x300>)
 80014b4:	f000 f8a2 	bl	80015fc <Debug_Print>
                }
            }

            // Then send a PING
            uint8_t tx_msg_tr[] = LORA_PING_MSG;
 80014b8:	4b33      	ldr	r3, [pc, #204]	@ (8001588 <LoRa_Task+0x320>)
 80014ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80014bc:	2300      	movs	r3, #0
 80014be:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
            LoRa_SendPacket(tx_msg_tr, sizeof(tx_msg_tr) - 1);
 80014c2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80014c6:	2104      	movs	r1, #4
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff fe50 	bl	800116e <LoRa_SendPacket>
            Debug_Print("Sent: PING\r\n");
 80014ce:	482f      	ldr	r0, [pc, #188]	@ (800158c <LoRa_Task+0x324>)
 80014d0:	f000 f894 	bl	80015fc <Debug_Print>

            // Wait for ACK (max 500 ms)
            connectionStatus = 0;
 80014d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001554 <LoRa_Task+0x2ec>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < 20; i++) {   // 20 x 25ms = 500ms
 80014da:	2300      	movs	r3, #0
 80014dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80014de:	e061      	b.n	80015a4 <LoRa_Task+0x33c>
                uint8_t len = LoRa_ReceivePacket(rxBuffer);
 80014e0:	481d      	ldr	r0, [pc, #116]	@ (8001558 <LoRa_Task+0x2f0>)
 80014e2:	f7ff fe88 	bl	80011f6 <LoRa_ReceivePacket>
 80014e6:	4603      	mov	r3, r0
 80014e8:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
                if (len > 0) {
 80014ec:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d051      	beq.n	8001598 <LoRa_Task+0x330>
                    rxBuffer[len] = '\0'; // null terminate
 80014f4:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80014f8:	4a17      	ldr	r2, [pc, #92]	@ (8001558 <LoRa_Task+0x2f0>)
 80014fa:	2100      	movs	r1, #0
 80014fc:	54d1      	strb	r1, [r2, r3]
                    char dbg_ack[LORA_BUFFER_SIZE];
                    sprintf(dbg_ack, "Received ACK check: %s\r\n", rxBuffer);
 80014fe:	463b      	mov	r3, r7
 8001500:	4a15      	ldr	r2, [pc, #84]	@ (8001558 <LoRa_Task+0x2f0>)
 8001502:	4923      	ldr	r1, [pc, #140]	@ (8001590 <LoRa_Task+0x328>)
 8001504:	4618      	mov	r0, r3
 8001506:	f004 fac3 	bl	8005a90 <siprintf>
                    Debug_Print(dbg_ack);
 800150a:	463b      	mov	r3, r7
 800150c:	4618      	mov	r0, r3
 800150e:	f000 f875 	bl	80015fc <Debug_Print>

                    if (strncmp((char*)rxBuffer, LORA_ACK_MSG, strlen(LORA_ACK_MSG)) == 0) {
 8001512:	2203      	movs	r2, #3
 8001514:	491f      	ldr	r1, [pc, #124]	@ (8001594 <LoRa_Task+0x32c>)
 8001516:	4810      	ldr	r0, [pc, #64]	@ (8001558 <LoRa_Task+0x2f0>)
 8001518:	f004 fae4 	bl	8005ae4 <strncmp>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d13a      	bne.n	8001598 <LoRa_Task+0x330>
                        connectionStatus = 1;
 8001522:	4b0c      	ldr	r3, [pc, #48]	@ (8001554 <LoRa_Task+0x2ec>)
 8001524:	2201      	movs	r2, #1
 8001526:	701a      	strb	r2, [r3, #0]
                        z = 3;
 8001528:	4b04      	ldr	r3, [pc, #16]	@ (800153c <LoRa_Task+0x2d4>)
 800152a:	2203      	movs	r2, #3
 800152c:	701a      	strb	r2, [r3, #0]
 800152e:	e03c      	b.n	80015aa <LoRa_Task+0x342>
 8001530:	20000000 	.word	0x20000000
 8001534:	0800647c 	.word	0x0800647c
 8001538:	080064a0 	.word	0x080064a0
 800153c:	200000a8 	.word	0x200000a8
 8001540:	080064bc 	.word	0x080064bc
 8001544:	080064e0 	.word	0x080064e0
 8001548:	08006688 	.word	0x08006688
 800154c:	080064fc 	.word	0x080064fc
 8001550:	08006510 	.word	0x08006510
 8001554:	200000a9 	.word	0x200000a9
 8001558:	20000088 	.word	0x20000088
 800155c:	08006528 	.word	0x08006528
 8001560:	08006538 	.word	0x08006538
 8001564:	004b4341 	.word	0x004b4341
 8001568:	08006540 	.word	0x08006540
 800156c:	0800654c 	.word	0x0800654c
 8001570:	08006574 	.word	0x08006574
 8001574:	0800658c 	.word	0x0800658c
 8001578:	080065a0 	.word	0x080065a0
 800157c:	080065a8 	.word	0x080065a8
 8001580:	080065dc 	.word	0x080065dc
 8001584:	080065fc 	.word	0x080065fc
 8001588:	474e4950 	.word	0x474e4950
 800158c:	08006618 	.word	0x08006618
 8001590:	08006628 	.word	0x08006628
 8001594:	08006644 	.word	0x08006644
                        break;
                    }
                }
                HAL_Delay(25);
 8001598:	2019      	movs	r0, #25
 800159a:	f000 fd6f 	bl	800207c <HAL_Delay>
            for (int i = 0; i < 20; i++) {   // 20 x 25ms = 500ms
 800159e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80015a0:	3301      	adds	r3, #1
 80015a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80015a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80015a6:	2b13      	cmp	r3, #19
 80015a8:	dd9a      	ble.n	80014e0 <LoRa_Task+0x278>
            }

            if (!connectionStatus) {
 80015aa:	4b0f      	ldr	r3, [pc, #60]	@ (80015e8 <LoRa_Task+0x380>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d106      	bne.n	80015c0 <LoRa_Task+0x358>
                Debug_Print("Connection: LOST\r\n");
 80015b2:	480e      	ldr	r0, [pc, #56]	@ (80015ec <LoRa_Task+0x384>)
 80015b4:	f000 f822 	bl	80015fc <Debug_Print>
                z = 4;
 80015b8:	4b0d      	ldr	r3, [pc, #52]	@ (80015f0 <LoRa_Task+0x388>)
 80015ba:	2204      	movs	r2, #4
 80015bc:	701a      	strb	r2, [r3, #0]
 80015be:	e002      	b.n	80015c6 <LoRa_Task+0x35e>
            } else {
                Debug_Print("Connection: OK\r\n");
 80015c0:	480c      	ldr	r0, [pc, #48]	@ (80015f4 <LoRa_Task+0x38c>)
 80015c2:	f000 f81b 	bl	80015fc <Debug_Print>
            }

            HAL_Delay(1000); // Delay before next cycle in transceiver mode
 80015c6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015ca:	f000 fd57 	bl	800207c <HAL_Delay>
            break;
 80015ce:	e007      	b.n	80015e0 <LoRa_Task+0x378>

        default:
            Debug_Print("Invalid LoRa Mode!\r\n");
 80015d0:	4809      	ldr	r0, [pc, #36]	@ (80015f8 <LoRa_Task+0x390>)
 80015d2:	f000 f813 	bl	80015fc <Debug_Print>
            HAL_Delay(1000);
 80015d6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015da:	f000 fd4f 	bl	800207c <HAL_Delay>
            break;
 80015de:	bf00      	nop
    }
}
 80015e0:	3760      	adds	r7, #96	@ 0x60
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	200000a9 	.word	0x200000a9
 80015ec:	08006648 	.word	0x08006648
 80015f0:	200000a8 	.word	0x200000a8
 80015f4:	0800665c 	.word	0x0800665c
 80015f8:	08006670 	.word	0x08006670

080015fc <Debug_Print>:
static void MX_SPI1_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_I2C2_Init(void);

/* USER CODE BEGIN 0 */
void Debug_Print(char *msg) {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f7fe fda1 	bl	800014c <strlen>
 800160a:	4603      	mov	r3, r0
 800160c:	b29a      	uxth	r2, r3
 800160e:	f04f 33ff 	mov.w	r3, #4294967295
 8001612:	6879      	ldr	r1, [r7, #4]
 8001614:	4803      	ldr	r0, [pc, #12]	@ (8001624 <Debug_Print+0x28>)
 8001616:	f004 f866 	bl	80056e6 <HAL_UART_Transmit>
}
 800161a:	bf00      	nop
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	20000188 	.word	0x20000188

08001628 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 8001628:	b580      	push	{r7, lr}
 800162a:	b090      	sub	sp, #64	@ 0x40
 800162c:	af02      	add	r7, sp, #8

  /* MCU Configuration */
  HAL_Init();
 800162e:	f000 fcc3 	bl	8001fb8 <HAL_Init>
  SystemClock_Config();
 8001632:	f000 f871 	bl	8001718 <SystemClock_Config>

  MX_GPIO_Init();
 8001636:	f000 f995 	bl	8001964 <MX_GPIO_Init>
  MX_ADC1_Init();
 800163a:	f000 f8c7 	bl	80017cc <MX_ADC1_Init>
//  MX_RTC_Init(); // RTC is commented out in original, keeping it that way
  MX_SPI1_Init();
 800163e:	f000 f931 	bl	80018a4 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001642:	f000 f965 	bl	8001910 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 8001646:	f000 f8ff 	bl	8001848 <MX_I2C2_Init>

  /* USER CODE BEGIN 2 */
  lcd_init();
 800164a:	f7ff fbc4 	bl	8000dd6 <lcd_init>
  ADC_Init(&hadc1);
 800164e:	482a      	ldr	r0, [pc, #168]	@ (80016f8 <main+0xd0>)
 8001650:	f7ff f9f2 	bl	8000a38 <ADC_Init>
  LoRa_Init(); // Initialize LoRa module
 8001654:	f7ff fd24 	bl	80010a0 <LoRa_Init>

  Debug_Print("System Initialized\r\n");
 8001658:	4828      	ldr	r0, [pc, #160]	@ (80016fc <main+0xd4>)
 800165a:	f7ff ffcf 	bl	80015fc <Debug_Print>
  uint8_t modem = LoRa_ReadReg(0x1D);
 800165e:	201d      	movs	r0, #29
 8001660:	f7ff fc34 	bl	8000ecc <LoRa_ReadReg>
 8001664:	4603      	mov	r3, r0
 8001666:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint8_t modem2 = LoRa_ReadReg(0x1E);
 800166a:	201e      	movs	r0, #30
 800166c:	f7ff fc2e 	bl	8000ecc <LoRa_ReadReg>
 8001670:	4603      	mov	r3, r0
 8001672:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  char dbg[50];
  sprintf(dbg, "ModemCfg1=0x%02X, ModemCfg2=0x%02X\r\n", modem, modem2);
 8001676:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800167a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800167e:	1d38      	adds	r0, r7, #4
 8001680:	491f      	ldr	r1, [pc, #124]	@ (8001700 <main+0xd8>)
 8001682:	f004 fa05 	bl	8005a90 <siprintf>
  Debug_Print(dbg);
 8001686:	1d3b      	adds	r3, r7, #4
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff ffb7 	bl	80015fc <Debug_Print>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* Infinite loop */
  while (1) {
      LoRa_Task(); // Call the LoRa task to handle communication
 800168e:	f7ff fdeb 	bl	8001268 <LoRa_Task>
      Get_Time();
 8001692:	f000 fa2d 	bl	8001af0 <Get_Time>
      ADC_ReadAllChannels(&hadc1, &adcData);
 8001696:	491b      	ldr	r1, [pc, #108]	@ (8001704 <main+0xdc>)
 8001698:	4817      	ldr	r0, [pc, #92]	@ (80016f8 <main+0xd0>)
 800169a:	f7ff f9dd 	bl	8000a58 <ADC_ReadAllChannels>
      // === Display RTC (remains unchanged) ===

      sprintf(lcdBuffer, "%02d:%02d:%02d", time.hour, time.minutes, time.seconds);
 800169e:	4b1a      	ldr	r3, [pc, #104]	@ (8001708 <main+0xe0>)
 80016a0:	789b      	ldrb	r3, [r3, #2]
 80016a2:	461a      	mov	r2, r3
 80016a4:	4b18      	ldr	r3, [pc, #96]	@ (8001708 <main+0xe0>)
 80016a6:	785b      	ldrb	r3, [r3, #1]
 80016a8:	4619      	mov	r1, r3
 80016aa:	4b17      	ldr	r3, [pc, #92]	@ (8001708 <main+0xe0>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	9300      	str	r3, [sp, #0]
 80016b0:	460b      	mov	r3, r1
 80016b2:	4916      	ldr	r1, [pc, #88]	@ (800170c <main+0xe4>)
 80016b4:	4816      	ldr	r0, [pc, #88]	@ (8001710 <main+0xe8>)
 80016b6:	f004 f9eb 	bl	8005a90 <siprintf>
      lcd_put_cur(0, 0);
 80016ba:	2100      	movs	r1, #0
 80016bc:	2000      	movs	r0, #0
 80016be:	f7ff fb6b 	bl	8000d98 <lcd_put_cur>
      lcd_send_string(lcdBuffer);
 80016c2:	4813      	ldr	r0, [pc, #76]	@ (8001710 <main+0xe8>)
 80016c4:	f7ff fbc1 	bl	8000e4a <lcd_send_string>

      sprintf(lcdBuffer, "%02d-%02d-20%02d", time.dayofmonth, time.month, time.year);
 80016c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001708 <main+0xe0>)
 80016ca:	791b      	ldrb	r3, [r3, #4]
 80016cc:	461a      	mov	r2, r3
 80016ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001708 <main+0xe0>)
 80016d0:	795b      	ldrb	r3, [r3, #5]
 80016d2:	4619      	mov	r1, r3
 80016d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001708 <main+0xe0>)
 80016d6:	799b      	ldrb	r3, [r3, #6]
 80016d8:	9300      	str	r3, [sp, #0]
 80016da:	460b      	mov	r3, r1
 80016dc:	490d      	ldr	r1, [pc, #52]	@ (8001714 <main+0xec>)
 80016de:	480c      	ldr	r0, [pc, #48]	@ (8001710 <main+0xe8>)
 80016e0:	f004 f9d6 	bl	8005a90 <siprintf>
      lcd_put_cur(1, 0);
 80016e4:	2100      	movs	r1, #0
 80016e6:	2001      	movs	r0, #1
 80016e8:	f7ff fb56 	bl	8000d98 <lcd_put_cur>
      lcd_send_string(lcdBuffer);
 80016ec:	4808      	ldr	r0, [pc, #32]	@ (8001710 <main+0xe8>)
 80016ee:	f7ff fbac 	bl	8000e4a <lcd_send_string>
      LoRa_Task(); // Call the LoRa task to handle communication
 80016f2:	bf00      	nop
 80016f4:	e7cb      	b.n	800168e <main+0x66>
 80016f6:	bf00      	nop
 80016f8:	200000ac 	.word	0x200000ac
 80016fc:	08006694 	.word	0x08006694
 8001700:	080066ac 	.word	0x080066ac
 8001704:	200001e4 	.word	0x200001e4
 8001708:	2000021c 	.word	0x2000021c
 800170c:	080066d4 	.word	0x080066d4
 8001710:	200001d0 	.word	0x200001d0
 8001714:	080066e4 	.word	0x080066e4

08001718 <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void) {
 8001718:	b580      	push	{r7, lr}
 800171a:	b094      	sub	sp, #80	@ 0x50
 800171c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800171e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001722:	2228      	movs	r2, #40	@ 0x28
 8001724:	2100      	movs	r1, #0
 8001726:	4618      	mov	r0, r3
 8001728:	f004 f9d4 	bl	8005ad4 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800172c:	f107 0314 	add.w	r3, r7, #20
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	60da      	str	r2, [r3, #12]
 800173a:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800173c:	1d3b      	adds	r3, r7, #4
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
 8001742:	605a      	str	r2, [r3, #4]
 8001744:	609a      	str	r2, [r3, #8]
 8001746:	60da      	str	r2, [r3, #12]

    // Use HSI (8 MHz internal) with PLL
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001748:	2302      	movs	r3, #2
 800174a:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800174c:	2301      	movs	r3, #1
 800174e:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001750:	2310      	movs	r3, #16
 8001752:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001754:	2302      	movs	r3, #2
 8001756:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2; // HSI/2 = 4 MHz
 8001758:	2300      	movs	r3, #0
 800175a:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;             // 4*16 = 64 MHz
 800175c:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001760:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { Error_Handler(); }
 8001762:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001766:	4618      	mov	r0, r3
 8001768:	f002 fc5c 	bl	8004024 <HAL_RCC_OscConfig>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <SystemClock_Config+0x5e>
 8001772:	f000 f99f 	bl	8001ab4 <Error_Handler>

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001776:	230f      	movs	r3, #15
 8001778:	617b      	str	r3, [r7, #20]
                                | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; // Updated line
 800177a:	2302      	movs	r3, #2
 800177c:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800177e:	2300      	movs	r3, #0
 8001780:	61fb      	str	r3, [r7, #28]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001782:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001786:	623b      	str	r3, [r7, #32]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001788:	2300      	movs	r3, #0
 800178a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) { Error_Handler(); }
 800178c:	f107 0314 	add.w	r3, r7, #20
 8001790:	2102      	movs	r1, #2
 8001792:	4618      	mov	r0, r3
 8001794:	f002 fec8 	bl	8004528 <HAL_RCC_ClockConfig>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <SystemClock_Config+0x8a>
 800179e:	f000 f989 	bl	8001ab4 <Error_Handler>

    // Use LSI (internal ~40 kHz) for RTC, and HSI/6 for ADC
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_ADC;
 80017a2:	2303      	movs	r3, #3
 80017a4:	607b      	str	r3, [r7, #4]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80017a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017aa:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80017ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80017b0:	60fb      	str	r3, [r7, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) { Error_Handler(); }
 80017b2:	1d3b      	adds	r3, r7, #4
 80017b4:	4618      	mov	r0, r3
 80017b6:	f003 f845 	bl	8004844 <HAL_RCCEx_PeriphCLKConfig>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <SystemClock_Config+0xac>
 80017c0:	f000 f978 	bl	8001ab4 <Error_Handler>
}
 80017c4:	bf00      	nop
 80017c6:	3750      	adds	r7, #80	@ 0x50
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017d2:	1d3b      	adds	r3, r7, #4
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80017dc:	4b18      	ldr	r3, [pc, #96]	@ (8001840 <MX_ADC1_Init+0x74>)
 80017de:	4a19      	ldr	r2, [pc, #100]	@ (8001844 <MX_ADC1_Init+0x78>)
 80017e0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80017e2:	4b17      	ldr	r3, [pc, #92]	@ (8001840 <MX_ADC1_Init+0x74>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80017e8:	4b15      	ldr	r3, [pc, #84]	@ (8001840 <MX_ADC1_Init+0x74>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017ee:	4b14      	ldr	r3, [pc, #80]	@ (8001840 <MX_ADC1_Init+0x74>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017f4:	4b12      	ldr	r3, [pc, #72]	@ (8001840 <MX_ADC1_Init+0x74>)
 80017f6:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80017fa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017fc:	4b10      	ldr	r3, [pc, #64]	@ (8001840 <MX_ADC1_Init+0x74>)
 80017fe:	2200      	movs	r2, #0
 8001800:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001802:	4b0f      	ldr	r3, [pc, #60]	@ (8001840 <MX_ADC1_Init+0x74>)
 8001804:	2201      	movs	r2, #1
 8001806:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001808:	480d      	ldr	r0, [pc, #52]	@ (8001840 <MX_ADC1_Init+0x74>)
 800180a:	f000 fc5b 	bl	80020c4 <HAL_ADC_Init>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001814:	f000 f94e 	bl	8001ab4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001818:	2300      	movs	r3, #0
 800181a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800181c:	2301      	movs	r3, #1
 800181e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001820:	2300      	movs	r3, #0
 8001822:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001824:	1d3b      	adds	r3, r7, #4
 8001826:	4619      	mov	r1, r3
 8001828:	4805      	ldr	r0, [pc, #20]	@ (8001840 <MX_ADC1_Init+0x74>)
 800182a:	f000 fee3 	bl	80025f4 <HAL_ADC_ConfigChannel>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001834:	f000 f93e 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001838:	bf00      	nop
 800183a:	3710      	adds	r7, #16
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	200000ac 	.word	0x200000ac
 8001844:	40012400 	.word	0x40012400

08001848 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800184c:	4b12      	ldr	r3, [pc, #72]	@ (8001898 <MX_I2C2_Init+0x50>)
 800184e:	4a13      	ldr	r2, [pc, #76]	@ (800189c <MX_I2C2_Init+0x54>)
 8001850:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001852:	4b11      	ldr	r3, [pc, #68]	@ (8001898 <MX_I2C2_Init+0x50>)
 8001854:	4a12      	ldr	r2, [pc, #72]	@ (80018a0 <MX_I2C2_Init+0x58>)
 8001856:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001858:	4b0f      	ldr	r3, [pc, #60]	@ (8001898 <MX_I2C2_Init+0x50>)
 800185a:	2200      	movs	r2, #0
 800185c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800185e:	4b0e      	ldr	r3, [pc, #56]	@ (8001898 <MX_I2C2_Init+0x50>)
 8001860:	2200      	movs	r2, #0
 8001862:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001864:	4b0c      	ldr	r3, [pc, #48]	@ (8001898 <MX_I2C2_Init+0x50>)
 8001866:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800186a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800186c:	4b0a      	ldr	r3, [pc, #40]	@ (8001898 <MX_I2C2_Init+0x50>)
 800186e:	2200      	movs	r2, #0
 8001870:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001872:	4b09      	ldr	r3, [pc, #36]	@ (8001898 <MX_I2C2_Init+0x50>)
 8001874:	2200      	movs	r2, #0
 8001876:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001878:	4b07      	ldr	r3, [pc, #28]	@ (8001898 <MX_I2C2_Init+0x50>)
 800187a:	2200      	movs	r2, #0
 800187c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800187e:	4b06      	ldr	r3, [pc, #24]	@ (8001898 <MX_I2C2_Init+0x50>)
 8001880:	2200      	movs	r2, #0
 8001882:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001884:	4804      	ldr	r0, [pc, #16]	@ (8001898 <MX_I2C2_Init+0x50>)
 8001886:	f001 fb77 	bl	8002f78 <HAL_I2C_Init>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001890:	f000 f910 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001894:	bf00      	nop
 8001896:	bd80      	pop	{r7, pc}
 8001898:	200000dc 	.word	0x200000dc
 800189c:	40005800 	.word	0x40005800
 80018a0:	000186a0 	.word	0x000186a0

080018a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80018a8:	4b17      	ldr	r3, [pc, #92]	@ (8001908 <MX_SPI1_Init+0x64>)
 80018aa:	4a18      	ldr	r2, [pc, #96]	@ (800190c <MX_SPI1_Init+0x68>)
 80018ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018ae:	4b16      	ldr	r3, [pc, #88]	@ (8001908 <MX_SPI1_Init+0x64>)
 80018b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018b6:	4b14      	ldr	r3, [pc, #80]	@ (8001908 <MX_SPI1_Init+0x64>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018bc:	4b12      	ldr	r3, [pc, #72]	@ (8001908 <MX_SPI1_Init+0x64>)
 80018be:	2200      	movs	r2, #0
 80018c0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018c2:	4b11      	ldr	r3, [pc, #68]	@ (8001908 <MX_SPI1_Init+0x64>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001908 <MX_SPI1_Init+0x64>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001908 <MX_SPI1_Init+0x64>)
 80018d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018d4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80018d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001908 <MX_SPI1_Init+0x64>)
 80018d8:	2218      	movs	r2, #24
 80018da:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001908 <MX_SPI1_Init+0x64>)
 80018de:	2200      	movs	r2, #0
 80018e0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018e2:	4b09      	ldr	r3, [pc, #36]	@ (8001908 <MX_SPI1_Init+0x64>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018e8:	4b07      	ldr	r3, [pc, #28]	@ (8001908 <MX_SPI1_Init+0x64>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80018ee:	4b06      	ldr	r3, [pc, #24]	@ (8001908 <MX_SPI1_Init+0x64>)
 80018f0:	220a      	movs	r2, #10
 80018f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018f4:	4804      	ldr	r0, [pc, #16]	@ (8001908 <MX_SPI1_Init+0x64>)
 80018f6:	f003 f911 	bl	8004b1c <HAL_SPI_Init>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001900:	f000 f8d8 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001904:	bf00      	nop
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20000130 	.word	0x20000130
 800190c:	40013000 	.word	0x40013000

08001910 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001914:	4b11      	ldr	r3, [pc, #68]	@ (800195c <MX_USART1_UART_Init+0x4c>)
 8001916:	4a12      	ldr	r2, [pc, #72]	@ (8001960 <MX_USART1_UART_Init+0x50>)
 8001918:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800191a:	4b10      	ldr	r3, [pc, #64]	@ (800195c <MX_USART1_UART_Init+0x4c>)
 800191c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001920:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001922:	4b0e      	ldr	r3, [pc, #56]	@ (800195c <MX_USART1_UART_Init+0x4c>)
 8001924:	2200      	movs	r2, #0
 8001926:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001928:	4b0c      	ldr	r3, [pc, #48]	@ (800195c <MX_USART1_UART_Init+0x4c>)
 800192a:	2200      	movs	r2, #0
 800192c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800192e:	4b0b      	ldr	r3, [pc, #44]	@ (800195c <MX_USART1_UART_Init+0x4c>)
 8001930:	2200      	movs	r2, #0
 8001932:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001934:	4b09      	ldr	r3, [pc, #36]	@ (800195c <MX_USART1_UART_Init+0x4c>)
 8001936:	220c      	movs	r2, #12
 8001938:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800193a:	4b08      	ldr	r3, [pc, #32]	@ (800195c <MX_USART1_UART_Init+0x4c>)
 800193c:	2200      	movs	r2, #0
 800193e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001940:	4b06      	ldr	r3, [pc, #24]	@ (800195c <MX_USART1_UART_Init+0x4c>)
 8001942:	2200      	movs	r2, #0
 8001944:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001946:	4805      	ldr	r0, [pc, #20]	@ (800195c <MX_USART1_UART_Init+0x4c>)
 8001948:	f003 fe7d 	bl	8005646 <HAL_UART_Init>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001952:	f000 f8af 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001956:	bf00      	nop
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	20000188 	.word	0x20000188
 8001960:	40013800 	.word	0x40013800

08001964 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b088      	sub	sp, #32
 8001968:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196a:	f107 0310 	add.w	r3, r7, #16
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	605a      	str	r2, [r3, #4]
 8001974:	609a      	str	r2, [r3, #8]
 8001976:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001978:	4b4a      	ldr	r3, [pc, #296]	@ (8001aa4 <MX_GPIO_Init+0x140>)
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	4a49      	ldr	r2, [pc, #292]	@ (8001aa4 <MX_GPIO_Init+0x140>)
 800197e:	f043 0310 	orr.w	r3, r3, #16
 8001982:	6193      	str	r3, [r2, #24]
 8001984:	4b47      	ldr	r3, [pc, #284]	@ (8001aa4 <MX_GPIO_Init+0x140>)
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	f003 0310 	and.w	r3, r3, #16
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001990:	4b44      	ldr	r3, [pc, #272]	@ (8001aa4 <MX_GPIO_Init+0x140>)
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	4a43      	ldr	r2, [pc, #268]	@ (8001aa4 <MX_GPIO_Init+0x140>)
 8001996:	f043 0320 	orr.w	r3, r3, #32
 800199a:	6193      	str	r3, [r2, #24]
 800199c:	4b41      	ldr	r3, [pc, #260]	@ (8001aa4 <MX_GPIO_Init+0x140>)
 800199e:	699b      	ldr	r3, [r3, #24]
 80019a0:	f003 0320 	and.w	r3, r3, #32
 80019a4:	60bb      	str	r3, [r7, #8]
 80019a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a8:	4b3e      	ldr	r3, [pc, #248]	@ (8001aa4 <MX_GPIO_Init+0x140>)
 80019aa:	699b      	ldr	r3, [r3, #24]
 80019ac:	4a3d      	ldr	r2, [pc, #244]	@ (8001aa4 <MX_GPIO_Init+0x140>)
 80019ae:	f043 0304 	orr.w	r3, r3, #4
 80019b2:	6193      	str	r3, [r2, #24]
 80019b4:	4b3b      	ldr	r3, [pc, #236]	@ (8001aa4 <MX_GPIO_Init+0x140>)
 80019b6:	699b      	ldr	r3, [r3, #24]
 80019b8:	f003 0304 	and.w	r3, r3, #4
 80019bc:	607b      	str	r3, [r7, #4]
 80019be:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c0:	4b38      	ldr	r3, [pc, #224]	@ (8001aa4 <MX_GPIO_Init+0x140>)
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	4a37      	ldr	r2, [pc, #220]	@ (8001aa4 <MX_GPIO_Init+0x140>)
 80019c6:	f043 0308 	orr.w	r3, r3, #8
 80019ca:	6193      	str	r3, [r2, #24]
 80019cc:	4b35      	ldr	r3, [pc, #212]	@ (8001aa4 <MX_GPIO_Init+0x140>)
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	f003 0308 	and.w	r3, r3, #8
 80019d4:	603b      	str	r3, [r7, #0]
 80019d6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80019d8:	2201      	movs	r2, #1
 80019da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019de:	4832      	ldr	r0, [pc, #200]	@ (8001aa8 <MX_GPIO_Init+0x144>)
 80019e0:	f001 fab2 	bl	8002f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Relay1_Pin|Relay2_Pin|Relay3_Pin|SWITCH4_Pin
 80019e4:	2200      	movs	r2, #0
 80019e6:	f248 0147 	movw	r1, #32839	@ 0x8047
 80019ea:	4830      	ldr	r0, [pc, #192]	@ (8001aac <MX_GPIO_Init+0x148>)
 80019ec:	f001 faac 	bl	8002f48 <HAL_GPIO_WritePin>
                          |LORA_STATUS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_SET);
 80019f0:	2201      	movs	r2, #1
 80019f2:	f44f 51c8 	mov.w	r1, #6400	@ 0x1900
 80019f6:	482e      	ldr	r0, [pc, #184]	@ (8001ab0 <MX_GPIO_Init+0x14c>)
 80019f8:	f001 faa6 	bl	8002f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_SELECT_GPIO_Port, LORA_SELECT_Pin, GPIO_PIN_RESET);
 80019fc:	2200      	movs	r2, #0
 80019fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a02:	482b      	ldr	r0, [pc, #172]	@ (8001ab0 <MX_GPIO_Init+0x14c>)
 8001a04:	f001 faa0 	bl	8002f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED4_Pin|LED5_Pin, GPIO_PIN_SET);
 8001a08:	2201      	movs	r2, #1
 8001a0a:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001a0e:	4827      	ldr	r0, [pc, #156]	@ (8001aac <MX_GPIO_Init+0x148>)
 8001a10:	f001 fa9a 	bl	8002f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001a14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a22:	2302      	movs	r3, #2
 8001a24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a26:	f107 0310 	add.w	r3, r7, #16
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	481e      	ldr	r0, [pc, #120]	@ (8001aa8 <MX_GPIO_Init+0x144>)
 8001a2e:	f001 f907 	bl	8002c40 <HAL_GPIO_Init>

  /*Configure GPIO pins : AC_voltage_Pin AC_current_Pin */
  GPIO_InitStruct.Pin = AC_voltage_Pin|AC_current_Pin;
 8001a32:	23c0      	movs	r3, #192	@ 0xc0
 8001a34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a36:	2303      	movs	r3, #3
 8001a38:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a3a:	f107 0310 	add.w	r3, r7, #16
 8001a3e:	4619      	mov	r1, r3
 8001a40:	481b      	ldr	r0, [pc, #108]	@ (8001ab0 <MX_GPIO_Init+0x14c>)
 8001a42:	f001 f8fd 	bl	8002c40 <HAL_GPIO_Init>

  /*Configure GPIO pins : Relay1_Pin Relay2_Pin Relay3_Pin SWITCH4_Pin
                           LORA_STATUS_Pin LED4_Pin LED5_Pin */
  GPIO_InitStruct.Pin = Relay1_Pin|Relay2_Pin|Relay3_Pin|SWITCH4_Pin
 8001a46:	f248 3347 	movw	r3, #33607	@ 0x8347
 8001a4a:	613b      	str	r3, [r7, #16]
                          |LORA_STATUS_Pin|LED4_Pin|LED5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a50:	2300      	movs	r3, #0
 8001a52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a54:	2302      	movs	r3, #2
 8001a56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a58:	f107 0310 	add.w	r3, r7, #16
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4813      	ldr	r0, [pc, #76]	@ (8001aac <MX_GPIO_Init+0x148>)
 8001a60:	f001 f8ee 	bl	8002c40 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWITCH1_Pin SWITCH2_Pin SWITCH3_Pin RF_DATA_Pin */
  GPIO_InitStruct.Pin = SWITCH1_Pin|SWITCH2_Pin|SWITCH3_Pin|RF_DATA_Pin;
 8001a64:	f44f 43e1 	mov.w	r3, #28800	@ 0x7080
 8001a68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a72:	f107 0310 	add.w	r3, r7, #16
 8001a76:	4619      	mov	r1, r3
 8001a78:	480c      	ldr	r0, [pc, #48]	@ (8001aac <MX_GPIO_Init+0x148>)
 8001a7a:	f001 f8e1 	bl	8002c40 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LORA_SELECT_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LORA_SELECT_Pin;
 8001a7e:	f44f 4319 	mov.w	r3, #39168	@ 0x9900
 8001a82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a84:	2301      	movs	r3, #1
 8001a86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a90:	f107 0310 	add.w	r3, r7, #16
 8001a94:	4619      	mov	r1, r3
 8001a96:	4806      	ldr	r0, [pc, #24]	@ (8001ab0 <MX_GPIO_Init+0x14c>)
 8001a98:	f001 f8d2 	bl	8002c40 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a9c:	bf00      	nop
 8001a9e:	3720      	adds	r7, #32
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40021000 	.word	0x40021000
 8001aa8:	40011000 	.word	0x40011000
 8001aac:	40010c00 	.word	0x40010c00
 8001ab0:	40010800 	.word	0x40010800

08001ab4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ab8:	b672      	cpsid	i
}
 8001aba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001abc:	bf00      	nop
 8001abe:	e7fd      	b.n	8001abc <Error_Handler+0x8>

08001ac0 <bcdToDec>:
  * @brief Converts a Binary Coded Decimal (BCD) number to a normal decimal number.
  * @param val: The BCD value to convert.
  * @retval The decimal representation of the value.
  */
int bcdToDec(uint8_t val)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	71fb      	strb	r3, [r7, #7]
  return (int)( (val/16*10) + (val%16) );
 8001aca:	79fb      	ldrb	r3, [r7, #7]
 8001acc:	091b      	lsrs	r3, r3, #4
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	4413      	add	r3, r2
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	461a      	mov	r2, r3
 8001adc:	79fb      	ldrb	r3, [r7, #7]
 8001ade:	f003 030f 	and.w	r3, r3, #15
 8001ae2:	4413      	add	r3, r2
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bc80      	pop	{r7}
 8001aec:	4770      	bx	lr
	...

08001af0 <Get_Time>:
  *        The read values are stored in the global 'time' structure.
  * @param None
  * @retval None
  */
void Get_Time (void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b086      	sub	sp, #24
 8001af4:	af04      	add	r7, sp, #16
	uint8_t get_time[7];
	// Read 7 bytes starting from address 0x00 (seconds register)
	HAL_I2C_Mem_Read(&hi2c2, DS3231_ADDRESS, 0x00, 1, get_time, 7, 1000);
 8001af6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001afa:	9302      	str	r3, [sp, #8]
 8001afc:	2307      	movs	r3, #7
 8001afe:	9301      	str	r3, [sp, #4]
 8001b00:	463b      	mov	r3, r7
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	2301      	movs	r3, #1
 8001b06:	2200      	movs	r2, #0
 8001b08:	21d0      	movs	r1, #208	@ 0xd0
 8001b0a:	481f      	ldr	r0, [pc, #124]	@ (8001b88 <Get_Time+0x98>)
 8001b0c:	f001 fc76 	bl	80033fc <HAL_I2C_Mem_Read>
	time.seconds = bcdToDec(get_time[0]);
 8001b10:	783b      	ldrb	r3, [r7, #0]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff ffd4 	bl	8001ac0 <bcdToDec>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	b2da      	uxtb	r2, r3
 8001b1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001b8c <Get_Time+0x9c>)
 8001b1e:	701a      	strb	r2, [r3, #0]
	time.minutes = bcdToDec(get_time[1]);
 8001b20:	787b      	ldrb	r3, [r7, #1]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7ff ffcc 	bl	8001ac0 <bcdToDec>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	b2da      	uxtb	r2, r3
 8001b2c:	4b17      	ldr	r3, [pc, #92]	@ (8001b8c <Get_Time+0x9c>)
 8001b2e:	705a      	strb	r2, [r3, #1]
	time.hour = bcdToDec(get_time[2]);
 8001b30:	78bb      	ldrb	r3, [r7, #2]
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7ff ffc4 	bl	8001ac0 <bcdToDec>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	b2da      	uxtb	r2, r3
 8001b3c:	4b13      	ldr	r3, [pc, #76]	@ (8001b8c <Get_Time+0x9c>)
 8001b3e:	709a      	strb	r2, [r3, #2]
	time.dayofweek = bcdToDec(get_time[3]);
 8001b40:	78fb      	ldrb	r3, [r7, #3]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7ff ffbc 	bl	8001ac0 <bcdToDec>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	b2da      	uxtb	r2, r3
 8001b4c:	4b0f      	ldr	r3, [pc, #60]	@ (8001b8c <Get_Time+0x9c>)
 8001b4e:	70da      	strb	r2, [r3, #3]
	time.dayofmonth = bcdToDec(get_time[4]);
 8001b50:	793b      	ldrb	r3, [r7, #4]
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7ff ffb4 	bl	8001ac0 <bcdToDec>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	b2da      	uxtb	r2, r3
 8001b5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b8c <Get_Time+0x9c>)
 8001b5e:	711a      	strb	r2, [r3, #4]
	time.month = bcdToDec(get_time[5]);
 8001b60:	797b      	ldrb	r3, [r7, #5]
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7ff ffac 	bl	8001ac0 <bcdToDec>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	b2da      	uxtb	r2, r3
 8001b6c:	4b07      	ldr	r3, [pc, #28]	@ (8001b8c <Get_Time+0x9c>)
 8001b6e:	715a      	strb	r2, [r3, #5]
	time.year = bcdToDec(get_time[6]);
 8001b70:	79bb      	ldrb	r3, [r7, #6]
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7ff ffa4 	bl	8001ac0 <bcdToDec>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	b2da      	uxtb	r2, r3
 8001b7c:	4b03      	ldr	r3, [pc, #12]	@ (8001b8c <Get_Time+0x9c>)
 8001b7e:	719a      	strb	r2, [r3, #6]
}
 8001b80:	bf00      	nop
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	200000dc 	.word	0x200000dc
 8001b8c:	2000021c 	.word	0x2000021c

08001b90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b085      	sub	sp, #20
 8001b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b96:	4b15      	ldr	r3, [pc, #84]	@ (8001bec <HAL_MspInit+0x5c>)
 8001b98:	699b      	ldr	r3, [r3, #24]
 8001b9a:	4a14      	ldr	r2, [pc, #80]	@ (8001bec <HAL_MspInit+0x5c>)
 8001b9c:	f043 0301 	orr.w	r3, r3, #1
 8001ba0:	6193      	str	r3, [r2, #24]
 8001ba2:	4b12      	ldr	r3, [pc, #72]	@ (8001bec <HAL_MspInit+0x5c>)
 8001ba4:	699b      	ldr	r3, [r3, #24]
 8001ba6:	f003 0301 	and.w	r3, r3, #1
 8001baa:	60bb      	str	r3, [r7, #8]
 8001bac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bae:	4b0f      	ldr	r3, [pc, #60]	@ (8001bec <HAL_MspInit+0x5c>)
 8001bb0:	69db      	ldr	r3, [r3, #28]
 8001bb2:	4a0e      	ldr	r2, [pc, #56]	@ (8001bec <HAL_MspInit+0x5c>)
 8001bb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bb8:	61d3      	str	r3, [r2, #28]
 8001bba:	4b0c      	ldr	r3, [pc, #48]	@ (8001bec <HAL_MspInit+0x5c>)
 8001bbc:	69db      	ldr	r3, [r3, #28]
 8001bbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bc2:	607b      	str	r3, [r7, #4]
 8001bc4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf0 <HAL_MspInit+0x60>)
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	60fb      	str	r3, [r7, #12]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001bda:	60fb      	str	r3, [r7, #12]
 8001bdc:	4a04      	ldr	r2, [pc, #16]	@ (8001bf0 <HAL_MspInit+0x60>)
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001be2:	bf00      	nop
 8001be4:	3714      	adds	r7, #20
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bc80      	pop	{r7}
 8001bea:	4770      	bx	lr
 8001bec:	40021000 	.word	0x40021000
 8001bf0:	40010000 	.word	0x40010000

08001bf4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b088      	sub	sp, #32
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bfc:	f107 0310 	add.w	r3, r7, #16
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	605a      	str	r2, [r3, #4]
 8001c06:	609a      	str	r2, [r3, #8]
 8001c08:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a14      	ldr	r2, [pc, #80]	@ (8001c60 <HAL_ADC_MspInit+0x6c>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d121      	bne.n	8001c58 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c14:	4b13      	ldr	r3, [pc, #76]	@ (8001c64 <HAL_ADC_MspInit+0x70>)
 8001c16:	699b      	ldr	r3, [r3, #24]
 8001c18:	4a12      	ldr	r2, [pc, #72]	@ (8001c64 <HAL_ADC_MspInit+0x70>)
 8001c1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c1e:	6193      	str	r3, [r2, #24]
 8001c20:	4b10      	ldr	r3, [pc, #64]	@ (8001c64 <HAL_ADC_MspInit+0x70>)
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c28:	60fb      	str	r3, [r7, #12]
 8001c2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c2c:	4b0d      	ldr	r3, [pc, #52]	@ (8001c64 <HAL_ADC_MspInit+0x70>)
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	4a0c      	ldr	r2, [pc, #48]	@ (8001c64 <HAL_ADC_MspInit+0x70>)
 8001c32:	f043 0304 	orr.w	r3, r3, #4
 8001c36:	6193      	str	r3, [r2, #24]
 8001c38:	4b0a      	ldr	r3, [pc, #40]	@ (8001c64 <HAL_ADC_MspInit+0x70>)
 8001c3a:	699b      	ldr	r3, [r3, #24]
 8001c3c:	f003 0304 	and.w	r3, r3, #4
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001c44:	233f      	movs	r3, #63	@ 0x3f
 8001c46:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c4c:	f107 0310 	add.w	r3, r7, #16
 8001c50:	4619      	mov	r1, r3
 8001c52:	4805      	ldr	r0, [pc, #20]	@ (8001c68 <HAL_ADC_MspInit+0x74>)
 8001c54:	f000 fff4 	bl	8002c40 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001c58:	bf00      	nop
 8001c5a:	3720      	adds	r7, #32
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40012400 	.word	0x40012400
 8001c64:	40021000 	.word	0x40021000
 8001c68:	40010800 	.word	0x40010800

08001c6c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b088      	sub	sp, #32
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c74:	f107 0310 	add.w	r3, r7, #16
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	609a      	str	r2, [r3, #8]
 8001c80:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a16      	ldr	r2, [pc, #88]	@ (8001ce0 <HAL_I2C_MspInit+0x74>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d124      	bne.n	8001cd6 <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c8c:	4b15      	ldr	r3, [pc, #84]	@ (8001ce4 <HAL_I2C_MspInit+0x78>)
 8001c8e:	699b      	ldr	r3, [r3, #24]
 8001c90:	4a14      	ldr	r2, [pc, #80]	@ (8001ce4 <HAL_I2C_MspInit+0x78>)
 8001c92:	f043 0308 	orr.w	r3, r3, #8
 8001c96:	6193      	str	r3, [r2, #24]
 8001c98:	4b12      	ldr	r3, [pc, #72]	@ (8001ce4 <HAL_I2C_MspInit+0x78>)
 8001c9a:	699b      	ldr	r3, [r3, #24]
 8001c9c:	f003 0308 	and.w	r3, r3, #8
 8001ca0:	60fb      	str	r3, [r7, #12]
 8001ca2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001ca4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ca8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001caa:	2312      	movs	r3, #18
 8001cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cb2:	f107 0310 	add.w	r3, r7, #16
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	480b      	ldr	r0, [pc, #44]	@ (8001ce8 <HAL_I2C_MspInit+0x7c>)
 8001cba:	f000 ffc1 	bl	8002c40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001cbe:	4b09      	ldr	r3, [pc, #36]	@ (8001ce4 <HAL_I2C_MspInit+0x78>)
 8001cc0:	69db      	ldr	r3, [r3, #28]
 8001cc2:	4a08      	ldr	r2, [pc, #32]	@ (8001ce4 <HAL_I2C_MspInit+0x78>)
 8001cc4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001cc8:	61d3      	str	r3, [r2, #28]
 8001cca:	4b06      	ldr	r3, [pc, #24]	@ (8001ce4 <HAL_I2C_MspInit+0x78>)
 8001ccc:	69db      	ldr	r3, [r3, #28]
 8001cce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cd2:	60bb      	str	r3, [r7, #8]
 8001cd4:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001cd6:	bf00      	nop
 8001cd8:	3720      	adds	r7, #32
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40005800 	.word	0x40005800
 8001ce4:	40021000 	.word	0x40021000
 8001ce8:	40010c00 	.word	0x40010c00

08001cec <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b08a      	sub	sp, #40	@ 0x28
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf4:	f107 0314 	add.w	r3, r7, #20
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
 8001cfc:	605a      	str	r2, [r3, #4]
 8001cfe:	609a      	str	r2, [r3, #8]
 8001d00:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a22      	ldr	r2, [pc, #136]	@ (8001d90 <HAL_SPI_MspInit+0xa4>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d13d      	bne.n	8001d88 <HAL_SPI_MspInit+0x9c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d0c:	4b21      	ldr	r3, [pc, #132]	@ (8001d94 <HAL_SPI_MspInit+0xa8>)
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	4a20      	ldr	r2, [pc, #128]	@ (8001d94 <HAL_SPI_MspInit+0xa8>)
 8001d12:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d16:	6193      	str	r3, [r2, #24]
 8001d18:	4b1e      	ldr	r3, [pc, #120]	@ (8001d94 <HAL_SPI_MspInit+0xa8>)
 8001d1a:	699b      	ldr	r3, [r3, #24]
 8001d1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d20:	613b      	str	r3, [r7, #16]
 8001d22:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d24:	4b1b      	ldr	r3, [pc, #108]	@ (8001d94 <HAL_SPI_MspInit+0xa8>)
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	4a1a      	ldr	r2, [pc, #104]	@ (8001d94 <HAL_SPI_MspInit+0xa8>)
 8001d2a:	f043 0308 	orr.w	r3, r3, #8
 8001d2e:	6193      	str	r3, [r2, #24]
 8001d30:	4b18      	ldr	r3, [pc, #96]	@ (8001d94 <HAL_SPI_MspInit+0xa8>)
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	f003 0308 	and.w	r3, r3, #8
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001d3c:	2328      	movs	r3, #40	@ 0x28
 8001d3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d40:	2302      	movs	r3, #2
 8001d42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d44:	2303      	movs	r3, #3
 8001d46:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d48:	f107 0314 	add.w	r3, r7, #20
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4812      	ldr	r0, [pc, #72]	@ (8001d98 <HAL_SPI_MspInit+0xac>)
 8001d50:	f000 ff76 	bl	8002c40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001d54:	2310      	movs	r3, #16
 8001d56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d60:	f107 0314 	add.w	r3, r7, #20
 8001d64:	4619      	mov	r1, r3
 8001d66:	480c      	ldr	r0, [pc, #48]	@ (8001d98 <HAL_SPI_MspInit+0xac>)
 8001d68:	f000 ff6a 	bl	8002c40 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8001d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d9c <HAL_SPI_MspInit+0xb0>)
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d74:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001d78:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d7c:	f043 0301 	orr.w	r3, r3, #1
 8001d80:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d82:	4a06      	ldr	r2, [pc, #24]	@ (8001d9c <HAL_SPI_MspInit+0xb0>)
 8001d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d86:	6053      	str	r3, [r2, #4]

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001d88:	bf00      	nop
 8001d8a:	3728      	adds	r7, #40	@ 0x28
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	40013000 	.word	0x40013000
 8001d94:	40021000 	.word	0x40021000
 8001d98:	40010c00 	.word	0x40010c00
 8001d9c:	40010000 	.word	0x40010000

08001da0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b088      	sub	sp, #32
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da8:	f107 0310 	add.w	r3, r7, #16
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
 8001db2:	609a      	str	r2, [r3, #8]
 8001db4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a1c      	ldr	r2, [pc, #112]	@ (8001e2c <HAL_UART_MspInit+0x8c>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d131      	bne.n	8001e24 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001dc0:	4b1b      	ldr	r3, [pc, #108]	@ (8001e30 <HAL_UART_MspInit+0x90>)
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	4a1a      	ldr	r2, [pc, #104]	@ (8001e30 <HAL_UART_MspInit+0x90>)
 8001dc6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dca:	6193      	str	r3, [r2, #24]
 8001dcc:	4b18      	ldr	r3, [pc, #96]	@ (8001e30 <HAL_UART_MspInit+0x90>)
 8001dce:	699b      	ldr	r3, [r3, #24]
 8001dd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dd4:	60fb      	str	r3, [r7, #12]
 8001dd6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd8:	4b15      	ldr	r3, [pc, #84]	@ (8001e30 <HAL_UART_MspInit+0x90>)
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	4a14      	ldr	r2, [pc, #80]	@ (8001e30 <HAL_UART_MspInit+0x90>)
 8001dde:	f043 0304 	orr.w	r3, r3, #4
 8001de2:	6193      	str	r3, [r2, #24]
 8001de4:	4b12      	ldr	r3, [pc, #72]	@ (8001e30 <HAL_UART_MspInit+0x90>)
 8001de6:	699b      	ldr	r3, [r3, #24]
 8001de8:	f003 0304 	and.w	r3, r3, #4
 8001dec:	60bb      	str	r3, [r7, #8]
 8001dee:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001df0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001df4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df6:	2302      	movs	r3, #2
 8001df8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dfe:	f107 0310 	add.w	r3, r7, #16
 8001e02:	4619      	mov	r1, r3
 8001e04:	480b      	ldr	r0, [pc, #44]	@ (8001e34 <HAL_UART_MspInit+0x94>)
 8001e06:	f000 ff1b 	bl	8002c40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e10:	2300      	movs	r3, #0
 8001e12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e14:	2300      	movs	r3, #0
 8001e16:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e18:	f107 0310 	add.w	r3, r7, #16
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4805      	ldr	r0, [pc, #20]	@ (8001e34 <HAL_UART_MspInit+0x94>)
 8001e20:	f000 ff0e 	bl	8002c40 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001e24:	bf00      	nop
 8001e26:	3720      	adds	r7, #32
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	40013800 	.word	0x40013800
 8001e30:	40021000 	.word	0x40021000
 8001e34:	40010800 	.word	0x40010800

08001e38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e3c:	bf00      	nop
 8001e3e:	e7fd      	b.n	8001e3c <NMI_Handler+0x4>

08001e40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e44:	bf00      	nop
 8001e46:	e7fd      	b.n	8001e44 <HardFault_Handler+0x4>

08001e48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e4c:	bf00      	nop
 8001e4e:	e7fd      	b.n	8001e4c <MemManage_Handler+0x4>

08001e50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e54:	bf00      	nop
 8001e56:	e7fd      	b.n	8001e54 <BusFault_Handler+0x4>

08001e58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e5c:	bf00      	nop
 8001e5e:	e7fd      	b.n	8001e5c <UsageFault_Handler+0x4>

08001e60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e64:	bf00      	nop
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bc80      	pop	{r7}
 8001e6a:	4770      	bx	lr

08001e6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e70:	bf00      	nop
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bc80      	pop	{r7}
 8001e76:	4770      	bx	lr

08001e78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e7c:	bf00      	nop
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr

08001e84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e88:	f000 f8dc 	bl	8002044 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e8c:	bf00      	nop
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b086      	sub	sp, #24
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e98:	4a14      	ldr	r2, [pc, #80]	@ (8001eec <_sbrk+0x5c>)
 8001e9a:	4b15      	ldr	r3, [pc, #84]	@ (8001ef0 <_sbrk+0x60>)
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ea4:	4b13      	ldr	r3, [pc, #76]	@ (8001ef4 <_sbrk+0x64>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d102      	bne.n	8001eb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001eac:	4b11      	ldr	r3, [pc, #68]	@ (8001ef4 <_sbrk+0x64>)
 8001eae:	4a12      	ldr	r2, [pc, #72]	@ (8001ef8 <_sbrk+0x68>)
 8001eb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eb2:	4b10      	ldr	r3, [pc, #64]	@ (8001ef4 <_sbrk+0x64>)
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4413      	add	r3, r2
 8001eba:	693a      	ldr	r2, [r7, #16]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d207      	bcs.n	8001ed0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ec0:	f003 fe36 	bl	8005b30 <__errno>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	220c      	movs	r2, #12
 8001ec8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eca:	f04f 33ff 	mov.w	r3, #4294967295
 8001ece:	e009      	b.n	8001ee4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ed0:	4b08      	ldr	r3, [pc, #32]	@ (8001ef4 <_sbrk+0x64>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ed6:	4b07      	ldr	r3, [pc, #28]	@ (8001ef4 <_sbrk+0x64>)
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4413      	add	r3, r2
 8001ede:	4a05      	ldr	r2, [pc, #20]	@ (8001ef4 <_sbrk+0x64>)
 8001ee0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3718      	adds	r7, #24
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	20005000 	.word	0x20005000
 8001ef0:	00000400 	.word	0x00000400
 8001ef4:	20000224 	.word	0x20000224
 8001ef8:	20000378 	.word	0x20000378

08001efc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f00:	bf00      	nop
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bc80      	pop	{r7}
 8001f06:	4770      	bx	lr

08001f08 <UART_TransmitString>:
  * @param huart: Pointer to the UART handle (e.g., &huart1)
  * @param str: Pointer to the string to transmit
  * @retval None
  */
void UART_TransmitString(UART_HandleTypeDef *huart, const char *str)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	6039      	str	r1, [r7, #0]
    HAL_UART_Transmit(huart, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 8001f12:	6838      	ldr	r0, [r7, #0]
 8001f14:	f7fe f91a 	bl	800014c <strlen>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	b29a      	uxth	r2, r3
 8001f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f20:	6839      	ldr	r1, [r7, #0]
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f003 fbdf 	bl	80056e6 <HAL_UART_Transmit>
}
 8001f28:	bf00      	nop
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <UART_ReadDataPacket>:
  * @param data: Pointer to the data to be copied
  * @param size: Size of the data to be copied
  * @retval None
  */
void UART_ReadDataPacket(char *buffer, const char *data, size_t size)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	607a      	str	r2, [r7, #4]
    if (buffer != NULL && data != NULL && size > 0)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d00f      	beq.n	8001f62 <UART_ReadDataPacket+0x32>
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d00c      	beq.n	8001f62 <UART_ReadDataPacket+0x32>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d009      	beq.n	8001f62 <UART_ReadDataPacket+0x32>
    {
        strncpy(buffer, data, size);
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	68b9      	ldr	r1, [r7, #8]
 8001f52:	68f8      	ldr	r0, [r7, #12]
 8001f54:	f003 fdd8 	bl	8005b08 <strncpy>
        buffer[size] = '\0'; // Null-terminate the string
 8001f58:	68fa      	ldr	r2, [r7, #12]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	2200      	movs	r2, #0
 8001f60:	701a      	strb	r2, [r3, #0]
    }
}
 8001f62:	bf00      	nop
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
	...

08001f6c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f6c:	f7ff ffc6 	bl	8001efc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f70:	480b      	ldr	r0, [pc, #44]	@ (8001fa0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f72:	490c      	ldr	r1, [pc, #48]	@ (8001fa4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f74:	4a0c      	ldr	r2, [pc, #48]	@ (8001fa8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f78:	e002      	b.n	8001f80 <LoopCopyDataInit>

08001f7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f7e:	3304      	adds	r3, #4

08001f80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f84:	d3f9      	bcc.n	8001f7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f86:	4a09      	ldr	r2, [pc, #36]	@ (8001fac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f88:	4c09      	ldr	r4, [pc, #36]	@ (8001fb0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f8c:	e001      	b.n	8001f92 <LoopFillZerobss>

08001f8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f90:	3204      	adds	r2, #4

08001f92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f94:	d3fb      	bcc.n	8001f8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f96:	f003 fdd1 	bl	8005b3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f9a:	f7ff fb45 	bl	8001628 <main>
  bx lr
 8001f9e:	4770      	bx	lr
  ldr r0, =_sdata
 8001fa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fa4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001fa8:	080067d0 	.word	0x080067d0
  ldr r2, =_sbss
 8001fac:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001fb0:	20000374 	.word	0x20000374

08001fb4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fb4:	e7fe      	b.n	8001fb4 <ADC1_2_IRQHandler>
	...

08001fb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fbc:	4b08      	ldr	r3, [pc, #32]	@ (8001fe0 <HAL_Init+0x28>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a07      	ldr	r2, [pc, #28]	@ (8001fe0 <HAL_Init+0x28>)
 8001fc2:	f043 0310 	orr.w	r3, r3, #16
 8001fc6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fc8:	2003      	movs	r0, #3
 8001fca:	f000 fe05 	bl	8002bd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fce:	2000      	movs	r0, #0
 8001fd0:	f000 f808 	bl	8001fe4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fd4:	f7ff fddc 	bl	8001b90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fd8:	2300      	movs	r3, #0
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40022000 	.word	0x40022000

08001fe4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fec:	4b12      	ldr	r3, [pc, #72]	@ (8002038 <HAL_InitTick+0x54>)
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	4b12      	ldr	r3, [pc, #72]	@ (800203c <HAL_InitTick+0x58>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ffa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002002:	4618      	mov	r0, r3
 8002004:	f000 fe0f 	bl	8002c26 <HAL_SYSTICK_Config>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e00e      	b.n	8002030 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2b0f      	cmp	r3, #15
 8002016:	d80a      	bhi.n	800202e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002018:	2200      	movs	r2, #0
 800201a:	6879      	ldr	r1, [r7, #4]
 800201c:	f04f 30ff 	mov.w	r0, #4294967295
 8002020:	f000 fde5 	bl	8002bee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002024:	4a06      	ldr	r2, [pc, #24]	@ (8002040 <HAL_InitTick+0x5c>)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800202a:	2300      	movs	r3, #0
 800202c:	e000      	b.n	8002030 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
}
 8002030:	4618      	mov	r0, r3
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	20000004 	.word	0x20000004
 800203c:	2000000c 	.word	0x2000000c
 8002040:	20000008 	.word	0x20000008

08002044 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002048:	4b05      	ldr	r3, [pc, #20]	@ (8002060 <HAL_IncTick+0x1c>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	461a      	mov	r2, r3
 800204e:	4b05      	ldr	r3, [pc, #20]	@ (8002064 <HAL_IncTick+0x20>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4413      	add	r3, r2
 8002054:	4a03      	ldr	r2, [pc, #12]	@ (8002064 <HAL_IncTick+0x20>)
 8002056:	6013      	str	r3, [r2, #0]
}
 8002058:	bf00      	nop
 800205a:	46bd      	mov	sp, r7
 800205c:	bc80      	pop	{r7}
 800205e:	4770      	bx	lr
 8002060:	2000000c 	.word	0x2000000c
 8002064:	20000228 	.word	0x20000228

08002068 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  return uwTick;
 800206c:	4b02      	ldr	r3, [pc, #8]	@ (8002078 <HAL_GetTick+0x10>)
 800206e:	681b      	ldr	r3, [r3, #0]
}
 8002070:	4618      	mov	r0, r3
 8002072:	46bd      	mov	sp, r7
 8002074:	bc80      	pop	{r7}
 8002076:	4770      	bx	lr
 8002078:	20000228 	.word	0x20000228

0800207c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002084:	f7ff fff0 	bl	8002068 <HAL_GetTick>
 8002088:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002094:	d005      	beq.n	80020a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002096:	4b0a      	ldr	r3, [pc, #40]	@ (80020c0 <HAL_Delay+0x44>)
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	461a      	mov	r2, r3
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	4413      	add	r3, r2
 80020a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020a2:	bf00      	nop
 80020a4:	f7ff ffe0 	bl	8002068 <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	68fa      	ldr	r2, [r7, #12]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d8f7      	bhi.n	80020a4 <HAL_Delay+0x28>
  {
  }
}
 80020b4:	bf00      	nop
 80020b6:	bf00      	nop
 80020b8:	3710      	adds	r7, #16
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	2000000c 	.word	0x2000000c

080020c4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020cc:	2300      	movs	r3, #0
 80020ce:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80020d0:	2300      	movs	r3, #0
 80020d2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80020d4:	2300      	movs	r3, #0
 80020d6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80020d8:	2300      	movs	r3, #0
 80020da:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d101      	bne.n	80020e6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e0be      	b.n	8002264 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d109      	bne.n	8002108 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f7ff fd76 	bl	8001bf4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f000 fbc5 	bl	8002898 <ADC_ConversionStop_Disable>
 800210e:	4603      	mov	r3, r0
 8002110:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002116:	f003 0310 	and.w	r3, r3, #16
 800211a:	2b00      	cmp	r3, #0
 800211c:	f040 8099 	bne.w	8002252 <HAL_ADC_Init+0x18e>
 8002120:	7dfb      	ldrb	r3, [r7, #23]
 8002122:	2b00      	cmp	r3, #0
 8002124:	f040 8095 	bne.w	8002252 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800212c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002130:	f023 0302 	bic.w	r3, r3, #2
 8002134:	f043 0202 	orr.w	r2, r3, #2
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002144:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	7b1b      	ldrb	r3, [r3, #12]
 800214a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800214c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800214e:	68ba      	ldr	r2, [r7, #8]
 8002150:	4313      	orrs	r3, r2
 8002152:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800215c:	d003      	beq.n	8002166 <HAL_ADC_Init+0xa2>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	2b01      	cmp	r3, #1
 8002164:	d102      	bne.n	800216c <HAL_ADC_Init+0xa8>
 8002166:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800216a:	e000      	b.n	800216e <HAL_ADC_Init+0xaa>
 800216c:	2300      	movs	r3, #0
 800216e:	693a      	ldr	r2, [r7, #16]
 8002170:	4313      	orrs	r3, r2
 8002172:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	7d1b      	ldrb	r3, [r3, #20]
 8002178:	2b01      	cmp	r3, #1
 800217a:	d119      	bne.n	80021b0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	7b1b      	ldrb	r3, [r3, #12]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d109      	bne.n	8002198 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	699b      	ldr	r3, [r3, #24]
 8002188:	3b01      	subs	r3, #1
 800218a:	035a      	lsls	r2, r3, #13
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	4313      	orrs	r3, r2
 8002190:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002194:	613b      	str	r3, [r7, #16]
 8002196:	e00b      	b.n	80021b0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800219c:	f043 0220 	orr.w	r2, r3, #32
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021a8:	f043 0201 	orr.w	r2, r3, #1
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	430a      	orrs	r2, r1
 80021c2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	689a      	ldr	r2, [r3, #8]
 80021ca:	4b28      	ldr	r3, [pc, #160]	@ (800226c <HAL_ADC_Init+0x1a8>)
 80021cc:	4013      	ands	r3, r2
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	6812      	ldr	r2, [r2, #0]
 80021d2:	68b9      	ldr	r1, [r7, #8]
 80021d4:	430b      	orrs	r3, r1
 80021d6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021e0:	d003      	beq.n	80021ea <HAL_ADC_Init+0x126>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d104      	bne.n	80021f4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	691b      	ldr	r3, [r3, #16]
 80021ee:	3b01      	subs	r3, #1
 80021f0:	051b      	lsls	r3, r3, #20
 80021f2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021fa:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	68fa      	ldr	r2, [r7, #12]
 8002204:	430a      	orrs	r2, r1
 8002206:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	689a      	ldr	r2, [r3, #8]
 800220e:	4b18      	ldr	r3, [pc, #96]	@ (8002270 <HAL_ADC_Init+0x1ac>)
 8002210:	4013      	ands	r3, r2
 8002212:	68ba      	ldr	r2, [r7, #8]
 8002214:	429a      	cmp	r2, r3
 8002216:	d10b      	bne.n	8002230 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002222:	f023 0303 	bic.w	r3, r3, #3
 8002226:	f043 0201 	orr.w	r2, r3, #1
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800222e:	e018      	b.n	8002262 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002234:	f023 0312 	bic.w	r3, r3, #18
 8002238:	f043 0210 	orr.w	r2, r3, #16
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002244:	f043 0201 	orr.w	r2, r3, #1
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002250:	e007      	b.n	8002262 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002256:	f043 0210 	orr.w	r2, r3, #16
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002262:	7dfb      	ldrb	r3, [r7, #23]
}
 8002264:	4618      	mov	r0, r3
 8002266:	3718      	adds	r7, #24
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	ffe1f7fd 	.word	0xffe1f7fd
 8002270:	ff1f0efe 	.word	0xff1f0efe

08002274 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800227c:	2300      	movs	r3, #0
 800227e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002286:	2b01      	cmp	r3, #1
 8002288:	d101      	bne.n	800228e <HAL_ADC_Start+0x1a>
 800228a:	2302      	movs	r3, #2
 800228c:	e098      	b.n	80023c0 <HAL_ADC_Start+0x14c>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2201      	movs	r2, #1
 8002292:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	f000 faa4 	bl	80027e4 <ADC_Enable>
 800229c:	4603      	mov	r3, r0
 800229e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80022a0:	7bfb      	ldrb	r3, [r7, #15]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	f040 8087 	bne.w	80023b6 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022b0:	f023 0301 	bic.w	r3, r3, #1
 80022b4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a41      	ldr	r2, [pc, #260]	@ (80023c8 <HAL_ADC_Start+0x154>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d105      	bne.n	80022d2 <HAL_ADC_Start+0x5e>
 80022c6:	4b41      	ldr	r3, [pc, #260]	@ (80023cc <HAL_ADC_Start+0x158>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d115      	bne.n	80022fe <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d026      	beq.n	800233a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022f0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80022f4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022fc:	e01d      	b.n	800233a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002302:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a2f      	ldr	r2, [pc, #188]	@ (80023cc <HAL_ADC_Start+0x158>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d004      	beq.n	800231e <HAL_ADC_Start+0xaa>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a2b      	ldr	r2, [pc, #172]	@ (80023c8 <HAL_ADC_Start+0x154>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d10d      	bne.n	800233a <HAL_ADC_Start+0xc6>
 800231e:	4b2b      	ldr	r3, [pc, #172]	@ (80023cc <HAL_ADC_Start+0x158>)
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002326:	2b00      	cmp	r3, #0
 8002328:	d007      	beq.n	800233a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800232e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002332:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800233e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d006      	beq.n	8002354 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800234a:	f023 0206 	bic.w	r2, r3, #6
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002352:	e002      	b.n	800235a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f06f 0202 	mvn.w	r2, #2
 800236a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002376:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800237a:	d113      	bne.n	80023a4 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002380:	4a11      	ldr	r2, [pc, #68]	@ (80023c8 <HAL_ADC_Start+0x154>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d105      	bne.n	8002392 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002386:	4b11      	ldr	r3, [pc, #68]	@ (80023cc <HAL_ADC_Start+0x158>)
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800238e:	2b00      	cmp	r3, #0
 8002390:	d108      	bne.n	80023a4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	689a      	ldr	r2, [r3, #8]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80023a0:	609a      	str	r2, [r3, #8]
 80023a2:	e00c      	b.n	80023be <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	689a      	ldr	r2, [r3, #8]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80023b2:	609a      	str	r2, [r3, #8]
 80023b4:	e003      	b.n	80023be <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80023be:	7bfb      	ldrb	r3, [r7, #15]
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3710      	adds	r7, #16
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	40012800 	.word	0x40012800
 80023cc:	40012400 	.word	0x40012400

080023d0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80023d0:	b590      	push	{r4, r7, lr}
 80023d2:	b087      	sub	sp, #28
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80023da:	2300      	movs	r3, #0
 80023dc:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80023de:	2300      	movs	r3, #0
 80023e0:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80023e2:	2300      	movs	r3, #0
 80023e4:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80023e6:	f7ff fe3f 	bl	8002068 <HAL_GetTick>
 80023ea:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d00b      	beq.n	8002412 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023fe:	f043 0220 	orr.w	r2, r3, #32
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e0d3      	b.n	80025ba <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800241c:	2b00      	cmp	r3, #0
 800241e:	d131      	bne.n	8002484 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002426:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800242a:	2b00      	cmp	r3, #0
 800242c:	d12a      	bne.n	8002484 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800242e:	e021      	b.n	8002474 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002436:	d01d      	beq.n	8002474 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d007      	beq.n	800244e <HAL_ADC_PollForConversion+0x7e>
 800243e:	f7ff fe13 	bl	8002068 <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	683a      	ldr	r2, [r7, #0]
 800244a:	429a      	cmp	r2, r3
 800244c:	d212      	bcs.n	8002474 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0302 	and.w	r3, r3, #2
 8002458:	2b00      	cmp	r3, #0
 800245a:	d10b      	bne.n	8002474 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002460:	f043 0204 	orr.w	r2, r3, #4
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2200      	movs	r2, #0
 800246c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002470:	2303      	movs	r3, #3
 8002472:	e0a2      	b.n	80025ba <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0302 	and.w	r3, r3, #2
 800247e:	2b00      	cmp	r3, #0
 8002480:	d0d6      	beq.n	8002430 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002482:	e070      	b.n	8002566 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002484:	4b4f      	ldr	r3, [pc, #316]	@ (80025c4 <HAL_ADC_PollForConversion+0x1f4>)
 8002486:	681c      	ldr	r4, [r3, #0]
 8002488:	2002      	movs	r0, #2
 800248a:	f002 fa91 	bl	80049b0 <HAL_RCCEx_GetPeriphCLKFreq>
 800248e:	4603      	mov	r3, r0
 8002490:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	6919      	ldr	r1, [r3, #16]
 800249a:	4b4b      	ldr	r3, [pc, #300]	@ (80025c8 <HAL_ADC_PollForConversion+0x1f8>)
 800249c:	400b      	ands	r3, r1
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d118      	bne.n	80024d4 <HAL_ADC_PollForConversion+0x104>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	68d9      	ldr	r1, [r3, #12]
 80024a8:	4b48      	ldr	r3, [pc, #288]	@ (80025cc <HAL_ADC_PollForConversion+0x1fc>)
 80024aa:	400b      	ands	r3, r1
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d111      	bne.n	80024d4 <HAL_ADC_PollForConversion+0x104>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	6919      	ldr	r1, [r3, #16]
 80024b6:	4b46      	ldr	r3, [pc, #280]	@ (80025d0 <HAL_ADC_PollForConversion+0x200>)
 80024b8:	400b      	ands	r3, r1
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d108      	bne.n	80024d0 <HAL_ADC_PollForConversion+0x100>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68d9      	ldr	r1, [r3, #12]
 80024c4:	4b43      	ldr	r3, [pc, #268]	@ (80025d4 <HAL_ADC_PollForConversion+0x204>)
 80024c6:	400b      	ands	r3, r1
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d101      	bne.n	80024d0 <HAL_ADC_PollForConversion+0x100>
 80024cc:	2314      	movs	r3, #20
 80024ce:	e020      	b.n	8002512 <HAL_ADC_PollForConversion+0x142>
 80024d0:	2329      	movs	r3, #41	@ 0x29
 80024d2:	e01e      	b.n	8002512 <HAL_ADC_PollForConversion+0x142>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	6919      	ldr	r1, [r3, #16]
 80024da:	4b3d      	ldr	r3, [pc, #244]	@ (80025d0 <HAL_ADC_PollForConversion+0x200>)
 80024dc:	400b      	ands	r3, r1
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d106      	bne.n	80024f0 <HAL_ADC_PollForConversion+0x120>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	68d9      	ldr	r1, [r3, #12]
 80024e8:	4b3a      	ldr	r3, [pc, #232]	@ (80025d4 <HAL_ADC_PollForConversion+0x204>)
 80024ea:	400b      	ands	r3, r1
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d00d      	beq.n	800250c <HAL_ADC_PollForConversion+0x13c>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	6919      	ldr	r1, [r3, #16]
 80024f6:	4b38      	ldr	r3, [pc, #224]	@ (80025d8 <HAL_ADC_PollForConversion+0x208>)
 80024f8:	400b      	ands	r3, r1
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d108      	bne.n	8002510 <HAL_ADC_PollForConversion+0x140>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	68d9      	ldr	r1, [r3, #12]
 8002504:	4b34      	ldr	r3, [pc, #208]	@ (80025d8 <HAL_ADC_PollForConversion+0x208>)
 8002506:	400b      	ands	r3, r1
 8002508:	2b00      	cmp	r3, #0
 800250a:	d101      	bne.n	8002510 <HAL_ADC_PollForConversion+0x140>
 800250c:	2354      	movs	r3, #84	@ 0x54
 800250e:	e000      	b.n	8002512 <HAL_ADC_PollForConversion+0x142>
 8002510:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002512:	fb02 f303 	mul.w	r3, r2, r3
 8002516:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002518:	e021      	b.n	800255e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002520:	d01a      	beq.n	8002558 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d007      	beq.n	8002538 <HAL_ADC_PollForConversion+0x168>
 8002528:	f7ff fd9e 	bl	8002068 <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	683a      	ldr	r2, [r7, #0]
 8002534:	429a      	cmp	r2, r3
 8002536:	d20f      	bcs.n	8002558 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	693a      	ldr	r2, [r7, #16]
 800253c:	429a      	cmp	r2, r3
 800253e:	d90b      	bls.n	8002558 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002544:	f043 0204 	orr.w	r2, r3, #4
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002554:	2303      	movs	r3, #3
 8002556:	e030      	b.n	80025ba <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	3301      	adds	r3, #1
 800255c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	693a      	ldr	r2, [r7, #16]
 8002562:	429a      	cmp	r2, r3
 8002564:	d8d9      	bhi.n	800251a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f06f 0212 	mvn.w	r2, #18
 800256e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002574:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002586:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800258a:	d115      	bne.n	80025b8 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002590:	2b00      	cmp	r3, #0
 8002592:	d111      	bne.n	80025b8 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002598:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d105      	bne.n	80025b8 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b0:	f043 0201 	orr.w	r2, r3, #1
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	371c      	adds	r7, #28
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd90      	pop	{r4, r7, pc}
 80025c2:	bf00      	nop
 80025c4:	20000004 	.word	0x20000004
 80025c8:	24924924 	.word	0x24924924
 80025cc:	00924924 	.word	0x00924924
 80025d0:	12492492 	.word	0x12492492
 80025d4:	00492492 	.word	0x00492492
 80025d8:	00249249 	.word	0x00249249

080025dc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	370c      	adds	r7, #12
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bc80      	pop	{r7}
 80025f2:	4770      	bx	lr

080025f4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80025f4:	b480      	push	{r7}
 80025f6:	b085      	sub	sp, #20
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025fe:	2300      	movs	r3, #0
 8002600:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002602:	2300      	movs	r3, #0
 8002604:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800260c:	2b01      	cmp	r3, #1
 800260e:	d101      	bne.n	8002614 <HAL_ADC_ConfigChannel+0x20>
 8002610:	2302      	movs	r3, #2
 8002612:	e0dc      	b.n	80027ce <HAL_ADC_ConfigChannel+0x1da>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	2b06      	cmp	r3, #6
 8002622:	d81c      	bhi.n	800265e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	685a      	ldr	r2, [r3, #4]
 800262e:	4613      	mov	r3, r2
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	4413      	add	r3, r2
 8002634:	3b05      	subs	r3, #5
 8002636:	221f      	movs	r2, #31
 8002638:	fa02 f303 	lsl.w	r3, r2, r3
 800263c:	43db      	mvns	r3, r3
 800263e:	4019      	ands	r1, r3
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	6818      	ldr	r0, [r3, #0]
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685a      	ldr	r2, [r3, #4]
 8002648:	4613      	mov	r3, r2
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	4413      	add	r3, r2
 800264e:	3b05      	subs	r3, #5
 8002650:	fa00 f203 	lsl.w	r2, r0, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	430a      	orrs	r2, r1
 800265a:	635a      	str	r2, [r3, #52]	@ 0x34
 800265c:	e03c      	b.n	80026d8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	2b0c      	cmp	r3, #12
 8002664:	d81c      	bhi.n	80026a0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	685a      	ldr	r2, [r3, #4]
 8002670:	4613      	mov	r3, r2
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	4413      	add	r3, r2
 8002676:	3b23      	subs	r3, #35	@ 0x23
 8002678:	221f      	movs	r2, #31
 800267a:	fa02 f303 	lsl.w	r3, r2, r3
 800267e:	43db      	mvns	r3, r3
 8002680:	4019      	ands	r1, r3
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	6818      	ldr	r0, [r3, #0]
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	685a      	ldr	r2, [r3, #4]
 800268a:	4613      	mov	r3, r2
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	4413      	add	r3, r2
 8002690:	3b23      	subs	r3, #35	@ 0x23
 8002692:	fa00 f203 	lsl.w	r2, r0, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	430a      	orrs	r2, r1
 800269c:	631a      	str	r2, [r3, #48]	@ 0x30
 800269e:	e01b      	b.n	80026d8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685a      	ldr	r2, [r3, #4]
 80026aa:	4613      	mov	r3, r2
 80026ac:	009b      	lsls	r3, r3, #2
 80026ae:	4413      	add	r3, r2
 80026b0:	3b41      	subs	r3, #65	@ 0x41
 80026b2:	221f      	movs	r2, #31
 80026b4:	fa02 f303 	lsl.w	r3, r2, r3
 80026b8:	43db      	mvns	r3, r3
 80026ba:	4019      	ands	r1, r3
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	6818      	ldr	r0, [r3, #0]
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	685a      	ldr	r2, [r3, #4]
 80026c4:	4613      	mov	r3, r2
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	4413      	add	r3, r2
 80026ca:	3b41      	subs	r3, #65	@ 0x41
 80026cc:	fa00 f203 	lsl.w	r2, r0, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	430a      	orrs	r2, r1
 80026d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2b09      	cmp	r3, #9
 80026de:	d91c      	bls.n	800271a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	68d9      	ldr	r1, [r3, #12]
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	4613      	mov	r3, r2
 80026ec:	005b      	lsls	r3, r3, #1
 80026ee:	4413      	add	r3, r2
 80026f0:	3b1e      	subs	r3, #30
 80026f2:	2207      	movs	r2, #7
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	43db      	mvns	r3, r3
 80026fa:	4019      	ands	r1, r3
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	6898      	ldr	r0, [r3, #8]
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	4613      	mov	r3, r2
 8002706:	005b      	lsls	r3, r3, #1
 8002708:	4413      	add	r3, r2
 800270a:	3b1e      	subs	r3, #30
 800270c:	fa00 f203 	lsl.w	r2, r0, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	430a      	orrs	r2, r1
 8002716:	60da      	str	r2, [r3, #12]
 8002718:	e019      	b.n	800274e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	6919      	ldr	r1, [r3, #16]
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	4613      	mov	r3, r2
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	4413      	add	r3, r2
 800272a:	2207      	movs	r2, #7
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	43db      	mvns	r3, r3
 8002732:	4019      	ands	r1, r3
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	6898      	ldr	r0, [r3, #8]
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	4613      	mov	r3, r2
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	4413      	add	r3, r2
 8002742:	fa00 f203 	lsl.w	r2, r0, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	430a      	orrs	r2, r1
 800274c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2b10      	cmp	r3, #16
 8002754:	d003      	beq.n	800275e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800275a:	2b11      	cmp	r3, #17
 800275c:	d132      	bne.n	80027c4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a1d      	ldr	r2, [pc, #116]	@ (80027d8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d125      	bne.n	80027b4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d126      	bne.n	80027c4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	689a      	ldr	r2, [r3, #8]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002784:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2b10      	cmp	r3, #16
 800278c:	d11a      	bne.n	80027c4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800278e:	4b13      	ldr	r3, [pc, #76]	@ (80027dc <HAL_ADC_ConfigChannel+0x1e8>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a13      	ldr	r2, [pc, #76]	@ (80027e0 <HAL_ADC_ConfigChannel+0x1ec>)
 8002794:	fba2 2303 	umull	r2, r3, r2, r3
 8002798:	0c9a      	lsrs	r2, r3, #18
 800279a:	4613      	mov	r3, r2
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	4413      	add	r3, r2
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80027a4:	e002      	b.n	80027ac <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	3b01      	subs	r3, #1
 80027aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d1f9      	bne.n	80027a6 <HAL_ADC_ConfigChannel+0x1b2>
 80027b2:	e007      	b.n	80027c4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b8:	f043 0220 	orr.w	r2, r3, #32
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2200      	movs	r2, #0
 80027c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80027cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3714      	adds	r7, #20
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc80      	pop	{r7}
 80027d6:	4770      	bx	lr
 80027d8:	40012400 	.word	0x40012400
 80027dc:	20000004 	.word	0x20000004
 80027e0:	431bde83 	.word	0x431bde83

080027e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b084      	sub	sp, #16
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027ec:	2300      	movs	r3, #0
 80027ee:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80027f0:	2300      	movs	r3, #0
 80027f2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f003 0301 	and.w	r3, r3, #1
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d040      	beq.n	8002884 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	689a      	ldr	r2, [r3, #8]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f042 0201 	orr.w	r2, r2, #1
 8002810:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002812:	4b1f      	ldr	r3, [pc, #124]	@ (8002890 <ADC_Enable+0xac>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a1f      	ldr	r2, [pc, #124]	@ (8002894 <ADC_Enable+0xb0>)
 8002818:	fba2 2303 	umull	r2, r3, r2, r3
 800281c:	0c9b      	lsrs	r3, r3, #18
 800281e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002820:	e002      	b.n	8002828 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	3b01      	subs	r3, #1
 8002826:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d1f9      	bne.n	8002822 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800282e:	f7ff fc1b 	bl	8002068 <HAL_GetTick>
 8002832:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002834:	e01f      	b.n	8002876 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002836:	f7ff fc17 	bl	8002068 <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	2b02      	cmp	r3, #2
 8002842:	d918      	bls.n	8002876 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	2b01      	cmp	r3, #1
 8002850:	d011      	beq.n	8002876 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002856:	f043 0210 	orr.w	r2, r3, #16
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002862:	f043 0201 	orr.w	r2, r3, #1
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e007      	b.n	8002886 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	f003 0301 	and.w	r3, r3, #1
 8002880:	2b01      	cmp	r3, #1
 8002882:	d1d8      	bne.n	8002836 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002884:	2300      	movs	r3, #0
}
 8002886:	4618      	mov	r0, r3
 8002888:	3710      	adds	r7, #16
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	20000004 	.word	0x20000004
 8002894:	431bde83 	.word	0x431bde83

08002898 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028a0:	2300      	movs	r3, #0
 80028a2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d12e      	bne.n	8002910 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	689a      	ldr	r2, [r3, #8]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f022 0201 	bic.w	r2, r2, #1
 80028c0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80028c2:	f7ff fbd1 	bl	8002068 <HAL_GetTick>
 80028c6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80028c8:	e01b      	b.n	8002902 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80028ca:	f7ff fbcd 	bl	8002068 <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d914      	bls.n	8002902 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d10d      	bne.n	8002902 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ea:	f043 0210 	orr.w	r2, r3, #16
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f6:	f043 0201 	orr.w	r2, r3, #1
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e007      	b.n	8002912 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f003 0301 	and.w	r3, r3, #1
 800290c:	2b01      	cmp	r3, #1
 800290e:	d0dc      	beq.n	80028ca <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	3710      	adds	r7, #16
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
	...

0800291c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800291c:	b590      	push	{r4, r7, lr}
 800291e:	b087      	sub	sp, #28
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002924:	2300      	movs	r3, #0
 8002926:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002928:	2300      	movs	r3, #0
 800292a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002932:	2b01      	cmp	r3, #1
 8002934:	d101      	bne.n	800293a <HAL_ADCEx_Calibration_Start+0x1e>
 8002936:	2302      	movs	r3, #2
 8002938:	e097      	b.n	8002a6a <HAL_ADCEx_Calibration_Start+0x14e>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2201      	movs	r2, #1
 800293e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f7ff ffa8 	bl	8002898 <ADC_ConversionStop_Disable>
 8002948:	4603      	mov	r3, r0
 800294a:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 800294c:	6878      	ldr	r0, [r7, #4]
 800294e:	f7ff ff49 	bl	80027e4 <ADC_Enable>
 8002952:	4603      	mov	r3, r0
 8002954:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8002956:	7dfb      	ldrb	r3, [r7, #23]
 8002958:	2b00      	cmp	r3, #0
 800295a:	f040 8081 	bne.w	8002a60 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002962:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002966:	f023 0302 	bic.w	r3, r3, #2
 800296a:	f043 0202 	orr.w	r2, r3, #2
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002972:	4b40      	ldr	r3, [pc, #256]	@ (8002a74 <HAL_ADCEx_Calibration_Start+0x158>)
 8002974:	681c      	ldr	r4, [r3, #0]
 8002976:	2002      	movs	r0, #2
 8002978:	f002 f81a 	bl	80049b0 <HAL_RCCEx_GetPeriphCLKFreq>
 800297c:	4603      	mov	r3, r0
 800297e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002982:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002984:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002986:	e002      	b.n	800298e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	3b01      	subs	r3, #1
 800298c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d1f9      	bne.n	8002988 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	689a      	ldr	r2, [r3, #8]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f042 0208 	orr.w	r2, r2, #8
 80029a2:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80029a4:	f7ff fb60 	bl	8002068 <HAL_GetTick>
 80029a8:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80029aa:	e01b      	b.n	80029e4 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80029ac:	f7ff fb5c 	bl	8002068 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b0a      	cmp	r3, #10
 80029b8:	d914      	bls.n	80029e4 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f003 0308 	and.w	r3, r3, #8
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d00d      	beq.n	80029e4 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029cc:	f023 0312 	bic.w	r3, r3, #18
 80029d0:	f043 0210 	orr.w	r2, r3, #16
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2200      	movs	r2, #0
 80029dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e042      	b.n	8002a6a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	f003 0308 	and.w	r3, r3, #8
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d1dc      	bne.n	80029ac <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	689a      	ldr	r2, [r3, #8]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f042 0204 	orr.w	r2, r2, #4
 8002a00:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002a02:	f7ff fb31 	bl	8002068 <HAL_GetTick>
 8002a06:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002a08:	e01b      	b.n	8002a42 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002a0a:	f7ff fb2d 	bl	8002068 <HAL_GetTick>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	2b0a      	cmp	r3, #10
 8002a16:	d914      	bls.n	8002a42 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f003 0304 	and.w	r3, r3, #4
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d00d      	beq.n	8002a42 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a2a:	f023 0312 	bic.w	r3, r3, #18
 8002a2e:	f043 0210 	orr.w	r2, r3, #16
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e013      	b.n	8002a6a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	f003 0304 	and.w	r3, r3, #4
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d1dc      	bne.n	8002a0a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a54:	f023 0303 	bic.w	r3, r3, #3
 8002a58:	f043 0201 	orr.w	r2, r3, #1
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002a68:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	371c      	adds	r7, #28
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd90      	pop	{r4, r7, pc}
 8002a72:	bf00      	nop
 8002a74:	20000004 	.word	0x20000004

08002a78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b085      	sub	sp, #20
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f003 0307 	and.w	r3, r3, #7
 8002a86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a88:	4b0c      	ldr	r3, [pc, #48]	@ (8002abc <__NVIC_SetPriorityGrouping+0x44>)
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a8e:	68ba      	ldr	r2, [r7, #8]
 8002a90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a94:	4013      	ands	r3, r2
 8002a96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002aa0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002aa4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002aa8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aaa:	4a04      	ldr	r2, [pc, #16]	@ (8002abc <__NVIC_SetPriorityGrouping+0x44>)
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	60d3      	str	r3, [r2, #12]
}
 8002ab0:	bf00      	nop
 8002ab2:	3714      	adds	r7, #20
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bc80      	pop	{r7}
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	e000ed00 	.word	0xe000ed00

08002ac0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ac4:	4b04      	ldr	r3, [pc, #16]	@ (8002ad8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	0a1b      	lsrs	r3, r3, #8
 8002aca:	f003 0307 	and.w	r3, r3, #7
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bc80      	pop	{r7}
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	e000ed00 	.word	0xe000ed00

08002adc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	6039      	str	r1, [r7, #0]
 8002ae6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	db0a      	blt.n	8002b06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	b2da      	uxtb	r2, r3
 8002af4:	490c      	ldr	r1, [pc, #48]	@ (8002b28 <__NVIC_SetPriority+0x4c>)
 8002af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afa:	0112      	lsls	r2, r2, #4
 8002afc:	b2d2      	uxtb	r2, r2
 8002afe:	440b      	add	r3, r1
 8002b00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b04:	e00a      	b.n	8002b1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	b2da      	uxtb	r2, r3
 8002b0a:	4908      	ldr	r1, [pc, #32]	@ (8002b2c <__NVIC_SetPriority+0x50>)
 8002b0c:	79fb      	ldrb	r3, [r7, #7]
 8002b0e:	f003 030f 	and.w	r3, r3, #15
 8002b12:	3b04      	subs	r3, #4
 8002b14:	0112      	lsls	r2, r2, #4
 8002b16:	b2d2      	uxtb	r2, r2
 8002b18:	440b      	add	r3, r1
 8002b1a:	761a      	strb	r2, [r3, #24]
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bc80      	pop	{r7}
 8002b24:	4770      	bx	lr
 8002b26:	bf00      	nop
 8002b28:	e000e100 	.word	0xe000e100
 8002b2c:	e000ed00 	.word	0xe000ed00

08002b30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b089      	sub	sp, #36	@ 0x24
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	60b9      	str	r1, [r7, #8]
 8002b3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f003 0307 	and.w	r3, r3, #7
 8002b42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	f1c3 0307 	rsb	r3, r3, #7
 8002b4a:	2b04      	cmp	r3, #4
 8002b4c:	bf28      	it	cs
 8002b4e:	2304      	movcs	r3, #4
 8002b50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	3304      	adds	r3, #4
 8002b56:	2b06      	cmp	r3, #6
 8002b58:	d902      	bls.n	8002b60 <NVIC_EncodePriority+0x30>
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	3b03      	subs	r3, #3
 8002b5e:	e000      	b.n	8002b62 <NVIC_EncodePriority+0x32>
 8002b60:	2300      	movs	r3, #0
 8002b62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b64:	f04f 32ff 	mov.w	r2, #4294967295
 8002b68:	69bb      	ldr	r3, [r7, #24]
 8002b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6e:	43da      	mvns	r2, r3
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	401a      	ands	r2, r3
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b78:	f04f 31ff 	mov.w	r1, #4294967295
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b82:	43d9      	mvns	r1, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b88:	4313      	orrs	r3, r2
         );
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3724      	adds	r7, #36	@ 0x24
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bc80      	pop	{r7}
 8002b92:	4770      	bx	lr

08002b94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ba4:	d301      	bcc.n	8002baa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e00f      	b.n	8002bca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002baa:	4a0a      	ldr	r2, [pc, #40]	@ (8002bd4 <SysTick_Config+0x40>)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bb2:	210f      	movs	r1, #15
 8002bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8002bb8:	f7ff ff90 	bl	8002adc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bbc:	4b05      	ldr	r3, [pc, #20]	@ (8002bd4 <SysTick_Config+0x40>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bc2:	4b04      	ldr	r3, [pc, #16]	@ (8002bd4 <SysTick_Config+0x40>)
 8002bc4:	2207      	movs	r2, #7
 8002bc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bc8:	2300      	movs	r3, #0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3708      	adds	r7, #8
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	e000e010 	.word	0xe000e010

08002bd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f7ff ff49 	bl	8002a78 <__NVIC_SetPriorityGrouping>
}
 8002be6:	bf00      	nop
 8002be8:	3708      	adds	r7, #8
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}

08002bee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b086      	sub	sp, #24
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	60b9      	str	r1, [r7, #8]
 8002bf8:	607a      	str	r2, [r7, #4]
 8002bfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c00:	f7ff ff5e 	bl	8002ac0 <__NVIC_GetPriorityGrouping>
 8002c04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	68b9      	ldr	r1, [r7, #8]
 8002c0a:	6978      	ldr	r0, [r7, #20]
 8002c0c:	f7ff ff90 	bl	8002b30 <NVIC_EncodePriority>
 8002c10:	4602      	mov	r2, r0
 8002c12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c16:	4611      	mov	r1, r2
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f7ff ff5f 	bl	8002adc <__NVIC_SetPriority>
}
 8002c1e:	bf00      	nop
 8002c20:	3718      	adds	r7, #24
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}

08002c26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c26:	b580      	push	{r7, lr}
 8002c28:	b082      	sub	sp, #8
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f7ff ffb0 	bl	8002b94 <SysTick_Config>
 8002c34:	4603      	mov	r3, r0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3708      	adds	r7, #8
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
	...

08002c40 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b08b      	sub	sp, #44	@ 0x2c
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c52:	e169      	b.n	8002f28 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002c54:	2201      	movs	r2, #1
 8002c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	69fa      	ldr	r2, [r7, #28]
 8002c64:	4013      	ands	r3, r2
 8002c66:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002c68:	69ba      	ldr	r2, [r7, #24]
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	f040 8158 	bne.w	8002f22 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	4a9a      	ldr	r2, [pc, #616]	@ (8002ee0 <HAL_GPIO_Init+0x2a0>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d05e      	beq.n	8002d3a <HAL_GPIO_Init+0xfa>
 8002c7c:	4a98      	ldr	r2, [pc, #608]	@ (8002ee0 <HAL_GPIO_Init+0x2a0>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d875      	bhi.n	8002d6e <HAL_GPIO_Init+0x12e>
 8002c82:	4a98      	ldr	r2, [pc, #608]	@ (8002ee4 <HAL_GPIO_Init+0x2a4>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d058      	beq.n	8002d3a <HAL_GPIO_Init+0xfa>
 8002c88:	4a96      	ldr	r2, [pc, #600]	@ (8002ee4 <HAL_GPIO_Init+0x2a4>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d86f      	bhi.n	8002d6e <HAL_GPIO_Init+0x12e>
 8002c8e:	4a96      	ldr	r2, [pc, #600]	@ (8002ee8 <HAL_GPIO_Init+0x2a8>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d052      	beq.n	8002d3a <HAL_GPIO_Init+0xfa>
 8002c94:	4a94      	ldr	r2, [pc, #592]	@ (8002ee8 <HAL_GPIO_Init+0x2a8>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d869      	bhi.n	8002d6e <HAL_GPIO_Init+0x12e>
 8002c9a:	4a94      	ldr	r2, [pc, #592]	@ (8002eec <HAL_GPIO_Init+0x2ac>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d04c      	beq.n	8002d3a <HAL_GPIO_Init+0xfa>
 8002ca0:	4a92      	ldr	r2, [pc, #584]	@ (8002eec <HAL_GPIO_Init+0x2ac>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d863      	bhi.n	8002d6e <HAL_GPIO_Init+0x12e>
 8002ca6:	4a92      	ldr	r2, [pc, #584]	@ (8002ef0 <HAL_GPIO_Init+0x2b0>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d046      	beq.n	8002d3a <HAL_GPIO_Init+0xfa>
 8002cac:	4a90      	ldr	r2, [pc, #576]	@ (8002ef0 <HAL_GPIO_Init+0x2b0>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d85d      	bhi.n	8002d6e <HAL_GPIO_Init+0x12e>
 8002cb2:	2b12      	cmp	r3, #18
 8002cb4:	d82a      	bhi.n	8002d0c <HAL_GPIO_Init+0xcc>
 8002cb6:	2b12      	cmp	r3, #18
 8002cb8:	d859      	bhi.n	8002d6e <HAL_GPIO_Init+0x12e>
 8002cba:	a201      	add	r2, pc, #4	@ (adr r2, 8002cc0 <HAL_GPIO_Init+0x80>)
 8002cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cc0:	08002d3b 	.word	0x08002d3b
 8002cc4:	08002d15 	.word	0x08002d15
 8002cc8:	08002d27 	.word	0x08002d27
 8002ccc:	08002d69 	.word	0x08002d69
 8002cd0:	08002d6f 	.word	0x08002d6f
 8002cd4:	08002d6f 	.word	0x08002d6f
 8002cd8:	08002d6f 	.word	0x08002d6f
 8002cdc:	08002d6f 	.word	0x08002d6f
 8002ce0:	08002d6f 	.word	0x08002d6f
 8002ce4:	08002d6f 	.word	0x08002d6f
 8002ce8:	08002d6f 	.word	0x08002d6f
 8002cec:	08002d6f 	.word	0x08002d6f
 8002cf0:	08002d6f 	.word	0x08002d6f
 8002cf4:	08002d6f 	.word	0x08002d6f
 8002cf8:	08002d6f 	.word	0x08002d6f
 8002cfc:	08002d6f 	.word	0x08002d6f
 8002d00:	08002d6f 	.word	0x08002d6f
 8002d04:	08002d1d 	.word	0x08002d1d
 8002d08:	08002d31 	.word	0x08002d31
 8002d0c:	4a79      	ldr	r2, [pc, #484]	@ (8002ef4 <HAL_GPIO_Init+0x2b4>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d013      	beq.n	8002d3a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d12:	e02c      	b.n	8002d6e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	623b      	str	r3, [r7, #32]
          break;
 8002d1a:	e029      	b.n	8002d70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	3304      	adds	r3, #4
 8002d22:	623b      	str	r3, [r7, #32]
          break;
 8002d24:	e024      	b.n	8002d70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	3308      	adds	r3, #8
 8002d2c:	623b      	str	r3, [r7, #32]
          break;
 8002d2e:	e01f      	b.n	8002d70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	330c      	adds	r3, #12
 8002d36:	623b      	str	r3, [r7, #32]
          break;
 8002d38:	e01a      	b.n	8002d70 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d102      	bne.n	8002d48 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002d42:	2304      	movs	r3, #4
 8002d44:	623b      	str	r3, [r7, #32]
          break;
 8002d46:	e013      	b.n	8002d70 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d105      	bne.n	8002d5c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d50:	2308      	movs	r3, #8
 8002d52:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	69fa      	ldr	r2, [r7, #28]
 8002d58:	611a      	str	r2, [r3, #16]
          break;
 8002d5a:	e009      	b.n	8002d70 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d5c:	2308      	movs	r3, #8
 8002d5e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	69fa      	ldr	r2, [r7, #28]
 8002d64:	615a      	str	r2, [r3, #20]
          break;
 8002d66:	e003      	b.n	8002d70 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	623b      	str	r3, [r7, #32]
          break;
 8002d6c:	e000      	b.n	8002d70 <HAL_GPIO_Init+0x130>
          break;
 8002d6e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002d70:	69bb      	ldr	r3, [r7, #24]
 8002d72:	2bff      	cmp	r3, #255	@ 0xff
 8002d74:	d801      	bhi.n	8002d7a <HAL_GPIO_Init+0x13a>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	e001      	b.n	8002d7e <HAL_GPIO_Init+0x13e>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	3304      	adds	r3, #4
 8002d7e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002d80:	69bb      	ldr	r3, [r7, #24]
 8002d82:	2bff      	cmp	r3, #255	@ 0xff
 8002d84:	d802      	bhi.n	8002d8c <HAL_GPIO_Init+0x14c>
 8002d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	e002      	b.n	8002d92 <HAL_GPIO_Init+0x152>
 8002d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d8e:	3b08      	subs	r3, #8
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	210f      	movs	r1, #15
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002da0:	43db      	mvns	r3, r3
 8002da2:	401a      	ands	r2, r3
 8002da4:	6a39      	ldr	r1, [r7, #32]
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	fa01 f303 	lsl.w	r3, r1, r3
 8002dac:	431a      	orrs	r2, r3
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	f000 80b1 	beq.w	8002f22 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002dc0:	4b4d      	ldr	r3, [pc, #308]	@ (8002ef8 <HAL_GPIO_Init+0x2b8>)
 8002dc2:	699b      	ldr	r3, [r3, #24]
 8002dc4:	4a4c      	ldr	r2, [pc, #304]	@ (8002ef8 <HAL_GPIO_Init+0x2b8>)
 8002dc6:	f043 0301 	orr.w	r3, r3, #1
 8002dca:	6193      	str	r3, [r2, #24]
 8002dcc:	4b4a      	ldr	r3, [pc, #296]	@ (8002ef8 <HAL_GPIO_Init+0x2b8>)
 8002dce:	699b      	ldr	r3, [r3, #24]
 8002dd0:	f003 0301 	and.w	r3, r3, #1
 8002dd4:	60bb      	str	r3, [r7, #8]
 8002dd6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002dd8:	4a48      	ldr	r2, [pc, #288]	@ (8002efc <HAL_GPIO_Init+0x2bc>)
 8002dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ddc:	089b      	lsrs	r3, r3, #2
 8002dde:	3302      	adds	r3, #2
 8002de0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002de4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de8:	f003 0303 	and.w	r3, r3, #3
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	220f      	movs	r2, #15
 8002df0:	fa02 f303 	lsl.w	r3, r2, r3
 8002df4:	43db      	mvns	r3, r3
 8002df6:	68fa      	ldr	r2, [r7, #12]
 8002df8:	4013      	ands	r3, r2
 8002dfa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4a40      	ldr	r2, [pc, #256]	@ (8002f00 <HAL_GPIO_Init+0x2c0>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d013      	beq.n	8002e2c <HAL_GPIO_Init+0x1ec>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4a3f      	ldr	r2, [pc, #252]	@ (8002f04 <HAL_GPIO_Init+0x2c4>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d00d      	beq.n	8002e28 <HAL_GPIO_Init+0x1e8>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a3e      	ldr	r2, [pc, #248]	@ (8002f08 <HAL_GPIO_Init+0x2c8>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d007      	beq.n	8002e24 <HAL_GPIO_Init+0x1e4>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	4a3d      	ldr	r2, [pc, #244]	@ (8002f0c <HAL_GPIO_Init+0x2cc>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d101      	bne.n	8002e20 <HAL_GPIO_Init+0x1e0>
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e006      	b.n	8002e2e <HAL_GPIO_Init+0x1ee>
 8002e20:	2304      	movs	r3, #4
 8002e22:	e004      	b.n	8002e2e <HAL_GPIO_Init+0x1ee>
 8002e24:	2302      	movs	r3, #2
 8002e26:	e002      	b.n	8002e2e <HAL_GPIO_Init+0x1ee>
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e000      	b.n	8002e2e <HAL_GPIO_Init+0x1ee>
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e30:	f002 0203 	and.w	r2, r2, #3
 8002e34:	0092      	lsls	r2, r2, #2
 8002e36:	4093      	lsls	r3, r2
 8002e38:	68fa      	ldr	r2, [r7, #12]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002e3e:	492f      	ldr	r1, [pc, #188]	@ (8002efc <HAL_GPIO_Init+0x2bc>)
 8002e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e42:	089b      	lsrs	r3, r3, #2
 8002e44:	3302      	adds	r3, #2
 8002e46:	68fa      	ldr	r2, [r7, #12]
 8002e48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d006      	beq.n	8002e66 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002e58:	4b2d      	ldr	r3, [pc, #180]	@ (8002f10 <HAL_GPIO_Init+0x2d0>)
 8002e5a:	689a      	ldr	r2, [r3, #8]
 8002e5c:	492c      	ldr	r1, [pc, #176]	@ (8002f10 <HAL_GPIO_Init+0x2d0>)
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	4313      	orrs	r3, r2
 8002e62:	608b      	str	r3, [r1, #8]
 8002e64:	e006      	b.n	8002e74 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002e66:	4b2a      	ldr	r3, [pc, #168]	@ (8002f10 <HAL_GPIO_Init+0x2d0>)
 8002e68:	689a      	ldr	r2, [r3, #8]
 8002e6a:	69bb      	ldr	r3, [r7, #24]
 8002e6c:	43db      	mvns	r3, r3
 8002e6e:	4928      	ldr	r1, [pc, #160]	@ (8002f10 <HAL_GPIO_Init+0x2d0>)
 8002e70:	4013      	ands	r3, r2
 8002e72:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d006      	beq.n	8002e8e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002e80:	4b23      	ldr	r3, [pc, #140]	@ (8002f10 <HAL_GPIO_Init+0x2d0>)
 8002e82:	68da      	ldr	r2, [r3, #12]
 8002e84:	4922      	ldr	r1, [pc, #136]	@ (8002f10 <HAL_GPIO_Init+0x2d0>)
 8002e86:	69bb      	ldr	r3, [r7, #24]
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	60cb      	str	r3, [r1, #12]
 8002e8c:	e006      	b.n	8002e9c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002e8e:	4b20      	ldr	r3, [pc, #128]	@ (8002f10 <HAL_GPIO_Init+0x2d0>)
 8002e90:	68da      	ldr	r2, [r3, #12]
 8002e92:	69bb      	ldr	r3, [r7, #24]
 8002e94:	43db      	mvns	r3, r3
 8002e96:	491e      	ldr	r1, [pc, #120]	@ (8002f10 <HAL_GPIO_Init+0x2d0>)
 8002e98:	4013      	ands	r3, r2
 8002e9a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d006      	beq.n	8002eb6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ea8:	4b19      	ldr	r3, [pc, #100]	@ (8002f10 <HAL_GPIO_Init+0x2d0>)
 8002eaa:	685a      	ldr	r2, [r3, #4]
 8002eac:	4918      	ldr	r1, [pc, #96]	@ (8002f10 <HAL_GPIO_Init+0x2d0>)
 8002eae:	69bb      	ldr	r3, [r7, #24]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	604b      	str	r3, [r1, #4]
 8002eb4:	e006      	b.n	8002ec4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002eb6:	4b16      	ldr	r3, [pc, #88]	@ (8002f10 <HAL_GPIO_Init+0x2d0>)
 8002eb8:	685a      	ldr	r2, [r3, #4]
 8002eba:	69bb      	ldr	r3, [r7, #24]
 8002ebc:	43db      	mvns	r3, r3
 8002ebe:	4914      	ldr	r1, [pc, #80]	@ (8002f10 <HAL_GPIO_Init+0x2d0>)
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d021      	beq.n	8002f14 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8002f10 <HAL_GPIO_Init+0x2d0>)
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	490e      	ldr	r1, [pc, #56]	@ (8002f10 <HAL_GPIO_Init+0x2d0>)
 8002ed6:	69bb      	ldr	r3, [r7, #24]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	600b      	str	r3, [r1, #0]
 8002edc:	e021      	b.n	8002f22 <HAL_GPIO_Init+0x2e2>
 8002ede:	bf00      	nop
 8002ee0:	10320000 	.word	0x10320000
 8002ee4:	10310000 	.word	0x10310000
 8002ee8:	10220000 	.word	0x10220000
 8002eec:	10210000 	.word	0x10210000
 8002ef0:	10120000 	.word	0x10120000
 8002ef4:	10110000 	.word	0x10110000
 8002ef8:	40021000 	.word	0x40021000
 8002efc:	40010000 	.word	0x40010000
 8002f00:	40010800 	.word	0x40010800
 8002f04:	40010c00 	.word	0x40010c00
 8002f08:	40011000 	.word	0x40011000
 8002f0c:	40011400 	.word	0x40011400
 8002f10:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002f14:	4b0b      	ldr	r3, [pc, #44]	@ (8002f44 <HAL_GPIO_Init+0x304>)
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	69bb      	ldr	r3, [r7, #24]
 8002f1a:	43db      	mvns	r3, r3
 8002f1c:	4909      	ldr	r1, [pc, #36]	@ (8002f44 <HAL_GPIO_Init+0x304>)
 8002f1e:	4013      	ands	r3, r2
 8002f20:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f24:	3301      	adds	r3, #1
 8002f26:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	f47f ae8e 	bne.w	8002c54 <HAL_GPIO_Init+0x14>
  }
}
 8002f38:	bf00      	nop
 8002f3a:	bf00      	nop
 8002f3c:	372c      	adds	r7, #44	@ 0x2c
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bc80      	pop	{r7}
 8002f42:	4770      	bx	lr
 8002f44:	40010400 	.word	0x40010400

08002f48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	460b      	mov	r3, r1
 8002f52:	807b      	strh	r3, [r7, #2]
 8002f54:	4613      	mov	r3, r2
 8002f56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f58:	787b      	ldrb	r3, [r7, #1]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d003      	beq.n	8002f66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f5e:	887a      	ldrh	r2, [r7, #2]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002f64:	e003      	b.n	8002f6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f66:	887b      	ldrh	r3, [r7, #2]
 8002f68:	041a      	lsls	r2, r3, #16
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	611a      	str	r2, [r3, #16]
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bc80      	pop	{r7}
 8002f76:	4770      	bx	lr

08002f78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d101      	bne.n	8002f8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e12b      	b.n	80031e2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d106      	bne.n	8002fa4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	f7fe fe64 	bl	8001c6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2224      	movs	r2, #36	@ 0x24
 8002fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f022 0201 	bic.w	r2, r2, #1
 8002fba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002fca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002fda:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002fdc:	f001 fbec 	bl	80047b8 <HAL_RCC_GetPCLK1Freq>
 8002fe0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	4a81      	ldr	r2, [pc, #516]	@ (80031ec <HAL_I2C_Init+0x274>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d807      	bhi.n	8002ffc <HAL_I2C_Init+0x84>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	4a80      	ldr	r2, [pc, #512]	@ (80031f0 <HAL_I2C_Init+0x278>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	bf94      	ite	ls
 8002ff4:	2301      	movls	r3, #1
 8002ff6:	2300      	movhi	r3, #0
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	e006      	b.n	800300a <HAL_I2C_Init+0x92>
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	4a7d      	ldr	r2, [pc, #500]	@ (80031f4 <HAL_I2C_Init+0x27c>)
 8003000:	4293      	cmp	r3, r2
 8003002:	bf94      	ite	ls
 8003004:	2301      	movls	r3, #1
 8003006:	2300      	movhi	r3, #0
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e0e7      	b.n	80031e2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	4a78      	ldr	r2, [pc, #480]	@ (80031f8 <HAL_I2C_Init+0x280>)
 8003016:	fba2 2303 	umull	r2, r3, r2, r3
 800301a:	0c9b      	lsrs	r3, r3, #18
 800301c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68ba      	ldr	r2, [r7, #8]
 800302e:	430a      	orrs	r2, r1
 8003030:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	6a1b      	ldr	r3, [r3, #32]
 8003038:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	4a6a      	ldr	r2, [pc, #424]	@ (80031ec <HAL_I2C_Init+0x274>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d802      	bhi.n	800304c <HAL_I2C_Init+0xd4>
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	3301      	adds	r3, #1
 800304a:	e009      	b.n	8003060 <HAL_I2C_Init+0xe8>
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003052:	fb02 f303 	mul.w	r3, r2, r3
 8003056:	4a69      	ldr	r2, [pc, #420]	@ (80031fc <HAL_I2C_Init+0x284>)
 8003058:	fba2 2303 	umull	r2, r3, r2, r3
 800305c:	099b      	lsrs	r3, r3, #6
 800305e:	3301      	adds	r3, #1
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	6812      	ldr	r2, [r2, #0]
 8003064:	430b      	orrs	r3, r1
 8003066:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	69db      	ldr	r3, [r3, #28]
 800306e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003072:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	495c      	ldr	r1, [pc, #368]	@ (80031ec <HAL_I2C_Init+0x274>)
 800307c:	428b      	cmp	r3, r1
 800307e:	d819      	bhi.n	80030b4 <HAL_I2C_Init+0x13c>
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	1e59      	subs	r1, r3, #1
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	005b      	lsls	r3, r3, #1
 800308a:	fbb1 f3f3 	udiv	r3, r1, r3
 800308e:	1c59      	adds	r1, r3, #1
 8003090:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003094:	400b      	ands	r3, r1
 8003096:	2b00      	cmp	r3, #0
 8003098:	d00a      	beq.n	80030b0 <HAL_I2C_Init+0x138>
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	1e59      	subs	r1, r3, #1
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80030a8:	3301      	adds	r3, #1
 80030aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030ae:	e051      	b.n	8003154 <HAL_I2C_Init+0x1dc>
 80030b0:	2304      	movs	r3, #4
 80030b2:	e04f      	b.n	8003154 <HAL_I2C_Init+0x1dc>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d111      	bne.n	80030e0 <HAL_I2C_Init+0x168>
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	1e58      	subs	r0, r3, #1
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6859      	ldr	r1, [r3, #4]
 80030c4:	460b      	mov	r3, r1
 80030c6:	005b      	lsls	r3, r3, #1
 80030c8:	440b      	add	r3, r1
 80030ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80030ce:	3301      	adds	r3, #1
 80030d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	bf0c      	ite	eq
 80030d8:	2301      	moveq	r3, #1
 80030da:	2300      	movne	r3, #0
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	e012      	b.n	8003106 <HAL_I2C_Init+0x18e>
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	1e58      	subs	r0, r3, #1
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6859      	ldr	r1, [r3, #4]
 80030e8:	460b      	mov	r3, r1
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	440b      	add	r3, r1
 80030ee:	0099      	lsls	r1, r3, #2
 80030f0:	440b      	add	r3, r1
 80030f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80030f6:	3301      	adds	r3, #1
 80030f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	bf0c      	ite	eq
 8003100:	2301      	moveq	r3, #1
 8003102:	2300      	movne	r3, #0
 8003104:	b2db      	uxtb	r3, r3
 8003106:	2b00      	cmp	r3, #0
 8003108:	d001      	beq.n	800310e <HAL_I2C_Init+0x196>
 800310a:	2301      	movs	r3, #1
 800310c:	e022      	b.n	8003154 <HAL_I2C_Init+0x1dc>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d10e      	bne.n	8003134 <HAL_I2C_Init+0x1bc>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	1e58      	subs	r0, r3, #1
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6859      	ldr	r1, [r3, #4]
 800311e:	460b      	mov	r3, r1
 8003120:	005b      	lsls	r3, r3, #1
 8003122:	440b      	add	r3, r1
 8003124:	fbb0 f3f3 	udiv	r3, r0, r3
 8003128:	3301      	adds	r3, #1
 800312a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800312e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003132:	e00f      	b.n	8003154 <HAL_I2C_Init+0x1dc>
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	1e58      	subs	r0, r3, #1
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6859      	ldr	r1, [r3, #4]
 800313c:	460b      	mov	r3, r1
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	440b      	add	r3, r1
 8003142:	0099      	lsls	r1, r3, #2
 8003144:	440b      	add	r3, r1
 8003146:	fbb0 f3f3 	udiv	r3, r0, r3
 800314a:	3301      	adds	r3, #1
 800314c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003150:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003154:	6879      	ldr	r1, [r7, #4]
 8003156:	6809      	ldr	r1, [r1, #0]
 8003158:	4313      	orrs	r3, r2
 800315a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	69da      	ldr	r2, [r3, #28]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a1b      	ldr	r3, [r3, #32]
 800316e:	431a      	orrs	r2, r3
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	430a      	orrs	r2, r1
 8003176:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003182:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	6911      	ldr	r1, [r2, #16]
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	68d2      	ldr	r2, [r2, #12]
 800318e:	4311      	orrs	r1, r2
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	6812      	ldr	r2, [r2, #0]
 8003194:	430b      	orrs	r3, r1
 8003196:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	68db      	ldr	r3, [r3, #12]
 800319e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	695a      	ldr	r2, [r3, #20]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	699b      	ldr	r3, [r3, #24]
 80031aa:	431a      	orrs	r2, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	430a      	orrs	r2, r1
 80031b2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f042 0201 	orr.w	r2, r2, #1
 80031c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2220      	movs	r2, #32
 80031ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80031e0:	2300      	movs	r3, #0
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3710      	adds	r7, #16
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	000186a0 	.word	0x000186a0
 80031f0:	001e847f 	.word	0x001e847f
 80031f4:	003d08ff 	.word	0x003d08ff
 80031f8:	431bde83 	.word	0x431bde83
 80031fc:	10624dd3 	.word	0x10624dd3

08003200 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b088      	sub	sp, #32
 8003204:	af02      	add	r7, sp, #8
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	607a      	str	r2, [r7, #4]
 800320a:	461a      	mov	r2, r3
 800320c:	460b      	mov	r3, r1
 800320e:	817b      	strh	r3, [r7, #10]
 8003210:	4613      	mov	r3, r2
 8003212:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003214:	f7fe ff28 	bl	8002068 <HAL_GetTick>
 8003218:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b20      	cmp	r3, #32
 8003224:	f040 80e0 	bne.w	80033e8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	9300      	str	r3, [sp, #0]
 800322c:	2319      	movs	r3, #25
 800322e:	2201      	movs	r2, #1
 8003230:	4970      	ldr	r1, [pc, #448]	@ (80033f4 <HAL_I2C_Master_Transmit+0x1f4>)
 8003232:	68f8      	ldr	r0, [r7, #12]
 8003234:	f000 fcc0 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800323e:	2302      	movs	r3, #2
 8003240:	e0d3      	b.n	80033ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003248:	2b01      	cmp	r3, #1
 800324a:	d101      	bne.n	8003250 <HAL_I2C_Master_Transmit+0x50>
 800324c:	2302      	movs	r3, #2
 800324e:	e0cc      	b.n	80033ea <HAL_I2C_Master_Transmit+0x1ea>
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 0301 	and.w	r3, r3, #1
 8003262:	2b01      	cmp	r3, #1
 8003264:	d007      	beq.n	8003276 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f042 0201 	orr.w	r2, r2, #1
 8003274:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003284:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2221      	movs	r2, #33	@ 0x21
 800328a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2210      	movs	r2, #16
 8003292:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2200      	movs	r2, #0
 800329a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	893a      	ldrh	r2, [r7, #8]
 80032a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ac:	b29a      	uxth	r2, r3
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	4a50      	ldr	r2, [pc, #320]	@ (80033f8 <HAL_I2C_Master_Transmit+0x1f8>)
 80032b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80032b8:	8979      	ldrh	r1, [r7, #10]
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	6a3a      	ldr	r2, [r7, #32]
 80032be:	68f8      	ldr	r0, [r7, #12]
 80032c0:	f000 fb10 	bl	80038e4 <I2C_MasterRequestWrite>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e08d      	b.n	80033ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032ce:	2300      	movs	r3, #0
 80032d0:	613b      	str	r3, [r7, #16]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	695b      	ldr	r3, [r3, #20]
 80032d8:	613b      	str	r3, [r7, #16]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	699b      	ldr	r3, [r3, #24]
 80032e0:	613b      	str	r3, [r7, #16]
 80032e2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80032e4:	e066      	b.n	80033b4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032e6:	697a      	ldr	r2, [r7, #20]
 80032e8:	6a39      	ldr	r1, [r7, #32]
 80032ea:	68f8      	ldr	r0, [r7, #12]
 80032ec:	f000 fd7e 	bl	8003dec <I2C_WaitOnTXEFlagUntilTimeout>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00d      	beq.n	8003312 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fa:	2b04      	cmp	r3, #4
 80032fc:	d107      	bne.n	800330e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800330c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e06b      	b.n	80033ea <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003316:	781a      	ldrb	r2, [r3, #0]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003322:	1c5a      	adds	r2, r3, #1
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800332c:	b29b      	uxth	r3, r3
 800332e:	3b01      	subs	r3, #1
 8003330:	b29a      	uxth	r2, r3
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800333a:	3b01      	subs	r3, #1
 800333c:	b29a      	uxth	r2, r3
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	695b      	ldr	r3, [r3, #20]
 8003348:	f003 0304 	and.w	r3, r3, #4
 800334c:	2b04      	cmp	r3, #4
 800334e:	d11b      	bne.n	8003388 <HAL_I2C_Master_Transmit+0x188>
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003354:	2b00      	cmp	r3, #0
 8003356:	d017      	beq.n	8003388 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800335c:	781a      	ldrb	r2, [r3, #0]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003368:	1c5a      	adds	r2, r3, #1
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003372:	b29b      	uxth	r3, r3
 8003374:	3b01      	subs	r3, #1
 8003376:	b29a      	uxth	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003380:	3b01      	subs	r3, #1
 8003382:	b29a      	uxth	r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003388:	697a      	ldr	r2, [r7, #20]
 800338a:	6a39      	ldr	r1, [r7, #32]
 800338c:	68f8      	ldr	r0, [r7, #12]
 800338e:	f000 fd75 	bl	8003e7c <I2C_WaitOnBTFFlagUntilTimeout>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d00d      	beq.n	80033b4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339c:	2b04      	cmp	r3, #4
 800339e:	d107      	bne.n	80033b0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033ae:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e01a      	b.n	80033ea <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d194      	bne.n	80032e6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2220      	movs	r2, #32
 80033d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2200      	movs	r2, #0
 80033d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2200      	movs	r2, #0
 80033e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80033e4:	2300      	movs	r3, #0
 80033e6:	e000      	b.n	80033ea <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80033e8:	2302      	movs	r3, #2
  }
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3718      	adds	r7, #24
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	00100002 	.word	0x00100002
 80033f8:	ffff0000 	.word	0xffff0000

080033fc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b08c      	sub	sp, #48	@ 0x30
 8003400:	af02      	add	r7, sp, #8
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	4608      	mov	r0, r1
 8003406:	4611      	mov	r1, r2
 8003408:	461a      	mov	r2, r3
 800340a:	4603      	mov	r3, r0
 800340c:	817b      	strh	r3, [r7, #10]
 800340e:	460b      	mov	r3, r1
 8003410:	813b      	strh	r3, [r7, #8]
 8003412:	4613      	mov	r3, r2
 8003414:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003416:	2300      	movs	r3, #0
 8003418:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800341a:	f7fe fe25 	bl	8002068 <HAL_GetTick>
 800341e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003426:	b2db      	uxtb	r3, r3
 8003428:	2b20      	cmp	r3, #32
 800342a:	f040 8250 	bne.w	80038ce <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800342e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003430:	9300      	str	r3, [sp, #0]
 8003432:	2319      	movs	r3, #25
 8003434:	2201      	movs	r2, #1
 8003436:	4982      	ldr	r1, [pc, #520]	@ (8003640 <HAL_I2C_Mem_Read+0x244>)
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f000 fbbd 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d001      	beq.n	8003448 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003444:	2302      	movs	r3, #2
 8003446:	e243      	b.n	80038d0 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800344e:	2b01      	cmp	r3, #1
 8003450:	d101      	bne.n	8003456 <HAL_I2C_Mem_Read+0x5a>
 8003452:	2302      	movs	r3, #2
 8003454:	e23c      	b.n	80038d0 <HAL_I2C_Mem_Read+0x4d4>
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2201      	movs	r2, #1
 800345a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0301 	and.w	r3, r3, #1
 8003468:	2b01      	cmp	r3, #1
 800346a:	d007      	beq.n	800347c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f042 0201 	orr.w	r2, r2, #1
 800347a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800348a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2222      	movs	r2, #34	@ 0x22
 8003490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2240      	movs	r2, #64	@ 0x40
 8003498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2200      	movs	r2, #0
 80034a0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80034ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034b2:	b29a      	uxth	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	4a62      	ldr	r2, [pc, #392]	@ (8003644 <HAL_I2C_Mem_Read+0x248>)
 80034bc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034be:	88f8      	ldrh	r0, [r7, #6]
 80034c0:	893a      	ldrh	r2, [r7, #8]
 80034c2:	8979      	ldrh	r1, [r7, #10]
 80034c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c6:	9301      	str	r3, [sp, #4]
 80034c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034ca:	9300      	str	r3, [sp, #0]
 80034cc:	4603      	mov	r3, r0
 80034ce:	68f8      	ldr	r0, [r7, #12]
 80034d0:	f000 fa8a 	bl	80039e8 <I2C_RequestMemoryRead>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d001      	beq.n	80034de <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e1f8      	b.n	80038d0 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d113      	bne.n	800350e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034e6:	2300      	movs	r3, #0
 80034e8:	61fb      	str	r3, [r7, #28]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	695b      	ldr	r3, [r3, #20]
 80034f0:	61fb      	str	r3, [r7, #28]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	61fb      	str	r3, [r7, #28]
 80034fa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800350a:	601a      	str	r2, [r3, #0]
 800350c:	e1cc      	b.n	80038a8 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003512:	2b01      	cmp	r3, #1
 8003514:	d11e      	bne.n	8003554 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003524:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003526:	b672      	cpsid	i
}
 8003528:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800352a:	2300      	movs	r3, #0
 800352c:	61bb      	str	r3, [r7, #24]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	695b      	ldr	r3, [r3, #20]
 8003534:	61bb      	str	r3, [r7, #24]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	699b      	ldr	r3, [r3, #24]
 800353c:	61bb      	str	r3, [r7, #24]
 800353e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800354e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003550:	b662      	cpsie	i
}
 8003552:	e035      	b.n	80035c0 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003558:	2b02      	cmp	r3, #2
 800355a:	d11e      	bne.n	800359a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800356a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800356c:	b672      	cpsid	i
}
 800356e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003570:	2300      	movs	r3, #0
 8003572:	617b      	str	r3, [r7, #20]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	695b      	ldr	r3, [r3, #20]
 800357a:	617b      	str	r3, [r7, #20]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	699b      	ldr	r3, [r3, #24]
 8003582:	617b      	str	r3, [r7, #20]
 8003584:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003594:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003596:	b662      	cpsie	i
}
 8003598:	e012      	b.n	80035c0 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80035a8:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035aa:	2300      	movs	r3, #0
 80035ac:	613b      	str	r3, [r7, #16]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	695b      	ldr	r3, [r3, #20]
 80035b4:	613b      	str	r3, [r7, #16]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	613b      	str	r3, [r7, #16]
 80035be:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80035c0:	e172      	b.n	80038a8 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035c6:	2b03      	cmp	r3, #3
 80035c8:	f200 811f 	bhi.w	800380a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d123      	bne.n	800361c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035d6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80035d8:	68f8      	ldr	r0, [r7, #12]
 80035da:	f000 fc97 	bl	8003f0c <I2C_WaitOnRXNEFlagUntilTimeout>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d001      	beq.n	80035e8 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e173      	b.n	80038d0 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	691a      	ldr	r2, [r3, #16]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f2:	b2d2      	uxtb	r2, r2
 80035f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fa:	1c5a      	adds	r2, r3, #1
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003604:	3b01      	subs	r3, #1
 8003606:	b29a      	uxth	r2, r3
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003610:	b29b      	uxth	r3, r3
 8003612:	3b01      	subs	r3, #1
 8003614:	b29a      	uxth	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800361a:	e145      	b.n	80038a8 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003620:	2b02      	cmp	r3, #2
 8003622:	d152      	bne.n	80036ca <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003626:	9300      	str	r3, [sp, #0]
 8003628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800362a:	2200      	movs	r2, #0
 800362c:	4906      	ldr	r1, [pc, #24]	@ (8003648 <HAL_I2C_Mem_Read+0x24c>)
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f000 fac2 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d008      	beq.n	800364c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e148      	b.n	80038d0 <HAL_I2C_Mem_Read+0x4d4>
 800363e:	bf00      	nop
 8003640:	00100002 	.word	0x00100002
 8003644:	ffff0000 	.word	0xffff0000
 8003648:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800364c:	b672      	cpsid	i
}
 800364e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800365e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	691a      	ldr	r2, [r3, #16]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366a:	b2d2      	uxtb	r2, r2
 800366c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003672:	1c5a      	adds	r2, r3, #1
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800367c:	3b01      	subs	r3, #1
 800367e:	b29a      	uxth	r2, r3
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003688:	b29b      	uxth	r3, r3
 800368a:	3b01      	subs	r3, #1
 800368c:	b29a      	uxth	r2, r3
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003692:	b662      	cpsie	i
}
 8003694:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	691a      	ldr	r2, [r3, #16]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a0:	b2d2      	uxtb	r2, r2
 80036a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a8:	1c5a      	adds	r2, r3, #1
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036b2:	3b01      	subs	r3, #1
 80036b4:	b29a      	uxth	r2, r3
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036be:	b29b      	uxth	r3, r3
 80036c0:	3b01      	subs	r3, #1
 80036c2:	b29a      	uxth	r2, r3
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80036c8:	e0ee      	b.n	80038a8 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036cc:	9300      	str	r3, [sp, #0]
 80036ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036d0:	2200      	movs	r2, #0
 80036d2:	4981      	ldr	r1, [pc, #516]	@ (80038d8 <HAL_I2C_Mem_Read+0x4dc>)
 80036d4:	68f8      	ldr	r0, [r7, #12]
 80036d6:	f000 fa6f 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d001      	beq.n	80036e4 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e0f5      	b.n	80038d0 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036f2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80036f4:	b672      	cpsid	i
}
 80036f6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	691a      	ldr	r2, [r3, #16]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003702:	b2d2      	uxtb	r2, r2
 8003704:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370a:	1c5a      	adds	r2, r3, #1
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003714:	3b01      	subs	r3, #1
 8003716:	b29a      	uxth	r2, r3
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003720:	b29b      	uxth	r3, r3
 8003722:	3b01      	subs	r3, #1
 8003724:	b29a      	uxth	r2, r3
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800372a:	4b6c      	ldr	r3, [pc, #432]	@ (80038dc <HAL_I2C_Mem_Read+0x4e0>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	08db      	lsrs	r3, r3, #3
 8003730:	4a6b      	ldr	r2, [pc, #428]	@ (80038e0 <HAL_I2C_Mem_Read+0x4e4>)
 8003732:	fba2 2303 	umull	r2, r3, r2, r3
 8003736:	0a1a      	lsrs	r2, r3, #8
 8003738:	4613      	mov	r3, r2
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	4413      	add	r3, r2
 800373e:	00da      	lsls	r2, r3, #3
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003744:	6a3b      	ldr	r3, [r7, #32]
 8003746:	3b01      	subs	r3, #1
 8003748:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800374a:	6a3b      	ldr	r3, [r7, #32]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d118      	bne.n	8003782 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2200      	movs	r2, #0
 8003754:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2220      	movs	r2, #32
 800375a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2200      	movs	r2, #0
 8003762:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800376a:	f043 0220 	orr.w	r2, r3, #32
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003772:	b662      	cpsie	i
}
 8003774:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2200      	movs	r2, #0
 800377a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e0a6      	b.n	80038d0 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	695b      	ldr	r3, [r3, #20]
 8003788:	f003 0304 	and.w	r3, r3, #4
 800378c:	2b04      	cmp	r3, #4
 800378e:	d1d9      	bne.n	8003744 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800379e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	691a      	ldr	r2, [r3, #16]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037aa:	b2d2      	uxtb	r2, r2
 80037ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b2:	1c5a      	adds	r2, r3, #1
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037bc:	3b01      	subs	r3, #1
 80037be:	b29a      	uxth	r2, r3
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	3b01      	subs	r3, #1
 80037cc:	b29a      	uxth	r2, r3
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80037d2:	b662      	cpsie	i
}
 80037d4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	691a      	ldr	r2, [r3, #16]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e0:	b2d2      	uxtb	r2, r2
 80037e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e8:	1c5a      	adds	r2, r3, #1
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037f2:	3b01      	subs	r3, #1
 80037f4:	b29a      	uxth	r2, r3
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037fe:	b29b      	uxth	r3, r3
 8003800:	3b01      	subs	r3, #1
 8003802:	b29a      	uxth	r2, r3
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003808:	e04e      	b.n	80038a8 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800380a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800380c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800380e:	68f8      	ldr	r0, [r7, #12]
 8003810:	f000 fb7c 	bl	8003f0c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e058      	b.n	80038d0 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	691a      	ldr	r2, [r3, #16]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003828:	b2d2      	uxtb	r2, r2
 800382a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003830:	1c5a      	adds	r2, r3, #1
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800383a:	3b01      	subs	r3, #1
 800383c:	b29a      	uxth	r2, r3
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003846:	b29b      	uxth	r3, r3
 8003848:	3b01      	subs	r3, #1
 800384a:	b29a      	uxth	r2, r3
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	f003 0304 	and.w	r3, r3, #4
 800385a:	2b04      	cmp	r3, #4
 800385c:	d124      	bne.n	80038a8 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003862:	2b03      	cmp	r3, #3
 8003864:	d107      	bne.n	8003876 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003874:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	691a      	ldr	r2, [r3, #16]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003880:	b2d2      	uxtb	r2, r2
 8003882:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003888:	1c5a      	adds	r2, r3, #1
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003892:	3b01      	subs	r3, #1
 8003894:	b29a      	uxth	r2, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800389e:	b29b      	uxth	r3, r3
 80038a0:	3b01      	subs	r3, #1
 80038a2:	b29a      	uxth	r2, r3
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	f47f ae88 	bne.w	80035c2 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2220      	movs	r2, #32
 80038b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80038ca:	2300      	movs	r3, #0
 80038cc:	e000      	b.n	80038d0 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80038ce:	2302      	movs	r3, #2
  }
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3728      	adds	r7, #40	@ 0x28
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	00010004 	.word	0x00010004
 80038dc:	20000004 	.word	0x20000004
 80038e0:	14f8b589 	.word	0x14f8b589

080038e4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b088      	sub	sp, #32
 80038e8:	af02      	add	r7, sp, #8
 80038ea:	60f8      	str	r0, [r7, #12]
 80038ec:	607a      	str	r2, [r7, #4]
 80038ee:	603b      	str	r3, [r7, #0]
 80038f0:	460b      	mov	r3, r1
 80038f2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	2b08      	cmp	r3, #8
 80038fe:	d006      	beq.n	800390e <I2C_MasterRequestWrite+0x2a>
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	2b01      	cmp	r3, #1
 8003904:	d003      	beq.n	800390e <I2C_MasterRequestWrite+0x2a>
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800390c:	d108      	bne.n	8003920 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800391c:	601a      	str	r2, [r3, #0]
 800391e:	e00b      	b.n	8003938 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003924:	2b12      	cmp	r3, #18
 8003926:	d107      	bne.n	8003938 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003936:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	9300      	str	r3, [sp, #0]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003944:	68f8      	ldr	r0, [r7, #12]
 8003946:	f000 f937 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d00d      	beq.n	800396c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800395a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800395e:	d103      	bne.n	8003968 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003966:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	e035      	b.n	80039d8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	691b      	ldr	r3, [r3, #16]
 8003970:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003974:	d108      	bne.n	8003988 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003976:	897b      	ldrh	r3, [r7, #10]
 8003978:	b2db      	uxtb	r3, r3
 800397a:	461a      	mov	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003984:	611a      	str	r2, [r3, #16]
 8003986:	e01b      	b.n	80039c0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003988:	897b      	ldrh	r3, [r7, #10]
 800398a:	11db      	asrs	r3, r3, #7
 800398c:	b2db      	uxtb	r3, r3
 800398e:	f003 0306 	and.w	r3, r3, #6
 8003992:	b2db      	uxtb	r3, r3
 8003994:	f063 030f 	orn	r3, r3, #15
 8003998:	b2da      	uxtb	r2, r3
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	490e      	ldr	r1, [pc, #56]	@ (80039e0 <I2C_MasterRequestWrite+0xfc>)
 80039a6:	68f8      	ldr	r0, [r7, #12]
 80039a8:	f000 f980 	bl	8003cac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e010      	b.n	80039d8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80039b6:	897b      	ldrh	r3, [r7, #10]
 80039b8:	b2da      	uxtb	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	4907      	ldr	r1, [pc, #28]	@ (80039e4 <I2C_MasterRequestWrite+0x100>)
 80039c6:	68f8      	ldr	r0, [r7, #12]
 80039c8:	f000 f970 	bl	8003cac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d001      	beq.n	80039d6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e000      	b.n	80039d8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80039d6:	2300      	movs	r3, #0
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3718      	adds	r7, #24
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	00010008 	.word	0x00010008
 80039e4:	00010002 	.word	0x00010002

080039e8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b088      	sub	sp, #32
 80039ec:	af02      	add	r7, sp, #8
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	4608      	mov	r0, r1
 80039f2:	4611      	mov	r1, r2
 80039f4:	461a      	mov	r2, r3
 80039f6:	4603      	mov	r3, r0
 80039f8:	817b      	strh	r3, [r7, #10]
 80039fa:	460b      	mov	r3, r1
 80039fc:	813b      	strh	r3, [r7, #8]
 80039fe:	4613      	mov	r3, r2
 8003a00:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003a10:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a20:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a24:	9300      	str	r3, [sp, #0]
 8003a26:	6a3b      	ldr	r3, [r7, #32]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a2e:	68f8      	ldr	r0, [r7, #12]
 8003a30:	f000 f8c2 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d00d      	beq.n	8003a56 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a48:	d103      	bne.n	8003a52 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a50:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e0aa      	b.n	8003bac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a56:	897b      	ldrh	r3, [r7, #10]
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a64:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a68:	6a3a      	ldr	r2, [r7, #32]
 8003a6a:	4952      	ldr	r1, [pc, #328]	@ (8003bb4 <I2C_RequestMemoryRead+0x1cc>)
 8003a6c:	68f8      	ldr	r0, [r7, #12]
 8003a6e:	f000 f91d 	bl	8003cac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d001      	beq.n	8003a7c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e097      	b.n	8003bac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	617b      	str	r3, [r7, #20]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	695b      	ldr	r3, [r3, #20]
 8003a86:	617b      	str	r3, [r7, #20]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	699b      	ldr	r3, [r3, #24]
 8003a8e:	617b      	str	r3, [r7, #20]
 8003a90:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a94:	6a39      	ldr	r1, [r7, #32]
 8003a96:	68f8      	ldr	r0, [r7, #12]
 8003a98:	f000 f9a8 	bl	8003dec <I2C_WaitOnTXEFlagUntilTimeout>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00d      	beq.n	8003abe <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa6:	2b04      	cmp	r3, #4
 8003aa8:	d107      	bne.n	8003aba <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ab8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e076      	b.n	8003bac <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003abe:	88fb      	ldrh	r3, [r7, #6]
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d105      	bne.n	8003ad0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ac4:	893b      	ldrh	r3, [r7, #8]
 8003ac6:	b2da      	uxtb	r2, r3
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	611a      	str	r2, [r3, #16]
 8003ace:	e021      	b.n	8003b14 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003ad0:	893b      	ldrh	r3, [r7, #8]
 8003ad2:	0a1b      	lsrs	r3, r3, #8
 8003ad4:	b29b      	uxth	r3, r3
 8003ad6:	b2da      	uxtb	r2, r3
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ade:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ae0:	6a39      	ldr	r1, [r7, #32]
 8003ae2:	68f8      	ldr	r0, [r7, #12]
 8003ae4:	f000 f982 	bl	8003dec <I2C_WaitOnTXEFlagUntilTimeout>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d00d      	beq.n	8003b0a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af2:	2b04      	cmp	r3, #4
 8003af4:	d107      	bne.n	8003b06 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b04:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e050      	b.n	8003bac <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b0a:	893b      	ldrh	r3, [r7, #8]
 8003b0c:	b2da      	uxtb	r2, r3
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b16:	6a39      	ldr	r1, [r7, #32]
 8003b18:	68f8      	ldr	r0, [r7, #12]
 8003b1a:	f000 f967 	bl	8003dec <I2C_WaitOnTXEFlagUntilTimeout>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d00d      	beq.n	8003b40 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b28:	2b04      	cmp	r3, #4
 8003b2a:	d107      	bne.n	8003b3c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b3a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e035      	b.n	8003bac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b4e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b52:	9300      	str	r3, [sp, #0]
 8003b54:	6a3b      	ldr	r3, [r7, #32]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f000 f82b 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d00d      	beq.n	8003b84 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b76:	d103      	bne.n	8003b80 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b7e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b80:	2303      	movs	r3, #3
 8003b82:	e013      	b.n	8003bac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003b84:	897b      	ldrh	r3, [r7, #10]
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	f043 0301 	orr.w	r3, r3, #1
 8003b8c:	b2da      	uxtb	r2, r3
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b96:	6a3a      	ldr	r2, [r7, #32]
 8003b98:	4906      	ldr	r1, [pc, #24]	@ (8003bb4 <I2C_RequestMemoryRead+0x1cc>)
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f000 f886 	bl	8003cac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e000      	b.n	8003bac <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003baa:	2300      	movs	r3, #0
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3718      	adds	r7, #24
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	00010002 	.word	0x00010002

08003bb8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	60b9      	str	r1, [r7, #8]
 8003bc2:	603b      	str	r3, [r7, #0]
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bc8:	e048      	b.n	8003c5c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd0:	d044      	beq.n	8003c5c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bd2:	f7fe fa49 	bl	8002068 <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	69bb      	ldr	r3, [r7, #24]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	683a      	ldr	r2, [r7, #0]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d302      	bcc.n	8003be8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d139      	bne.n	8003c5c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	0c1b      	lsrs	r3, r3, #16
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d10d      	bne.n	8003c0e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	695b      	ldr	r3, [r3, #20]
 8003bf8:	43da      	mvns	r2, r3
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	bf0c      	ite	eq
 8003c04:	2301      	moveq	r3, #1
 8003c06:	2300      	movne	r3, #0
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	e00c      	b.n	8003c28 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	43da      	mvns	r2, r3
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	4013      	ands	r3, r2
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	bf0c      	ite	eq
 8003c20:	2301      	moveq	r3, #1
 8003c22:	2300      	movne	r3, #0
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	461a      	mov	r2, r3
 8003c28:	79fb      	ldrb	r3, [r7, #7]
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d116      	bne.n	8003c5c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2200      	movs	r2, #0
 8003c32:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2220      	movs	r2, #32
 8003c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c48:	f043 0220 	orr.w	r2, r3, #32
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2200      	movs	r2, #0
 8003c54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e023      	b.n	8003ca4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	0c1b      	lsrs	r3, r3, #16
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d10d      	bne.n	8003c82 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	695b      	ldr	r3, [r3, #20]
 8003c6c:	43da      	mvns	r2, r3
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	4013      	ands	r3, r2
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	bf0c      	ite	eq
 8003c78:	2301      	moveq	r3, #1
 8003c7a:	2300      	movne	r3, #0
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	461a      	mov	r2, r3
 8003c80:	e00c      	b.n	8003c9c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	699b      	ldr	r3, [r3, #24]
 8003c88:	43da      	mvns	r2, r3
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	bf0c      	ite	eq
 8003c94:	2301      	moveq	r3, #1
 8003c96:	2300      	movne	r3, #0
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	79fb      	ldrb	r3, [r7, #7]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d093      	beq.n	8003bca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3710      	adds	r7, #16
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}

08003cac <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b084      	sub	sp, #16
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	607a      	str	r2, [r7, #4]
 8003cb8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cba:	e071      	b.n	8003da0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cca:	d123      	bne.n	8003d14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cda:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ce4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2220      	movs	r2, #32
 8003cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d00:	f043 0204 	orr.w	r2, r3, #4
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e067      	b.n	8003de4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d1a:	d041      	beq.n	8003da0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d1c:	f7fe f9a4 	bl	8002068 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d302      	bcc.n	8003d32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d136      	bne.n	8003da0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	0c1b      	lsrs	r3, r3, #16
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d10c      	bne.n	8003d56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	695b      	ldr	r3, [r3, #20]
 8003d42:	43da      	mvns	r2, r3
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	4013      	ands	r3, r2
 8003d48:	b29b      	uxth	r3, r3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	bf14      	ite	ne
 8003d4e:	2301      	movne	r3, #1
 8003d50:	2300      	moveq	r3, #0
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	e00b      	b.n	8003d6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	699b      	ldr	r3, [r3, #24]
 8003d5c:	43da      	mvns	r2, r3
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	4013      	ands	r3, r2
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	bf14      	ite	ne
 8003d68:	2301      	movne	r3, #1
 8003d6a:	2300      	moveq	r3, #0
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d016      	beq.n	8003da0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2220      	movs	r2, #32
 8003d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d8c:	f043 0220 	orr.w	r2, r3, #32
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e021      	b.n	8003de4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	0c1b      	lsrs	r3, r3, #16
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d10c      	bne.n	8003dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	695b      	ldr	r3, [r3, #20]
 8003db0:	43da      	mvns	r2, r3
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	4013      	ands	r3, r2
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	bf14      	ite	ne
 8003dbc:	2301      	movne	r3, #1
 8003dbe:	2300      	moveq	r3, #0
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	e00b      	b.n	8003ddc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	699b      	ldr	r3, [r3, #24]
 8003dca:	43da      	mvns	r2, r3
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	bf14      	ite	ne
 8003dd6:	2301      	movne	r3, #1
 8003dd8:	2300      	moveq	r3, #0
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	f47f af6d 	bne.w	8003cbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003de2:	2300      	movs	r3, #0
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3710      	adds	r7, #16
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}

08003dec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b084      	sub	sp, #16
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	60b9      	str	r1, [r7, #8]
 8003df6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003df8:	e034      	b.n	8003e64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003dfa:	68f8      	ldr	r0, [r7, #12]
 8003dfc:	f000 f8e3 	bl	8003fc6 <I2C_IsAcknowledgeFailed>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d001      	beq.n	8003e0a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e034      	b.n	8003e74 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e10:	d028      	beq.n	8003e64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e12:	f7fe f929 	bl	8002068 <HAL_GetTick>
 8003e16:	4602      	mov	r2, r0
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	1ad3      	subs	r3, r2, r3
 8003e1c:	68ba      	ldr	r2, [r7, #8]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d302      	bcc.n	8003e28 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d11d      	bne.n	8003e64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e32:	2b80      	cmp	r3, #128	@ 0x80
 8003e34:	d016      	beq.n	8003e64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2220      	movs	r2, #32
 8003e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2200      	movs	r2, #0
 8003e48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e50:	f043 0220 	orr.w	r2, r3, #32
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e007      	b.n	8003e74 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	695b      	ldr	r3, [r3, #20]
 8003e6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e6e:	2b80      	cmp	r3, #128	@ 0x80
 8003e70:	d1c3      	bne.n	8003dfa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e72:	2300      	movs	r3, #0
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3710      	adds	r7, #16
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}

08003e7c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	60b9      	str	r1, [r7, #8]
 8003e86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e88:	e034      	b.n	8003ef4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e8a:	68f8      	ldr	r0, [r7, #12]
 8003e8c:	f000 f89b 	bl	8003fc6 <I2C_IsAcknowledgeFailed>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d001      	beq.n	8003e9a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e034      	b.n	8003f04 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ea0:	d028      	beq.n	8003ef4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ea2:	f7fe f8e1 	bl	8002068 <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	68ba      	ldr	r2, [r7, #8]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d302      	bcc.n	8003eb8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d11d      	bne.n	8003ef4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	f003 0304 	and.w	r3, r3, #4
 8003ec2:	2b04      	cmp	r3, #4
 8003ec4:	d016      	beq.n	8003ef4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2220      	movs	r2, #32
 8003ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee0:	f043 0220 	orr.w	r2, r3, #32
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e007      	b.n	8003f04 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	f003 0304 	and.w	r3, r3, #4
 8003efe:	2b04      	cmp	r3, #4
 8003f00:	d1c3      	bne.n	8003e8a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3710      	adds	r7, #16
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f18:	e049      	b.n	8003fae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	695b      	ldr	r3, [r3, #20]
 8003f20:	f003 0310 	and.w	r3, r3, #16
 8003f24:	2b10      	cmp	r3, #16
 8003f26:	d119      	bne.n	8003f5c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f06f 0210 	mvn.w	r2, #16
 8003f30:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2220      	movs	r2, #32
 8003f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e030      	b.n	8003fbe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f5c:	f7fe f884 	bl	8002068 <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	68ba      	ldr	r2, [r7, #8]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d302      	bcc.n	8003f72 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d11d      	bne.n	8003fae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	695b      	ldr	r3, [r3, #20]
 8003f78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f7c:	2b40      	cmp	r3, #64	@ 0x40
 8003f7e:	d016      	beq.n	8003fae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2200      	movs	r2, #0
 8003f84:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2220      	movs	r2, #32
 8003f8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f9a:	f043 0220 	orr.w	r2, r3, #32
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e007      	b.n	8003fbe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	695b      	ldr	r3, [r3, #20]
 8003fb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fb8:	2b40      	cmp	r3, #64	@ 0x40
 8003fba:	d1ae      	bne.n	8003f1a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003fbc:	2300      	movs	r3, #0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3710      	adds	r7, #16
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}

08003fc6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003fc6:	b480      	push	{r7}
 8003fc8:	b083      	sub	sp, #12
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	695b      	ldr	r3, [r3, #20]
 8003fd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fdc:	d11b      	bne.n	8004016 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003fe6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2220      	movs	r2, #32
 8003ff2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004002:	f043 0204 	orr.w	r2, r3, #4
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e000      	b.n	8004018 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004016:	2300      	movs	r3, #0
}
 8004018:	4618      	mov	r0, r3
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	bc80      	pop	{r7}
 8004020:	4770      	bx	lr
	...

08004024 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b086      	sub	sp, #24
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e272      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 0301 	and.w	r3, r3, #1
 800403e:	2b00      	cmp	r3, #0
 8004040:	f000 8087 	beq.w	8004152 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004044:	4b92      	ldr	r3, [pc, #584]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f003 030c 	and.w	r3, r3, #12
 800404c:	2b04      	cmp	r3, #4
 800404e:	d00c      	beq.n	800406a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004050:	4b8f      	ldr	r3, [pc, #572]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	f003 030c 	and.w	r3, r3, #12
 8004058:	2b08      	cmp	r3, #8
 800405a:	d112      	bne.n	8004082 <HAL_RCC_OscConfig+0x5e>
 800405c:	4b8c      	ldr	r3, [pc, #560]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004068:	d10b      	bne.n	8004082 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800406a:	4b89      	ldr	r3, [pc, #548]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004072:	2b00      	cmp	r3, #0
 8004074:	d06c      	beq.n	8004150 <HAL_RCC_OscConfig+0x12c>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d168      	bne.n	8004150 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e24c      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800408a:	d106      	bne.n	800409a <HAL_RCC_OscConfig+0x76>
 800408c:	4b80      	ldr	r3, [pc, #512]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a7f      	ldr	r2, [pc, #508]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 8004092:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004096:	6013      	str	r3, [r2, #0]
 8004098:	e02e      	b.n	80040f8 <HAL_RCC_OscConfig+0xd4>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d10c      	bne.n	80040bc <HAL_RCC_OscConfig+0x98>
 80040a2:	4b7b      	ldr	r3, [pc, #492]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a7a      	ldr	r2, [pc, #488]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040ac:	6013      	str	r3, [r2, #0]
 80040ae:	4b78      	ldr	r3, [pc, #480]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a77      	ldr	r2, [pc, #476]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040b8:	6013      	str	r3, [r2, #0]
 80040ba:	e01d      	b.n	80040f8 <HAL_RCC_OscConfig+0xd4>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040c4:	d10c      	bne.n	80040e0 <HAL_RCC_OscConfig+0xbc>
 80040c6:	4b72      	ldr	r3, [pc, #456]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a71      	ldr	r2, [pc, #452]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040d0:	6013      	str	r3, [r2, #0]
 80040d2:	4b6f      	ldr	r3, [pc, #444]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a6e      	ldr	r2, [pc, #440]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040dc:	6013      	str	r3, [r2, #0]
 80040de:	e00b      	b.n	80040f8 <HAL_RCC_OscConfig+0xd4>
 80040e0:	4b6b      	ldr	r3, [pc, #428]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a6a      	ldr	r2, [pc, #424]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040ea:	6013      	str	r3, [r2, #0]
 80040ec:	4b68      	ldr	r3, [pc, #416]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a67      	ldr	r2, [pc, #412]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d013      	beq.n	8004128 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004100:	f7fd ffb2 	bl	8002068 <HAL_GetTick>
 8004104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004106:	e008      	b.n	800411a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004108:	f7fd ffae 	bl	8002068 <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	2b64      	cmp	r3, #100	@ 0x64
 8004114:	d901      	bls.n	800411a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e200      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800411a:	4b5d      	ldr	r3, [pc, #372]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d0f0      	beq.n	8004108 <HAL_RCC_OscConfig+0xe4>
 8004126:	e014      	b.n	8004152 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004128:	f7fd ff9e 	bl	8002068 <HAL_GetTick>
 800412c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800412e:	e008      	b.n	8004142 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004130:	f7fd ff9a 	bl	8002068 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b64      	cmp	r3, #100	@ 0x64
 800413c:	d901      	bls.n	8004142 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e1ec      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004142:	4b53      	ldr	r3, [pc, #332]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d1f0      	bne.n	8004130 <HAL_RCC_OscConfig+0x10c>
 800414e:	e000      	b.n	8004152 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004150:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0302 	and.w	r3, r3, #2
 800415a:	2b00      	cmp	r3, #0
 800415c:	d063      	beq.n	8004226 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800415e:	4b4c      	ldr	r3, [pc, #304]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	f003 030c 	and.w	r3, r3, #12
 8004166:	2b00      	cmp	r3, #0
 8004168:	d00b      	beq.n	8004182 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800416a:	4b49      	ldr	r3, [pc, #292]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	f003 030c 	and.w	r3, r3, #12
 8004172:	2b08      	cmp	r3, #8
 8004174:	d11c      	bne.n	80041b0 <HAL_RCC_OscConfig+0x18c>
 8004176:	4b46      	ldr	r3, [pc, #280]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800417e:	2b00      	cmp	r3, #0
 8004180:	d116      	bne.n	80041b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004182:	4b43      	ldr	r3, [pc, #268]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0302 	and.w	r3, r3, #2
 800418a:	2b00      	cmp	r3, #0
 800418c:	d005      	beq.n	800419a <HAL_RCC_OscConfig+0x176>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	2b01      	cmp	r3, #1
 8004194:	d001      	beq.n	800419a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e1c0      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800419a:	4b3d      	ldr	r3, [pc, #244]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	695b      	ldr	r3, [r3, #20]
 80041a6:	00db      	lsls	r3, r3, #3
 80041a8:	4939      	ldr	r1, [pc, #228]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041ae:	e03a      	b.n	8004226 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	691b      	ldr	r3, [r3, #16]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d020      	beq.n	80041fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041b8:	4b36      	ldr	r3, [pc, #216]	@ (8004294 <HAL_RCC_OscConfig+0x270>)
 80041ba:	2201      	movs	r2, #1
 80041bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041be:	f7fd ff53 	bl	8002068 <HAL_GetTick>
 80041c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041c4:	e008      	b.n	80041d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041c6:	f7fd ff4f 	bl	8002068 <HAL_GetTick>
 80041ca:	4602      	mov	r2, r0
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	1ad3      	subs	r3, r2, r3
 80041d0:	2b02      	cmp	r3, #2
 80041d2:	d901      	bls.n	80041d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80041d4:	2303      	movs	r3, #3
 80041d6:	e1a1      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041d8:	4b2d      	ldr	r3, [pc, #180]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d0f0      	beq.n	80041c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041e4:	4b2a      	ldr	r3, [pc, #168]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	695b      	ldr	r3, [r3, #20]
 80041f0:	00db      	lsls	r3, r3, #3
 80041f2:	4927      	ldr	r1, [pc, #156]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80041f4:	4313      	orrs	r3, r2
 80041f6:	600b      	str	r3, [r1, #0]
 80041f8:	e015      	b.n	8004226 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041fa:	4b26      	ldr	r3, [pc, #152]	@ (8004294 <HAL_RCC_OscConfig+0x270>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004200:	f7fd ff32 	bl	8002068 <HAL_GetTick>
 8004204:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004206:	e008      	b.n	800421a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004208:	f7fd ff2e 	bl	8002068 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b02      	cmp	r3, #2
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e180      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800421a:	4b1d      	ldr	r3, [pc, #116]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 0302 	and.w	r3, r3, #2
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1f0      	bne.n	8004208 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0308 	and.w	r3, r3, #8
 800422e:	2b00      	cmp	r3, #0
 8004230:	d03a      	beq.n	80042a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d019      	beq.n	800426e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800423a:	4b17      	ldr	r3, [pc, #92]	@ (8004298 <HAL_RCC_OscConfig+0x274>)
 800423c:	2201      	movs	r2, #1
 800423e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004240:	f7fd ff12 	bl	8002068 <HAL_GetTick>
 8004244:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004246:	e008      	b.n	800425a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004248:	f7fd ff0e 	bl	8002068 <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	2b02      	cmp	r3, #2
 8004254:	d901      	bls.n	800425a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004256:	2303      	movs	r3, #3
 8004258:	e160      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800425a:	4b0d      	ldr	r3, [pc, #52]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 800425c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	2b00      	cmp	r3, #0
 8004264:	d0f0      	beq.n	8004248 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004266:	2001      	movs	r0, #1
 8004268:	f000 face 	bl	8004808 <RCC_Delay>
 800426c:	e01c      	b.n	80042a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800426e:	4b0a      	ldr	r3, [pc, #40]	@ (8004298 <HAL_RCC_OscConfig+0x274>)
 8004270:	2200      	movs	r2, #0
 8004272:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004274:	f7fd fef8 	bl	8002068 <HAL_GetTick>
 8004278:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800427a:	e00f      	b.n	800429c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800427c:	f7fd fef4 	bl	8002068 <HAL_GetTick>
 8004280:	4602      	mov	r2, r0
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	2b02      	cmp	r3, #2
 8004288:	d908      	bls.n	800429c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e146      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
 800428e:	bf00      	nop
 8004290:	40021000 	.word	0x40021000
 8004294:	42420000 	.word	0x42420000
 8004298:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800429c:	4b92      	ldr	r3, [pc, #584]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800429e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a0:	f003 0302 	and.w	r3, r3, #2
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d1e9      	bne.n	800427c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0304 	and.w	r3, r3, #4
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	f000 80a6 	beq.w	8004402 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042b6:	2300      	movs	r3, #0
 80042b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042ba:	4b8b      	ldr	r3, [pc, #556]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80042bc:	69db      	ldr	r3, [r3, #28]
 80042be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d10d      	bne.n	80042e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042c6:	4b88      	ldr	r3, [pc, #544]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80042c8:	69db      	ldr	r3, [r3, #28]
 80042ca:	4a87      	ldr	r2, [pc, #540]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80042cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042d0:	61d3      	str	r3, [r2, #28]
 80042d2:	4b85      	ldr	r3, [pc, #532]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80042d4:	69db      	ldr	r3, [r3, #28]
 80042d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042da:	60bb      	str	r3, [r7, #8]
 80042dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042de:	2301      	movs	r3, #1
 80042e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042e2:	4b82      	ldr	r3, [pc, #520]	@ (80044ec <HAL_RCC_OscConfig+0x4c8>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d118      	bne.n	8004320 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042ee:	4b7f      	ldr	r3, [pc, #508]	@ (80044ec <HAL_RCC_OscConfig+0x4c8>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a7e      	ldr	r2, [pc, #504]	@ (80044ec <HAL_RCC_OscConfig+0x4c8>)
 80042f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042fa:	f7fd feb5 	bl	8002068 <HAL_GetTick>
 80042fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004300:	e008      	b.n	8004314 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004302:	f7fd feb1 	bl	8002068 <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	2b64      	cmp	r3, #100	@ 0x64
 800430e:	d901      	bls.n	8004314 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	e103      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004314:	4b75      	ldr	r3, [pc, #468]	@ (80044ec <HAL_RCC_OscConfig+0x4c8>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800431c:	2b00      	cmp	r3, #0
 800431e:	d0f0      	beq.n	8004302 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	2b01      	cmp	r3, #1
 8004326:	d106      	bne.n	8004336 <HAL_RCC_OscConfig+0x312>
 8004328:	4b6f      	ldr	r3, [pc, #444]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800432a:	6a1b      	ldr	r3, [r3, #32]
 800432c:	4a6e      	ldr	r2, [pc, #440]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800432e:	f043 0301 	orr.w	r3, r3, #1
 8004332:	6213      	str	r3, [r2, #32]
 8004334:	e02d      	b.n	8004392 <HAL_RCC_OscConfig+0x36e>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d10c      	bne.n	8004358 <HAL_RCC_OscConfig+0x334>
 800433e:	4b6a      	ldr	r3, [pc, #424]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004340:	6a1b      	ldr	r3, [r3, #32]
 8004342:	4a69      	ldr	r2, [pc, #420]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004344:	f023 0301 	bic.w	r3, r3, #1
 8004348:	6213      	str	r3, [r2, #32]
 800434a:	4b67      	ldr	r3, [pc, #412]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800434c:	6a1b      	ldr	r3, [r3, #32]
 800434e:	4a66      	ldr	r2, [pc, #408]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004350:	f023 0304 	bic.w	r3, r3, #4
 8004354:	6213      	str	r3, [r2, #32]
 8004356:	e01c      	b.n	8004392 <HAL_RCC_OscConfig+0x36e>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	68db      	ldr	r3, [r3, #12]
 800435c:	2b05      	cmp	r3, #5
 800435e:	d10c      	bne.n	800437a <HAL_RCC_OscConfig+0x356>
 8004360:	4b61      	ldr	r3, [pc, #388]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004362:	6a1b      	ldr	r3, [r3, #32]
 8004364:	4a60      	ldr	r2, [pc, #384]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004366:	f043 0304 	orr.w	r3, r3, #4
 800436a:	6213      	str	r3, [r2, #32]
 800436c:	4b5e      	ldr	r3, [pc, #376]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800436e:	6a1b      	ldr	r3, [r3, #32]
 8004370:	4a5d      	ldr	r2, [pc, #372]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004372:	f043 0301 	orr.w	r3, r3, #1
 8004376:	6213      	str	r3, [r2, #32]
 8004378:	e00b      	b.n	8004392 <HAL_RCC_OscConfig+0x36e>
 800437a:	4b5b      	ldr	r3, [pc, #364]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800437c:	6a1b      	ldr	r3, [r3, #32]
 800437e:	4a5a      	ldr	r2, [pc, #360]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004380:	f023 0301 	bic.w	r3, r3, #1
 8004384:	6213      	str	r3, [r2, #32]
 8004386:	4b58      	ldr	r3, [pc, #352]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004388:	6a1b      	ldr	r3, [r3, #32]
 800438a:	4a57      	ldr	r2, [pc, #348]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800438c:	f023 0304 	bic.w	r3, r3, #4
 8004390:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d015      	beq.n	80043c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800439a:	f7fd fe65 	bl	8002068 <HAL_GetTick>
 800439e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043a0:	e00a      	b.n	80043b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043a2:	f7fd fe61 	bl	8002068 <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d901      	bls.n	80043b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80043b4:	2303      	movs	r3, #3
 80043b6:	e0b1      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043b8:	4b4b      	ldr	r3, [pc, #300]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80043ba:	6a1b      	ldr	r3, [r3, #32]
 80043bc:	f003 0302 	and.w	r3, r3, #2
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d0ee      	beq.n	80043a2 <HAL_RCC_OscConfig+0x37e>
 80043c4:	e014      	b.n	80043f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043c6:	f7fd fe4f 	bl	8002068 <HAL_GetTick>
 80043ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043cc:	e00a      	b.n	80043e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043ce:	f7fd fe4b 	bl	8002068 <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043dc:	4293      	cmp	r3, r2
 80043de:	d901      	bls.n	80043e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80043e0:	2303      	movs	r3, #3
 80043e2:	e09b      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043e4:	4b40      	ldr	r3, [pc, #256]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80043e6:	6a1b      	ldr	r3, [r3, #32]
 80043e8:	f003 0302 	and.w	r3, r3, #2
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d1ee      	bne.n	80043ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80043f0:	7dfb      	ldrb	r3, [r7, #23]
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d105      	bne.n	8004402 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043f6:	4b3c      	ldr	r3, [pc, #240]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80043f8:	69db      	ldr	r3, [r3, #28]
 80043fa:	4a3b      	ldr	r2, [pc, #236]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80043fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004400:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	69db      	ldr	r3, [r3, #28]
 8004406:	2b00      	cmp	r3, #0
 8004408:	f000 8087 	beq.w	800451a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800440c:	4b36      	ldr	r3, [pc, #216]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f003 030c 	and.w	r3, r3, #12
 8004414:	2b08      	cmp	r3, #8
 8004416:	d061      	beq.n	80044dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	69db      	ldr	r3, [r3, #28]
 800441c:	2b02      	cmp	r3, #2
 800441e:	d146      	bne.n	80044ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004420:	4b33      	ldr	r3, [pc, #204]	@ (80044f0 <HAL_RCC_OscConfig+0x4cc>)
 8004422:	2200      	movs	r2, #0
 8004424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004426:	f7fd fe1f 	bl	8002068 <HAL_GetTick>
 800442a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800442c:	e008      	b.n	8004440 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800442e:	f7fd fe1b 	bl	8002068 <HAL_GetTick>
 8004432:	4602      	mov	r2, r0
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	2b02      	cmp	r3, #2
 800443a:	d901      	bls.n	8004440 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	e06d      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004440:	4b29      	ldr	r3, [pc, #164]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d1f0      	bne.n	800442e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a1b      	ldr	r3, [r3, #32]
 8004450:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004454:	d108      	bne.n	8004468 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004456:	4b24      	ldr	r3, [pc, #144]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	4921      	ldr	r1, [pc, #132]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004464:	4313      	orrs	r3, r2
 8004466:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004468:	4b1f      	ldr	r3, [pc, #124]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6a19      	ldr	r1, [r3, #32]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004478:	430b      	orrs	r3, r1
 800447a:	491b      	ldr	r1, [pc, #108]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800447c:	4313      	orrs	r3, r2
 800447e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004480:	4b1b      	ldr	r3, [pc, #108]	@ (80044f0 <HAL_RCC_OscConfig+0x4cc>)
 8004482:	2201      	movs	r2, #1
 8004484:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004486:	f7fd fdef 	bl	8002068 <HAL_GetTick>
 800448a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800448c:	e008      	b.n	80044a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800448e:	f7fd fdeb 	bl	8002068 <HAL_GetTick>
 8004492:	4602      	mov	r2, r0
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	2b02      	cmp	r3, #2
 800449a:	d901      	bls.n	80044a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e03d      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80044a0:	4b11      	ldr	r3, [pc, #68]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d0f0      	beq.n	800448e <HAL_RCC_OscConfig+0x46a>
 80044ac:	e035      	b.n	800451a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044ae:	4b10      	ldr	r3, [pc, #64]	@ (80044f0 <HAL_RCC_OscConfig+0x4cc>)
 80044b0:	2200      	movs	r2, #0
 80044b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044b4:	f7fd fdd8 	bl	8002068 <HAL_GetTick>
 80044b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044ba:	e008      	b.n	80044ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044bc:	f7fd fdd4 	bl	8002068 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e026      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044ce:	4b06      	ldr	r3, [pc, #24]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1f0      	bne.n	80044bc <HAL_RCC_OscConfig+0x498>
 80044da:	e01e      	b.n	800451a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	69db      	ldr	r3, [r3, #28]
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d107      	bne.n	80044f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e019      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
 80044e8:	40021000 	.word	0x40021000
 80044ec:	40007000 	.word	0x40007000
 80044f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80044f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004524 <HAL_RCC_OscConfig+0x500>)
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6a1b      	ldr	r3, [r3, #32]
 8004504:	429a      	cmp	r2, r3
 8004506:	d106      	bne.n	8004516 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004512:	429a      	cmp	r2, r3
 8004514:	d001      	beq.n	800451a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e000      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800451a:	2300      	movs	r3, #0
}
 800451c:	4618      	mov	r0, r3
 800451e:	3718      	adds	r7, #24
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}
 8004524:	40021000 	.word	0x40021000

08004528 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
 8004530:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d101      	bne.n	800453c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e0d0      	b.n	80046de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800453c:	4b6a      	ldr	r3, [pc, #424]	@ (80046e8 <HAL_RCC_ClockConfig+0x1c0>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0307 	and.w	r3, r3, #7
 8004544:	683a      	ldr	r2, [r7, #0]
 8004546:	429a      	cmp	r2, r3
 8004548:	d910      	bls.n	800456c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800454a:	4b67      	ldr	r3, [pc, #412]	@ (80046e8 <HAL_RCC_ClockConfig+0x1c0>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f023 0207 	bic.w	r2, r3, #7
 8004552:	4965      	ldr	r1, [pc, #404]	@ (80046e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	4313      	orrs	r3, r2
 8004558:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800455a:	4b63      	ldr	r3, [pc, #396]	@ (80046e8 <HAL_RCC_ClockConfig+0x1c0>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0307 	and.w	r3, r3, #7
 8004562:	683a      	ldr	r2, [r7, #0]
 8004564:	429a      	cmp	r2, r3
 8004566:	d001      	beq.n	800456c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e0b8      	b.n	80046de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0302 	and.w	r3, r3, #2
 8004574:	2b00      	cmp	r3, #0
 8004576:	d020      	beq.n	80045ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0304 	and.w	r3, r3, #4
 8004580:	2b00      	cmp	r3, #0
 8004582:	d005      	beq.n	8004590 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004584:	4b59      	ldr	r3, [pc, #356]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	4a58      	ldr	r2, [pc, #352]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 800458a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800458e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 0308 	and.w	r3, r3, #8
 8004598:	2b00      	cmp	r3, #0
 800459a:	d005      	beq.n	80045a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800459c:	4b53      	ldr	r3, [pc, #332]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	4a52      	ldr	r2, [pc, #328]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80045a2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80045a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045a8:	4b50      	ldr	r3, [pc, #320]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	494d      	ldr	r1, [pc, #308]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80045b6:	4313      	orrs	r3, r2
 80045b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0301 	and.w	r3, r3, #1
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d040      	beq.n	8004648 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d107      	bne.n	80045de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ce:	4b47      	ldr	r3, [pc, #284]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d115      	bne.n	8004606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e07f      	b.n	80046de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	2b02      	cmp	r3, #2
 80045e4:	d107      	bne.n	80045f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045e6:	4b41      	ldr	r3, [pc, #260]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d109      	bne.n	8004606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e073      	b.n	80046de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045f6:	4b3d      	ldr	r3, [pc, #244]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0302 	and.w	r3, r3, #2
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d101      	bne.n	8004606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e06b      	b.n	80046de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004606:	4b39      	ldr	r3, [pc, #228]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	f023 0203 	bic.w	r2, r3, #3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	4936      	ldr	r1, [pc, #216]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 8004614:	4313      	orrs	r3, r2
 8004616:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004618:	f7fd fd26 	bl	8002068 <HAL_GetTick>
 800461c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800461e:	e00a      	b.n	8004636 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004620:	f7fd fd22 	bl	8002068 <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800462e:	4293      	cmp	r3, r2
 8004630:	d901      	bls.n	8004636 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e053      	b.n	80046de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004636:	4b2d      	ldr	r3, [pc, #180]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f003 020c 	and.w	r2, r3, #12
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	429a      	cmp	r2, r3
 8004646:	d1eb      	bne.n	8004620 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004648:	4b27      	ldr	r3, [pc, #156]	@ (80046e8 <HAL_RCC_ClockConfig+0x1c0>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0307 	and.w	r3, r3, #7
 8004650:	683a      	ldr	r2, [r7, #0]
 8004652:	429a      	cmp	r2, r3
 8004654:	d210      	bcs.n	8004678 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004656:	4b24      	ldr	r3, [pc, #144]	@ (80046e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f023 0207 	bic.w	r2, r3, #7
 800465e:	4922      	ldr	r1, [pc, #136]	@ (80046e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	4313      	orrs	r3, r2
 8004664:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004666:	4b20      	ldr	r3, [pc, #128]	@ (80046e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0307 	and.w	r3, r3, #7
 800466e:	683a      	ldr	r2, [r7, #0]
 8004670:	429a      	cmp	r2, r3
 8004672:	d001      	beq.n	8004678 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	e032      	b.n	80046de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0304 	and.w	r3, r3, #4
 8004680:	2b00      	cmp	r3, #0
 8004682:	d008      	beq.n	8004696 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004684:	4b19      	ldr	r3, [pc, #100]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	4916      	ldr	r1, [pc, #88]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 8004692:	4313      	orrs	r3, r2
 8004694:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0308 	and.w	r3, r3, #8
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d009      	beq.n	80046b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80046a2:	4b12      	ldr	r3, [pc, #72]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	691b      	ldr	r3, [r3, #16]
 80046ae:	00db      	lsls	r3, r3, #3
 80046b0:	490e      	ldr	r1, [pc, #56]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80046b2:	4313      	orrs	r3, r2
 80046b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80046b6:	f000 f821 	bl	80046fc <HAL_RCC_GetSysClockFreq>
 80046ba:	4602      	mov	r2, r0
 80046bc:	4b0b      	ldr	r3, [pc, #44]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	091b      	lsrs	r3, r3, #4
 80046c2:	f003 030f 	and.w	r3, r3, #15
 80046c6:	490a      	ldr	r1, [pc, #40]	@ (80046f0 <HAL_RCC_ClockConfig+0x1c8>)
 80046c8:	5ccb      	ldrb	r3, [r1, r3]
 80046ca:	fa22 f303 	lsr.w	r3, r2, r3
 80046ce:	4a09      	ldr	r2, [pc, #36]	@ (80046f4 <HAL_RCC_ClockConfig+0x1cc>)
 80046d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80046d2:	4b09      	ldr	r3, [pc, #36]	@ (80046f8 <HAL_RCC_ClockConfig+0x1d0>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4618      	mov	r0, r3
 80046d8:	f7fd fc84 	bl	8001fe4 <HAL_InitTick>

  return HAL_OK;
 80046dc:	2300      	movs	r3, #0
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3710      	adds	r7, #16
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	40022000 	.word	0x40022000
 80046ec:	40021000 	.word	0x40021000
 80046f0:	0800674c 	.word	0x0800674c
 80046f4:	20000004 	.word	0x20000004
 80046f8:	20000008 	.word	0x20000008

080046fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b087      	sub	sp, #28
 8004700:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004702:	2300      	movs	r3, #0
 8004704:	60fb      	str	r3, [r7, #12]
 8004706:	2300      	movs	r3, #0
 8004708:	60bb      	str	r3, [r7, #8]
 800470a:	2300      	movs	r3, #0
 800470c:	617b      	str	r3, [r7, #20]
 800470e:	2300      	movs	r3, #0
 8004710:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004712:	2300      	movs	r3, #0
 8004714:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004716:	4b1e      	ldr	r3, [pc, #120]	@ (8004790 <HAL_RCC_GetSysClockFreq+0x94>)
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f003 030c 	and.w	r3, r3, #12
 8004722:	2b04      	cmp	r3, #4
 8004724:	d002      	beq.n	800472c <HAL_RCC_GetSysClockFreq+0x30>
 8004726:	2b08      	cmp	r3, #8
 8004728:	d003      	beq.n	8004732 <HAL_RCC_GetSysClockFreq+0x36>
 800472a:	e027      	b.n	800477c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800472c:	4b19      	ldr	r3, [pc, #100]	@ (8004794 <HAL_RCC_GetSysClockFreq+0x98>)
 800472e:	613b      	str	r3, [r7, #16]
      break;
 8004730:	e027      	b.n	8004782 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	0c9b      	lsrs	r3, r3, #18
 8004736:	f003 030f 	and.w	r3, r3, #15
 800473a:	4a17      	ldr	r2, [pc, #92]	@ (8004798 <HAL_RCC_GetSysClockFreq+0x9c>)
 800473c:	5cd3      	ldrb	r3, [r2, r3]
 800473e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d010      	beq.n	800476c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800474a:	4b11      	ldr	r3, [pc, #68]	@ (8004790 <HAL_RCC_GetSysClockFreq+0x94>)
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	0c5b      	lsrs	r3, r3, #17
 8004750:	f003 0301 	and.w	r3, r3, #1
 8004754:	4a11      	ldr	r2, [pc, #68]	@ (800479c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004756:	5cd3      	ldrb	r3, [r2, r3]
 8004758:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a0d      	ldr	r2, [pc, #52]	@ (8004794 <HAL_RCC_GetSysClockFreq+0x98>)
 800475e:	fb03 f202 	mul.w	r2, r3, r2
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	fbb2 f3f3 	udiv	r3, r2, r3
 8004768:	617b      	str	r3, [r7, #20]
 800476a:	e004      	b.n	8004776 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	4a0c      	ldr	r2, [pc, #48]	@ (80047a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004770:	fb02 f303 	mul.w	r3, r2, r3
 8004774:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	613b      	str	r3, [r7, #16]
      break;
 800477a:	e002      	b.n	8004782 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800477c:	4b05      	ldr	r3, [pc, #20]	@ (8004794 <HAL_RCC_GetSysClockFreq+0x98>)
 800477e:	613b      	str	r3, [r7, #16]
      break;
 8004780:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004782:	693b      	ldr	r3, [r7, #16]
}
 8004784:	4618      	mov	r0, r3
 8004786:	371c      	adds	r7, #28
 8004788:	46bd      	mov	sp, r7
 800478a:	bc80      	pop	{r7}
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop
 8004790:	40021000 	.word	0x40021000
 8004794:	007a1200 	.word	0x007a1200
 8004798:	08006764 	.word	0x08006764
 800479c:	08006774 	.word	0x08006774
 80047a0:	003d0900 	.word	0x003d0900

080047a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047a4:	b480      	push	{r7}
 80047a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047a8:	4b02      	ldr	r3, [pc, #8]	@ (80047b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80047aa:	681b      	ldr	r3, [r3, #0]
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bc80      	pop	{r7}
 80047b2:	4770      	bx	lr
 80047b4:	20000004 	.word	0x20000004

080047b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80047bc:	f7ff fff2 	bl	80047a4 <HAL_RCC_GetHCLKFreq>
 80047c0:	4602      	mov	r2, r0
 80047c2:	4b05      	ldr	r3, [pc, #20]	@ (80047d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	0a1b      	lsrs	r3, r3, #8
 80047c8:	f003 0307 	and.w	r3, r3, #7
 80047cc:	4903      	ldr	r1, [pc, #12]	@ (80047dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80047ce:	5ccb      	ldrb	r3, [r1, r3]
 80047d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	40021000 	.word	0x40021000
 80047dc:	0800675c 	.word	0x0800675c

080047e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80047e4:	f7ff ffde 	bl	80047a4 <HAL_RCC_GetHCLKFreq>
 80047e8:	4602      	mov	r2, r0
 80047ea:	4b05      	ldr	r3, [pc, #20]	@ (8004800 <HAL_RCC_GetPCLK2Freq+0x20>)
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	0adb      	lsrs	r3, r3, #11
 80047f0:	f003 0307 	and.w	r3, r3, #7
 80047f4:	4903      	ldr	r1, [pc, #12]	@ (8004804 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047f6:	5ccb      	ldrb	r3, [r1, r3]
 80047f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	40021000 	.word	0x40021000
 8004804:	0800675c 	.word	0x0800675c

08004808 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004808:	b480      	push	{r7}
 800480a:	b085      	sub	sp, #20
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004810:	4b0a      	ldr	r3, [pc, #40]	@ (800483c <RCC_Delay+0x34>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a0a      	ldr	r2, [pc, #40]	@ (8004840 <RCC_Delay+0x38>)
 8004816:	fba2 2303 	umull	r2, r3, r2, r3
 800481a:	0a5b      	lsrs	r3, r3, #9
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	fb02 f303 	mul.w	r3, r2, r3
 8004822:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004824:	bf00      	nop
  }
  while (Delay --);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	1e5a      	subs	r2, r3, #1
 800482a:	60fa      	str	r2, [r7, #12]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d1f9      	bne.n	8004824 <RCC_Delay+0x1c>
}
 8004830:	bf00      	nop
 8004832:	bf00      	nop
 8004834:	3714      	adds	r7, #20
 8004836:	46bd      	mov	sp, r7
 8004838:	bc80      	pop	{r7}
 800483a:	4770      	bx	lr
 800483c:	20000004 	.word	0x20000004
 8004840:	10624dd3 	.word	0x10624dd3

08004844 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b086      	sub	sp, #24
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800484c:	2300      	movs	r3, #0
 800484e:	613b      	str	r3, [r7, #16]
 8004850:	2300      	movs	r3, #0
 8004852:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0301 	and.w	r3, r3, #1
 800485c:	2b00      	cmp	r3, #0
 800485e:	d07d      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004860:	2300      	movs	r3, #0
 8004862:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004864:	4b4f      	ldr	r3, [pc, #316]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004866:	69db      	ldr	r3, [r3, #28]
 8004868:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d10d      	bne.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004870:	4b4c      	ldr	r3, [pc, #304]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004872:	69db      	ldr	r3, [r3, #28]
 8004874:	4a4b      	ldr	r2, [pc, #300]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004876:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800487a:	61d3      	str	r3, [r2, #28]
 800487c:	4b49      	ldr	r3, [pc, #292]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800487e:	69db      	ldr	r3, [r3, #28]
 8004880:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004884:	60bb      	str	r3, [r7, #8]
 8004886:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004888:	2301      	movs	r3, #1
 800488a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800488c:	4b46      	ldr	r3, [pc, #280]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004894:	2b00      	cmp	r3, #0
 8004896:	d118      	bne.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004898:	4b43      	ldr	r3, [pc, #268]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a42      	ldr	r2, [pc, #264]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800489e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048a4:	f7fd fbe0 	bl	8002068 <HAL_GetTick>
 80048a8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048aa:	e008      	b.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048ac:	f7fd fbdc 	bl	8002068 <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	2b64      	cmp	r3, #100	@ 0x64
 80048b8:	d901      	bls.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e06d      	b.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048be:	4b3a      	ldr	r3, [pc, #232]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d0f0      	beq.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80048ca:	4b36      	ldr	r3, [pc, #216]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048cc:	6a1b      	ldr	r3, [r3, #32]
 80048ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048d2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d02e      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048e2:	68fa      	ldr	r2, [r7, #12]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d027      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80048e8:	4b2e      	ldr	r3, [pc, #184]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048ea:	6a1b      	ldr	r3, [r3, #32]
 80048ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048f0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048f2:	4b2e      	ldr	r3, [pc, #184]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80048f4:	2201      	movs	r2, #1
 80048f6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048f8:	4b2c      	ldr	r3, [pc, #176]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80048fa:	2200      	movs	r2, #0
 80048fc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80048fe:	4a29      	ldr	r2, [pc, #164]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f003 0301 	and.w	r3, r3, #1
 800490a:	2b00      	cmp	r3, #0
 800490c:	d014      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800490e:	f7fd fbab 	bl	8002068 <HAL_GetTick>
 8004912:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004914:	e00a      	b.n	800492c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004916:	f7fd fba7 	bl	8002068 <HAL_GetTick>
 800491a:	4602      	mov	r2, r0
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004924:	4293      	cmp	r3, r2
 8004926:	d901      	bls.n	800492c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	e036      	b.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800492c:	4b1d      	ldr	r3, [pc, #116]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	f003 0302 	and.w	r3, r3, #2
 8004934:	2b00      	cmp	r3, #0
 8004936:	d0ee      	beq.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004938:	4b1a      	ldr	r3, [pc, #104]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800493a:	6a1b      	ldr	r3, [r3, #32]
 800493c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	4917      	ldr	r1, [pc, #92]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004946:	4313      	orrs	r3, r2
 8004948:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800494a:	7dfb      	ldrb	r3, [r7, #23]
 800494c:	2b01      	cmp	r3, #1
 800494e:	d105      	bne.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004950:	4b14      	ldr	r3, [pc, #80]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004952:	69db      	ldr	r3, [r3, #28]
 8004954:	4a13      	ldr	r2, [pc, #76]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004956:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800495a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0302 	and.w	r3, r3, #2
 8004964:	2b00      	cmp	r3, #0
 8004966:	d008      	beq.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004968:	4b0e      	ldr	r3, [pc, #56]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	490b      	ldr	r1, [pc, #44]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004976:	4313      	orrs	r3, r2
 8004978:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 0310 	and.w	r3, r3, #16
 8004982:	2b00      	cmp	r3, #0
 8004984:	d008      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004986:	4b07      	ldr	r3, [pc, #28]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	68db      	ldr	r3, [r3, #12]
 8004992:	4904      	ldr	r1, [pc, #16]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004994:	4313      	orrs	r3, r2
 8004996:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3718      	adds	r7, #24
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	40021000 	.word	0x40021000
 80049a8:	40007000 	.word	0x40007000
 80049ac:	42420440 	.word	0x42420440

080049b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b088      	sub	sp, #32
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80049b8:	2300      	movs	r3, #0
 80049ba:	617b      	str	r3, [r7, #20]
 80049bc:	2300      	movs	r3, #0
 80049be:	61fb      	str	r3, [r7, #28]
 80049c0:	2300      	movs	r3, #0
 80049c2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80049c4:	2300      	movs	r3, #0
 80049c6:	60fb      	str	r3, [r7, #12]
 80049c8:	2300      	movs	r3, #0
 80049ca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b10      	cmp	r3, #16
 80049d0:	d00a      	beq.n	80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2b10      	cmp	r3, #16
 80049d6:	f200 808a 	bhi.w	8004aee <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d045      	beq.n	8004a6c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2b02      	cmp	r3, #2
 80049e4:	d075      	beq.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80049e6:	e082      	b.n	8004aee <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80049e8:	4b46      	ldr	r3, [pc, #280]	@ (8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80049ee:	4b45      	ldr	r3, [pc, #276]	@ (8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d07b      	beq.n	8004af2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	0c9b      	lsrs	r3, r3, #18
 80049fe:	f003 030f 	and.w	r3, r3, #15
 8004a02:	4a41      	ldr	r2, [pc, #260]	@ (8004b08 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004a04:	5cd3      	ldrb	r3, [r2, r3]
 8004a06:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d015      	beq.n	8004a3e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004a12:	4b3c      	ldr	r3, [pc, #240]	@ (8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	0c5b      	lsrs	r3, r3, #17
 8004a18:	f003 0301 	and.w	r3, r3, #1
 8004a1c:	4a3b      	ldr	r2, [pc, #236]	@ (8004b0c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004a1e:	5cd3      	ldrb	r3, [r2, r3]
 8004a20:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d00d      	beq.n	8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004a2c:	4a38      	ldr	r2, [pc, #224]	@ (8004b10 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	fb02 f303 	mul.w	r3, r2, r3
 8004a3a:	61fb      	str	r3, [r7, #28]
 8004a3c:	e004      	b.n	8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	4a34      	ldr	r2, [pc, #208]	@ (8004b14 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004a42:	fb02 f303 	mul.w	r3, r2, r3
 8004a46:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004a48:	4b2e      	ldr	r3, [pc, #184]	@ (8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a54:	d102      	bne.n	8004a5c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	61bb      	str	r3, [r7, #24]
      break;
 8004a5a:	e04a      	b.n	8004af2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	005b      	lsls	r3, r3, #1
 8004a60:	4a2d      	ldr	r2, [pc, #180]	@ (8004b18 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004a62:	fba2 2303 	umull	r2, r3, r2, r3
 8004a66:	085b      	lsrs	r3, r3, #1
 8004a68:	61bb      	str	r3, [r7, #24]
      break;
 8004a6a:	e042      	b.n	8004af2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004a6c:	4b25      	ldr	r3, [pc, #148]	@ (8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004a6e:	6a1b      	ldr	r3, [r3, #32]
 8004a70:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a7c:	d108      	bne.n	8004a90 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	f003 0302 	and.w	r3, r3, #2
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d003      	beq.n	8004a90 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004a88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a8c:	61bb      	str	r3, [r7, #24]
 8004a8e:	e01f      	b.n	8004ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a9a:	d109      	bne.n	8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004a9c:	4b19      	ldr	r3, [pc, #100]	@ (8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa0:	f003 0302 	and.w	r3, r3, #2
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d003      	beq.n	8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004aa8:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004aac:	61bb      	str	r3, [r7, #24]
 8004aae:	e00f      	b.n	8004ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ab6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004aba:	d11c      	bne.n	8004af6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004abc:	4b11      	ldr	r3, [pc, #68]	@ (8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d016      	beq.n	8004af6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004ac8:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004acc:	61bb      	str	r3, [r7, #24]
      break;
 8004ace:	e012      	b.n	8004af6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004ad0:	e011      	b.n	8004af6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004ad2:	f7ff fe85 	bl	80047e0 <HAL_RCC_GetPCLK2Freq>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	0b9b      	lsrs	r3, r3, #14
 8004ade:	f003 0303 	and.w	r3, r3, #3
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	005b      	lsls	r3, r3, #1
 8004ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aea:	61bb      	str	r3, [r7, #24]
      break;
 8004aec:	e004      	b.n	8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004aee:	bf00      	nop
 8004af0:	e002      	b.n	8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004af2:	bf00      	nop
 8004af4:	e000      	b.n	8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004af6:	bf00      	nop
    }
  }
  return (frequency);
 8004af8:	69bb      	ldr	r3, [r7, #24]
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3720      	adds	r7, #32
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	bf00      	nop
 8004b04:	40021000 	.word	0x40021000
 8004b08:	08006778 	.word	0x08006778
 8004b0c:	08006788 	.word	0x08006788
 8004b10:	007a1200 	.word	0x007a1200
 8004b14:	003d0900 	.word	0x003d0900
 8004b18:	aaaaaaab 	.word	0xaaaaaaab

08004b1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b082      	sub	sp, #8
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d101      	bne.n	8004b2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e076      	b.n	8004c1c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d108      	bne.n	8004b48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b3e:	d009      	beq.n	8004b54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	61da      	str	r2, [r3, #28]
 8004b46:	e005      	b.n	8004b54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2200      	movs	r2, #0
 8004b52:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2200      	movs	r2, #0
 8004b58:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d106      	bne.n	8004b74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f7fd f8bc 	bl	8001cec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2202      	movs	r2, #2
 8004b78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b8a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004b9c:	431a      	orrs	r2, r3
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	68db      	ldr	r3, [r3, #12]
 8004ba2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ba6:	431a      	orrs	r2, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	691b      	ldr	r3, [r3, #16]
 8004bac:	f003 0302 	and.w	r3, r3, #2
 8004bb0:	431a      	orrs	r2, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	f003 0301 	and.w	r3, r3, #1
 8004bba:	431a      	orrs	r2, r3
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	699b      	ldr	r3, [r3, #24]
 8004bc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bc4:	431a      	orrs	r2, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	69db      	ldr	r3, [r3, #28]
 8004bca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004bce:	431a      	orrs	r2, r3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6a1b      	ldr	r3, [r3, #32]
 8004bd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bd8:	ea42 0103 	orr.w	r1, r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004be0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	430a      	orrs	r2, r1
 8004bea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	699b      	ldr	r3, [r3, #24]
 8004bf0:	0c1a      	lsrs	r2, r3, #16
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f002 0204 	and.w	r2, r2, #4
 8004bfa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	69da      	ldr	r2, [r3, #28]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c0a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2201      	movs	r2, #1
 8004c16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004c1a:	2300      	movs	r3, #0
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3708      	adds	r7, #8
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b088      	sub	sp, #32
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	603b      	str	r3, [r7, #0]
 8004c30:	4613      	mov	r3, r2
 8004c32:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c34:	f7fd fa18 	bl	8002068 <HAL_GetTick>
 8004c38:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004c3a:	88fb      	ldrh	r3, [r7, #6]
 8004c3c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d001      	beq.n	8004c4e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	e12a      	b.n	8004ea4 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d002      	beq.n	8004c5a <HAL_SPI_Transmit+0x36>
 8004c54:	88fb      	ldrh	r3, [r7, #6]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d101      	bne.n	8004c5e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e122      	b.n	8004ea4 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d101      	bne.n	8004c6c <HAL_SPI_Transmit+0x48>
 8004c68:	2302      	movs	r3, #2
 8004c6a:	e11b      	b.n	8004ea4 <HAL_SPI_Transmit+0x280>
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2203      	movs	r2, #3
 8004c78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	68ba      	ldr	r2, [r7, #8]
 8004c86:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	88fa      	ldrh	r2, [r7, #6]
 8004c8c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	88fa      	ldrh	r2, [r7, #6]
 8004c92:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2200      	movs	r2, #0
 8004c98:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cba:	d10f      	bne.n	8004cdc <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004cda:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ce6:	2b40      	cmp	r3, #64	@ 0x40
 8004ce8:	d007      	beq.n	8004cfa <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004cf8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d02:	d152      	bne.n	8004daa <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d002      	beq.n	8004d12 <HAL_SPI_Transmit+0xee>
 8004d0c:	8b7b      	ldrh	r3, [r7, #26]
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d145      	bne.n	8004d9e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d16:	881a      	ldrh	r2, [r3, #0]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d22:	1c9a      	adds	r2, r3, #2
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d2c:	b29b      	uxth	r3, r3
 8004d2e:	3b01      	subs	r3, #1
 8004d30:	b29a      	uxth	r2, r3
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004d36:	e032      	b.n	8004d9e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	f003 0302 	and.w	r3, r3, #2
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d112      	bne.n	8004d6c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d4a:	881a      	ldrh	r2, [r3, #0]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d56:	1c9a      	adds	r2, r3, #2
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	3b01      	subs	r3, #1
 8004d64:	b29a      	uxth	r2, r3
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004d6a:	e018      	b.n	8004d9e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d6c:	f7fd f97c 	bl	8002068 <HAL_GetTick>
 8004d70:	4602      	mov	r2, r0
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	683a      	ldr	r2, [r7, #0]
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d803      	bhi.n	8004d84 <HAL_SPI_Transmit+0x160>
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d82:	d102      	bne.n	8004d8a <HAL_SPI_Transmit+0x166>
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d109      	bne.n	8004d9e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e082      	b.n	8004ea4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1c7      	bne.n	8004d38 <HAL_SPI_Transmit+0x114>
 8004da8:	e053      	b.n	8004e52 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d002      	beq.n	8004db8 <HAL_SPI_Transmit+0x194>
 8004db2:	8b7b      	ldrh	r3, [r7, #26]
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d147      	bne.n	8004e48 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	330c      	adds	r3, #12
 8004dc2:	7812      	ldrb	r2, [r2, #0]
 8004dc4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dca:	1c5a      	adds	r2, r3, #1
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	b29a      	uxth	r2, r3
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004dde:	e033      	b.n	8004e48 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	d113      	bne.n	8004e16 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	330c      	adds	r3, #12
 8004df8:	7812      	ldrb	r2, [r2, #0]
 8004dfa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e00:	1c5a      	adds	r2, r3, #1
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	3b01      	subs	r3, #1
 8004e0e:	b29a      	uxth	r2, r3
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004e14:	e018      	b.n	8004e48 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e16:	f7fd f927 	bl	8002068 <HAL_GetTick>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	69fb      	ldr	r3, [r7, #28]
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	683a      	ldr	r2, [r7, #0]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d803      	bhi.n	8004e2e <HAL_SPI_Transmit+0x20a>
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e2c:	d102      	bne.n	8004e34 <HAL_SPI_Transmit+0x210>
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d109      	bne.n	8004e48 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004e44:	2303      	movs	r3, #3
 8004e46:	e02d      	b.n	8004ea4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e4c:	b29b      	uxth	r3, r3
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d1c6      	bne.n	8004de0 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e52:	69fa      	ldr	r2, [r7, #28]
 8004e54:	6839      	ldr	r1, [r7, #0]
 8004e56:	68f8      	ldr	r0, [r7, #12]
 8004e58:	f000 fbc4 	bl	80055e4 <SPI_EndRxTxTransaction>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d002      	beq.n	8004e68 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2220      	movs	r2, #32
 8004e66:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d10a      	bne.n	8004e86 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e70:	2300      	movs	r3, #0
 8004e72:	617b      	str	r3, [r7, #20]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	617b      	str	r3, [r7, #20]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	617b      	str	r3, [r7, #20]
 8004e84:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2200      	movs	r2, #0
 8004e92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d001      	beq.n	8004ea2 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e000      	b.n	8004ea4 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004ea2:	2300      	movs	r3, #0
  }
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3720      	adds	r7, #32
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b088      	sub	sp, #32
 8004eb0:	af02      	add	r7, sp, #8
 8004eb2:	60f8      	str	r0, [r7, #12]
 8004eb4:	60b9      	str	r1, [r7, #8]
 8004eb6:	603b      	str	r3, [r7, #0]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d001      	beq.n	8004ecc <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004ec8:	2302      	movs	r3, #2
 8004eca:	e104      	b.n	80050d6 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ed4:	d112      	bne.n	8004efc <HAL_SPI_Receive+0x50>
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d10e      	bne.n	8004efc <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2204      	movs	r2, #4
 8004ee2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004ee6:	88fa      	ldrh	r2, [r7, #6]
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	9300      	str	r3, [sp, #0]
 8004eec:	4613      	mov	r3, r2
 8004eee:	68ba      	ldr	r2, [r7, #8]
 8004ef0:	68b9      	ldr	r1, [r7, #8]
 8004ef2:	68f8      	ldr	r0, [r7, #12]
 8004ef4:	f000 f8f3 	bl	80050de <HAL_SPI_TransmitReceive>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	e0ec      	b.n	80050d6 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004efc:	f7fd f8b4 	bl	8002068 <HAL_GetTick>
 8004f00:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d002      	beq.n	8004f0e <HAL_SPI_Receive+0x62>
 8004f08:	88fb      	ldrh	r3, [r7, #6]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d101      	bne.n	8004f12 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e0e1      	b.n	80050d6 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d101      	bne.n	8004f20 <HAL_SPI_Receive+0x74>
 8004f1c:	2302      	movs	r3, #2
 8004f1e:	e0da      	b.n	80050d6 <HAL_SPI_Receive+0x22a>
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2204      	movs	r2, #4
 8004f2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	68ba      	ldr	r2, [r7, #8]
 8004f3a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	88fa      	ldrh	r2, [r7, #6]
 8004f40:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	88fa      	ldrh	r2, [r7, #6]
 8004f46:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2200      	movs	r2, #0
 8004f58:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2200      	movs	r2, #0
 8004f64:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f6e:	d10f      	bne.n	8004f90 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f7e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004f8e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f9a:	2b40      	cmp	r3, #64	@ 0x40
 8004f9c:	d007      	beq.n	8004fae <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004fac:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d170      	bne.n	8005098 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004fb6:	e035      	b.n	8005024 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	f003 0301 	and.w	r3, r3, #1
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d115      	bne.n	8004ff2 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f103 020c 	add.w	r2, r3, #12
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd2:	7812      	ldrb	r2, [r2, #0]
 8004fd4:	b2d2      	uxtb	r2, r2
 8004fd6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fdc:	1c5a      	adds	r2, r3, #1
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fe6:	b29b      	uxth	r3, r3
 8004fe8:	3b01      	subs	r3, #1
 8004fea:	b29a      	uxth	r2, r3
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ff0:	e018      	b.n	8005024 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ff2:	f7fd f839 	bl	8002068 <HAL_GetTick>
 8004ff6:	4602      	mov	r2, r0
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	1ad3      	subs	r3, r2, r3
 8004ffc:	683a      	ldr	r2, [r7, #0]
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d803      	bhi.n	800500a <HAL_SPI_Receive+0x15e>
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005008:	d102      	bne.n	8005010 <HAL_SPI_Receive+0x164>
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d109      	bne.n	8005024 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2201      	movs	r2, #1
 8005014:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2200      	movs	r2, #0
 800501c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005020:	2303      	movs	r3, #3
 8005022:	e058      	b.n	80050d6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005028:	b29b      	uxth	r3, r3
 800502a:	2b00      	cmp	r3, #0
 800502c:	d1c4      	bne.n	8004fb8 <HAL_SPI_Receive+0x10c>
 800502e:	e038      	b.n	80050a2 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	f003 0301 	and.w	r3, r3, #1
 800503a:	2b01      	cmp	r3, #1
 800503c:	d113      	bne.n	8005066 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	68da      	ldr	r2, [r3, #12]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005048:	b292      	uxth	r2, r2
 800504a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005050:	1c9a      	adds	r2, r3, #2
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800505a:	b29b      	uxth	r3, r3
 800505c:	3b01      	subs	r3, #1
 800505e:	b29a      	uxth	r2, r3
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005064:	e018      	b.n	8005098 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005066:	f7fc ffff 	bl	8002068 <HAL_GetTick>
 800506a:	4602      	mov	r2, r0
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	683a      	ldr	r2, [r7, #0]
 8005072:	429a      	cmp	r2, r3
 8005074:	d803      	bhi.n	800507e <HAL_SPI_Receive+0x1d2>
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800507c:	d102      	bne.n	8005084 <HAL_SPI_Receive+0x1d8>
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d109      	bne.n	8005098 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2200      	movs	r2, #0
 8005090:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005094:	2303      	movs	r3, #3
 8005096:	e01e      	b.n	80050d6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800509c:	b29b      	uxth	r3, r3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d1c6      	bne.n	8005030 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	6839      	ldr	r1, [r7, #0]
 80050a6:	68f8      	ldr	r0, [r7, #12]
 80050a8:	f000 fa4a 	bl	8005540 <SPI_EndRxTransaction>
 80050ac:	4603      	mov	r3, r0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d002      	beq.n	80050b8 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2220      	movs	r2, #32
 80050b6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d001      	beq.n	80050d4 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	e000      	b.n	80050d6 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80050d4:	2300      	movs	r3, #0
  }
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3718      	adds	r7, #24
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}

080050de <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80050de:	b580      	push	{r7, lr}
 80050e0:	b08a      	sub	sp, #40	@ 0x28
 80050e2:	af00      	add	r7, sp, #0
 80050e4:	60f8      	str	r0, [r7, #12]
 80050e6:	60b9      	str	r1, [r7, #8]
 80050e8:	607a      	str	r2, [r7, #4]
 80050ea:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80050ec:	2301      	movs	r3, #1
 80050ee:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050f0:	f7fc ffba 	bl	8002068 <HAL_GetTick>
 80050f4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80050fc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005104:	887b      	ldrh	r3, [r7, #2]
 8005106:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005108:	7ffb      	ldrb	r3, [r7, #31]
 800510a:	2b01      	cmp	r3, #1
 800510c:	d00c      	beq.n	8005128 <HAL_SPI_TransmitReceive+0x4a>
 800510e:	69bb      	ldr	r3, [r7, #24]
 8005110:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005114:	d106      	bne.n	8005124 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d102      	bne.n	8005124 <HAL_SPI_TransmitReceive+0x46>
 800511e:	7ffb      	ldrb	r3, [r7, #31]
 8005120:	2b04      	cmp	r3, #4
 8005122:	d001      	beq.n	8005128 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005124:	2302      	movs	r3, #2
 8005126:	e17f      	b.n	8005428 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d005      	beq.n	800513a <HAL_SPI_TransmitReceive+0x5c>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d002      	beq.n	800513a <HAL_SPI_TransmitReceive+0x5c>
 8005134:	887b      	ldrh	r3, [r7, #2]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d101      	bne.n	800513e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e174      	b.n	8005428 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005144:	2b01      	cmp	r3, #1
 8005146:	d101      	bne.n	800514c <HAL_SPI_TransmitReceive+0x6e>
 8005148:	2302      	movs	r3, #2
 800514a:	e16d      	b.n	8005428 <HAL_SPI_TransmitReceive+0x34a>
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800515a:	b2db      	uxtb	r3, r3
 800515c:	2b04      	cmp	r3, #4
 800515e:	d003      	beq.n	8005168 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2205      	movs	r2, #5
 8005164:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2200      	movs	r2, #0
 800516c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	687a      	ldr	r2, [r7, #4]
 8005172:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	887a      	ldrh	r2, [r7, #2]
 8005178:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	887a      	ldrh	r2, [r7, #2]
 800517e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	68ba      	ldr	r2, [r7, #8]
 8005184:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	887a      	ldrh	r2, [r7, #2]
 800518a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	887a      	ldrh	r2, [r7, #2]
 8005190:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2200      	movs	r2, #0
 8005196:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2200      	movs	r2, #0
 800519c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051a8:	2b40      	cmp	r3, #64	@ 0x40
 80051aa:	d007      	beq.n	80051bc <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80051ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051c4:	d17e      	bne.n	80052c4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d002      	beq.n	80051d4 <HAL_SPI_TransmitReceive+0xf6>
 80051ce:	8afb      	ldrh	r3, [r7, #22]
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d16c      	bne.n	80052ae <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051d8:	881a      	ldrh	r2, [r3, #0]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051e4:	1c9a      	adds	r2, r3, #2
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	3b01      	subs	r3, #1
 80051f2:	b29a      	uxth	r2, r3
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051f8:	e059      	b.n	80052ae <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	f003 0302 	and.w	r3, r3, #2
 8005204:	2b02      	cmp	r3, #2
 8005206:	d11b      	bne.n	8005240 <HAL_SPI_TransmitReceive+0x162>
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800520c:	b29b      	uxth	r3, r3
 800520e:	2b00      	cmp	r3, #0
 8005210:	d016      	beq.n	8005240 <HAL_SPI_TransmitReceive+0x162>
 8005212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005214:	2b01      	cmp	r3, #1
 8005216:	d113      	bne.n	8005240 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800521c:	881a      	ldrh	r2, [r3, #0]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005228:	1c9a      	adds	r2, r3, #2
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005232:	b29b      	uxth	r3, r3
 8005234:	3b01      	subs	r3, #1
 8005236:	b29a      	uxth	r2, r3
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800523c:	2300      	movs	r3, #0
 800523e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	f003 0301 	and.w	r3, r3, #1
 800524a:	2b01      	cmp	r3, #1
 800524c:	d119      	bne.n	8005282 <HAL_SPI_TransmitReceive+0x1a4>
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005252:	b29b      	uxth	r3, r3
 8005254:	2b00      	cmp	r3, #0
 8005256:	d014      	beq.n	8005282 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68da      	ldr	r2, [r3, #12]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005262:	b292      	uxth	r2, r2
 8005264:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800526a:	1c9a      	adds	r2, r3, #2
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005274:	b29b      	uxth	r3, r3
 8005276:	3b01      	subs	r3, #1
 8005278:	b29a      	uxth	r2, r3
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800527e:	2301      	movs	r3, #1
 8005280:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005282:	f7fc fef1 	bl	8002068 <HAL_GetTick>
 8005286:	4602      	mov	r2, r0
 8005288:	6a3b      	ldr	r3, [r7, #32]
 800528a:	1ad3      	subs	r3, r2, r3
 800528c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800528e:	429a      	cmp	r2, r3
 8005290:	d80d      	bhi.n	80052ae <HAL_SPI_TransmitReceive+0x1d0>
 8005292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005298:	d009      	beq.n	80052ae <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2201      	movs	r2, #1
 800529e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80052aa:	2303      	movs	r3, #3
 80052ac:	e0bc      	b.n	8005428 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d1a0      	bne.n	80051fa <HAL_SPI_TransmitReceive+0x11c>
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052bc:	b29b      	uxth	r3, r3
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d19b      	bne.n	80051fa <HAL_SPI_TransmitReceive+0x11c>
 80052c2:	e082      	b.n	80053ca <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d002      	beq.n	80052d2 <HAL_SPI_TransmitReceive+0x1f4>
 80052cc:	8afb      	ldrh	r3, [r7, #22]
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d171      	bne.n	80053b6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	330c      	adds	r3, #12
 80052dc:	7812      	ldrb	r2, [r2, #0]
 80052de:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e4:	1c5a      	adds	r2, r3, #1
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	3b01      	subs	r3, #1
 80052f2:	b29a      	uxth	r2, r3
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052f8:	e05d      	b.n	80053b6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	f003 0302 	and.w	r3, r3, #2
 8005304:	2b02      	cmp	r3, #2
 8005306:	d11c      	bne.n	8005342 <HAL_SPI_TransmitReceive+0x264>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800530c:	b29b      	uxth	r3, r3
 800530e:	2b00      	cmp	r3, #0
 8005310:	d017      	beq.n	8005342 <HAL_SPI_TransmitReceive+0x264>
 8005312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005314:	2b01      	cmp	r3, #1
 8005316:	d114      	bne.n	8005342 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	330c      	adds	r3, #12
 8005322:	7812      	ldrb	r2, [r2, #0]
 8005324:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800532a:	1c5a      	adds	r2, r3, #1
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005334:	b29b      	uxth	r3, r3
 8005336:	3b01      	subs	r3, #1
 8005338:	b29a      	uxth	r2, r3
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800533e:	2300      	movs	r3, #0
 8005340:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	f003 0301 	and.w	r3, r3, #1
 800534c:	2b01      	cmp	r3, #1
 800534e:	d119      	bne.n	8005384 <HAL_SPI_TransmitReceive+0x2a6>
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005354:	b29b      	uxth	r3, r3
 8005356:	2b00      	cmp	r3, #0
 8005358:	d014      	beq.n	8005384 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	68da      	ldr	r2, [r3, #12]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005364:	b2d2      	uxtb	r2, r2
 8005366:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800536c:	1c5a      	adds	r2, r3, #1
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005376:	b29b      	uxth	r3, r3
 8005378:	3b01      	subs	r3, #1
 800537a:	b29a      	uxth	r2, r3
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005380:	2301      	movs	r3, #1
 8005382:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005384:	f7fc fe70 	bl	8002068 <HAL_GetTick>
 8005388:	4602      	mov	r2, r0
 800538a:	6a3b      	ldr	r3, [r7, #32]
 800538c:	1ad3      	subs	r3, r2, r3
 800538e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005390:	429a      	cmp	r2, r3
 8005392:	d803      	bhi.n	800539c <HAL_SPI_TransmitReceive+0x2be>
 8005394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800539a:	d102      	bne.n	80053a2 <HAL_SPI_TransmitReceive+0x2c4>
 800539c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d109      	bne.n	80053b6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2201      	movs	r2, #1
 80053a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2200      	movs	r2, #0
 80053ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	e038      	b.n	8005428 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053ba:	b29b      	uxth	r3, r3
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d19c      	bne.n	80052fa <HAL_SPI_TransmitReceive+0x21c>
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053c4:	b29b      	uxth	r3, r3
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d197      	bne.n	80052fa <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053ca:	6a3a      	ldr	r2, [r7, #32]
 80053cc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80053ce:	68f8      	ldr	r0, [r7, #12]
 80053d0:	f000 f908 	bl	80055e4 <SPI_EndRxTxTransaction>
 80053d4:	4603      	mov	r3, r0
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d008      	beq.n	80053ec <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2220      	movs	r2, #32
 80053de:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2200      	movs	r2, #0
 80053e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e01d      	b.n	8005428 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d10a      	bne.n	800540a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053f4:	2300      	movs	r3, #0
 80053f6:	613b      	str	r3, [r7, #16]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	613b      	str	r3, [r7, #16]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	613b      	str	r3, [r7, #16]
 8005408:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2201      	movs	r2, #1
 800540e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2200      	movs	r2, #0
 8005416:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800541e:	2b00      	cmp	r3, #0
 8005420:	d001      	beq.n	8005426 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e000      	b.n	8005428 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005426:	2300      	movs	r3, #0
  }
}
 8005428:	4618      	mov	r0, r3
 800542a:	3728      	adds	r7, #40	@ 0x28
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}

08005430 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b088      	sub	sp, #32
 8005434:	af00      	add	r7, sp, #0
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	603b      	str	r3, [r7, #0]
 800543c:	4613      	mov	r3, r2
 800543e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005440:	f7fc fe12 	bl	8002068 <HAL_GetTick>
 8005444:	4602      	mov	r2, r0
 8005446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005448:	1a9b      	subs	r3, r3, r2
 800544a:	683a      	ldr	r2, [r7, #0]
 800544c:	4413      	add	r3, r2
 800544e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005450:	f7fc fe0a 	bl	8002068 <HAL_GetTick>
 8005454:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005456:	4b39      	ldr	r3, [pc, #228]	@ (800553c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	015b      	lsls	r3, r3, #5
 800545c:	0d1b      	lsrs	r3, r3, #20
 800545e:	69fa      	ldr	r2, [r7, #28]
 8005460:	fb02 f303 	mul.w	r3, r2, r3
 8005464:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005466:	e054      	b.n	8005512 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800546e:	d050      	beq.n	8005512 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005470:	f7fc fdfa 	bl	8002068 <HAL_GetTick>
 8005474:	4602      	mov	r2, r0
 8005476:	69bb      	ldr	r3, [r7, #24]
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	69fa      	ldr	r2, [r7, #28]
 800547c:	429a      	cmp	r2, r3
 800547e:	d902      	bls.n	8005486 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005480:	69fb      	ldr	r3, [r7, #28]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d13d      	bne.n	8005502 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	685a      	ldr	r2, [r3, #4]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005494:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800549e:	d111      	bne.n	80054c4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054a8:	d004      	beq.n	80054b4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054b2:	d107      	bne.n	80054c4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054cc:	d10f      	bne.n	80054ee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80054dc:	601a      	str	r2, [r3, #0]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80054ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2201      	movs	r2, #1
 80054f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2200      	movs	r2, #0
 80054fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80054fe:	2303      	movs	r3, #3
 8005500:	e017      	b.n	8005532 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d101      	bne.n	800550c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005508:	2300      	movs	r3, #0
 800550a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	3b01      	subs	r3, #1
 8005510:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	689a      	ldr	r2, [r3, #8]
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	4013      	ands	r3, r2
 800551c:	68ba      	ldr	r2, [r7, #8]
 800551e:	429a      	cmp	r2, r3
 8005520:	bf0c      	ite	eq
 8005522:	2301      	moveq	r3, #1
 8005524:	2300      	movne	r3, #0
 8005526:	b2db      	uxtb	r3, r3
 8005528:	461a      	mov	r2, r3
 800552a:	79fb      	ldrb	r3, [r7, #7]
 800552c:	429a      	cmp	r2, r3
 800552e:	d19b      	bne.n	8005468 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005530:	2300      	movs	r3, #0
}
 8005532:	4618      	mov	r0, r3
 8005534:	3720      	adds	r7, #32
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop
 800553c:	20000004 	.word	0x20000004

08005540 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b086      	sub	sp, #24
 8005544:	af02      	add	r7, sp, #8
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005554:	d111      	bne.n	800557a <SPI_EndRxTransaction+0x3a>
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800555e:	d004      	beq.n	800556a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005568:	d107      	bne.n	800557a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005578:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005582:	d117      	bne.n	80055b4 <SPI_EndRxTransaction+0x74>
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800558c:	d112      	bne.n	80055b4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	9300      	str	r3, [sp, #0]
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	2200      	movs	r2, #0
 8005596:	2101      	movs	r1, #1
 8005598:	68f8      	ldr	r0, [r7, #12]
 800559a:	f7ff ff49 	bl	8005430 <SPI_WaitFlagStateUntilTimeout>
 800559e:	4603      	mov	r3, r0
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d01a      	beq.n	80055da <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055a8:	f043 0220 	orr.w	r2, r3, #32
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80055b0:	2303      	movs	r3, #3
 80055b2:	e013      	b.n	80055dc <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	9300      	str	r3, [sp, #0]
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	2200      	movs	r2, #0
 80055bc:	2180      	movs	r1, #128	@ 0x80
 80055be:	68f8      	ldr	r0, [r7, #12]
 80055c0:	f7ff ff36 	bl	8005430 <SPI_WaitFlagStateUntilTimeout>
 80055c4:	4603      	mov	r3, r0
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d007      	beq.n	80055da <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055ce:	f043 0220 	orr.w	r2, r3, #32
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e000      	b.n	80055dc <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3710      	adds	r7, #16
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b086      	sub	sp, #24
 80055e8:	af02      	add	r7, sp, #8
 80055ea:	60f8      	str	r0, [r7, #12]
 80055ec:	60b9      	str	r1, [r7, #8]
 80055ee:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	9300      	str	r3, [sp, #0]
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	2201      	movs	r2, #1
 80055f8:	2102      	movs	r1, #2
 80055fa:	68f8      	ldr	r0, [r7, #12]
 80055fc:	f7ff ff18 	bl	8005430 <SPI_WaitFlagStateUntilTimeout>
 8005600:	4603      	mov	r3, r0
 8005602:	2b00      	cmp	r3, #0
 8005604:	d007      	beq.n	8005616 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800560a:	f043 0220 	orr.w	r2, r3, #32
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005612:	2303      	movs	r3, #3
 8005614:	e013      	b.n	800563e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	9300      	str	r3, [sp, #0]
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	2200      	movs	r2, #0
 800561e:	2180      	movs	r1, #128	@ 0x80
 8005620:	68f8      	ldr	r0, [r7, #12]
 8005622:	f7ff ff05 	bl	8005430 <SPI_WaitFlagStateUntilTimeout>
 8005626:	4603      	mov	r3, r0
 8005628:	2b00      	cmp	r3, #0
 800562a:	d007      	beq.n	800563c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005630:	f043 0220 	orr.w	r2, r3, #32
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005638:	2303      	movs	r3, #3
 800563a:	e000      	b.n	800563e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800563c:	2300      	movs	r3, #0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3710      	adds	r7, #16
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}

08005646 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005646:	b580      	push	{r7, lr}
 8005648:	b082      	sub	sp, #8
 800564a:	af00      	add	r7, sp, #0
 800564c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d101      	bne.n	8005658 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	e042      	b.n	80056de <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800565e:	b2db      	uxtb	r3, r3
 8005660:	2b00      	cmp	r3, #0
 8005662:	d106      	bne.n	8005672 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f7fc fb97 	bl	8001da0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2224      	movs	r2, #36	@ 0x24
 8005676:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	68da      	ldr	r2, [r3, #12]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005688:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 f972 	bl	8005974 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	691a      	ldr	r2, [r3, #16]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800569e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	695a      	ldr	r2, [r3, #20]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80056ae:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	68da      	ldr	r2, [r3, #12]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80056be:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2220      	movs	r2, #32
 80056ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2220      	movs	r2, #32
 80056d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80056dc:	2300      	movs	r3, #0
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3708      	adds	r7, #8
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}

080056e6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056e6:	b580      	push	{r7, lr}
 80056e8:	b08a      	sub	sp, #40	@ 0x28
 80056ea:	af02      	add	r7, sp, #8
 80056ec:	60f8      	str	r0, [r7, #12]
 80056ee:	60b9      	str	r1, [r7, #8]
 80056f0:	603b      	str	r3, [r7, #0]
 80056f2:	4613      	mov	r3, r2
 80056f4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80056f6:	2300      	movs	r3, #0
 80056f8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005700:	b2db      	uxtb	r3, r3
 8005702:	2b20      	cmp	r3, #32
 8005704:	d175      	bne.n	80057f2 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d002      	beq.n	8005712 <HAL_UART_Transmit+0x2c>
 800570c:	88fb      	ldrh	r3, [r7, #6]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d101      	bne.n	8005716 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e06e      	b.n	80057f4 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2200      	movs	r2, #0
 800571a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2221      	movs	r2, #33	@ 0x21
 8005720:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005724:	f7fc fca0 	bl	8002068 <HAL_GetTick>
 8005728:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	88fa      	ldrh	r2, [r7, #6]
 800572e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	88fa      	ldrh	r2, [r7, #6]
 8005734:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800573e:	d108      	bne.n	8005752 <HAL_UART_Transmit+0x6c>
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	691b      	ldr	r3, [r3, #16]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d104      	bne.n	8005752 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005748:	2300      	movs	r3, #0
 800574a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	61bb      	str	r3, [r7, #24]
 8005750:	e003      	b.n	800575a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005756:	2300      	movs	r3, #0
 8005758:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800575a:	e02e      	b.n	80057ba <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	9300      	str	r3, [sp, #0]
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	2200      	movs	r2, #0
 8005764:	2180      	movs	r1, #128	@ 0x80
 8005766:	68f8      	ldr	r0, [r7, #12]
 8005768:	f000 f848 	bl	80057fc <UART_WaitOnFlagUntilTimeout>
 800576c:	4603      	mov	r3, r0
 800576e:	2b00      	cmp	r3, #0
 8005770:	d005      	beq.n	800577e <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2220      	movs	r2, #32
 8005776:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e03a      	b.n	80057f4 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d10b      	bne.n	800579c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005784:	69bb      	ldr	r3, [r7, #24]
 8005786:	881b      	ldrh	r3, [r3, #0]
 8005788:	461a      	mov	r2, r3
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005792:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005794:	69bb      	ldr	r3, [r7, #24]
 8005796:	3302      	adds	r3, #2
 8005798:	61bb      	str	r3, [r7, #24]
 800579a:	e007      	b.n	80057ac <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	781a      	ldrb	r2, [r3, #0]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80057a6:	69fb      	ldr	r3, [r7, #28]
 80057a8:	3301      	adds	r3, #1
 80057aa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	3b01      	subs	r3, #1
 80057b4:	b29a      	uxth	r2, r3
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80057be:	b29b      	uxth	r3, r3
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d1cb      	bne.n	800575c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	9300      	str	r3, [sp, #0]
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	2200      	movs	r2, #0
 80057cc:	2140      	movs	r1, #64	@ 0x40
 80057ce:	68f8      	ldr	r0, [r7, #12]
 80057d0:	f000 f814 	bl	80057fc <UART_WaitOnFlagUntilTimeout>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d005      	beq.n	80057e6 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2220      	movs	r2, #32
 80057de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e006      	b.n	80057f4 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2220      	movs	r2, #32
 80057ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80057ee:	2300      	movs	r3, #0
 80057f0:	e000      	b.n	80057f4 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80057f2:	2302      	movs	r3, #2
  }
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3720      	adds	r7, #32
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}

080057fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b086      	sub	sp, #24
 8005800:	af00      	add	r7, sp, #0
 8005802:	60f8      	str	r0, [r7, #12]
 8005804:	60b9      	str	r1, [r7, #8]
 8005806:	603b      	str	r3, [r7, #0]
 8005808:	4613      	mov	r3, r2
 800580a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800580c:	e03b      	b.n	8005886 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800580e:	6a3b      	ldr	r3, [r7, #32]
 8005810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005814:	d037      	beq.n	8005886 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005816:	f7fc fc27 	bl	8002068 <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	6a3a      	ldr	r2, [r7, #32]
 8005822:	429a      	cmp	r2, r3
 8005824:	d302      	bcc.n	800582c <UART_WaitOnFlagUntilTimeout+0x30>
 8005826:	6a3b      	ldr	r3, [r7, #32]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d101      	bne.n	8005830 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800582c:	2303      	movs	r3, #3
 800582e:	e03a      	b.n	80058a6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	68db      	ldr	r3, [r3, #12]
 8005836:	f003 0304 	and.w	r3, r3, #4
 800583a:	2b00      	cmp	r3, #0
 800583c:	d023      	beq.n	8005886 <UART_WaitOnFlagUntilTimeout+0x8a>
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	2b80      	cmp	r3, #128	@ 0x80
 8005842:	d020      	beq.n	8005886 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	2b40      	cmp	r3, #64	@ 0x40
 8005848:	d01d      	beq.n	8005886 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0308 	and.w	r3, r3, #8
 8005854:	2b08      	cmp	r3, #8
 8005856:	d116      	bne.n	8005886 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005858:	2300      	movs	r3, #0
 800585a:	617b      	str	r3, [r7, #20]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	617b      	str	r3, [r7, #20]
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	617b      	str	r3, [r7, #20]
 800586c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800586e:	68f8      	ldr	r0, [r7, #12]
 8005870:	f000 f81d 	bl	80058ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2208      	movs	r2, #8
 8005878:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2200      	movs	r2, #0
 800587e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	e00f      	b.n	80058a6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	4013      	ands	r3, r2
 8005890:	68ba      	ldr	r2, [r7, #8]
 8005892:	429a      	cmp	r2, r3
 8005894:	bf0c      	ite	eq
 8005896:	2301      	moveq	r3, #1
 8005898:	2300      	movne	r3, #0
 800589a:	b2db      	uxtb	r3, r3
 800589c:	461a      	mov	r2, r3
 800589e:	79fb      	ldrb	r3, [r7, #7]
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d0b4      	beq.n	800580e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058a4:	2300      	movs	r3, #0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3718      	adds	r7, #24
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}

080058ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058ae:	b480      	push	{r7}
 80058b0:	b095      	sub	sp, #84	@ 0x54
 80058b2:	af00      	add	r7, sp, #0
 80058b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	330c      	adds	r3, #12
 80058bc:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058c0:	e853 3f00 	ldrex	r3, [r3]
 80058c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80058c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	330c      	adds	r3, #12
 80058d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80058d6:	643a      	str	r2, [r7, #64]	@ 0x40
 80058d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80058dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80058de:	e841 2300 	strex	r3, r2, [r1]
 80058e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d1e5      	bne.n	80058b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	3314      	adds	r3, #20
 80058f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f2:	6a3b      	ldr	r3, [r7, #32]
 80058f4:	e853 3f00 	ldrex	r3, [r3]
 80058f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	f023 0301 	bic.w	r3, r3, #1
 8005900:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	3314      	adds	r3, #20
 8005908:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800590a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800590c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800590e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005910:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005912:	e841 2300 	strex	r3, r2, [r1]
 8005916:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800591a:	2b00      	cmp	r3, #0
 800591c:	d1e5      	bne.n	80058ea <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005922:	2b01      	cmp	r3, #1
 8005924:	d119      	bne.n	800595a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	330c      	adds	r3, #12
 800592c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	e853 3f00 	ldrex	r3, [r3]
 8005934:	60bb      	str	r3, [r7, #8]
   return(result);
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	f023 0310 	bic.w	r3, r3, #16
 800593c:	647b      	str	r3, [r7, #68]	@ 0x44
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	330c      	adds	r3, #12
 8005944:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005946:	61ba      	str	r2, [r7, #24]
 8005948:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800594a:	6979      	ldr	r1, [r7, #20]
 800594c:	69ba      	ldr	r2, [r7, #24]
 800594e:	e841 2300 	strex	r3, r2, [r1]
 8005952:	613b      	str	r3, [r7, #16]
   return(result);
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d1e5      	bne.n	8005926 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2220      	movs	r2, #32
 800595e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005968:	bf00      	nop
 800596a:	3754      	adds	r7, #84	@ 0x54
 800596c:	46bd      	mov	sp, r7
 800596e:	bc80      	pop	{r7}
 8005970:	4770      	bx	lr
	...

08005974 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b084      	sub	sp, #16
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	691b      	ldr	r3, [r3, #16]
 8005982:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	68da      	ldr	r2, [r3, #12]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	430a      	orrs	r2, r1
 8005990:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	689a      	ldr	r2, [r3, #8]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	431a      	orrs	r2, r3
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	695b      	ldr	r3, [r3, #20]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80059ae:	f023 030c 	bic.w	r3, r3, #12
 80059b2:	687a      	ldr	r2, [r7, #4]
 80059b4:	6812      	ldr	r2, [r2, #0]
 80059b6:	68b9      	ldr	r1, [r7, #8]
 80059b8:	430b      	orrs	r3, r1
 80059ba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	699a      	ldr	r2, [r3, #24]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	430a      	orrs	r2, r1
 80059d0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a2c      	ldr	r2, [pc, #176]	@ (8005a88 <UART_SetConfig+0x114>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d103      	bne.n	80059e4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80059dc:	f7fe ff00 	bl	80047e0 <HAL_RCC_GetPCLK2Freq>
 80059e0:	60f8      	str	r0, [r7, #12]
 80059e2:	e002      	b.n	80059ea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80059e4:	f7fe fee8 	bl	80047b8 <HAL_RCC_GetPCLK1Freq>
 80059e8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80059ea:	68fa      	ldr	r2, [r7, #12]
 80059ec:	4613      	mov	r3, r2
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	4413      	add	r3, r2
 80059f2:	009a      	lsls	r2, r3, #2
 80059f4:	441a      	add	r2, r3
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a00:	4a22      	ldr	r2, [pc, #136]	@ (8005a8c <UART_SetConfig+0x118>)
 8005a02:	fba2 2303 	umull	r2, r3, r2, r3
 8005a06:	095b      	lsrs	r3, r3, #5
 8005a08:	0119      	lsls	r1, r3, #4
 8005a0a:	68fa      	ldr	r2, [r7, #12]
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	4413      	add	r3, r2
 8005a12:	009a      	lsls	r2, r3, #2
 8005a14:	441a      	add	r2, r3
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a20:	4b1a      	ldr	r3, [pc, #104]	@ (8005a8c <UART_SetConfig+0x118>)
 8005a22:	fba3 0302 	umull	r0, r3, r3, r2
 8005a26:	095b      	lsrs	r3, r3, #5
 8005a28:	2064      	movs	r0, #100	@ 0x64
 8005a2a:	fb00 f303 	mul.w	r3, r0, r3
 8005a2e:	1ad3      	subs	r3, r2, r3
 8005a30:	011b      	lsls	r3, r3, #4
 8005a32:	3332      	adds	r3, #50	@ 0x32
 8005a34:	4a15      	ldr	r2, [pc, #84]	@ (8005a8c <UART_SetConfig+0x118>)
 8005a36:	fba2 2303 	umull	r2, r3, r2, r3
 8005a3a:	095b      	lsrs	r3, r3, #5
 8005a3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a40:	4419      	add	r1, r3
 8005a42:	68fa      	ldr	r2, [r7, #12]
 8005a44:	4613      	mov	r3, r2
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	4413      	add	r3, r2
 8005a4a:	009a      	lsls	r2, r3, #2
 8005a4c:	441a      	add	r2, r3
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a58:	4b0c      	ldr	r3, [pc, #48]	@ (8005a8c <UART_SetConfig+0x118>)
 8005a5a:	fba3 0302 	umull	r0, r3, r3, r2
 8005a5e:	095b      	lsrs	r3, r3, #5
 8005a60:	2064      	movs	r0, #100	@ 0x64
 8005a62:	fb00 f303 	mul.w	r3, r0, r3
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	011b      	lsls	r3, r3, #4
 8005a6a:	3332      	adds	r3, #50	@ 0x32
 8005a6c:	4a07      	ldr	r2, [pc, #28]	@ (8005a8c <UART_SetConfig+0x118>)
 8005a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a72:	095b      	lsrs	r3, r3, #5
 8005a74:	f003 020f 	and.w	r2, r3, #15
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	440a      	add	r2, r1
 8005a7e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005a80:	bf00      	nop
 8005a82:	3710      	adds	r7, #16
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	40013800 	.word	0x40013800
 8005a8c:	51eb851f 	.word	0x51eb851f

08005a90 <siprintf>:
 8005a90:	b40e      	push	{r1, r2, r3}
 8005a92:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005a96:	b510      	push	{r4, lr}
 8005a98:	2400      	movs	r4, #0
 8005a9a:	b09d      	sub	sp, #116	@ 0x74
 8005a9c:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005a9e:	9002      	str	r0, [sp, #8]
 8005aa0:	9006      	str	r0, [sp, #24]
 8005aa2:	9107      	str	r1, [sp, #28]
 8005aa4:	9104      	str	r1, [sp, #16]
 8005aa6:	4809      	ldr	r0, [pc, #36]	@ (8005acc <siprintf+0x3c>)
 8005aa8:	4909      	ldr	r1, [pc, #36]	@ (8005ad0 <siprintf+0x40>)
 8005aaa:	f853 2b04 	ldr.w	r2, [r3], #4
 8005aae:	9105      	str	r1, [sp, #20]
 8005ab0:	6800      	ldr	r0, [r0, #0]
 8005ab2:	a902      	add	r1, sp, #8
 8005ab4:	9301      	str	r3, [sp, #4]
 8005ab6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005ab8:	f000 f9b8 	bl	8005e2c <_svfiprintf_r>
 8005abc:	9b02      	ldr	r3, [sp, #8]
 8005abe:	701c      	strb	r4, [r3, #0]
 8005ac0:	b01d      	add	sp, #116	@ 0x74
 8005ac2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ac6:	b003      	add	sp, #12
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	20000010 	.word	0x20000010
 8005ad0:	ffff0208 	.word	0xffff0208

08005ad4 <memset>:
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	4402      	add	r2, r0
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d100      	bne.n	8005ade <memset+0xa>
 8005adc:	4770      	bx	lr
 8005ade:	f803 1b01 	strb.w	r1, [r3], #1
 8005ae2:	e7f9      	b.n	8005ad8 <memset+0x4>

08005ae4 <strncmp>:
 8005ae4:	b510      	push	{r4, lr}
 8005ae6:	b16a      	cbz	r2, 8005b04 <strncmp+0x20>
 8005ae8:	3901      	subs	r1, #1
 8005aea:	1884      	adds	r4, r0, r2
 8005aec:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005af0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d103      	bne.n	8005b00 <strncmp+0x1c>
 8005af8:	42a0      	cmp	r0, r4
 8005afa:	d001      	beq.n	8005b00 <strncmp+0x1c>
 8005afc:	2a00      	cmp	r2, #0
 8005afe:	d1f5      	bne.n	8005aec <strncmp+0x8>
 8005b00:	1ad0      	subs	r0, r2, r3
 8005b02:	bd10      	pop	{r4, pc}
 8005b04:	4610      	mov	r0, r2
 8005b06:	e7fc      	b.n	8005b02 <strncmp+0x1e>

08005b08 <strncpy>:
 8005b08:	4603      	mov	r3, r0
 8005b0a:	b510      	push	{r4, lr}
 8005b0c:	3901      	subs	r1, #1
 8005b0e:	b132      	cbz	r2, 8005b1e <strncpy+0x16>
 8005b10:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005b14:	3a01      	subs	r2, #1
 8005b16:	f803 4b01 	strb.w	r4, [r3], #1
 8005b1a:	2c00      	cmp	r4, #0
 8005b1c:	d1f7      	bne.n	8005b0e <strncpy+0x6>
 8005b1e:	2100      	movs	r1, #0
 8005b20:	441a      	add	r2, r3
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d100      	bne.n	8005b28 <strncpy+0x20>
 8005b26:	bd10      	pop	{r4, pc}
 8005b28:	f803 1b01 	strb.w	r1, [r3], #1
 8005b2c:	e7f9      	b.n	8005b22 <strncpy+0x1a>
	...

08005b30 <__errno>:
 8005b30:	4b01      	ldr	r3, [pc, #4]	@ (8005b38 <__errno+0x8>)
 8005b32:	6818      	ldr	r0, [r3, #0]
 8005b34:	4770      	bx	lr
 8005b36:	bf00      	nop
 8005b38:	20000010 	.word	0x20000010

08005b3c <__libc_init_array>:
 8005b3c:	b570      	push	{r4, r5, r6, lr}
 8005b3e:	2600      	movs	r6, #0
 8005b40:	4d0c      	ldr	r5, [pc, #48]	@ (8005b74 <__libc_init_array+0x38>)
 8005b42:	4c0d      	ldr	r4, [pc, #52]	@ (8005b78 <__libc_init_array+0x3c>)
 8005b44:	1b64      	subs	r4, r4, r5
 8005b46:	10a4      	asrs	r4, r4, #2
 8005b48:	42a6      	cmp	r6, r4
 8005b4a:	d109      	bne.n	8005b60 <__libc_init_array+0x24>
 8005b4c:	f000 fc76 	bl	800643c <_init>
 8005b50:	2600      	movs	r6, #0
 8005b52:	4d0a      	ldr	r5, [pc, #40]	@ (8005b7c <__libc_init_array+0x40>)
 8005b54:	4c0a      	ldr	r4, [pc, #40]	@ (8005b80 <__libc_init_array+0x44>)
 8005b56:	1b64      	subs	r4, r4, r5
 8005b58:	10a4      	asrs	r4, r4, #2
 8005b5a:	42a6      	cmp	r6, r4
 8005b5c:	d105      	bne.n	8005b6a <__libc_init_array+0x2e>
 8005b5e:	bd70      	pop	{r4, r5, r6, pc}
 8005b60:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b64:	4798      	blx	r3
 8005b66:	3601      	adds	r6, #1
 8005b68:	e7ee      	b.n	8005b48 <__libc_init_array+0xc>
 8005b6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b6e:	4798      	blx	r3
 8005b70:	3601      	adds	r6, #1
 8005b72:	e7f2      	b.n	8005b5a <__libc_init_array+0x1e>
 8005b74:	080067c8 	.word	0x080067c8
 8005b78:	080067c8 	.word	0x080067c8
 8005b7c:	080067c8 	.word	0x080067c8
 8005b80:	080067cc 	.word	0x080067cc

08005b84 <__retarget_lock_acquire_recursive>:
 8005b84:	4770      	bx	lr

08005b86 <__retarget_lock_release_recursive>:
 8005b86:	4770      	bx	lr

08005b88 <_free_r>:
 8005b88:	b538      	push	{r3, r4, r5, lr}
 8005b8a:	4605      	mov	r5, r0
 8005b8c:	2900      	cmp	r1, #0
 8005b8e:	d040      	beq.n	8005c12 <_free_r+0x8a>
 8005b90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b94:	1f0c      	subs	r4, r1, #4
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	bfb8      	it	lt
 8005b9a:	18e4      	addlt	r4, r4, r3
 8005b9c:	f000 f8de 	bl	8005d5c <__malloc_lock>
 8005ba0:	4a1c      	ldr	r2, [pc, #112]	@ (8005c14 <_free_r+0x8c>)
 8005ba2:	6813      	ldr	r3, [r2, #0]
 8005ba4:	b933      	cbnz	r3, 8005bb4 <_free_r+0x2c>
 8005ba6:	6063      	str	r3, [r4, #4]
 8005ba8:	6014      	str	r4, [r2, #0]
 8005baa:	4628      	mov	r0, r5
 8005bac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005bb0:	f000 b8da 	b.w	8005d68 <__malloc_unlock>
 8005bb4:	42a3      	cmp	r3, r4
 8005bb6:	d908      	bls.n	8005bca <_free_r+0x42>
 8005bb8:	6820      	ldr	r0, [r4, #0]
 8005bba:	1821      	adds	r1, r4, r0
 8005bbc:	428b      	cmp	r3, r1
 8005bbe:	bf01      	itttt	eq
 8005bc0:	6819      	ldreq	r1, [r3, #0]
 8005bc2:	685b      	ldreq	r3, [r3, #4]
 8005bc4:	1809      	addeq	r1, r1, r0
 8005bc6:	6021      	streq	r1, [r4, #0]
 8005bc8:	e7ed      	b.n	8005ba6 <_free_r+0x1e>
 8005bca:	461a      	mov	r2, r3
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	b10b      	cbz	r3, 8005bd4 <_free_r+0x4c>
 8005bd0:	42a3      	cmp	r3, r4
 8005bd2:	d9fa      	bls.n	8005bca <_free_r+0x42>
 8005bd4:	6811      	ldr	r1, [r2, #0]
 8005bd6:	1850      	adds	r0, r2, r1
 8005bd8:	42a0      	cmp	r0, r4
 8005bda:	d10b      	bne.n	8005bf4 <_free_r+0x6c>
 8005bdc:	6820      	ldr	r0, [r4, #0]
 8005bde:	4401      	add	r1, r0
 8005be0:	1850      	adds	r0, r2, r1
 8005be2:	4283      	cmp	r3, r0
 8005be4:	6011      	str	r1, [r2, #0]
 8005be6:	d1e0      	bne.n	8005baa <_free_r+0x22>
 8005be8:	6818      	ldr	r0, [r3, #0]
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	4408      	add	r0, r1
 8005bee:	6010      	str	r0, [r2, #0]
 8005bf0:	6053      	str	r3, [r2, #4]
 8005bf2:	e7da      	b.n	8005baa <_free_r+0x22>
 8005bf4:	d902      	bls.n	8005bfc <_free_r+0x74>
 8005bf6:	230c      	movs	r3, #12
 8005bf8:	602b      	str	r3, [r5, #0]
 8005bfa:	e7d6      	b.n	8005baa <_free_r+0x22>
 8005bfc:	6820      	ldr	r0, [r4, #0]
 8005bfe:	1821      	adds	r1, r4, r0
 8005c00:	428b      	cmp	r3, r1
 8005c02:	bf01      	itttt	eq
 8005c04:	6819      	ldreq	r1, [r3, #0]
 8005c06:	685b      	ldreq	r3, [r3, #4]
 8005c08:	1809      	addeq	r1, r1, r0
 8005c0a:	6021      	streq	r1, [r4, #0]
 8005c0c:	6063      	str	r3, [r4, #4]
 8005c0e:	6054      	str	r4, [r2, #4]
 8005c10:	e7cb      	b.n	8005baa <_free_r+0x22>
 8005c12:	bd38      	pop	{r3, r4, r5, pc}
 8005c14:	20000370 	.word	0x20000370

08005c18 <sbrk_aligned>:
 8005c18:	b570      	push	{r4, r5, r6, lr}
 8005c1a:	4e0f      	ldr	r6, [pc, #60]	@ (8005c58 <sbrk_aligned+0x40>)
 8005c1c:	460c      	mov	r4, r1
 8005c1e:	6831      	ldr	r1, [r6, #0]
 8005c20:	4605      	mov	r5, r0
 8005c22:	b911      	cbnz	r1, 8005c2a <sbrk_aligned+0x12>
 8005c24:	f000 fba8 	bl	8006378 <_sbrk_r>
 8005c28:	6030      	str	r0, [r6, #0]
 8005c2a:	4621      	mov	r1, r4
 8005c2c:	4628      	mov	r0, r5
 8005c2e:	f000 fba3 	bl	8006378 <_sbrk_r>
 8005c32:	1c43      	adds	r3, r0, #1
 8005c34:	d103      	bne.n	8005c3e <sbrk_aligned+0x26>
 8005c36:	f04f 34ff 	mov.w	r4, #4294967295
 8005c3a:	4620      	mov	r0, r4
 8005c3c:	bd70      	pop	{r4, r5, r6, pc}
 8005c3e:	1cc4      	adds	r4, r0, #3
 8005c40:	f024 0403 	bic.w	r4, r4, #3
 8005c44:	42a0      	cmp	r0, r4
 8005c46:	d0f8      	beq.n	8005c3a <sbrk_aligned+0x22>
 8005c48:	1a21      	subs	r1, r4, r0
 8005c4a:	4628      	mov	r0, r5
 8005c4c:	f000 fb94 	bl	8006378 <_sbrk_r>
 8005c50:	3001      	adds	r0, #1
 8005c52:	d1f2      	bne.n	8005c3a <sbrk_aligned+0x22>
 8005c54:	e7ef      	b.n	8005c36 <sbrk_aligned+0x1e>
 8005c56:	bf00      	nop
 8005c58:	2000036c 	.word	0x2000036c

08005c5c <_malloc_r>:
 8005c5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c60:	1ccd      	adds	r5, r1, #3
 8005c62:	f025 0503 	bic.w	r5, r5, #3
 8005c66:	3508      	adds	r5, #8
 8005c68:	2d0c      	cmp	r5, #12
 8005c6a:	bf38      	it	cc
 8005c6c:	250c      	movcc	r5, #12
 8005c6e:	2d00      	cmp	r5, #0
 8005c70:	4606      	mov	r6, r0
 8005c72:	db01      	blt.n	8005c78 <_malloc_r+0x1c>
 8005c74:	42a9      	cmp	r1, r5
 8005c76:	d904      	bls.n	8005c82 <_malloc_r+0x26>
 8005c78:	230c      	movs	r3, #12
 8005c7a:	6033      	str	r3, [r6, #0]
 8005c7c:	2000      	movs	r0, #0
 8005c7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005d58 <_malloc_r+0xfc>
 8005c86:	f000 f869 	bl	8005d5c <__malloc_lock>
 8005c8a:	f8d8 3000 	ldr.w	r3, [r8]
 8005c8e:	461c      	mov	r4, r3
 8005c90:	bb44      	cbnz	r4, 8005ce4 <_malloc_r+0x88>
 8005c92:	4629      	mov	r1, r5
 8005c94:	4630      	mov	r0, r6
 8005c96:	f7ff ffbf 	bl	8005c18 <sbrk_aligned>
 8005c9a:	1c43      	adds	r3, r0, #1
 8005c9c:	4604      	mov	r4, r0
 8005c9e:	d158      	bne.n	8005d52 <_malloc_r+0xf6>
 8005ca0:	f8d8 4000 	ldr.w	r4, [r8]
 8005ca4:	4627      	mov	r7, r4
 8005ca6:	2f00      	cmp	r7, #0
 8005ca8:	d143      	bne.n	8005d32 <_malloc_r+0xd6>
 8005caa:	2c00      	cmp	r4, #0
 8005cac:	d04b      	beq.n	8005d46 <_malloc_r+0xea>
 8005cae:	6823      	ldr	r3, [r4, #0]
 8005cb0:	4639      	mov	r1, r7
 8005cb2:	4630      	mov	r0, r6
 8005cb4:	eb04 0903 	add.w	r9, r4, r3
 8005cb8:	f000 fb5e 	bl	8006378 <_sbrk_r>
 8005cbc:	4581      	cmp	r9, r0
 8005cbe:	d142      	bne.n	8005d46 <_malloc_r+0xea>
 8005cc0:	6821      	ldr	r1, [r4, #0]
 8005cc2:	4630      	mov	r0, r6
 8005cc4:	1a6d      	subs	r5, r5, r1
 8005cc6:	4629      	mov	r1, r5
 8005cc8:	f7ff ffa6 	bl	8005c18 <sbrk_aligned>
 8005ccc:	3001      	adds	r0, #1
 8005cce:	d03a      	beq.n	8005d46 <_malloc_r+0xea>
 8005cd0:	6823      	ldr	r3, [r4, #0]
 8005cd2:	442b      	add	r3, r5
 8005cd4:	6023      	str	r3, [r4, #0]
 8005cd6:	f8d8 3000 	ldr.w	r3, [r8]
 8005cda:	685a      	ldr	r2, [r3, #4]
 8005cdc:	bb62      	cbnz	r2, 8005d38 <_malloc_r+0xdc>
 8005cde:	f8c8 7000 	str.w	r7, [r8]
 8005ce2:	e00f      	b.n	8005d04 <_malloc_r+0xa8>
 8005ce4:	6822      	ldr	r2, [r4, #0]
 8005ce6:	1b52      	subs	r2, r2, r5
 8005ce8:	d420      	bmi.n	8005d2c <_malloc_r+0xd0>
 8005cea:	2a0b      	cmp	r2, #11
 8005cec:	d917      	bls.n	8005d1e <_malloc_r+0xc2>
 8005cee:	1961      	adds	r1, r4, r5
 8005cf0:	42a3      	cmp	r3, r4
 8005cf2:	6025      	str	r5, [r4, #0]
 8005cf4:	bf18      	it	ne
 8005cf6:	6059      	strne	r1, [r3, #4]
 8005cf8:	6863      	ldr	r3, [r4, #4]
 8005cfa:	bf08      	it	eq
 8005cfc:	f8c8 1000 	streq.w	r1, [r8]
 8005d00:	5162      	str	r2, [r4, r5]
 8005d02:	604b      	str	r3, [r1, #4]
 8005d04:	4630      	mov	r0, r6
 8005d06:	f000 f82f 	bl	8005d68 <__malloc_unlock>
 8005d0a:	f104 000b 	add.w	r0, r4, #11
 8005d0e:	1d23      	adds	r3, r4, #4
 8005d10:	f020 0007 	bic.w	r0, r0, #7
 8005d14:	1ac2      	subs	r2, r0, r3
 8005d16:	bf1c      	itt	ne
 8005d18:	1a1b      	subne	r3, r3, r0
 8005d1a:	50a3      	strne	r3, [r4, r2]
 8005d1c:	e7af      	b.n	8005c7e <_malloc_r+0x22>
 8005d1e:	6862      	ldr	r2, [r4, #4]
 8005d20:	42a3      	cmp	r3, r4
 8005d22:	bf0c      	ite	eq
 8005d24:	f8c8 2000 	streq.w	r2, [r8]
 8005d28:	605a      	strne	r2, [r3, #4]
 8005d2a:	e7eb      	b.n	8005d04 <_malloc_r+0xa8>
 8005d2c:	4623      	mov	r3, r4
 8005d2e:	6864      	ldr	r4, [r4, #4]
 8005d30:	e7ae      	b.n	8005c90 <_malloc_r+0x34>
 8005d32:	463c      	mov	r4, r7
 8005d34:	687f      	ldr	r7, [r7, #4]
 8005d36:	e7b6      	b.n	8005ca6 <_malloc_r+0x4a>
 8005d38:	461a      	mov	r2, r3
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	42a3      	cmp	r3, r4
 8005d3e:	d1fb      	bne.n	8005d38 <_malloc_r+0xdc>
 8005d40:	2300      	movs	r3, #0
 8005d42:	6053      	str	r3, [r2, #4]
 8005d44:	e7de      	b.n	8005d04 <_malloc_r+0xa8>
 8005d46:	230c      	movs	r3, #12
 8005d48:	4630      	mov	r0, r6
 8005d4a:	6033      	str	r3, [r6, #0]
 8005d4c:	f000 f80c 	bl	8005d68 <__malloc_unlock>
 8005d50:	e794      	b.n	8005c7c <_malloc_r+0x20>
 8005d52:	6005      	str	r5, [r0, #0]
 8005d54:	e7d6      	b.n	8005d04 <_malloc_r+0xa8>
 8005d56:	bf00      	nop
 8005d58:	20000370 	.word	0x20000370

08005d5c <__malloc_lock>:
 8005d5c:	4801      	ldr	r0, [pc, #4]	@ (8005d64 <__malloc_lock+0x8>)
 8005d5e:	f7ff bf11 	b.w	8005b84 <__retarget_lock_acquire_recursive>
 8005d62:	bf00      	nop
 8005d64:	20000368 	.word	0x20000368

08005d68 <__malloc_unlock>:
 8005d68:	4801      	ldr	r0, [pc, #4]	@ (8005d70 <__malloc_unlock+0x8>)
 8005d6a:	f7ff bf0c 	b.w	8005b86 <__retarget_lock_release_recursive>
 8005d6e:	bf00      	nop
 8005d70:	20000368 	.word	0x20000368

08005d74 <__ssputs_r>:
 8005d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d78:	461f      	mov	r7, r3
 8005d7a:	688e      	ldr	r6, [r1, #8]
 8005d7c:	4682      	mov	sl, r0
 8005d7e:	42be      	cmp	r6, r7
 8005d80:	460c      	mov	r4, r1
 8005d82:	4690      	mov	r8, r2
 8005d84:	680b      	ldr	r3, [r1, #0]
 8005d86:	d82d      	bhi.n	8005de4 <__ssputs_r+0x70>
 8005d88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005d8c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005d90:	d026      	beq.n	8005de0 <__ssputs_r+0x6c>
 8005d92:	6965      	ldr	r5, [r4, #20]
 8005d94:	6909      	ldr	r1, [r1, #16]
 8005d96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005d9a:	eba3 0901 	sub.w	r9, r3, r1
 8005d9e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005da2:	1c7b      	adds	r3, r7, #1
 8005da4:	444b      	add	r3, r9
 8005da6:	106d      	asrs	r5, r5, #1
 8005da8:	429d      	cmp	r5, r3
 8005daa:	bf38      	it	cc
 8005dac:	461d      	movcc	r5, r3
 8005dae:	0553      	lsls	r3, r2, #21
 8005db0:	d527      	bpl.n	8005e02 <__ssputs_r+0x8e>
 8005db2:	4629      	mov	r1, r5
 8005db4:	f7ff ff52 	bl	8005c5c <_malloc_r>
 8005db8:	4606      	mov	r6, r0
 8005dba:	b360      	cbz	r0, 8005e16 <__ssputs_r+0xa2>
 8005dbc:	464a      	mov	r2, r9
 8005dbe:	6921      	ldr	r1, [r4, #16]
 8005dc0:	f000 faf8 	bl	80063b4 <memcpy>
 8005dc4:	89a3      	ldrh	r3, [r4, #12]
 8005dc6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005dca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005dce:	81a3      	strh	r3, [r4, #12]
 8005dd0:	6126      	str	r6, [r4, #16]
 8005dd2:	444e      	add	r6, r9
 8005dd4:	6026      	str	r6, [r4, #0]
 8005dd6:	463e      	mov	r6, r7
 8005dd8:	6165      	str	r5, [r4, #20]
 8005dda:	eba5 0509 	sub.w	r5, r5, r9
 8005dde:	60a5      	str	r5, [r4, #8]
 8005de0:	42be      	cmp	r6, r7
 8005de2:	d900      	bls.n	8005de6 <__ssputs_r+0x72>
 8005de4:	463e      	mov	r6, r7
 8005de6:	4632      	mov	r2, r6
 8005de8:	4641      	mov	r1, r8
 8005dea:	6820      	ldr	r0, [r4, #0]
 8005dec:	f000 faaa 	bl	8006344 <memmove>
 8005df0:	2000      	movs	r0, #0
 8005df2:	68a3      	ldr	r3, [r4, #8]
 8005df4:	1b9b      	subs	r3, r3, r6
 8005df6:	60a3      	str	r3, [r4, #8]
 8005df8:	6823      	ldr	r3, [r4, #0]
 8005dfa:	4433      	add	r3, r6
 8005dfc:	6023      	str	r3, [r4, #0]
 8005dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e02:	462a      	mov	r2, r5
 8005e04:	f000 fae4 	bl	80063d0 <_realloc_r>
 8005e08:	4606      	mov	r6, r0
 8005e0a:	2800      	cmp	r0, #0
 8005e0c:	d1e0      	bne.n	8005dd0 <__ssputs_r+0x5c>
 8005e0e:	4650      	mov	r0, sl
 8005e10:	6921      	ldr	r1, [r4, #16]
 8005e12:	f7ff feb9 	bl	8005b88 <_free_r>
 8005e16:	230c      	movs	r3, #12
 8005e18:	f8ca 3000 	str.w	r3, [sl]
 8005e1c:	89a3      	ldrh	r3, [r4, #12]
 8005e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8005e22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e26:	81a3      	strh	r3, [r4, #12]
 8005e28:	e7e9      	b.n	8005dfe <__ssputs_r+0x8a>
	...

08005e2c <_svfiprintf_r>:
 8005e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e30:	4698      	mov	r8, r3
 8005e32:	898b      	ldrh	r3, [r1, #12]
 8005e34:	4607      	mov	r7, r0
 8005e36:	061b      	lsls	r3, r3, #24
 8005e38:	460d      	mov	r5, r1
 8005e3a:	4614      	mov	r4, r2
 8005e3c:	b09d      	sub	sp, #116	@ 0x74
 8005e3e:	d510      	bpl.n	8005e62 <_svfiprintf_r+0x36>
 8005e40:	690b      	ldr	r3, [r1, #16]
 8005e42:	b973      	cbnz	r3, 8005e62 <_svfiprintf_r+0x36>
 8005e44:	2140      	movs	r1, #64	@ 0x40
 8005e46:	f7ff ff09 	bl	8005c5c <_malloc_r>
 8005e4a:	6028      	str	r0, [r5, #0]
 8005e4c:	6128      	str	r0, [r5, #16]
 8005e4e:	b930      	cbnz	r0, 8005e5e <_svfiprintf_r+0x32>
 8005e50:	230c      	movs	r3, #12
 8005e52:	603b      	str	r3, [r7, #0]
 8005e54:	f04f 30ff 	mov.w	r0, #4294967295
 8005e58:	b01d      	add	sp, #116	@ 0x74
 8005e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e5e:	2340      	movs	r3, #64	@ 0x40
 8005e60:	616b      	str	r3, [r5, #20]
 8005e62:	2300      	movs	r3, #0
 8005e64:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e66:	2320      	movs	r3, #32
 8005e68:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005e6c:	2330      	movs	r3, #48	@ 0x30
 8005e6e:	f04f 0901 	mov.w	r9, #1
 8005e72:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e76:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006010 <_svfiprintf_r+0x1e4>
 8005e7a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005e7e:	4623      	mov	r3, r4
 8005e80:	469a      	mov	sl, r3
 8005e82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e86:	b10a      	cbz	r2, 8005e8c <_svfiprintf_r+0x60>
 8005e88:	2a25      	cmp	r2, #37	@ 0x25
 8005e8a:	d1f9      	bne.n	8005e80 <_svfiprintf_r+0x54>
 8005e8c:	ebba 0b04 	subs.w	fp, sl, r4
 8005e90:	d00b      	beq.n	8005eaa <_svfiprintf_r+0x7e>
 8005e92:	465b      	mov	r3, fp
 8005e94:	4622      	mov	r2, r4
 8005e96:	4629      	mov	r1, r5
 8005e98:	4638      	mov	r0, r7
 8005e9a:	f7ff ff6b 	bl	8005d74 <__ssputs_r>
 8005e9e:	3001      	adds	r0, #1
 8005ea0:	f000 80a7 	beq.w	8005ff2 <_svfiprintf_r+0x1c6>
 8005ea4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ea6:	445a      	add	r2, fp
 8005ea8:	9209      	str	r2, [sp, #36]	@ 0x24
 8005eaa:	f89a 3000 	ldrb.w	r3, [sl]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	f000 809f 	beq.w	8005ff2 <_svfiprintf_r+0x1c6>
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	f04f 32ff 	mov.w	r2, #4294967295
 8005eba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ebe:	f10a 0a01 	add.w	sl, sl, #1
 8005ec2:	9304      	str	r3, [sp, #16]
 8005ec4:	9307      	str	r3, [sp, #28]
 8005ec6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005eca:	931a      	str	r3, [sp, #104]	@ 0x68
 8005ecc:	4654      	mov	r4, sl
 8005ece:	2205      	movs	r2, #5
 8005ed0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ed4:	484e      	ldr	r0, [pc, #312]	@ (8006010 <_svfiprintf_r+0x1e4>)
 8005ed6:	f000 fa5f 	bl	8006398 <memchr>
 8005eda:	9a04      	ldr	r2, [sp, #16]
 8005edc:	b9d8      	cbnz	r0, 8005f16 <_svfiprintf_r+0xea>
 8005ede:	06d0      	lsls	r0, r2, #27
 8005ee0:	bf44      	itt	mi
 8005ee2:	2320      	movmi	r3, #32
 8005ee4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ee8:	0711      	lsls	r1, r2, #28
 8005eea:	bf44      	itt	mi
 8005eec:	232b      	movmi	r3, #43	@ 0x2b
 8005eee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ef2:	f89a 3000 	ldrb.w	r3, [sl]
 8005ef6:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ef8:	d015      	beq.n	8005f26 <_svfiprintf_r+0xfa>
 8005efa:	4654      	mov	r4, sl
 8005efc:	2000      	movs	r0, #0
 8005efe:	f04f 0c0a 	mov.w	ip, #10
 8005f02:	9a07      	ldr	r2, [sp, #28]
 8005f04:	4621      	mov	r1, r4
 8005f06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f0a:	3b30      	subs	r3, #48	@ 0x30
 8005f0c:	2b09      	cmp	r3, #9
 8005f0e:	d94b      	bls.n	8005fa8 <_svfiprintf_r+0x17c>
 8005f10:	b1b0      	cbz	r0, 8005f40 <_svfiprintf_r+0x114>
 8005f12:	9207      	str	r2, [sp, #28]
 8005f14:	e014      	b.n	8005f40 <_svfiprintf_r+0x114>
 8005f16:	eba0 0308 	sub.w	r3, r0, r8
 8005f1a:	fa09 f303 	lsl.w	r3, r9, r3
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	46a2      	mov	sl, r4
 8005f22:	9304      	str	r3, [sp, #16]
 8005f24:	e7d2      	b.n	8005ecc <_svfiprintf_r+0xa0>
 8005f26:	9b03      	ldr	r3, [sp, #12]
 8005f28:	1d19      	adds	r1, r3, #4
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	9103      	str	r1, [sp, #12]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	bfbb      	ittet	lt
 8005f32:	425b      	neglt	r3, r3
 8005f34:	f042 0202 	orrlt.w	r2, r2, #2
 8005f38:	9307      	strge	r3, [sp, #28]
 8005f3a:	9307      	strlt	r3, [sp, #28]
 8005f3c:	bfb8      	it	lt
 8005f3e:	9204      	strlt	r2, [sp, #16]
 8005f40:	7823      	ldrb	r3, [r4, #0]
 8005f42:	2b2e      	cmp	r3, #46	@ 0x2e
 8005f44:	d10a      	bne.n	8005f5c <_svfiprintf_r+0x130>
 8005f46:	7863      	ldrb	r3, [r4, #1]
 8005f48:	2b2a      	cmp	r3, #42	@ 0x2a
 8005f4a:	d132      	bne.n	8005fb2 <_svfiprintf_r+0x186>
 8005f4c:	9b03      	ldr	r3, [sp, #12]
 8005f4e:	3402      	adds	r4, #2
 8005f50:	1d1a      	adds	r2, r3, #4
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	9203      	str	r2, [sp, #12]
 8005f56:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005f5a:	9305      	str	r3, [sp, #20]
 8005f5c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006014 <_svfiprintf_r+0x1e8>
 8005f60:	2203      	movs	r2, #3
 8005f62:	4650      	mov	r0, sl
 8005f64:	7821      	ldrb	r1, [r4, #0]
 8005f66:	f000 fa17 	bl	8006398 <memchr>
 8005f6a:	b138      	cbz	r0, 8005f7c <_svfiprintf_r+0x150>
 8005f6c:	2240      	movs	r2, #64	@ 0x40
 8005f6e:	9b04      	ldr	r3, [sp, #16]
 8005f70:	eba0 000a 	sub.w	r0, r0, sl
 8005f74:	4082      	lsls	r2, r0
 8005f76:	4313      	orrs	r3, r2
 8005f78:	3401      	adds	r4, #1
 8005f7a:	9304      	str	r3, [sp, #16]
 8005f7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f80:	2206      	movs	r2, #6
 8005f82:	4825      	ldr	r0, [pc, #148]	@ (8006018 <_svfiprintf_r+0x1ec>)
 8005f84:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005f88:	f000 fa06 	bl	8006398 <memchr>
 8005f8c:	2800      	cmp	r0, #0
 8005f8e:	d036      	beq.n	8005ffe <_svfiprintf_r+0x1d2>
 8005f90:	4b22      	ldr	r3, [pc, #136]	@ (800601c <_svfiprintf_r+0x1f0>)
 8005f92:	bb1b      	cbnz	r3, 8005fdc <_svfiprintf_r+0x1b0>
 8005f94:	9b03      	ldr	r3, [sp, #12]
 8005f96:	3307      	adds	r3, #7
 8005f98:	f023 0307 	bic.w	r3, r3, #7
 8005f9c:	3308      	adds	r3, #8
 8005f9e:	9303      	str	r3, [sp, #12]
 8005fa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fa2:	4433      	add	r3, r6
 8005fa4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fa6:	e76a      	b.n	8005e7e <_svfiprintf_r+0x52>
 8005fa8:	460c      	mov	r4, r1
 8005faa:	2001      	movs	r0, #1
 8005fac:	fb0c 3202 	mla	r2, ip, r2, r3
 8005fb0:	e7a8      	b.n	8005f04 <_svfiprintf_r+0xd8>
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	f04f 0c0a 	mov.w	ip, #10
 8005fb8:	4619      	mov	r1, r3
 8005fba:	3401      	adds	r4, #1
 8005fbc:	9305      	str	r3, [sp, #20]
 8005fbe:	4620      	mov	r0, r4
 8005fc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005fc4:	3a30      	subs	r2, #48	@ 0x30
 8005fc6:	2a09      	cmp	r2, #9
 8005fc8:	d903      	bls.n	8005fd2 <_svfiprintf_r+0x1a6>
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d0c6      	beq.n	8005f5c <_svfiprintf_r+0x130>
 8005fce:	9105      	str	r1, [sp, #20]
 8005fd0:	e7c4      	b.n	8005f5c <_svfiprintf_r+0x130>
 8005fd2:	4604      	mov	r4, r0
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	fb0c 2101 	mla	r1, ip, r1, r2
 8005fda:	e7f0      	b.n	8005fbe <_svfiprintf_r+0x192>
 8005fdc:	ab03      	add	r3, sp, #12
 8005fde:	9300      	str	r3, [sp, #0]
 8005fe0:	462a      	mov	r2, r5
 8005fe2:	4638      	mov	r0, r7
 8005fe4:	4b0e      	ldr	r3, [pc, #56]	@ (8006020 <_svfiprintf_r+0x1f4>)
 8005fe6:	a904      	add	r1, sp, #16
 8005fe8:	f3af 8000 	nop.w
 8005fec:	1c42      	adds	r2, r0, #1
 8005fee:	4606      	mov	r6, r0
 8005ff0:	d1d6      	bne.n	8005fa0 <_svfiprintf_r+0x174>
 8005ff2:	89ab      	ldrh	r3, [r5, #12]
 8005ff4:	065b      	lsls	r3, r3, #25
 8005ff6:	f53f af2d 	bmi.w	8005e54 <_svfiprintf_r+0x28>
 8005ffa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ffc:	e72c      	b.n	8005e58 <_svfiprintf_r+0x2c>
 8005ffe:	ab03      	add	r3, sp, #12
 8006000:	9300      	str	r3, [sp, #0]
 8006002:	462a      	mov	r2, r5
 8006004:	4638      	mov	r0, r7
 8006006:	4b06      	ldr	r3, [pc, #24]	@ (8006020 <_svfiprintf_r+0x1f4>)
 8006008:	a904      	add	r1, sp, #16
 800600a:	f000 f87d 	bl	8006108 <_printf_i>
 800600e:	e7ed      	b.n	8005fec <_svfiprintf_r+0x1c0>
 8006010:	0800678a 	.word	0x0800678a
 8006014:	08006790 	.word	0x08006790
 8006018:	08006794 	.word	0x08006794
 800601c:	00000000 	.word	0x00000000
 8006020:	08005d75 	.word	0x08005d75

08006024 <_printf_common>:
 8006024:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006028:	4616      	mov	r6, r2
 800602a:	4698      	mov	r8, r3
 800602c:	688a      	ldr	r2, [r1, #8]
 800602e:	690b      	ldr	r3, [r1, #16]
 8006030:	4607      	mov	r7, r0
 8006032:	4293      	cmp	r3, r2
 8006034:	bfb8      	it	lt
 8006036:	4613      	movlt	r3, r2
 8006038:	6033      	str	r3, [r6, #0]
 800603a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800603e:	460c      	mov	r4, r1
 8006040:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006044:	b10a      	cbz	r2, 800604a <_printf_common+0x26>
 8006046:	3301      	adds	r3, #1
 8006048:	6033      	str	r3, [r6, #0]
 800604a:	6823      	ldr	r3, [r4, #0]
 800604c:	0699      	lsls	r1, r3, #26
 800604e:	bf42      	ittt	mi
 8006050:	6833      	ldrmi	r3, [r6, #0]
 8006052:	3302      	addmi	r3, #2
 8006054:	6033      	strmi	r3, [r6, #0]
 8006056:	6825      	ldr	r5, [r4, #0]
 8006058:	f015 0506 	ands.w	r5, r5, #6
 800605c:	d106      	bne.n	800606c <_printf_common+0x48>
 800605e:	f104 0a19 	add.w	sl, r4, #25
 8006062:	68e3      	ldr	r3, [r4, #12]
 8006064:	6832      	ldr	r2, [r6, #0]
 8006066:	1a9b      	subs	r3, r3, r2
 8006068:	42ab      	cmp	r3, r5
 800606a:	dc2b      	bgt.n	80060c4 <_printf_common+0xa0>
 800606c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006070:	6822      	ldr	r2, [r4, #0]
 8006072:	3b00      	subs	r3, #0
 8006074:	bf18      	it	ne
 8006076:	2301      	movne	r3, #1
 8006078:	0692      	lsls	r2, r2, #26
 800607a:	d430      	bmi.n	80060de <_printf_common+0xba>
 800607c:	4641      	mov	r1, r8
 800607e:	4638      	mov	r0, r7
 8006080:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006084:	47c8      	blx	r9
 8006086:	3001      	adds	r0, #1
 8006088:	d023      	beq.n	80060d2 <_printf_common+0xae>
 800608a:	6823      	ldr	r3, [r4, #0]
 800608c:	6922      	ldr	r2, [r4, #16]
 800608e:	f003 0306 	and.w	r3, r3, #6
 8006092:	2b04      	cmp	r3, #4
 8006094:	bf14      	ite	ne
 8006096:	2500      	movne	r5, #0
 8006098:	6833      	ldreq	r3, [r6, #0]
 800609a:	f04f 0600 	mov.w	r6, #0
 800609e:	bf08      	it	eq
 80060a0:	68e5      	ldreq	r5, [r4, #12]
 80060a2:	f104 041a 	add.w	r4, r4, #26
 80060a6:	bf08      	it	eq
 80060a8:	1aed      	subeq	r5, r5, r3
 80060aa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80060ae:	bf08      	it	eq
 80060b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80060b4:	4293      	cmp	r3, r2
 80060b6:	bfc4      	itt	gt
 80060b8:	1a9b      	subgt	r3, r3, r2
 80060ba:	18ed      	addgt	r5, r5, r3
 80060bc:	42b5      	cmp	r5, r6
 80060be:	d11a      	bne.n	80060f6 <_printf_common+0xd2>
 80060c0:	2000      	movs	r0, #0
 80060c2:	e008      	b.n	80060d6 <_printf_common+0xb2>
 80060c4:	2301      	movs	r3, #1
 80060c6:	4652      	mov	r2, sl
 80060c8:	4641      	mov	r1, r8
 80060ca:	4638      	mov	r0, r7
 80060cc:	47c8      	blx	r9
 80060ce:	3001      	adds	r0, #1
 80060d0:	d103      	bne.n	80060da <_printf_common+0xb6>
 80060d2:	f04f 30ff 	mov.w	r0, #4294967295
 80060d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060da:	3501      	adds	r5, #1
 80060dc:	e7c1      	b.n	8006062 <_printf_common+0x3e>
 80060de:	2030      	movs	r0, #48	@ 0x30
 80060e0:	18e1      	adds	r1, r4, r3
 80060e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80060e6:	1c5a      	adds	r2, r3, #1
 80060e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80060ec:	4422      	add	r2, r4
 80060ee:	3302      	adds	r3, #2
 80060f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80060f4:	e7c2      	b.n	800607c <_printf_common+0x58>
 80060f6:	2301      	movs	r3, #1
 80060f8:	4622      	mov	r2, r4
 80060fa:	4641      	mov	r1, r8
 80060fc:	4638      	mov	r0, r7
 80060fe:	47c8      	blx	r9
 8006100:	3001      	adds	r0, #1
 8006102:	d0e6      	beq.n	80060d2 <_printf_common+0xae>
 8006104:	3601      	adds	r6, #1
 8006106:	e7d9      	b.n	80060bc <_printf_common+0x98>

08006108 <_printf_i>:
 8006108:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800610c:	7e0f      	ldrb	r7, [r1, #24]
 800610e:	4691      	mov	r9, r2
 8006110:	2f78      	cmp	r7, #120	@ 0x78
 8006112:	4680      	mov	r8, r0
 8006114:	460c      	mov	r4, r1
 8006116:	469a      	mov	sl, r3
 8006118:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800611a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800611e:	d807      	bhi.n	8006130 <_printf_i+0x28>
 8006120:	2f62      	cmp	r7, #98	@ 0x62
 8006122:	d80a      	bhi.n	800613a <_printf_i+0x32>
 8006124:	2f00      	cmp	r7, #0
 8006126:	f000 80d1 	beq.w	80062cc <_printf_i+0x1c4>
 800612a:	2f58      	cmp	r7, #88	@ 0x58
 800612c:	f000 80b8 	beq.w	80062a0 <_printf_i+0x198>
 8006130:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006134:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006138:	e03a      	b.n	80061b0 <_printf_i+0xa8>
 800613a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800613e:	2b15      	cmp	r3, #21
 8006140:	d8f6      	bhi.n	8006130 <_printf_i+0x28>
 8006142:	a101      	add	r1, pc, #4	@ (adr r1, 8006148 <_printf_i+0x40>)
 8006144:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006148:	080061a1 	.word	0x080061a1
 800614c:	080061b5 	.word	0x080061b5
 8006150:	08006131 	.word	0x08006131
 8006154:	08006131 	.word	0x08006131
 8006158:	08006131 	.word	0x08006131
 800615c:	08006131 	.word	0x08006131
 8006160:	080061b5 	.word	0x080061b5
 8006164:	08006131 	.word	0x08006131
 8006168:	08006131 	.word	0x08006131
 800616c:	08006131 	.word	0x08006131
 8006170:	08006131 	.word	0x08006131
 8006174:	080062b3 	.word	0x080062b3
 8006178:	080061df 	.word	0x080061df
 800617c:	0800626d 	.word	0x0800626d
 8006180:	08006131 	.word	0x08006131
 8006184:	08006131 	.word	0x08006131
 8006188:	080062d5 	.word	0x080062d5
 800618c:	08006131 	.word	0x08006131
 8006190:	080061df 	.word	0x080061df
 8006194:	08006131 	.word	0x08006131
 8006198:	08006131 	.word	0x08006131
 800619c:	08006275 	.word	0x08006275
 80061a0:	6833      	ldr	r3, [r6, #0]
 80061a2:	1d1a      	adds	r2, r3, #4
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	6032      	str	r2, [r6, #0]
 80061a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80061ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80061b0:	2301      	movs	r3, #1
 80061b2:	e09c      	b.n	80062ee <_printf_i+0x1e6>
 80061b4:	6833      	ldr	r3, [r6, #0]
 80061b6:	6820      	ldr	r0, [r4, #0]
 80061b8:	1d19      	adds	r1, r3, #4
 80061ba:	6031      	str	r1, [r6, #0]
 80061bc:	0606      	lsls	r6, r0, #24
 80061be:	d501      	bpl.n	80061c4 <_printf_i+0xbc>
 80061c0:	681d      	ldr	r5, [r3, #0]
 80061c2:	e003      	b.n	80061cc <_printf_i+0xc4>
 80061c4:	0645      	lsls	r5, r0, #25
 80061c6:	d5fb      	bpl.n	80061c0 <_printf_i+0xb8>
 80061c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80061cc:	2d00      	cmp	r5, #0
 80061ce:	da03      	bge.n	80061d8 <_printf_i+0xd0>
 80061d0:	232d      	movs	r3, #45	@ 0x2d
 80061d2:	426d      	negs	r5, r5
 80061d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061d8:	230a      	movs	r3, #10
 80061da:	4858      	ldr	r0, [pc, #352]	@ (800633c <_printf_i+0x234>)
 80061dc:	e011      	b.n	8006202 <_printf_i+0xfa>
 80061de:	6821      	ldr	r1, [r4, #0]
 80061e0:	6833      	ldr	r3, [r6, #0]
 80061e2:	0608      	lsls	r0, r1, #24
 80061e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80061e8:	d402      	bmi.n	80061f0 <_printf_i+0xe8>
 80061ea:	0649      	lsls	r1, r1, #25
 80061ec:	bf48      	it	mi
 80061ee:	b2ad      	uxthmi	r5, r5
 80061f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80061f2:	6033      	str	r3, [r6, #0]
 80061f4:	bf14      	ite	ne
 80061f6:	230a      	movne	r3, #10
 80061f8:	2308      	moveq	r3, #8
 80061fa:	4850      	ldr	r0, [pc, #320]	@ (800633c <_printf_i+0x234>)
 80061fc:	2100      	movs	r1, #0
 80061fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006202:	6866      	ldr	r6, [r4, #4]
 8006204:	2e00      	cmp	r6, #0
 8006206:	60a6      	str	r6, [r4, #8]
 8006208:	db05      	blt.n	8006216 <_printf_i+0x10e>
 800620a:	6821      	ldr	r1, [r4, #0]
 800620c:	432e      	orrs	r6, r5
 800620e:	f021 0104 	bic.w	r1, r1, #4
 8006212:	6021      	str	r1, [r4, #0]
 8006214:	d04b      	beq.n	80062ae <_printf_i+0x1a6>
 8006216:	4616      	mov	r6, r2
 8006218:	fbb5 f1f3 	udiv	r1, r5, r3
 800621c:	fb03 5711 	mls	r7, r3, r1, r5
 8006220:	5dc7      	ldrb	r7, [r0, r7]
 8006222:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006226:	462f      	mov	r7, r5
 8006228:	42bb      	cmp	r3, r7
 800622a:	460d      	mov	r5, r1
 800622c:	d9f4      	bls.n	8006218 <_printf_i+0x110>
 800622e:	2b08      	cmp	r3, #8
 8006230:	d10b      	bne.n	800624a <_printf_i+0x142>
 8006232:	6823      	ldr	r3, [r4, #0]
 8006234:	07df      	lsls	r7, r3, #31
 8006236:	d508      	bpl.n	800624a <_printf_i+0x142>
 8006238:	6923      	ldr	r3, [r4, #16]
 800623a:	6861      	ldr	r1, [r4, #4]
 800623c:	4299      	cmp	r1, r3
 800623e:	bfde      	ittt	le
 8006240:	2330      	movle	r3, #48	@ 0x30
 8006242:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006246:	f106 36ff 	addle.w	r6, r6, #4294967295
 800624a:	1b92      	subs	r2, r2, r6
 800624c:	6122      	str	r2, [r4, #16]
 800624e:	464b      	mov	r3, r9
 8006250:	4621      	mov	r1, r4
 8006252:	4640      	mov	r0, r8
 8006254:	f8cd a000 	str.w	sl, [sp]
 8006258:	aa03      	add	r2, sp, #12
 800625a:	f7ff fee3 	bl	8006024 <_printf_common>
 800625e:	3001      	adds	r0, #1
 8006260:	d14a      	bne.n	80062f8 <_printf_i+0x1f0>
 8006262:	f04f 30ff 	mov.w	r0, #4294967295
 8006266:	b004      	add	sp, #16
 8006268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800626c:	6823      	ldr	r3, [r4, #0]
 800626e:	f043 0320 	orr.w	r3, r3, #32
 8006272:	6023      	str	r3, [r4, #0]
 8006274:	2778      	movs	r7, #120	@ 0x78
 8006276:	4832      	ldr	r0, [pc, #200]	@ (8006340 <_printf_i+0x238>)
 8006278:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800627c:	6823      	ldr	r3, [r4, #0]
 800627e:	6831      	ldr	r1, [r6, #0]
 8006280:	061f      	lsls	r7, r3, #24
 8006282:	f851 5b04 	ldr.w	r5, [r1], #4
 8006286:	d402      	bmi.n	800628e <_printf_i+0x186>
 8006288:	065f      	lsls	r7, r3, #25
 800628a:	bf48      	it	mi
 800628c:	b2ad      	uxthmi	r5, r5
 800628e:	6031      	str	r1, [r6, #0]
 8006290:	07d9      	lsls	r1, r3, #31
 8006292:	bf44      	itt	mi
 8006294:	f043 0320 	orrmi.w	r3, r3, #32
 8006298:	6023      	strmi	r3, [r4, #0]
 800629a:	b11d      	cbz	r5, 80062a4 <_printf_i+0x19c>
 800629c:	2310      	movs	r3, #16
 800629e:	e7ad      	b.n	80061fc <_printf_i+0xf4>
 80062a0:	4826      	ldr	r0, [pc, #152]	@ (800633c <_printf_i+0x234>)
 80062a2:	e7e9      	b.n	8006278 <_printf_i+0x170>
 80062a4:	6823      	ldr	r3, [r4, #0]
 80062a6:	f023 0320 	bic.w	r3, r3, #32
 80062aa:	6023      	str	r3, [r4, #0]
 80062ac:	e7f6      	b.n	800629c <_printf_i+0x194>
 80062ae:	4616      	mov	r6, r2
 80062b0:	e7bd      	b.n	800622e <_printf_i+0x126>
 80062b2:	6833      	ldr	r3, [r6, #0]
 80062b4:	6825      	ldr	r5, [r4, #0]
 80062b6:	1d18      	adds	r0, r3, #4
 80062b8:	6961      	ldr	r1, [r4, #20]
 80062ba:	6030      	str	r0, [r6, #0]
 80062bc:	062e      	lsls	r6, r5, #24
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	d501      	bpl.n	80062c6 <_printf_i+0x1be>
 80062c2:	6019      	str	r1, [r3, #0]
 80062c4:	e002      	b.n	80062cc <_printf_i+0x1c4>
 80062c6:	0668      	lsls	r0, r5, #25
 80062c8:	d5fb      	bpl.n	80062c2 <_printf_i+0x1ba>
 80062ca:	8019      	strh	r1, [r3, #0]
 80062cc:	2300      	movs	r3, #0
 80062ce:	4616      	mov	r6, r2
 80062d0:	6123      	str	r3, [r4, #16]
 80062d2:	e7bc      	b.n	800624e <_printf_i+0x146>
 80062d4:	6833      	ldr	r3, [r6, #0]
 80062d6:	2100      	movs	r1, #0
 80062d8:	1d1a      	adds	r2, r3, #4
 80062da:	6032      	str	r2, [r6, #0]
 80062dc:	681e      	ldr	r6, [r3, #0]
 80062de:	6862      	ldr	r2, [r4, #4]
 80062e0:	4630      	mov	r0, r6
 80062e2:	f000 f859 	bl	8006398 <memchr>
 80062e6:	b108      	cbz	r0, 80062ec <_printf_i+0x1e4>
 80062e8:	1b80      	subs	r0, r0, r6
 80062ea:	6060      	str	r0, [r4, #4]
 80062ec:	6863      	ldr	r3, [r4, #4]
 80062ee:	6123      	str	r3, [r4, #16]
 80062f0:	2300      	movs	r3, #0
 80062f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062f6:	e7aa      	b.n	800624e <_printf_i+0x146>
 80062f8:	4632      	mov	r2, r6
 80062fa:	4649      	mov	r1, r9
 80062fc:	4640      	mov	r0, r8
 80062fe:	6923      	ldr	r3, [r4, #16]
 8006300:	47d0      	blx	sl
 8006302:	3001      	adds	r0, #1
 8006304:	d0ad      	beq.n	8006262 <_printf_i+0x15a>
 8006306:	6823      	ldr	r3, [r4, #0]
 8006308:	079b      	lsls	r3, r3, #30
 800630a:	d413      	bmi.n	8006334 <_printf_i+0x22c>
 800630c:	68e0      	ldr	r0, [r4, #12]
 800630e:	9b03      	ldr	r3, [sp, #12]
 8006310:	4298      	cmp	r0, r3
 8006312:	bfb8      	it	lt
 8006314:	4618      	movlt	r0, r3
 8006316:	e7a6      	b.n	8006266 <_printf_i+0x15e>
 8006318:	2301      	movs	r3, #1
 800631a:	4632      	mov	r2, r6
 800631c:	4649      	mov	r1, r9
 800631e:	4640      	mov	r0, r8
 8006320:	47d0      	blx	sl
 8006322:	3001      	adds	r0, #1
 8006324:	d09d      	beq.n	8006262 <_printf_i+0x15a>
 8006326:	3501      	adds	r5, #1
 8006328:	68e3      	ldr	r3, [r4, #12]
 800632a:	9903      	ldr	r1, [sp, #12]
 800632c:	1a5b      	subs	r3, r3, r1
 800632e:	42ab      	cmp	r3, r5
 8006330:	dcf2      	bgt.n	8006318 <_printf_i+0x210>
 8006332:	e7eb      	b.n	800630c <_printf_i+0x204>
 8006334:	2500      	movs	r5, #0
 8006336:	f104 0619 	add.w	r6, r4, #25
 800633a:	e7f5      	b.n	8006328 <_printf_i+0x220>
 800633c:	0800679b 	.word	0x0800679b
 8006340:	080067ac 	.word	0x080067ac

08006344 <memmove>:
 8006344:	4288      	cmp	r0, r1
 8006346:	b510      	push	{r4, lr}
 8006348:	eb01 0402 	add.w	r4, r1, r2
 800634c:	d902      	bls.n	8006354 <memmove+0x10>
 800634e:	4284      	cmp	r4, r0
 8006350:	4623      	mov	r3, r4
 8006352:	d807      	bhi.n	8006364 <memmove+0x20>
 8006354:	1e43      	subs	r3, r0, #1
 8006356:	42a1      	cmp	r1, r4
 8006358:	d008      	beq.n	800636c <memmove+0x28>
 800635a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800635e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006362:	e7f8      	b.n	8006356 <memmove+0x12>
 8006364:	4601      	mov	r1, r0
 8006366:	4402      	add	r2, r0
 8006368:	428a      	cmp	r2, r1
 800636a:	d100      	bne.n	800636e <memmove+0x2a>
 800636c:	bd10      	pop	{r4, pc}
 800636e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006372:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006376:	e7f7      	b.n	8006368 <memmove+0x24>

08006378 <_sbrk_r>:
 8006378:	b538      	push	{r3, r4, r5, lr}
 800637a:	2300      	movs	r3, #0
 800637c:	4d05      	ldr	r5, [pc, #20]	@ (8006394 <_sbrk_r+0x1c>)
 800637e:	4604      	mov	r4, r0
 8006380:	4608      	mov	r0, r1
 8006382:	602b      	str	r3, [r5, #0]
 8006384:	f7fb fd84 	bl	8001e90 <_sbrk>
 8006388:	1c43      	adds	r3, r0, #1
 800638a:	d102      	bne.n	8006392 <_sbrk_r+0x1a>
 800638c:	682b      	ldr	r3, [r5, #0]
 800638e:	b103      	cbz	r3, 8006392 <_sbrk_r+0x1a>
 8006390:	6023      	str	r3, [r4, #0]
 8006392:	bd38      	pop	{r3, r4, r5, pc}
 8006394:	20000364 	.word	0x20000364

08006398 <memchr>:
 8006398:	4603      	mov	r3, r0
 800639a:	b510      	push	{r4, lr}
 800639c:	b2c9      	uxtb	r1, r1
 800639e:	4402      	add	r2, r0
 80063a0:	4293      	cmp	r3, r2
 80063a2:	4618      	mov	r0, r3
 80063a4:	d101      	bne.n	80063aa <memchr+0x12>
 80063a6:	2000      	movs	r0, #0
 80063a8:	e003      	b.n	80063b2 <memchr+0x1a>
 80063aa:	7804      	ldrb	r4, [r0, #0]
 80063ac:	3301      	adds	r3, #1
 80063ae:	428c      	cmp	r4, r1
 80063b0:	d1f6      	bne.n	80063a0 <memchr+0x8>
 80063b2:	bd10      	pop	{r4, pc}

080063b4 <memcpy>:
 80063b4:	440a      	add	r2, r1
 80063b6:	4291      	cmp	r1, r2
 80063b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80063bc:	d100      	bne.n	80063c0 <memcpy+0xc>
 80063be:	4770      	bx	lr
 80063c0:	b510      	push	{r4, lr}
 80063c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063c6:	4291      	cmp	r1, r2
 80063c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80063cc:	d1f9      	bne.n	80063c2 <memcpy+0xe>
 80063ce:	bd10      	pop	{r4, pc}

080063d0 <_realloc_r>:
 80063d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063d4:	4607      	mov	r7, r0
 80063d6:	4614      	mov	r4, r2
 80063d8:	460d      	mov	r5, r1
 80063da:	b921      	cbnz	r1, 80063e6 <_realloc_r+0x16>
 80063dc:	4611      	mov	r1, r2
 80063de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063e2:	f7ff bc3b 	b.w	8005c5c <_malloc_r>
 80063e6:	b92a      	cbnz	r2, 80063f4 <_realloc_r+0x24>
 80063e8:	f7ff fbce 	bl	8005b88 <_free_r>
 80063ec:	4625      	mov	r5, r4
 80063ee:	4628      	mov	r0, r5
 80063f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063f4:	f000 f81a 	bl	800642c <_malloc_usable_size_r>
 80063f8:	4284      	cmp	r4, r0
 80063fa:	4606      	mov	r6, r0
 80063fc:	d802      	bhi.n	8006404 <_realloc_r+0x34>
 80063fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006402:	d8f4      	bhi.n	80063ee <_realloc_r+0x1e>
 8006404:	4621      	mov	r1, r4
 8006406:	4638      	mov	r0, r7
 8006408:	f7ff fc28 	bl	8005c5c <_malloc_r>
 800640c:	4680      	mov	r8, r0
 800640e:	b908      	cbnz	r0, 8006414 <_realloc_r+0x44>
 8006410:	4645      	mov	r5, r8
 8006412:	e7ec      	b.n	80063ee <_realloc_r+0x1e>
 8006414:	42b4      	cmp	r4, r6
 8006416:	4622      	mov	r2, r4
 8006418:	4629      	mov	r1, r5
 800641a:	bf28      	it	cs
 800641c:	4632      	movcs	r2, r6
 800641e:	f7ff ffc9 	bl	80063b4 <memcpy>
 8006422:	4629      	mov	r1, r5
 8006424:	4638      	mov	r0, r7
 8006426:	f7ff fbaf 	bl	8005b88 <_free_r>
 800642a:	e7f1      	b.n	8006410 <_realloc_r+0x40>

0800642c <_malloc_usable_size_r>:
 800642c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006430:	1f18      	subs	r0, r3, #4
 8006432:	2b00      	cmp	r3, #0
 8006434:	bfbc      	itt	lt
 8006436:	580b      	ldrlt	r3, [r1, r0]
 8006438:	18c0      	addlt	r0, r0, r3
 800643a:	4770      	bx	lr

0800643c <_init>:
 800643c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800643e:	bf00      	nop
 8006440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006442:	bc08      	pop	{r3}
 8006444:	469e      	mov	lr, r3
 8006446:	4770      	bx	lr

08006448 <_fini>:
 8006448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800644a:	bf00      	nop
 800644c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800644e:	bc08      	pop	{r3}
 8006450:	469e      	mov	lr, r3
 8006452:	4770      	bx	lr
