***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2023.03.08.08:35:23 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.03.08.08:35:26 Info: Parallel IP Generation is enabled. 
2023.03.08.08:35:26 Info: Platform Designer will attempt to use 2 processors for parallel IP generation based on available number of processors and the total number of IP to be generated.
2023.03.08.08:35:26 Info: 
2023.03.08.08:35:26 Info: Starting: Platform Designer system generation
2023.03.08.08:35:36 Info: 
2023.03.08.08:35:36 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.03.08.08:35:36 Info: ed_sim: All Generic Component instances match their respective ip files.
2023.03.08.08:35:36 Info: Saving generation log to /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ed_sim/ed_sim_generation.rpt
2023.03.08.08:35:36 Info: Generated by version: 22.4 build 94
2023.03.08.08:35:36 Info: Starting: Create simulation model
2023.03.08.08:35:36 Info: qsys-generate /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ed_sim.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ed_sim --family="Stratix 10" --part=1SM21CHU2F53E2VG
2023.03.08.08:35:36 Info: Loading sim/ed_sim.qsys
2023.03.08.08:35:36 Info: Reading input file
2023.03.08.08:35:36 Info: Parameterizing module core_clk_iopll
2023.03.08.08:35:36 Info: Parameterizing module core_clk_source
2023.03.08.08:35:36 Info: Parameterizing module global_reset_n_source
2023.03.08.08:35:36 Info: Parameterizing module hbm_0_example_design
2023.03.08.08:35:36 Info: Parameterizing module hbm_only_reset_source
2023.03.08.08:35:36 Info: Parameterizing module mem
2023.03.08.08:35:36 Info: Parameterizing module ninit_done_splitter
2023.03.08.08:35:36 Info: Parameterizing module ref_clk_source
2023.03.08.08:35:36 Info: Parameterizing module reset_release_ip
2023.03.08.08:35:36 Info: Parameterizing module sim_checker
2023.03.08.08:35:36 Info: Parameterizing module tg0_0
2023.03.08.08:35:36 Info: Parameterizing module tg0_1
2023.03.08.08:35:36 Info: Building connections
2023.03.08.08:35:36 Info: Parameterizing connections
2023.03.08.08:35:36 Info: Validating
2023.03.08.08:35:36 Info: Done reading input file
2023.03.08.08:35:36 Info: ed_sim: "Transforming system: ed_sim"
2023.03.08.08:35:36 Info: ed_sim: "Naming system components in system: ed_sim"
2023.03.08.08:35:36 Info: ed_sim: "Processing generation queue"
2023.03.08.08:35:36 Info: ed_sim: "Generating: ed_sim"
2023.03.08.08:35:36 Info: ed_sim: "Generating: ed_synth_core_clk_iopll"
2023.03.08.08:35:36 Info: ed_sim: "Generating: ed_sim_core_clk_source"
2023.03.08.08:35:36 Info: ed_sim: "Generating: ed_sim_global_reset_n_source"
2023.03.08.08:35:36 Info: ed_sim: "Generating: ed_synth_hbm_0_example_design"
2023.03.08.08:35:36 Info: ed_sim: "Generating: ed_sim_hbm_only_reset_source"
2023.03.08.08:35:36 Info: ed_sim: "Generating: ed_sim_mem"
2023.03.08.08:35:36 Info: ed_sim: "Generating: ed_synth_ninit_done_splitter"
2023.03.08.08:35:36 Info: ed_sim: "Generating: ed_sim_ref_clk_source"
2023.03.08.08:35:36 Info: ed_sim: "Generating: ed_synth_reset_release_ip"
2023.03.08.08:35:36 Info: ed_sim: "Generating: ed_sim_sim_checker"
2023.03.08.08:35:36 Info: ed_sim: "Generating: ed_synth_tg0_0"
2023.03.08.08:35:36 Info: ed_sim: "Generating: ed_synth_tg0_1"
2023.03.08.08:35:36 Info: ed_sim: Done "ed_sim" with 13 modules, 1 files
2023.03.08.08:35:36 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ed_sim/sim/ directory:
2023.03.08.08:35:36 Info: common/xcelium_files.tcl
2023.03.08.08:35:36 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ed_sim/sim/ directory:
2023.03.08.08:35:36 Info: common/riviera_files.tcl
2023.03.08.08:35:37 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ed_sim/sim/ directory:
2023.03.08.08:35:37 Info: common/modelsim_files.tcl
2023.03.08.08:35:37 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ed_sim/sim/ directory:
2023.03.08.08:35:37 Info: common/vcs_files.tcl
2023.03.08.08:35:37 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ed_sim/sim/ directory:
2023.03.08.08:35:37 Info: common/vcsmx_files.tcl
2023.03.08.08:35:37 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ed_sim/sim/.
2023.03.08.08:35:37 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:37 Info: Finished: Create simulation model
2023.03.08.08:35:37 Info: Starting: Create simulation script
2023.03.08.08:35:37 Info: sim-script-gen --system-file=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ed_sim.qsys --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ed_sim/sim/ --use-relative-paths=true
2023.03.08.08:35:37 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ed_sim/sim/ directory:
2023.03.08.08:35:37 Info: xcelium/cds.lib
2023.03.08.08:35:37 Info: xcelium/hdl.var
2023.03.08.08:35:37 Info: xcelium/xcelium_setup.sh
2023.03.08.08:35:37 Info: 1 .cds.lib files in xcelium/cds_libs/ directory
2023.03.08.08:35:37 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ed_sim/sim/ directory:
2023.03.08.08:35:37 Info: aldec/rivierapro_setup.tcl
2023.03.08.08:35:37 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ed_sim/sim/ directory:
2023.03.08.08:35:37 Info: mentor/msim_setup.tcl
2023.03.08.08:35:37 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ed_sim/sim/ directory:
2023.03.08.08:35:37 Info: synopsys/vcs/vcs_setup.sh
2023.03.08.08:35:37 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ed_sim/sim/ directory:
2023.03.08.08:35:37 Info: synopsys/vcsmx/synopsys_sim.setup
2023.03.08.08:35:37 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.03.08.08:35:37 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ed_sim/sim/.
2023.03.08.08:35:37 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:37 Info: Finished: Create simulation script
2023.03.08.08:35:37 Info: Generation of /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ed_sim.qsys (ed_sim) took 3187 ms
2023.03.08.08:35:37 Info: 
2023.03.08.08:35:37 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.03.08.08:35:37 Info: Saving generation log to /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_mem/ed_sim_mem_generation.rpt
2023.03.08.08:35:37 Info: Generated by version: 22.4 build 94
2023.03.08.08:35:37 Info: Starting: Create simulation model
2023.03.08.08:35:37 Info: qsys-generate /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_mem.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_mem --family="Stratix 10" --part=1SM21CHU2F53E2VG
2023.03.08.08:35:37 Info: ed_sim_mem: "Transforming system: ed_sim_mem"
2023.03.08.08:35:37 Info: ed_sim_mem: "Naming system components in system: ed_sim_mem"
2023.03.08.08:35:37 Info: ed_sim_mem: "Processing generation queue"
2023.03.08.08:35:37 Info: ed_sim_mem: "Generating: ed_sim_mem"
2023.03.08.08:35:37 Info: ed_sim_mem: "Generating: altera_hbm_model"
2023.03.08.08:35:37 Info: ed_sim_mem: Done "ed_sim_mem" with 2 modules, 3 files
2023.03.08.08:35:37 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/ directory:
2023.03.08.08:35:37 Info: common/xcelium_files.tcl
2023.03.08.08:35:37 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/ directory:
2023.03.08.08:35:37 Info: common/vcs_files.tcl
2023.03.08.08:35:37 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/ directory:
2023.03.08.08:35:37 Info: common/modelsim_files.tcl
2023.03.08.08:35:37 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/ directory:
2023.03.08.08:35:37 Info: common/vcsmx_files.tcl
2023.03.08.08:35:37 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/ directory:
2023.03.08.08:35:37 Info: common/riviera_files.tcl
2023.03.08.08:35:37 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/.
2023.03.08.08:35:37 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:37 Info: Finished: Create simulation model
2023.03.08.08:35:37 Info: Starting: Create simulation script
2023.03.08.08:35:37 Info: sim-script-gen --system-file=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_mem.ip --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/ --use-relative-paths=true
2023.03.08.08:35:37 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/ directory:
2023.03.08.08:35:37 Info: xcelium/cds.lib
2023.03.08.08:35:37 Info: xcelium/hdl.var
2023.03.08.08:35:37 Info: xcelium/xcelium_setup.sh
2023.03.08.08:35:37 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2023.03.08.08:35:37 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/ directory:
2023.03.08.08:35:37 Info: synopsys/vcs/vcs_setup.sh
2023.03.08.08:35:37 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/ directory:
2023.03.08.08:35:37 Info: mentor/msim_setup.tcl
2023.03.08.08:35:37 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/ directory:
2023.03.08.08:35:37 Info: synopsys/vcsmx/synopsys_sim.setup
2023.03.08.08:35:37 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.03.08.08:35:37 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/ directory:
2023.03.08.08:35:37 Info: aldec/rivierapro_setup.tcl
2023.03.08.08:35:37 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_mem/sim/.
2023.03.08.08:35:37 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:37 Info: Finished: Create simulation script
2023.03.08.08:35:37 Info: Generation of /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_mem.ip (ed_sim_mem) took 2135 ms
2023.03.08.08:35:38 Info: 
2023.03.08.08:35:38 Info: 
2023.03.08.08:35:38 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.03.08.08:35:38 Info: Saving generation log to /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_reset_release_ip/ed_synth_reset_release_ip_generation.rpt
2023.03.08.08:35:38 Info: Generated by version: 22.4 build 94
2023.03.08.08:35:38 Info: Starting: Create simulation model
2023.03.08.08:35:38 Info: qsys-generate /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_reset_release_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_reset_release_ip --family="Stratix 10" --part=1SM21CHU2F53E2VG
2023.03.08.08:35:38 Info: ed_synth_reset_release_ip: "Transforming system: ed_synth_reset_release_ip"
2023.03.08.08:35:38 Info: ed_synth_reset_release_ip: "Naming system components in system: ed_synth_reset_release_ip"
2023.03.08.08:35:38 Info: ed_synth_reset_release_ip: "Processing generation queue"
2023.03.08.08:35:38 Info: ed_synth_reset_release_ip: "Generating: ed_synth_reset_release_ip"
2023.03.08.08:35:38 Info: ed_synth_reset_release_ip: "Generating: altera_s10_user_rst_clkgate"
2023.03.08.08:35:38 Info: ed_synth_reset_release_ip: Done "ed_synth_reset_release_ip" with 2 modules, 2 files
2023.03.08.08:35:38 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_reset_release_ip/sim/ directory:
2023.03.08.08:35:38 Info: common/xcelium_files.tcl
2023.03.08.08:35:38 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_reset_release_ip/sim/ directory:
2023.03.08.08:35:38 Info: common/riviera_files.tcl
2023.03.08.08:35:38 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_reset_release_ip/sim/ directory:
2023.03.08.08:35:38 Info: common/modelsim_files.tcl
2023.03.08.08:35:38 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_reset_release_ip/sim/ directory:
2023.03.08.08:35:38 Info: common/vcs_files.tcl
2023.03.08.08:35:38 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_reset_release_ip/sim/ directory:
2023.03.08.08:35:38 Info: common/vcsmx_files.tcl
2023.03.08.08:35:38 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_reset_release_ip/sim/.
2023.03.08.08:35:38 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:38 Info: Finished: Create simulation model
2023.03.08.08:35:38 Info: Starting: Create simulation script
2023.03.08.08:35:38 Info: sim-script-gen --system-file=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_reset_release_ip.ip --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_reset_release_ip/sim/ --use-relative-paths=true
2023.03.08.08:35:38 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_reset_release_ip/sim/ directory:
2023.03.08.08:35:38 Info: xcelium/cds.lib
2023.03.08.08:35:38 Info: xcelium/hdl.var
2023.03.08.08:35:38 Info: xcelium/xcelium_setup.sh
2023.03.08.08:35:38 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2023.03.08.08:35:38 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_reset_release_ip/sim/ directory:
2023.03.08.08:35:38 Info: aldec/rivierapro_setup.tcl
2023.03.08.08:35:38 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_reset_release_ip/sim/ directory:
2023.03.08.08:35:38 Info: mentor/msim_setup.tcl
2023.03.08.08:35:38 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_reset_release_ip/sim/ directory:
2023.03.08.08:35:38 Info: synopsys/vcs/vcs_setup.sh
2023.03.08.08:35:38 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_reset_release_ip/sim/ directory:
2023.03.08.08:35:38 Info: synopsys/vcsmx/synopsys_sim.setup
2023.03.08.08:35:38 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.03.08.08:35:38 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_reset_release_ip/sim/.
2023.03.08.08:35:38 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:38 Info: Finished: Create simulation script
2023.03.08.08:35:38 Info: Generation of /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_reset_release_ip.ip (ed_synth_reset_release_ip) took 1254 ms
2023.03.08.08:35:40 Info: 
2023.03.08.08:35:40 Info: 
2023.03.08.08:35:40 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.03.08.08:35:40 Info: Saving generation log to /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source/ed_sim_ref_clk_source_generation.rpt
2023.03.08.08:35:40 Info: Generated by version: 22.4 build 94
2023.03.08.08:35:40 Info: Starting: Create simulation model
2023.03.08.08:35:40 Info: qsys-generate /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source --family="Stratix 10" --part=1SM21CHU2F53E2VG
2023.03.08.08:35:40 Info: ed_sim_ref_clk_source.ref_clk_source: Elaborate: altera_clock_source
2023.03.08.08:35:40 Info: ed_sim_ref_clk_source.ref_clk_source:            $Revision: #1 $
2023.03.08.08:35:40 Info: ed_sim_ref_clk_source.ref_clk_source:            $Date: 2022/10/20 $
2023.03.08.08:35:40 Info: ed_sim_ref_clk_source: "Transforming system: ed_sim_ref_clk_source"
2023.03.08.08:35:40 Info: ed_sim_ref_clk_source: "Naming system components in system: ed_sim_ref_clk_source"
2023.03.08.08:35:40 Info: ed_sim_ref_clk_source: "Processing generation queue"
2023.03.08.08:35:40 Info: ed_sim_ref_clk_source: "Generating: ed_sim_ref_clk_source"
2023.03.08.08:35:40 Info: ed_sim_ref_clk_source: "Generating: altera_avalon_clock_source"
2023.03.08.08:35:40 Info: ed_sim_ref_clk_source: Done "ed_sim_ref_clk_source" with 2 modules, 3 files
2023.03.08.08:35:40 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source/sim/ directory:
2023.03.08.08:35:40 Info: common/xcelium_files.tcl
2023.03.08.08:35:40 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source/sim/ directory:
2023.03.08.08:35:40 Info: common/riviera_files.tcl
2023.03.08.08:35:40 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source/sim/ directory:
2023.03.08.08:35:40 Info: common/modelsim_files.tcl
2023.03.08.08:35:40 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source/sim/ directory:
2023.03.08.08:35:40 Info: common/vcs_files.tcl
2023.03.08.08:35:40 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source/sim/ directory:
2023.03.08.08:35:40 Info: common/vcsmx_files.tcl
2023.03.08.08:35:40 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source/sim/.
2023.03.08.08:35:40 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:40 Info: Finished: Create simulation model
2023.03.08.08:35:40 Info: Starting: Create simulation script
2023.03.08.08:35:40 Info: sim-script-gen --system-file=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source.ip --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source/sim/ --use-relative-paths=true
2023.03.08.08:35:40 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source/sim/ directory:
2023.03.08.08:35:40 Info: xcelium/cds.lib
2023.03.08.08:35:40 Info: xcelium/hdl.var
2023.03.08.08:35:40 Info: xcelium/xcelium_setup.sh
2023.03.08.08:35:40 Info: 3 .cds.lib files in xcelium/cds_libs/ directory
2023.03.08.08:35:40 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source/sim/ directory:
2023.03.08.08:35:40 Info: aldec/rivierapro_setup.tcl
2023.03.08.08:35:40 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source/sim/ directory:
2023.03.08.08:35:40 Info: mentor/msim_setup.tcl
2023.03.08.08:35:40 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source/sim/ directory:
2023.03.08.08:35:40 Info: synopsys/vcs/vcs_setup.sh
2023.03.08.08:35:40 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source/sim/ directory:
2023.03.08.08:35:40 Info: synopsys/vcsmx/synopsys_sim.setup
2023.03.08.08:35:40 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.03.08.08:35:40 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source/sim/.
2023.03.08.08:35:40 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:40 Info: Finished: Create simulation script
2023.03.08.08:35:40 Info: Generation of /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_ref_clk_source.ip (ed_sim_ref_clk_source) took 1386 ms
2023.03.08.08:35:40 Info: 
2023.03.08.08:35:40 Info: 
2023.03.08.08:35:40 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.03.08.08:35:40 Info: Saving generation log to /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_1/ed_synth_tg0_1_generation.rpt
2023.03.08.08:35:40 Info: Generated by version: 22.4 build 94
2023.03.08.08:35:40 Info: Starting: Create simulation model
2023.03.08.08:35:40 Info: qsys-generate /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_1.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_1 --family="Stratix 10" --part=1SM21CHU2F53E2VG
2023.03.08.08:35:40 Info: ed_synth_tg0_1: "Transforming system: ed_synth_tg0_1"
2023.03.08.08:35:40 Info: ed_synth_tg0_1: "Naming system components in system: ed_synth_tg0_1"
2023.03.08.08:35:40 Info: ed_synth_tg0_1: "Processing generation queue"
2023.03.08.08:35:40 Info: ed_synth_tg0_1: "Generating: ed_synth_tg0_1"
2023.03.08.08:35:40 Info: ed_synth_tg0_1: "Generating: altera_hbm_tg_avl_top"
2023.03.08.08:35:40 Info: ed_synth_tg0_1: Done "ed_synth_tg0_1" with 2 modules, 28 files
2023.03.08.08:35:40 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_1/sim/ directory:
2023.03.08.08:35:40 Info: common/xcelium_files.tcl
2023.03.08.08:35:40 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_1/sim/ directory:
2023.03.08.08:35:40 Info: common/vcs_files.tcl
2023.03.08.08:35:40 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_1/sim/ directory:
2023.03.08.08:35:40 Info: common/modelsim_files.tcl
2023.03.08.08:35:40 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_1/sim/ directory:
2023.03.08.08:35:40 Info: common/vcsmx_files.tcl
2023.03.08.08:35:40 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_1/sim/ directory:
2023.03.08.08:35:40 Info: common/riviera_files.tcl
2023.03.08.08:35:40 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_1/sim/.
2023.03.08.08:35:40 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:40 Info: Finished: Create simulation model
2023.03.08.08:35:40 Info: Starting: Create simulation script
2023.03.08.08:35:40 Info: sim-script-gen --system-file=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_1.ip --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_1/sim/ --use-relative-paths=true
2023.03.08.08:35:40 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_1/sim/ directory:
2023.03.08.08:35:40 Info: xcelium/cds.lib
2023.03.08.08:35:40 Info: xcelium/hdl.var
2023.03.08.08:35:40 Info: xcelium/xcelium_setup.sh
2023.03.08.08:35:40 Info: 3 .cds.lib files in xcelium/cds_libs/ directory
2023.03.08.08:35:40 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_1/sim/ directory:
2023.03.08.08:35:40 Info: synopsys/vcs/vcs_setup.sh
2023.03.08.08:35:40 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_1/sim/ directory:
2023.03.08.08:35:40 Info: mentor/msim_setup.tcl
2023.03.08.08:35:40 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_1/sim/ directory:
2023.03.08.08:35:40 Info: synopsys/vcsmx/synopsys_sim.setup
2023.03.08.08:35:40 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.03.08.08:35:40 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_1/sim/ directory:
2023.03.08.08:35:40 Info: aldec/rivierapro_setup.tcl
2023.03.08.08:35:40 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_1/sim/.
2023.03.08.08:35:40 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:40 Info: Finished: Create simulation script
2023.03.08.08:35:40 Info: Generation of /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_1.ip (ed_synth_tg0_1) took 1701 ms
2023.03.08.08:35:41 Info: 
2023.03.08.08:35:41 Info: 
2023.03.08.08:35:41 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.03.08.08:35:41 Info: Saving generation log to /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_global_reset_n_source/ed_sim_global_reset_n_source_generation.rpt
2023.03.08.08:35:41 Info: Generated by version: 22.4 build 94
2023.03.08.08:35:41 Info: Starting: Create simulation model
2023.03.08.08:35:41 Info: qsys-generate /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_global_reset_n_source.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_global_reset_n_source --family="Stratix 10" --part=1SM21CHU2F53E2VG
2023.03.08.08:35:41 Info: ed_sim_global_reset_n_source.global_reset_n_source: Elaborate: altera_reset_source
2023.03.08.08:35:41 Info: ed_sim_global_reset_n_source.global_reset_n_source:            $Revision: #1 $
2023.03.08.08:35:41 Info: ed_sim_global_reset_n_source.global_reset_n_source:            $Date: 2022/10/20 $
2023.03.08.08:35:41 Info: ed_sim_global_reset_n_source.global_reset_n_source: Reset is negatively asserted.
2023.03.08.08:35:41 Info: ed_sim_global_reset_n_source: "Transforming system: ed_sim_global_reset_n_source"
2023.03.08.08:35:41 Info: ed_sim_global_reset_n_source: "Naming system components in system: ed_sim_global_reset_n_source"
2023.03.08.08:35:41 Info: ed_sim_global_reset_n_source: "Processing generation queue"
2023.03.08.08:35:41 Info: ed_sim_global_reset_n_source: "Generating: ed_sim_global_reset_n_source"
2023.03.08.08:35:41 Info: ed_sim_global_reset_n_source: "Generating: altera_avalon_reset_source"
2023.03.08.08:35:41 Info: ed_sim_global_reset_n_source: Done "ed_sim_global_reset_n_source" with 2 modules, 3 files
2023.03.08.08:35:41 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_global_reset_n_source/sim/ directory:
2023.03.08.08:35:41 Info: common/xcelium_files.tcl
2023.03.08.08:35:41 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_global_reset_n_source/sim/ directory:
2023.03.08.08:35:41 Info: common/riviera_files.tcl
2023.03.08.08:35:41 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_global_reset_n_source/sim/ directory:
2023.03.08.08:35:41 Info: common/modelsim_files.tcl
2023.03.08.08:35:41 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_global_reset_n_source/sim/ directory:
2023.03.08.08:35:41 Info: common/vcs_files.tcl
2023.03.08.08:35:41 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_global_reset_n_source/sim/ directory:
2023.03.08.08:35:41 Info: common/vcsmx_files.tcl
2023.03.08.08:35:41 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_global_reset_n_source/sim/.
2023.03.08.08:35:41 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:41 Info: Finished: Create simulation model
2023.03.08.08:35:41 Info: Starting: Create simulation script
2023.03.08.08:35:41 Info: sim-script-gen --system-file=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_global_reset_n_source.ip --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_global_reset_n_source/sim/ --use-relative-paths=true
2023.03.08.08:35:41 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_global_reset_n_source/sim/ directory:
2023.03.08.08:35:41 Info: xcelium/cds.lib
2023.03.08.08:35:41 Info: xcelium/hdl.var
2023.03.08.08:35:41 Info: xcelium/xcelium_setup.sh
2023.03.08.08:35:41 Info: 3 .cds.lib files in xcelium/cds_libs/ directory
2023.03.08.08:35:41 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_global_reset_n_source/sim/ directory:
2023.03.08.08:35:41 Info: aldec/rivierapro_setup.tcl
2023.03.08.08:35:41 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_global_reset_n_source/sim/ directory:
2023.03.08.08:35:41 Info: mentor/msim_setup.tcl
2023.03.08.08:35:41 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_global_reset_n_source/sim/ directory:
2023.03.08.08:35:41 Info: synopsys/vcs/vcs_setup.sh
2023.03.08.08:35:41 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_global_reset_n_source/sim/ directory:
2023.03.08.08:35:41 Info: synopsys/vcsmx/synopsys_sim.setup
2023.03.08.08:35:41 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.03.08.08:35:41 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_global_reset_n_source/sim/.
2023.03.08.08:35:41 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:41 Info: Finished: Create simulation script
2023.03.08.08:35:41 Info: Generation of /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_global_reset_n_source.ip (ed_sim_global_reset_n_source) took 1305 ms
2023.03.08.08:35:42 Info: 
2023.03.08.08:35:42 Info: 
2023.03.08.08:35:42 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.03.08.08:35:42 Info: Saving generation log to /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_0/ed_synth_tg0_0_generation.rpt
2023.03.08.08:35:42 Info: Generated by version: 22.4 build 94
2023.03.08.08:35:42 Info: Starting: Create simulation model
2023.03.08.08:35:42 Info: qsys-generate /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_0 --family="Stratix 10" --part=1SM21CHU2F53E2VG
2023.03.08.08:35:42 Info: ed_synth_tg0_0: "Transforming system: ed_synth_tg0_0"
2023.03.08.08:35:42 Info: ed_synth_tg0_0: "Naming system components in system: ed_synth_tg0_0"
2023.03.08.08:35:42 Info: ed_synth_tg0_0: "Processing generation queue"
2023.03.08.08:35:42 Info: ed_synth_tg0_0: "Generating: ed_synth_tg0_0"
2023.03.08.08:35:42 Info: ed_synth_tg0_0: "Generating: altera_hbm_tg_avl_top"
2023.03.08.08:35:42 Info: ed_synth_tg0_0: Done "ed_synth_tg0_0" with 2 modules, 28 files
2023.03.08.08:35:42 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_0/sim/ directory:
2023.03.08.08:35:42 Info: common/xcelium_files.tcl
2023.03.08.08:35:42 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_0/sim/ directory:
2023.03.08.08:35:42 Info: common/vcs_files.tcl
2023.03.08.08:35:42 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_0/sim/ directory:
2023.03.08.08:35:42 Info: common/modelsim_files.tcl
2023.03.08.08:35:42 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_0/sim/ directory:
2023.03.08.08:35:42 Info: common/vcsmx_files.tcl
2023.03.08.08:35:42 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_0/sim/ directory:
2023.03.08.08:35:42 Info: common/riviera_files.tcl
2023.03.08.08:35:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_0/sim/.
2023.03.08.08:35:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:42 Info: Finished: Create simulation model
2023.03.08.08:35:42 Info: Starting: Create simulation script
2023.03.08.08:35:42 Info: sim-script-gen --system-file=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_0.ip --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_0/sim/ --use-relative-paths=true
2023.03.08.08:35:42 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_0/sim/ directory:
2023.03.08.08:35:42 Info: xcelium/cds.lib
2023.03.08.08:35:42 Info: xcelium/hdl.var
2023.03.08.08:35:42 Info: xcelium/xcelium_setup.sh
2023.03.08.08:35:42 Info: 3 .cds.lib files in xcelium/cds_libs/ directory
2023.03.08.08:35:42 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_0/sim/ directory:
2023.03.08.08:35:42 Info: synopsys/vcs/vcs_setup.sh
2023.03.08.08:35:42 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_0/sim/ directory:
2023.03.08.08:35:42 Info: mentor/msim_setup.tcl
2023.03.08.08:35:42 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_0/sim/ directory:
2023.03.08.08:35:42 Info: synopsys/vcsmx/synopsys_sim.setup
2023.03.08.08:35:42 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.03.08.08:35:42 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_0/sim/ directory:
2023.03.08.08:35:42 Info: aldec/rivierapro_setup.tcl
2023.03.08.08:35:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_0/sim/.
2023.03.08.08:35:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:42 Info: Finished: Create simulation script
2023.03.08.08:35:42 Info: Generation of /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_tg0_0.ip (ed_synth_tg0_0) took 1583 ms
2023.03.08.08:35:43 Info: 
2023.03.08.08:35:43 Info: 
2023.03.08.08:35:43 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.03.08.08:35:43 Info: Saving generation log to /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_core_clk_source/ed_sim_core_clk_source_generation.rpt
2023.03.08.08:35:43 Info: Generated by version: 22.4 build 94
2023.03.08.08:35:43 Info: Starting: Create simulation model
2023.03.08.08:35:43 Info: qsys-generate /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_core_clk_source.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_core_clk_source --family="Stratix 10" --part=1SM21CHU2F53E2VG
2023.03.08.08:35:43 Info: ed_sim_core_clk_source.core_clk_source: Elaborate: altera_clock_source
2023.03.08.08:35:43 Info: ed_sim_core_clk_source.core_clk_source:            $Revision: #1 $
2023.03.08.08:35:43 Info: ed_sim_core_clk_source.core_clk_source:            $Date: 2022/10/20 $
2023.03.08.08:35:43 Info: ed_sim_core_clk_source: "Transforming system: ed_sim_core_clk_source"
2023.03.08.08:35:43 Info: ed_sim_core_clk_source: "Naming system components in system: ed_sim_core_clk_source"
2023.03.08.08:35:43 Info: ed_sim_core_clk_source: "Processing generation queue"
2023.03.08.08:35:43 Info: ed_sim_core_clk_source: "Generating: ed_sim_core_clk_source"
2023.03.08.08:35:43 Info: ed_sim_core_clk_source: "Generating: altera_avalon_clock_source"
2023.03.08.08:35:43 Info: ed_sim_core_clk_source: Done "ed_sim_core_clk_source" with 2 modules, 3 files
2023.03.08.08:35:43 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_core_clk_source/sim/ directory:
2023.03.08.08:35:43 Info: common/xcelium_files.tcl
2023.03.08.08:35:43 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_core_clk_source/sim/ directory:
2023.03.08.08:35:43 Info: common/riviera_files.tcl
2023.03.08.08:35:43 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_core_clk_source/sim/ directory:
2023.03.08.08:35:43 Info: common/modelsim_files.tcl
2023.03.08.08:35:43 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_core_clk_source/sim/ directory:
2023.03.08.08:35:43 Info: common/vcs_files.tcl
2023.03.08.08:35:43 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_core_clk_source/sim/ directory:
2023.03.08.08:35:43 Info: common/vcsmx_files.tcl
2023.03.08.08:35:43 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_core_clk_source/sim/.
2023.03.08.08:35:43 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:43 Info: Finished: Create simulation model
2023.03.08.08:35:43 Info: Starting: Create simulation script
2023.03.08.08:35:43 Info: sim-script-gen --system-file=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_core_clk_source.ip --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_core_clk_source/sim/ --use-relative-paths=true
2023.03.08.08:35:43 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_core_clk_source/sim/ directory:
2023.03.08.08:35:43 Info: xcelium/cds.lib
2023.03.08.08:35:43 Info: xcelium/hdl.var
2023.03.08.08:35:43 Info: xcelium/xcelium_setup.sh
2023.03.08.08:35:43 Info: 3 .cds.lib files in xcelium/cds_libs/ directory
2023.03.08.08:35:43 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_core_clk_source/sim/ directory:
2023.03.08.08:35:43 Info: aldec/rivierapro_setup.tcl
2023.03.08.08:35:43 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_core_clk_source/sim/ directory:
2023.03.08.08:35:43 Info: mentor/msim_setup.tcl
2023.03.08.08:35:43 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_core_clk_source/sim/ directory:
2023.03.08.08:35:43 Info: synopsys/vcs/vcs_setup.sh
2023.03.08.08:35:43 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_core_clk_source/sim/ directory:
2023.03.08.08:35:43 Info: synopsys/vcsmx/synopsys_sim.setup
2023.03.08.08:35:43 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.03.08.08:35:43 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_core_clk_source/sim/.
2023.03.08.08:35:43 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:43 Info: Finished: Create simulation script
2023.03.08.08:35:43 Info: Generation of /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_core_clk_source.ip (ed_sim_core_clk_source) took 1288 ms
2023.03.08.08:35:44 Info: 
2023.03.08.08:35:44 Info: 
2023.03.08.08:35:44 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.03.08.08:35:44 Info: Saving generation log to /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_hbm_only_reset_source/ed_sim_hbm_only_reset_source_generation.rpt
2023.03.08.08:35:44 Info: Generated by version: 22.4 build 94
2023.03.08.08:35:44 Info: Starting: Create simulation model
2023.03.08.08:35:44 Info: qsys-generate /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_hbm_only_reset_source.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_hbm_only_reset_source --family="Stratix 10" --part=1SM21CHU2F53E2VG
2023.03.08.08:35:44 Info: ed_sim_hbm_only_reset_source.hbm_only_reset_source: Elaborate: altera_reset_source
2023.03.08.08:35:44 Info: ed_sim_hbm_only_reset_source.hbm_only_reset_source:            $Revision: #1 $
2023.03.08.08:35:44 Info: ed_sim_hbm_only_reset_source.hbm_only_reset_source:            $Date: 2022/10/20 $
2023.03.08.08:35:44 Info: ed_sim_hbm_only_reset_source.hbm_only_reset_source: Reset is positively asserted.
2023.03.08.08:35:44 Info: ed_sim_hbm_only_reset_source: "Transforming system: ed_sim_hbm_only_reset_source"
2023.03.08.08:35:44 Info: ed_sim_hbm_only_reset_source: "Naming system components in system: ed_sim_hbm_only_reset_source"
2023.03.08.08:35:44 Info: ed_sim_hbm_only_reset_source: "Processing generation queue"
2023.03.08.08:35:44 Info: ed_sim_hbm_only_reset_source: "Generating: ed_sim_hbm_only_reset_source"
2023.03.08.08:35:44 Info: ed_sim_hbm_only_reset_source: "Generating: altera_avalon_reset_source"
2023.03.08.08:35:44 Info: ed_sim_hbm_only_reset_source: Done "ed_sim_hbm_only_reset_source" with 2 modules, 3 files
2023.03.08.08:35:44 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_hbm_only_reset_source/sim/ directory:
2023.03.08.08:35:44 Info: common/xcelium_files.tcl
2023.03.08.08:35:44 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_hbm_only_reset_source/sim/ directory:
2023.03.08.08:35:44 Info: common/riviera_files.tcl
2023.03.08.08:35:44 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_hbm_only_reset_source/sim/ directory:
2023.03.08.08:35:44 Info: common/modelsim_files.tcl
2023.03.08.08:35:44 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_hbm_only_reset_source/sim/ directory:
2023.03.08.08:35:44 Info: common/vcs_files.tcl
2023.03.08.08:35:44 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_hbm_only_reset_source/sim/ directory:
2023.03.08.08:35:44 Info: common/vcsmx_files.tcl
2023.03.08.08:35:44 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_hbm_only_reset_source/sim/.
2023.03.08.08:35:44 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:44 Info: Finished: Create simulation model
2023.03.08.08:35:44 Info: Starting: Create simulation script
2023.03.08.08:35:44 Info: sim-script-gen --system-file=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_hbm_only_reset_source.ip --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_hbm_only_reset_source/sim/ --use-relative-paths=true
2023.03.08.08:35:44 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_hbm_only_reset_source/sim/ directory:
2023.03.08.08:35:44 Info: xcelium/cds.lib
2023.03.08.08:35:44 Info: xcelium/hdl.var
2023.03.08.08:35:44 Info: xcelium/xcelium_setup.sh
2023.03.08.08:35:44 Info: 3 .cds.lib files in xcelium/cds_libs/ directory
2023.03.08.08:35:44 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_hbm_only_reset_source/sim/ directory:
2023.03.08.08:35:44 Info: aldec/rivierapro_setup.tcl
2023.03.08.08:35:44 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_hbm_only_reset_source/sim/ directory:
2023.03.08.08:35:44 Info: mentor/msim_setup.tcl
2023.03.08.08:35:44 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_hbm_only_reset_source/sim/ directory:
2023.03.08.08:35:44 Info: synopsys/vcs/vcs_setup.sh
2023.03.08.08:35:44 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_hbm_only_reset_source/sim/ directory:
2023.03.08.08:35:44 Info: synopsys/vcsmx/synopsys_sim.setup
2023.03.08.08:35:44 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.03.08.08:35:44 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_hbm_only_reset_source/sim/.
2023.03.08.08:35:44 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:44 Info: Finished: Create simulation script
2023.03.08.08:35:44 Info: Generation of /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_hbm_only_reset_source.ip (ed_sim_hbm_only_reset_source) took 1367 ms
2023.03.08.08:35:47 Info: 
2023.03.08.08:35:47 Info: 
2023.03.08.08:35:47 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.03.08.08:35:47 Info: Saving generation log to /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_core_clk_iopll/ed_synth_core_clk_iopll_generation.rpt
2023.03.08.08:35:47 Info: Generated by version: 22.4 build 94
2023.03.08.08:35:47 Info: Starting: Create simulation model
2023.03.08.08:35:47 Info: qsys-generate /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_core_clk_iopll.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_core_clk_iopll --family="Stratix 10" --part=1SM21CHU2F53E2VG
2023.03.08.08:35:47 Info: ed_synth_core_clk_iopll.core_clk_iopll: Able to implement PLL with user settings
2023.03.08.08:35:47 Info: ed_synth_core_clk_iopll: "Transforming system: ed_synth_core_clk_iopll"
2023.03.08.08:35:47 Info: ed_synth_core_clk_iopll: "Naming system components in system: ed_synth_core_clk_iopll"
2023.03.08.08:35:47 Info: ed_synth_core_clk_iopll: "Processing generation queue"
2023.03.08.08:35:47 Info: ed_synth_core_clk_iopll: "Generating: ed_synth_core_clk_iopll"
2023.03.08.08:35:47 Info: ed_synth_core_clk_iopll: "Generating: ed_synth_core_clk_iopll_altera_iopll_1931_mkn2j5a"
2023.03.08.08:35:47 Info: ed_synth_core_clk_iopll: Done "ed_synth_core_clk_iopll" with 2 modules, 3 files
2023.03.08.08:35:47 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_core_clk_iopll/sim/ directory:
2023.03.08.08:35:47 Info: common/xcelium_files.tcl
2023.03.08.08:35:47 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_core_clk_iopll/sim/ directory:
2023.03.08.08:35:47 Info: common/riviera_files.tcl
2023.03.08.08:35:47 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_core_clk_iopll/sim/ directory:
2023.03.08.08:35:47 Info: common/modelsim_files.tcl
2023.03.08.08:35:47 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_core_clk_iopll/sim/ directory:
2023.03.08.08:35:47 Info: common/vcs_files.tcl
2023.03.08.08:35:47 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_core_clk_iopll/sim/ directory:
2023.03.08.08:35:47 Info: common/vcsmx_files.tcl
2023.03.08.08:35:47 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_core_clk_iopll/sim/.
2023.03.08.08:35:47 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:47 Info: Finished: Create simulation model
2023.03.08.08:35:47 Info: Starting: Create simulation script
2023.03.08.08:35:47 Info: sim-script-gen --system-file=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_core_clk_iopll.ip --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_core_clk_iopll/sim/ --use-relative-paths=true
2023.03.08.08:35:47 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_core_clk_iopll/sim/ directory:
2023.03.08.08:35:47 Info: xcelium/cds.lib
2023.03.08.08:35:47 Info: xcelium/hdl.var
2023.03.08.08:35:47 Info: xcelium/xcelium_setup.sh
2023.03.08.08:35:47 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2023.03.08.08:35:47 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_core_clk_iopll/sim/ directory:
2023.03.08.08:35:47 Info: aldec/rivierapro_setup.tcl
2023.03.08.08:35:47 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_core_clk_iopll/sim/ directory:
2023.03.08.08:35:47 Info: mentor/msim_setup.tcl
2023.03.08.08:35:47 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_core_clk_iopll/sim/ directory:
2023.03.08.08:35:47 Info: synopsys/vcs/vcs_setup.sh
2023.03.08.08:35:47 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_core_clk_iopll/sim/ directory:
2023.03.08.08:35:47 Info: synopsys/vcsmx/synopsys_sim.setup
2023.03.08.08:35:47 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.03.08.08:35:47 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_core_clk_iopll/sim/.
2023.03.08.08:35:47 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:47 Info: Finished: Create simulation script
2023.03.08.08:35:47 Info: Generation of /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_core_clk_iopll.ip (ed_synth_core_clk_iopll) took 1534 ms
2023.03.08.08:35:53 Info: 
2023.03.08.08:35:53 Info: 
2023.03.08.08:35:53 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.03.08.08:35:53 Info: Saving generation log to /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_hbm_0_example_design/ed_synth_hbm_0_example_design_generation.rpt
2023.03.08.08:35:53 Info: Generated by version: 22.4 build 94
2023.03.08.08:35:53 Info: Starting: Create simulation model
2023.03.08.08:35:53 Info: qsys-generate /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_hbm_0_example_design.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_hbm_0_example_design --family="Stratix 10" --part=1SM21CHU2F53E2VG
2023.03.08.08:35:53 Info: ed_synth_hbm_0_example_design.hbm_0_example_design: Run the default traffic pattern option is not applicable to channel 0 with Avalon-MM interface selected.
2023.03.08.08:35:53 Info: ed_synth_hbm_0_example_design: "Transforming system: ed_synth_hbm_0_example_design"
2023.03.08.08:35:53 Info: ed_synth_hbm_0_example_design: "Naming system components in system: ed_synth_hbm_0_example_design"
2023.03.08.08:35:53 Info: ed_synth_hbm_0_example_design: "Processing generation queue"
2023.03.08.08:35:53 Info: ed_synth_hbm_0_example_design: "Generating: ed_synth_hbm_0_example_design"
2023.03.08.08:35:53 Info: ed_synth_hbm_0_example_design: "Generating: ed_synth_hbm_0_example_design_altera_hbm_1961_uzzthcq"
2023.03.08.08:35:53 Info: ed_synth_hbm_0_example_design: "Generating: ed_synth_hbm_0_example_design_altera_abstract_uib_191_g5e7tly"
2023.03.08.08:35:53 Info: uibpll_inst: "Generating: uibpll_inst"
2023.03.08.08:35:53 Info: ed_synth_hbm_0_example_design: "Generating: altera_avl_ufi_adapter"
2023.03.08.08:35:53 Info: ed_synth_hbm_0_example_design: "Generating: ed_synth_hbm_0_example_design_altera_abstract_uib_altera_iopll_191_oqrzszi"
2023.03.08.08:35:53 Info: ed_synth_hbm_0_example_design: "Generating: ed_synth_hbm_0_example_design_altera_iopll_1931_vubauri"
2023.03.08.08:35:53 Info: ed_synth_hbm_0_example_design: Done "ed_synth_hbm_0_example_design" with 6 modules, 231 files
2023.03.08.08:35:53 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_hbm_0_example_design/sim/ directory:
2023.03.08.08:35:53 Info: common/xcelium_files.tcl
2023.03.08.08:35:53 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_hbm_0_example_design/sim/ directory:
2023.03.08.08:35:53 Info: common/vcs_files.tcl
2023.03.08.08:35:53 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_hbm_0_example_design/sim/ directory:
2023.03.08.08:35:53 Info: common/modelsim_files.tcl
2023.03.08.08:35:53 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_hbm_0_example_design/sim/ directory:
2023.03.08.08:35:53 Info: common/vcsmx_files.tcl
2023.03.08.08:35:53 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_hbm_0_example_design/sim/ directory:
2023.03.08.08:35:53 Info: common/riviera_files.tcl
2023.03.08.08:35:53 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_hbm_0_example_design/sim/.
2023.03.08.08:35:53 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:53 Info: Finished: Create simulation model
2023.03.08.08:35:53 Info: Starting: Create simulation script
2023.03.08.08:35:53 Info: sim-script-gen --system-file=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_hbm_0_example_design.ip --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_hbm_0_example_design/sim/ --use-relative-paths=true
2023.03.08.08:35:53 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_hbm_0_example_design/sim/ directory:
2023.03.08.08:35:53 Info: xcelium/cds.lib
2023.03.08.08:35:53 Info: xcelium/hdl.var
2023.03.08.08:35:53 Info: xcelium/xcelium_setup.sh
2023.03.08.08:35:53 Info: 5 .cds.lib files in xcelium/cds_libs/ directory
2023.03.08.08:35:53 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_hbm_0_example_design/sim/ directory:
2023.03.08.08:35:53 Info: synopsys/vcs/vcs_setup.sh
2023.03.08.08:35:53 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_hbm_0_example_design/sim/ directory:
2023.03.08.08:35:53 Info: mentor/msim_setup.tcl
2023.03.08.08:35:53 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_hbm_0_example_design/sim/ directory:
2023.03.08.08:35:53 Info: synopsys/vcsmx/synopsys_sim.setup
2023.03.08.08:35:53 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.03.08.08:35:53 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_hbm_0_example_design/sim/ directory:
2023.03.08.08:35:53 Info: aldec/rivierapro_setup.tcl
2023.03.08.08:35:53 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_hbm_0_example_design/sim/.
2023.03.08.08:35:53 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:53 Info: Finished: Create simulation script
2023.03.08.08:35:53 Info: Generation of /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_hbm_0_example_design.ip (ed_synth_hbm_0_example_design) took 5722 ms
2023.03.08.08:35:54 Info: 
2023.03.08.08:35:54 Info: 
2023.03.08.08:35:54 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.03.08.08:35:54 Info: Saving generation log to /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_sim_checker/ed_sim_sim_checker_generation.rpt
2023.03.08.08:35:54 Info: Generated by version: 22.4 build 94
2023.03.08.08:35:54 Info: Starting: Create simulation model
2023.03.08.08:35:54 Info: qsys-generate /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_sim_checker.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_sim_checker --family="Stratix 10" --part=1SM21CHU2F53E2VG
2023.03.08.08:35:54 Info: ed_sim_sim_checker: "Transforming system: ed_sim_sim_checker"
2023.03.08.08:35:54 Info: ed_sim_sim_checker: "Naming system components in system: ed_sim_sim_checker"
2023.03.08.08:35:54 Info: ed_sim_sim_checker: "Processing generation queue"
2023.03.08.08:35:54 Info: ed_sim_sim_checker: "Generating: ed_sim_sim_checker"
2023.03.08.08:35:54 Info: ed_sim_sim_checker: "Generating: altera_emif_sim_checker"
2023.03.08.08:35:54 Info: ed_sim_sim_checker: Done "ed_sim_sim_checker" with 2 modules, 2 files
2023.03.08.08:35:54 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_sim_checker/sim/ directory:
2023.03.08.08:35:54 Info: common/xcelium_files.tcl
2023.03.08.08:35:54 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_sim_checker/sim/ directory:
2023.03.08.08:35:54 Info: common/vcs_files.tcl
2023.03.08.08:35:54 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_sim_checker/sim/ directory:
2023.03.08.08:35:54 Info: common/modelsim_files.tcl
2023.03.08.08:35:54 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_sim_checker/sim/ directory:
2023.03.08.08:35:54 Info: common/vcsmx_files.tcl
2023.03.08.08:35:54 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_sim_checker/sim/ directory:
2023.03.08.08:35:54 Info: common/riviera_files.tcl
2023.03.08.08:35:54 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_sim_checker/sim/.
2023.03.08.08:35:54 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:54 Info: Finished: Create simulation model
2023.03.08.08:35:54 Info: Starting: Create simulation script
2023.03.08.08:35:54 Info: sim-script-gen --system-file=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_sim_checker.ip --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_sim_checker/sim/ --use-relative-paths=true
2023.03.08.08:35:54 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_sim_checker/sim/ directory:
2023.03.08.08:35:54 Info: xcelium/cds.lib
2023.03.08.08:35:54 Info: xcelium/hdl.var
2023.03.08.08:35:54 Info: xcelium/xcelium_setup.sh
2023.03.08.08:35:54 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2023.03.08.08:35:54 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_sim_checker/sim/ directory:
2023.03.08.08:35:54 Info: synopsys/vcs/vcs_setup.sh
2023.03.08.08:35:54 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_sim_checker/sim/ directory:
2023.03.08.08:35:54 Info: mentor/msim_setup.tcl
2023.03.08.08:35:54 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_sim_checker/sim/ directory:
2023.03.08.08:35:54 Info: synopsys/vcsmx/synopsys_sim.setup
2023.03.08.08:35:54 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.03.08.08:35:54 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_sim_checker/sim/ directory:
2023.03.08.08:35:54 Info: aldec/rivierapro_setup.tcl
2023.03.08.08:35:54 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_sim_checker/sim/.
2023.03.08.08:35:54 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:54 Info: Finished: Create simulation script
2023.03.08.08:35:54 Info: Generation of /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_sim/ed_sim_sim_checker.ip (ed_sim_sim_checker) took 1183 ms
2023.03.08.08:35:56 Info: 
2023.03.08.08:35:56 Info: 
2023.03.08.08:35:56 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.03.08.08:35:56 Info: Saving generation log to /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_ninit_done_splitter/ed_synth_ninit_done_splitter_generation.rpt
2023.03.08.08:35:56 Info: Generated by version: 22.4 build 94
2023.03.08.08:35:56 Info: Starting: Create simulation model
2023.03.08.08:35:56 Info: qsys-generate /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_ninit_done_splitter.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_ninit_done_splitter --family="Stratix 10" --part=1SM21CHU2F53E2VG
2023.03.08.08:35:56 Info: ed_synth_ninit_done_splitter: "Transforming system: ed_synth_ninit_done_splitter"
2023.03.08.08:35:56 Info: ed_synth_ninit_done_splitter: "Naming system components in system: ed_synth_ninit_done_splitter"
2023.03.08.08:35:56 Info: ed_synth_ninit_done_splitter: "Processing generation queue"
2023.03.08.08:35:56 Info: ed_synth_ninit_done_splitter: "Generating: ed_synth_ninit_done_splitter"
2023.03.08.08:35:56 Info: ed_synth_ninit_done_splitter: Done "ed_synth_ninit_done_splitter" with 1 modules, 1 files
2023.03.08.08:35:56 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_ninit_done_splitter/sim/ directory:
2023.03.08.08:35:56 Info: common/xcelium_files.tcl
2023.03.08.08:35:56 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_ninit_done_splitter/sim/ directory:
2023.03.08.08:35:56 Info: common/vcs_files.tcl
2023.03.08.08:35:56 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_ninit_done_splitter/sim/ directory:
2023.03.08.08:35:56 Info: common/modelsim_files.tcl
2023.03.08.08:35:56 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_ninit_done_splitter/sim/ directory:
2023.03.08.08:35:56 Info: common/vcsmx_files.tcl
2023.03.08.08:35:56 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_ninit_done_splitter/sim/ directory:
2023.03.08.08:35:56 Info: common/riviera_files.tcl
2023.03.08.08:35:56 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_ninit_done_splitter/sim/.
2023.03.08.08:35:56 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:56 Info: Finished: Create simulation model
2023.03.08.08:35:56 Info: Starting: Create simulation script
2023.03.08.08:35:56 Info: sim-script-gen --system-file=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_ninit_done_splitter.ip --output-directory=/tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_ninit_done_splitter/sim/ --use-relative-paths=true
2023.03.08.08:35:56 Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_ninit_done_splitter/sim/ directory:
2023.03.08.08:35:56 Info: xcelium/cds.lib
2023.03.08.08:35:56 Info: xcelium/hdl.var
2023.03.08.08:35:56 Info: xcelium/xcelium_setup.sh
2023.03.08.08:35:56 Info: 1 .cds.lib files in xcelium/cds_libs/ directory
2023.03.08.08:35:56 Info: Generating the following file(s) for VCS simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_ninit_done_splitter/sim/ directory:
2023.03.08.08:35:56 Info: synopsys/vcs/vcs_setup.sh
2023.03.08.08:35:56 Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_ninit_done_splitter/sim/ directory:
2023.03.08.08:35:56 Info: mentor/msim_setup.tcl
2023.03.08.08:35:56 Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_ninit_done_splitter/sim/ directory:
2023.03.08.08:35:56 Info: synopsys/vcsmx/synopsys_sim.setup
2023.03.08.08:35:56 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.03.08.08:35:56 Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_ninit_done_splitter/sim/ directory:
2023.03.08.08:35:56 Info: aldec/rivierapro_setup.tcl
2023.03.08.08:35:56 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_ninit_done_splitter/sim/.
2023.03.08.08:35:56 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.03.08.08:35:56 Info: Finished: Create simulation script
2023.03.08.08:35:56 Info: Generation of /tmp/arc_694086162/alt9424_4077773134413491667.dir/0100_hbm_0_gen/sim/ip/ed_synth/ed_synth_ninit_done_splitter.ip (ed_synth_ninit_done_splitter) took 1253 ms
2023.03.08.08:35:56 Info: Finished: Platform Designer system generation
