Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_1.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f62ed300000,32768
launching memcpy command : MemcpyHtoD,0x00007f62ed308000,98304
launching memcpy command : MemcpyHtoD,0x00007f62ed320000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed321000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed322000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed323000,16384
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 15875
gpu_sim_insn = 45318
gpu_ipc =       2.8547
gpu_tot_sim_cycle = 15875
gpu_tot_sim_insn = 45318
gpu_tot_ipc =       2.8547
gpu_tot_issued_cta = 8
gpu_occupancy = 13.0077% 
gpu_tot_occupancy = 13.0077% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0103
partiton_level_parallism_total  =       0.0103
partiton_level_parallism_util =       3.1961
partiton_level_parallism_util_total  =       3.1961
L2_BW  =       0.3943 GB/Sec
L2_BW_total  =       0.3943 GB/Sec
gpu_total_sim_rate=15106

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 162
	L1D_total_cache_miss_rate = 0.8060
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 57632
gpgpu_n_tot_w_icount = 1801
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 142
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:547	W0_Idle:32446	W0_Scoreboard:31280	W1:263	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:1407
single_issue_nums: WS0:649	WS1:384	WS2:384	WS3:384	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1136 {8:142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5680 {40:142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
maxmflatency = 650 
max_icnt2mem_latency = 42 
maxmrqlatency = 18 
max_icnt2sh_latency = 4 
averagemflatency = 596 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:46 	0 	0 	32 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21 	0 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	155 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	3 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/34 = 4.176471
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 11/8 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         690       644    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         689       646    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         706       706    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         704       646    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         764       648    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         704       705    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         644       648    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         642       646    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         647       648    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         736       690    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         706       648    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         689       763    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         647       691    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         645       690    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         647       706    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         704       690    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92612 n_nop=92600 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000108
n_activity=534 dram_eff=0.01873
bk0: 0a 92612i bk1: 0a 92612i bk2: 0a 92612i bk3: 0a 92612i bk4: 5a 92471i bk5: 5a 92470i bk6: 0a 92612i bk7: 0a 92612i bk8: 0a 92612i bk9: 0a 92612i bk10: 0a 92612i bk11: 0a 92612i bk12: 0a 92612i bk13: 0a 92612i bk14: 0a 92612i bk15: 0a 92612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646067
Bank_Level_Parallism_Col = 1.644068
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.644068 

BW Util details:
bwutil = 0.000108 
total_CMD = 92612 
util_bw = 10 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 92434 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92612 
n_nop = 92600 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00634907
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92612 n_nop=92601 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.718e-05
n_activity=452 dram_eff=0.01991
bk0: 0a 92612i bk1: 0a 92612i bk2: 0a 92612i bk3: 0a 92612i bk4: 5a 92471i bk5: 4a 92471i bk6: 0a 92612i bk7: 0a 92612i bk8: 0a 92612i bk9: 0a 92612i bk10: 0a 92612i bk11: 0a 92612i bk12: 0a 92612i bk13: 0a 92612i bk14: 0a 92612i bk15: 0a 92612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.607735
Bank_Level_Parallism_Col = 1.605556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.605556 

BW Util details:
bwutil = 0.000097 
total_CMD = 92612 
util_bw = 9 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 92431 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92612 
n_nop = 92601 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00538807
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92612 n_nop=92602 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.638e-05
n_activity=360 dram_eff=0.02222
bk0: 0a 92612i bk1: 0a 92612i bk2: 0a 92612i bk3: 0a 92612i bk4: 4a 92471i bk5: 4a 92470i bk6: 0a 92612i bk7: 0a 92612i bk8: 0a 92612i bk9: 0a 92612i bk10: 0a 92612i bk11: 0a 92612i bk12: 0a 92612i bk13: 0a 92612i bk14: 0a 92612i bk15: 0a 92612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.653409
Bank_Level_Parallism_Col = 1.651429
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.651429 

BW Util details:
bwutil = 0.000086 
total_CMD = 92612 
util_bw = 8 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 92436 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92612 
n_nop = 92602 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00634907
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92612 n_nop=92602 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.638e-05
n_activity=365 dram_eff=0.02192
bk0: 0a 92612i bk1: 0a 92612i bk2: 0a 92612i bk3: 0a 92612i bk4: 4a 92471i bk5: 4a 92471i bk6: 0a 92612i bk7: 0a 92612i bk8: 0a 92612i bk9: 0a 92612i bk10: 0a 92612i bk11: 0a 92612i bk12: 0a 92612i bk13: 0a 92612i bk14: 0a 92612i bk15: 0a 92612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611111
Bank_Level_Parallism_Col = 1.608939
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.608939 

BW Util details:
bwutil = 0.000086 
total_CMD = 92612 
util_bw = 8 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 92432 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92612 
n_nop = 92602 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00538807
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92612 n_nop=92602 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.638e-05
n_activity=360 dram_eff=0.02222
bk0: 0a 92612i bk1: 0a 92612i bk2: 0a 92612i bk3: 0a 92612i bk4: 4a 92471i bk5: 4a 92470i bk6: 0a 92612i bk7: 0a 92612i bk8: 0a 92612i bk9: 0a 92612i bk10: 0a 92612i bk11: 0a 92612i bk12: 0a 92612i bk13: 0a 92612i bk14: 0a 92612i bk15: 0a 92612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.653409
Bank_Level_Parallism_Col = 1.651429
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.651429 

BW Util details:
bwutil = 0.000086 
total_CMD = 92612 
util_bw = 8 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 92436 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92612 
n_nop = 92602 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00634907
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92612 n_nop=92602 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.638e-05
n_activity=365 dram_eff=0.02192
bk0: 0a 92612i bk1: 0a 92612i bk2: 0a 92612i bk3: 0a 92612i bk4: 4a 92471i bk5: 4a 92471i bk6: 0a 92612i bk7: 0a 92612i bk8: 0a 92612i bk9: 0a 92612i bk10: 0a 92612i bk11: 0a 92612i bk12: 0a 92612i bk13: 0a 92612i bk14: 0a 92612i bk15: 0a 92612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611111
Bank_Level_Parallism_Col = 1.608939
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.608939 

BW Util details:
bwutil = 0.000086 
total_CMD = 92612 
util_bw = 8 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 92432 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92612 
n_nop = 92602 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00538807
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92612 n_nop=92599 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000108
n_activity=777 dram_eff=0.01287
bk0: 1a 92513i bk1: 0a 92612i bk2: 0a 92612i bk3: 0a 92612i bk4: 5a 92471i bk5: 4a 92470i bk6: 0a 92612i bk7: 0a 92612i bk8: 0a 92612i bk9: 0a 92612i bk10: 0a 92612i bk11: 0a 92612i bk12: 0a 92612i bk13: 0a 92612i bk14: 0a 92612i bk15: 0a 92612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.415162
Bank_Level_Parallism_Col = 1.414545
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.414545 

BW Util details:
bwutil = 0.000108 
total_CMD = 92612 
util_bw = 10 
Wasted_Col = 267 
Wasted_Row = 0 
Idle = 92335 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92612 
n_nop = 92599 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00634907
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92612 n_nop=92601 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.718e-05
n_activity=452 dram_eff=0.01991
bk0: 0a 92612i bk1: 0a 92612i bk2: 0a 92612i bk3: 0a 92612i bk4: 5a 92471i bk5: 4a 92471i bk6: 0a 92612i bk7: 0a 92612i bk8: 0a 92612i bk9: 0a 92612i bk10: 0a 92612i bk11: 0a 92612i bk12: 0a 92612i bk13: 0a 92612i bk14: 0a 92612i bk15: 0a 92612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.607735
Bank_Level_Parallism_Col = 1.605556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.605556 

BW Util details:
bwutil = 0.000097 
total_CMD = 92612 
util_bw = 9 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 92431 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92612 
n_nop = 92601 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00538807
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92612 n_nop=92602 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.638e-05
n_activity=360 dram_eff=0.02222
bk0: 0a 92612i bk1: 0a 92612i bk2: 0a 92612i bk3: 0a 92612i bk4: 4a 92471i bk5: 4a 92470i bk6: 0a 92612i bk7: 0a 92612i bk8: 0a 92612i bk9: 0a 92612i bk10: 0a 92612i bk11: 0a 92612i bk12: 0a 92612i bk13: 0a 92612i bk14: 0a 92612i bk15: 0a 92612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.653409
Bank_Level_Parallism_Col = 1.651429
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.651429 

BW Util details:
bwutil = 0.000086 
total_CMD = 92612 
util_bw = 8 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 92436 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92612 
n_nop = 92602 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00634907
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92612 n_nop=92600 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000108
n_activity=539 dram_eff=0.01855
bk0: 0a 92612i bk1: 0a 92612i bk2: 0a 92612i bk3: 0a 92612i bk4: 5a 92471i bk5: 5a 92471i bk6: 0a 92612i bk7: 0a 92612i bk8: 0a 92612i bk9: 0a 92612i bk10: 0a 92612i bk11: 0a 92612i bk12: 0a 92612i bk13: 0a 92612i bk14: 0a 92612i bk15: 0a 92612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604396
Bank_Level_Parallism_Col = 1.602210
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.602210 

BW Util details:
bwutil = 0.000108 
total_CMD = 92612 
util_bw = 10 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 92430 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92612 
n_nop = 92600 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00538807
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92612 n_nop=92602 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.638e-05
n_activity=360 dram_eff=0.02222
bk0: 0a 92612i bk1: 0a 92612i bk2: 0a 92612i bk3: 0a 92612i bk4: 4a 92471i bk5: 4a 92470i bk6: 0a 92612i bk7: 0a 92612i bk8: 0a 92612i bk9: 0a 92612i bk10: 0a 92612i bk11: 0a 92612i bk12: 0a 92612i bk13: 0a 92612i bk14: 0a 92612i bk15: 0a 92612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.653409
Bank_Level_Parallism_Col = 1.651429
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.651429 

BW Util details:
bwutil = 0.000086 
total_CMD = 92612 
util_bw = 8 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 92436 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92612 
n_nop = 92602 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00634907
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92612 n_nop=92601 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.718e-05
n_activity=452 dram_eff=0.01991
bk0: 0a 92612i bk1: 0a 92612i bk2: 0a 92612i bk3: 0a 92612i bk4: 5a 92471i bk5: 4a 92471i bk6: 0a 92612i bk7: 0a 92612i bk8: 0a 92612i bk9: 0a 92612i bk10: 0a 92612i bk11: 0a 92612i bk12: 0a 92612i bk13: 0a 92612i bk14: 0a 92612i bk15: 0a 92612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.607735
Bank_Level_Parallism_Col = 1.605556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.605556 

BW Util details:
bwutil = 0.000097 
total_CMD = 92612 
util_bw = 9 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 92431 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92612 
n_nop = 92601 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00538807
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92612 n_nop=92598 n_act=3 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001188
n_activity=864 dram_eff=0.01273
bk0: 2a 92513i bk1: 0a 92612i bk2: 0a 92612i bk3: 0a 92612i bk4: 4a 92471i bk5: 5a 92470i bk6: 0a 92612i bk7: 0a 92612i bk8: 0a 92612i bk9: 0a 92612i bk10: 0a 92612i bk11: 0a 92612i bk12: 0a 92612i bk13: 0a 92612i bk14: 0a 92612i bk15: 0a 92612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.413669
Bank_Level_Parallism_Col = 1.413043
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.413043 

BW Util details:
bwutil = 0.000119 
total_CMD = 92612 
util_bw = 11 
Wasted_Col = 267 
Wasted_Row = 0 
Idle = 92334 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92612 
n_nop = 92598 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 11 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00634907
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92612 n_nop=92601 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.718e-05
n_activity=452 dram_eff=0.01991
bk0: 0a 92612i bk1: 0a 92612i bk2: 0a 92612i bk3: 0a 92612i bk4: 4a 92471i bk5: 5a 92471i bk6: 0a 92612i bk7: 0a 92612i bk8: 0a 92612i bk9: 0a 92612i bk10: 0a 92612i bk11: 0a 92612i bk12: 0a 92612i bk13: 0a 92612i bk14: 0a 92612i bk15: 0a 92612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.607735
Bank_Level_Parallism_Col = 1.605556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.605556 

BW Util details:
bwutil = 0.000097 
total_CMD = 92612 
util_bw = 9 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 92431 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92612 
n_nop = 92601 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00538807
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92612 n_nop=92602 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.638e-05
n_activity=360 dram_eff=0.02222
bk0: 0a 92612i bk1: 0a 92612i bk2: 0a 92612i bk3: 0a 92612i bk4: 4a 92471i bk5: 4a 92470i bk6: 0a 92612i bk7: 0a 92612i bk8: 0a 92612i bk9: 0a 92612i bk10: 0a 92612i bk11: 0a 92612i bk12: 0a 92612i bk13: 0a 92612i bk14: 0a 92612i bk15: 0a 92612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.653409
Bank_Level_Parallism_Col = 1.651429
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.651429 

BW Util details:
bwutil = 0.000086 
total_CMD = 92612 
util_bw = 8 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 92436 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92612 
n_nop = 92602 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00634907
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=92612 n_nop=92601 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.718e-05
n_activity=452 dram_eff=0.01991
bk0: 0a 92612i bk1: 0a 92612i bk2: 0a 92612i bk3: 0a 92612i bk4: 4a 92471i bk5: 5a 92471i bk6: 0a 92612i bk7: 0a 92612i bk8: 0a 92612i bk9: 0a 92612i bk10: 0a 92612i bk11: 0a 92612i bk12: 0a 92612i bk13: 0a 92612i bk14: 0a 92612i bk15: 0a 92612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.607735
Bank_Level_Parallism_Col = 1.605556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.605556 

BW Util details:
bwutil = 0.000097 
total_CMD = 92612 
util_bw = 9 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 92431 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92612 
n_nop = 92601 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00538807

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163
L2_total_cache_misses = 162
L2_total_cache_miss_rate = 0.9939
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=163
icnt_total_pkts_simt_to_mem=163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 163
Req_Network_cycles = 15875
Req_Network_injected_packets_per_cycle =       0.0103 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       3.1961
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 163
Reply_Network_cycles = 15875
Reply_Network_injected_packets_per_cycle =        0.0103
Reply_Network_conflicts_per_cycle =        0.0045
Reply_Network_conflicts_per_cycle_util =       1.4118
Reply_Bank_Level_Parallism =       3.1961
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 15106 (inst/sec)
gpgpu_simulation_rate = 5291 (cycle/sec)
gpgpu_silicon_slowdown = 226800x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5505
gpu_sim_insn = 49292
gpu_ipc =       8.9540
gpu_tot_sim_cycle = 21380
gpu_tot_sim_insn = 94610
gpu_tot_ipc =       4.4252
gpu_tot_issued_cta = 16
gpu_occupancy = 26.6743% 
gpu_tot_occupancy = 17.2110% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0305
partiton_level_parallism_total  =       0.0155
partiton_level_parallism_util =       3.7333
partiton_level_parallism_util_total  =       3.4479
L2_BW  =       1.1719 GB/Sec
L2_BW_total  =       0.5945 GB/Sec
gpu_total_sim_rate=23652

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 316
	L1D_total_cache_miss_rate = 0.8564
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 115680
gpgpu_n_tot_w_icount = 3615
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 270
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1241	W0_Idle:38750	W0_Scoreboard:51904	W1:413	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11	W32:2933
single_issue_nums: WS0:1080	WS1:815	WS2:875	WS3:845	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2160 {8:270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10800 {40:270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
maxmflatency = 650 
max_icnt2mem_latency = 43 
maxmrqlatency = 18 
max_icnt2sh_latency = 4 
averagemflatency = 566 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:168 	6 	0 	32 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61 	0 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	323 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 270/34 = 7.941176
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
total dram reads = 270
min_bank_accesses = 0!
chip skew: 19/16 = 1.19
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         689       664    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         689       639    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         726       726    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         725       639    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         755       639    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         725       668    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         663       639    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         662       638    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         638       639    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         741       690    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         667       639    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         689       756    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         931       689    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         638       742    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         638       726    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         667       742    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124729 n_nop=124709 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001443
n_activity=686 dram_eff=0.02624
bk0: 0a 124729i bk1: 0a 124729i bk2: 0a 124729i bk3: 0a 124729i bk4: 9a 124578i bk5: 9a 124570i bk6: 0a 124729i bk7: 0a 124729i bk8: 0a 124729i bk9: 0a 124729i bk10: 0a 124729i bk11: 0a 124729i bk12: 0a 124729i bk13: 0a 124729i bk14: 0a 124729i bk15: 0a 124729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.554502
Bank_Level_Parallism_Col = 1.552381
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552381 

BW Util details:
bwutil = 0.000144 
total_CMD = 124729 
util_bw = 18 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 124518 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124729 
n_nop = 124709 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00471422
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124729 n_nop=124710 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001363
n_activity=667 dram_eff=0.02549
bk0: 0a 124729i bk1: 0a 124729i bk2: 0a 124729i bk3: 0a 124729i bk4: 9a 124564i bk5: 8a 124551i bk6: 0a 124729i bk7: 0a 124729i bk8: 0a 124729i bk9: 0a 124729i bk10: 0a 124729i bk11: 0a 124729i bk12: 0a 124729i bk13: 0a 124729i bk14: 0a 124729i bk15: 0a 124729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440000
Bank_Level_Parallism_Col = 1.437751
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.437751 

BW Util details:
bwutil = 0.000136 
total_CMD = 124729 
util_bw = 17 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 124479 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124729 
n_nop = 124710 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00413697
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124729 n_nop=124711 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001283
n_activity=536 dram_eff=0.02985
bk0: 0a 124729i bk1: 0a 124729i bk2: 0a 124729i bk3: 0a 124729i bk4: 8a 124578i bk5: 8a 124570i bk6: 0a 124729i bk7: 0a 124729i bk8: 0a 124729i bk9: 0a 124729i bk10: 0a 124729i bk11: 0a 124729i bk12: 0a 124729i bk13: 0a 124729i bk14: 0a 124729i bk15: 0a 124729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.559809
Bank_Level_Parallism_Col = 1.557692
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557692 

BW Util details:
bwutil = 0.000128 
total_CMD = 124729 
util_bw = 16 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 124520 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124729 
n_nop = 124711 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00471422
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124729 n_nop=124711 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001283
n_activity=580 dram_eff=0.02759
bk0: 0a 124729i bk1: 0a 124729i bk2: 0a 124729i bk3: 0a 124729i bk4: 8a 124564i bk5: 8a 124551i bk6: 0a 124729i bk7: 0a 124729i bk8: 0a 124729i bk9: 0a 124729i bk10: 0a 124729i bk11: 0a 124729i bk12: 0a 124729i bk13: 0a 124729i bk14: 0a 124729i bk15: 0a 124729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.441767
Bank_Level_Parallism_Col = 1.439516
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439516 

BW Util details:
bwutil = 0.000128 
total_CMD = 124729 
util_bw = 16 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 124480 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124729 
n_nop = 124711 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00418507
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124729 n_nop=124711 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001283
n_activity=536 dram_eff=0.02985
bk0: 0a 124729i bk1: 0a 124729i bk2: 0a 124729i bk3: 0a 124729i bk4: 8a 124578i bk5: 8a 124570i bk6: 0a 124729i bk7: 0a 124729i bk8: 0a 124729i bk9: 0a 124729i bk10: 0a 124729i bk11: 0a 124729i bk12: 0a 124729i bk13: 0a 124729i bk14: 0a 124729i bk15: 0a 124729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.559809
Bank_Level_Parallism_Col = 1.557692
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557692 

BW Util details:
bwutil = 0.000128 
total_CMD = 124729 
util_bw = 16 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 124520 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124729 
n_nop = 124711 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00471422
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124729 n_nop=124711 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001283
n_activity=580 dram_eff=0.02759
bk0: 0a 124729i bk1: 0a 124729i bk2: 0a 124729i bk3: 0a 124729i bk4: 8a 124564i bk5: 8a 124551i bk6: 0a 124729i bk7: 0a 124729i bk8: 0a 124729i bk9: 0a 124729i bk10: 0a 124729i bk11: 0a 124729i bk12: 0a 124729i bk13: 0a 124729i bk14: 0a 124729i bk15: 0a 124729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.441767
Bank_Level_Parallism_Col = 1.439516
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439516 

BW Util details:
bwutil = 0.000128 
total_CMD = 124729 
util_bw = 16 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 124480 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124729 
n_nop = 124711 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00418507
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124729 n_nop=124708 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001443
n_activity=958 dram_eff=0.01879
bk0: 1a 124630i bk1: 0a 124729i bk2: 0a 124729i bk3: 0a 124729i bk4: 9a 124579i bk5: 8a 124564i bk6: 0a 124729i bk7: 0a 124729i bk8: 0a 124729i bk9: 0a 124729i bk10: 0a 124729i bk11: 0a 124729i bk12: 0a 124729i bk13: 0a 124729i bk14: 0a 124729i bk15: 0a 124729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.367089
Bank_Level_Parallism_Col = 1.366242
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.366242 

BW Util details:
bwutil = 0.000144 
total_CMD = 124729 
util_bw = 18 
Wasted_Col = 298 
Wasted_Row = 0 
Idle = 124413 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124729 
n_nop = 124708 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000168 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00474629
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124729 n_nop=124710 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001363
n_activity=667 dram_eff=0.02549
bk0: 0a 124729i bk1: 0a 124729i bk2: 0a 124729i bk3: 0a 124729i bk4: 9a 124578i bk5: 8a 124558i bk6: 0a 124729i bk7: 0a 124729i bk8: 0a 124729i bk9: 0a 124729i bk10: 0a 124729i bk11: 0a 124729i bk12: 0a 124729i bk13: 0a 124729i bk14: 0a 124729i bk15: 0a 124729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.480349
Bank_Level_Parallism_Col = 1.478070
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.478070 

BW Util details:
bwutil = 0.000136 
total_CMD = 124729 
util_bw = 17 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 124500 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 122 
rwq = 0 
CCDLc_limit_alone = 122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124729 
n_nop = 124710 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00401671
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124729 n_nop=124711 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001283
n_activity=536 dram_eff=0.02985
bk0: 0a 124729i bk1: 0a 124729i bk2: 0a 124729i bk3: 0a 124729i bk4: 8a 124578i bk5: 8a 124570i bk6: 0a 124729i bk7: 0a 124729i bk8: 0a 124729i bk9: 0a 124729i bk10: 0a 124729i bk11: 0a 124729i bk12: 0a 124729i bk13: 0a 124729i bk14: 0a 124729i bk15: 0a 124729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.559809
Bank_Level_Parallism_Col = 1.557692
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557692 

BW Util details:
bwutil = 0.000128 
total_CMD = 124729 
util_bw = 16 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 124520 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124729 
n_nop = 124711 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00471422
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124729 n_nop=124709 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001443
n_activity=754 dram_eff=0.02387
bk0: 0a 124729i bk1: 0a 124729i bk2: 0a 124729i bk3: 0a 124729i bk4: 9a 124564i bk5: 9a 124551i bk6: 0a 124729i bk7: 0a 124729i bk8: 0a 124729i bk9: 0a 124729i bk10: 0a 124729i bk11: 0a 124729i bk12: 0a 124729i bk13: 0a 124729i bk14: 0a 124729i bk15: 0a 124729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.438247
Bank_Level_Parallism_Col = 1.436000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.436000 

BW Util details:
bwutil = 0.000144 
total_CMD = 124729 
util_bw = 18 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 124478 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124729 
n_nop = 124709 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00418507
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124729 n_nop=124711 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001283
n_activity=536 dram_eff=0.02985
bk0: 0a 124729i bk1: 0a 124729i bk2: 0a 124729i bk3: 0a 124729i bk4: 8a 124578i bk5: 8a 124570i bk6: 0a 124729i bk7: 0a 124729i bk8: 0a 124729i bk9: 0a 124729i bk10: 0a 124729i bk11: 0a 124729i bk12: 0a 124729i bk13: 0a 124729i bk14: 0a 124729i bk15: 0a 124729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.559809
Bank_Level_Parallism_Col = 1.557692
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557692 

BW Util details:
bwutil = 0.000128 
total_CMD = 124729 
util_bw = 16 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 124520 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124729 
n_nop = 124711 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00471422
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124729 n_nop=124710 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001363
n_activity=667 dram_eff=0.02549
bk0: 0a 124729i bk1: 0a 124729i bk2: 0a 124729i bk3: 0a 124729i bk4: 9a 124564i bk5: 8a 124551i bk6: 0a 124729i bk7: 0a 124729i bk8: 0a 124729i bk9: 0a 124729i bk10: 0a 124729i bk11: 0a 124729i bk12: 0a 124729i bk13: 0a 124729i bk14: 0a 124729i bk15: 0a 124729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440000
Bank_Level_Parallism_Col = 1.437751
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.437751 

BW Util details:
bwutil = 0.000136 
total_CMD = 124729 
util_bw = 17 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 124479 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124729 
n_nop = 124710 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00418507
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124729 n_nop=124707 n_act=3 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001523
n_activity=1040 dram_eff=0.01827
bk0: 2a 124630i bk1: 0a 124729i bk2: 0a 124729i bk3: 0a 124729i bk4: 8a 124578i bk5: 9a 124570i bk6: 0a 124729i bk7: 0a 124729i bk8: 0a 124729i bk9: 0a 124729i bk10: 0a 124729i bk11: 0a 124729i bk12: 0a 124729i bk13: 0a 124729i bk14: 0a 124729i bk15: 0a 124729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.376206
Bank_Level_Parallism_Col = 1.375404
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375404 

BW Util details:
bwutil = 0.000152 
total_CMD = 124729 
util_bw = 19 
Wasted_Col = 292 
Wasted_Row = 0 
Idle = 124418 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124729 
n_nop = 124707 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 19 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00471422
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124729 n_nop=124710 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001363
n_activity=667 dram_eff=0.02549
bk0: 0a 124729i bk1: 0a 124729i bk2: 0a 124729i bk3: 0a 124729i bk4: 8a 124564i bk5: 9a 124551i bk6: 0a 124729i bk7: 0a 124729i bk8: 0a 124729i bk9: 0a 124729i bk10: 0a 124729i bk11: 0a 124729i bk12: 0a 124729i bk13: 0a 124729i bk14: 0a 124729i bk15: 0a 124729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440000
Bank_Level_Parallism_Col = 1.437751
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.437751 

BW Util details:
bwutil = 0.000136 
total_CMD = 124729 
util_bw = 17 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 124479 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124729 
n_nop = 124710 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00418507
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124729 n_nop=124711 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001283
n_activity=536 dram_eff=0.02985
bk0: 0a 124729i bk1: 0a 124729i bk2: 0a 124729i bk3: 0a 124729i bk4: 8a 124578i bk5: 8a 124570i bk6: 0a 124729i bk7: 0a 124729i bk8: 0a 124729i bk9: 0a 124729i bk10: 0a 124729i bk11: 0a 124729i bk12: 0a 124729i bk13: 0a 124729i bk14: 0a 124729i bk15: 0a 124729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.559809
Bank_Level_Parallism_Col = 1.557692
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557692 

BW Util details:
bwutil = 0.000128 
total_CMD = 124729 
util_bw = 16 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 124520 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124729 
n_nop = 124711 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00471422
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=124729 n_nop=124710 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001363
n_activity=667 dram_eff=0.02549
bk0: 0a 124729i bk1: 0a 124729i bk2: 0a 124729i bk3: 0a 124729i bk4: 8a 124564i bk5: 9a 124551i bk6: 0a 124729i bk7: 0a 124729i bk8: 0a 124729i bk9: 0a 124729i bk10: 0a 124729i bk11: 0a 124729i bk12: 0a 124729i bk13: 0a 124729i bk14: 0a 124729i bk15: 0a 124729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440000
Bank_Level_Parallism_Col = 1.437751
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.437751 

BW Util details:
bwutil = 0.000136 
total_CMD = 124729 
util_bw = 17 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 124479 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124729 
n_nop = 124710 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00418507

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 12, Miss = 11, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 19, Miss = 10, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 331
L2_total_cache_misses = 291
L2_total_cache_miss_rate = 0.8792
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=331
icnt_total_pkts_simt_to_mem=331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 331
Req_Network_cycles = 21380
Req_Network_injected_packets_per_cycle =       0.0155 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0104
Req_Bank_Level_Parallism =       3.4479
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 331
Reply_Network_cycles = 21380
Reply_Network_injected_packets_per_cycle =        0.0155
Reply_Network_conflicts_per_cycle =        0.0041
Reply_Network_conflicts_per_cycle_util =       0.8980
Reply_Bank_Level_Parallism =       3.3776
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 23652 (inst/sec)
gpgpu_simulation_rate = 5345 (cycle/sec)
gpgpu_silicon_slowdown = 224508x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 14191
gpu_sim_insn = 46816
gpu_ipc =       3.2990
gpu_tot_sim_cycle = 35571
gpu_tot_sim_insn = 141426
gpu_tot_ipc =       3.9759
gpu_tot_issued_cta = 24
gpu_occupancy = 4.5409% 
gpu_tot_occupancy = 8.6196% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0254
partiton_level_parallism_total  =       0.0194
partiton_level_parallism_util =       1.5385
partiton_level_parallism_util_total  =       2.0939
L2_BW  =       0.9741 GB/Sec
L2_BW_total  =       0.7460 GB/Sec
gpu_total_sim_rate=23571

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 967
	L1D_total_cache_misses = 662
	L1D_total_cache_miss_rate = 0.6846
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 225632
gpgpu_n_tot_w_icount = 7051
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12680
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1911	W0_Idle:166435	W0_Scoreboard:120907	W1:2183	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:21	W32:4331
single_issue_nums: WS0:1704	WS1:1364	WS2:2284	WS3:1699	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000 {40:500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
maxmflatency = 650 
max_icnt2mem_latency = 43 
maxmrqlatency = 18 
max_icnt2sh_latency = 4 
averagemflatency = 441 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:249 	6 	1 	34 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337 	0 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	683 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	15 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5431      5442         0      6140      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5426         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5427         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6148         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5426      6142         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6141      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5435         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9666         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5439         0      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5434         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6153         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6145         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 12.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 10.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan  9.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 354/50 = 7.080000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        646       646    none         646       891       800    none      none      none      none      none      none      none      none      none      none  
dram[1]:        643    none      none      none         810       763    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         989       923    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none         923       824    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         888       873    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         637       893       797    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         987       754    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         846       987    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         872       894    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         976       827    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       753       891    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         845       891    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none        1034       871    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         637    none         823      1002    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         960      1001    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         827       891    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646         0       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        646         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207522 n_nop=207493 n_act=5 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001157
n_activity=1619 dram_eff=0.01482
bk0: 1a 207423i bk1: 1a 207423i bk2: 0a 207522i bk3: 1a 207423i bk4: 11a 207371i bk5: 10a 207363i bk6: 0a 207522i bk7: 0a 207522i bk8: 0a 207522i bk9: 0a 207522i bk10: 0a 207522i bk11: 0a 207522i bk12: 0a 207522i bk13: 0a 207522i bk14: 0a 207522i bk15: 0a 207522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.320084
Bank_Level_Parallism_Col = 1.317895
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.317895 

BW Util details:
bwutil = 0.000116 
total_CMD = 207522 
util_bw = 24 
Wasted_Col = 454 
Wasted_Row = 0 
Idle = 207044 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207522 
n_nop = 207493 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 24 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00283343
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207522 n_nop=207494 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001205
n_activity=1479 dram_eff=0.0169
bk0: 2a 207409i bk1: 0a 207522i bk2: 0a 207522i bk3: 0a 207522i bk4: 12a 207357i bk5: 11a 207344i bk6: 0a 207522i bk7: 0a 207522i bk8: 0a 207522i bk9: 0a 207522i bk10: 0a 207522i bk11: 0a 207522i bk12: 0a 207522i bk13: 0a 207522i bk14: 0a 207522i bk15: 0a 207522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.296496
Bank_Level_Parallism_Col = 1.295393
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.295393 

BW Util details:
bwutil = 0.000120 
total_CMD = 207522 
util_bw = 25 
Wasted_Col = 346 
Wasted_Row = 0 
Idle = 207151 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 157 
rwq = 0 
CCDLc_limit_alone = 157 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207522 
n_nop = 207494 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00274188
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207522 n_nop=207501 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.674e-05
n_activity=953 dram_eff=0.01889
bk0: 0a 207522i bk1: 1a 207423i bk2: 0a 207522i bk3: 0a 207522i bk4: 8a 207371i bk5: 9a 207363i bk6: 0a 207522i bk7: 0a 207522i bk8: 0a 207522i bk9: 0a 207522i bk10: 0a 207522i bk11: 0a 207522i bk12: 0a 207522i bk13: 0a 207522i bk14: 0a 207522i bk15: 0a 207522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.377419
Bank_Level_Parallism_Col = 1.376623
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.376623 

BW Util details:
bwutil = 0.000087 
total_CMD = 207522 
util_bw = 18 
Wasted_Col = 292 
Wasted_Row = 0 
Idle = 207212 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207522 
n_nop = 207501 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00283343
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207522 n_nop=207497 n_act=3 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000106
n_activity=1259 dram_eff=0.01747
bk0: 0a 207522i bk1: 0a 207522i bk2: 3a 207423i bk3: 0a 207522i bk4: 9a 207357i bk5: 10a 207344i bk6: 0a 207522i bk7: 0a 207522i bk8: 0a 207522i bk9: 0a 207522i bk10: 0a 207522i bk11: 0a 207522i bk12: 0a 207522i bk13: 0a 207522i bk14: 0a 207522i bk15: 0a 207522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.310735
Bank_Level_Parallism_Col = 1.309659
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.309659 

BW Util details:
bwutil = 0.000106 
total_CMD = 207522 
util_bw = 22 
Wasted_Col = 332 
Wasted_Row = 0 
Idle = 207168 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207522 
n_nop = 207497 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 22 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0025154
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207522 n_nop=207495 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001108
n_activity=1631 dram_eff=0.0141
bk0: 1a 207423i bk1: 2a 207423i bk2: 0a 207522i bk3: 0a 207522i bk4: 12a 207371i bk5: 8a 207363i bk6: 0a 207522i bk7: 0a 207522i bk8: 0a 207522i bk9: 0a 207522i bk10: 0a 207522i bk11: 0a 207522i bk12: 0a 207522i bk13: 0a 207522i bk14: 0a 207522i bk15: 0a 207522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282609
Bank_Level_Parallism_Col = 1.282238
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.282238 

BW Util details:
bwutil = 0.000111 
total_CMD = 207522 
util_bw = 23 
Wasted_Col = 391 
Wasted_Row = 0 
Idle = 207108 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207522 
n_nop = 207495 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00283343
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207522 n_nop=207493 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001253
n_activity=1606 dram_eff=0.01619
bk0: 0a 207522i bk1: 0a 207522i bk2: 0a 207522i bk3: 3a 207409i bk4: 10a 207357i bk5: 13a 207344i bk6: 0a 207522i bk7: 0a 207522i bk8: 0a 207522i bk9: 0a 207522i bk10: 0a 207522i bk11: 0a 207522i bk12: 0a 207522i bk13: 0a 207522i bk14: 0a 207522i bk15: 0a 207522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.295699
Bank_Level_Parallism_Col = 1.294595
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.294595 

BW Util details:
bwutil = 0.000125 
total_CMD = 207522 
util_bw = 26 
Wasted_Col = 346 
Wasted_Row = 0 
Idle = 207150 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 157 
rwq = 0 
CCDLc_limit_alone = 157 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207522 
n_nop = 207493 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00268887
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207522 n_nop=207498 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001012
n_activity=1219 dram_eff=0.01723
bk0: 1a 207423i bk1: 0a 207522i bk2: 0a 207522i bk3: 0a 207522i bk4: 10a 207372i bk5: 10a 207357i bk6: 0a 207522i bk7: 0a 207522i bk8: 0a 207522i bk9: 0a 207522i bk10: 0a 207522i bk11: 0a 207522i bk12: 0a 207522i bk13: 0a 207522i bk14: 0a 207522i bk15: 0a 207522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.363636
Bank_Level_Parallism_Col = 1.362776
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.362776 

BW Util details:
bwutil = 0.000101 
total_CMD = 207522 
util_bw = 21 
Wasted_Col = 298 
Wasted_Row = 0 
Idle = 207203 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207522 
n_nop = 207498 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00285271
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207522 n_nop=207500 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.638e-05
n_activity=853 dram_eff=0.02345
bk0: 0a 207522i bk1: 0a 207522i bk2: 0a 207522i bk3: 0a 207522i bk4: 10a 207371i bk5: 10a 207351i bk6: 0a 207522i bk7: 0a 207522i bk8: 0a 207522i bk9: 0a 207522i bk10: 0a 207522i bk11: 0a 207522i bk12: 0a 207522i bk13: 0a 207522i bk14: 0a 207522i bk15: 0a 207522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.474138
Bank_Level_Parallism_Col = 1.471861
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.471861 

BW Util details:
bwutil = 0.000096 
total_CMD = 207522 
util_bw = 20 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 207290 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 122 
rwq = 0 
CCDLc_limit_alone = 122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207522 
n_nop = 207500 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0024142
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207522 n_nop=207498 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001012
n_activity=1214 dram_eff=0.0173
bk0: 0a 207522i bk1: 3a 207423i bk2: 0a 207522i bk3: 0a 207522i bk4: 8a 207371i bk5: 10a 207363i bk6: 0a 207522i bk7: 0a 207522i bk8: 0a 207522i bk9: 0a 207522i bk10: 0a 207522i bk11: 0a 207522i bk12: 0a 207522i bk13: 0a 207522i bk14: 0a 207522i bk15: 0a 207522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.373802
Bank_Level_Parallism_Col = 1.372990
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372990 

BW Util details:
bwutil = 0.000101 
total_CMD = 207522 
util_bw = 21 
Wasted_Col = 292 
Wasted_Row = 0 
Idle = 207209 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207522 
n_nop = 207498 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00283343
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207522 n_nop=207496 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001108
n_activity=1432 dram_eff=0.01606
bk0: 0a 207522i bk1: 0a 207522i bk2: 1a 207423i bk3: 0a 207522i bk4: 11a 207357i bk5: 11a 207344i bk6: 0a 207522i bk7: 0a 207522i bk8: 0a 207522i bk9: 0a 207522i bk10: 0a 207522i bk11: 0a 207522i bk12: 0a 207522i bk13: 0a 207522i bk14: 0a 207522i bk15: 0a 207522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.309859
Bank_Level_Parallism_Col = 1.308782
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.308782 

BW Util details:
bwutil = 0.000111 
total_CMD = 207522 
util_bw = 23 
Wasted_Col = 332 
Wasted_Row = 0 
Idle = 207167 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207522 
n_nop = 207496 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0025154
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207522 n_nop=207495 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001108
n_activity=1631 dram_eff=0.0141
bk0: 0a 207522i bk1: 1a 207423i bk2: 0a 207522i bk3: 1a 207423i bk4: 10a 207371i bk5: 11a 207363i bk6: 0a 207522i bk7: 0a 207522i bk8: 0a 207522i bk9: 0a 207522i bk10: 0a 207522i bk11: 0a 207522i bk12: 0a 207522i bk13: 0a 207522i bk14: 0a 207522i bk15: 0a 207522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282609
Bank_Level_Parallism_Col = 1.282238
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.282238 

BW Util details:
bwutil = 0.000111 
total_CMD = 207522 
util_bw = 23 
Wasted_Col = 391 
Wasted_Row = 0 
Idle = 207108 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207522 
n_nop = 207495 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00283343
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207522 n_nop=207498 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001012
n_activity=1258 dram_eff=0.01669
bk0: 1a 207423i bk1: 0a 207522i bk2: 0a 207522i bk3: 0a 207522i bk4: 9a 207357i bk5: 11a 207344i bk6: 0a 207522i bk7: 0a 207522i bk8: 0a 207522i bk9: 0a 207522i bk10: 0a 207522i bk11: 0a 207522i bk12: 0a 207522i bk13: 0a 207522i bk14: 0a 207522i bk15: 0a 207522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.311615
Bank_Level_Parallism_Col = 1.310541
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.310541 

BW Util details:
bwutil = 0.000101 
total_CMD = 207522 
util_bw = 21 
Wasted_Col = 332 
Wasted_Row = 0 
Idle = 207169 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207522 
n_nop = 207498 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0025154
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207522 n_nop=207496 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001108
n_activity=1388 dram_eff=0.01657
bk0: 3a 207423i bk1: 0a 207522i bk2: 0a 207522i bk3: 0a 207522i bk4: 10a 207371i bk5: 10a 207363i bk6: 0a 207522i bk7: 0a 207522i bk8: 0a 207522i bk9: 0a 207522i bk10: 0a 207522i bk11: 0a 207522i bk12: 0a 207522i bk13: 0a 207522i bk14: 0a 207522i bk15: 0a 207522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.371429
Bank_Level_Parallism_Col = 1.370607
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.370607 

BW Util details:
bwutil = 0.000111 
total_CMD = 207522 
util_bw = 23 
Wasted_Col = 292 
Wasted_Row = 0 
Idle = 207207 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207522 
n_nop = 207496 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00283343
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207522 n_nop=207496 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001108
n_activity=1345 dram_eff=0.0171
bk0: 0a 207522i bk1: 0a 207522i bk2: 4a 207409i bk3: 0a 207522i bk4: 10a 207357i bk5: 9a 207344i bk6: 0a 207522i bk7: 0a 207522i bk8: 0a 207522i bk9: 0a 207522i bk10: 0a 207522i bk11: 0a 207522i bk12: 0a 207522i bk13: 0a 207522i bk14: 0a 207522i bk15: 0a 207522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.298103
Bank_Level_Parallism_Col = 1.297003
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.297003 

BW Util details:
bwutil = 0.000111 
total_CMD = 207522 
util_bw = 23 
Wasted_Col = 346 
Wasted_Row = 0 
Idle = 207153 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 157 
rwq = 0 
CCDLc_limit_alone = 157 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207522 
n_nop = 207496 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00291535
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207522 n_nop=207500 n_act=3 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.156e-05
n_activity=1040 dram_eff=0.01827
bk0: 0a 207522i bk1: 2a 207423i bk2: 0a 207522i bk3: 0a 207522i bk4: 8a 207371i bk5: 9a 207363i bk6: 0a 207522i bk7: 0a 207522i bk8: 0a 207522i bk9: 0a 207522i bk10: 0a 207522i bk11: 0a 207522i bk12: 0a 207522i bk13: 0a 207522i bk14: 0a 207522i bk15: 0a 207522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.376206
Bank_Level_Parallism_Col = 1.375404
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375404 

BW Util details:
bwutil = 0.000092 
total_CMD = 207522 
util_bw = 19 
Wasted_Col = 292 
Wasted_Row = 0 
Idle = 207211 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207522 
n_nop = 207500 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 19 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00283343
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=207522 n_nop=207498 n_act=2 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000106
n_activity=1102 dram_eff=0.01996
bk0: 0a 207522i bk1: 0a 207522i bk2: 0a 207522i bk3: 0a 207522i bk4: 11a 207357i bk5: 11a 207344i bk6: 0a 207522i bk7: 0a 207522i bk8: 0a 207522i bk9: 0a 207522i bk10: 0a 207522i bk11: 0a 207522i bk12: 0a 207522i bk13: 0a 207522i bk14: 0a 207522i bk15: 0a 207522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.431373
Bank_Level_Parallism_Col = 1.429134
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.429134 

BW Util details:
bwutil = 0.000106 
total_CMD = 207522 
util_bw = 22 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 207267 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207522 
n_nop = 207498 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 22 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0025154

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 16, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 21, Miss = 12, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 17, Miss = 10, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 15, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 26, Miss = 17, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20, Miss = 13, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 15, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 23, Miss = 16, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21, Miss = 11, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 23, Miss = 14, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 18, Miss = 12, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 18, Miss = 13, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 20, Miss = 10, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 25, Miss = 16, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 691
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.6281
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=691
icnt_total_pkts_simt_to_mem=691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 691
Req_Network_cycles = 35571
Req_Network_injected_packets_per_cycle =       0.0194 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0030
Req_Bank_Level_Parallism =       2.0939
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 691
Reply_Network_cycles = 35571
Reply_Network_injected_packets_per_cycle =        0.0194
Reply_Network_conflicts_per_cycle =        0.0025
Reply_Network_conflicts_per_cycle_util =       0.2635
Reply_Bank_Level_Parallism =       2.0689
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 23571 (inst/sec)
gpgpu_simulation_rate = 5928 (cycle/sec)
gpgpu_silicon_slowdown = 202429x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 5138
gpu_sim_insn = 49992
gpu_ipc =       9.7299
gpu_tot_sim_cycle = 40709
gpu_tot_sim_insn = 191418
gpu_tot_ipc =       4.7021
gpu_tot_issued_cta = 32
gpu_occupancy = 23.0550% 
gpu_tot_occupancy = 9.5213% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0631
partiton_level_parallism_total  =       0.0249
partiton_level_parallism_util =       3.9036
partiton_level_parallism_util_total  =       2.4576
L2_BW  =       2.4215 GB/Sec
L2_BW_total  =       0.9574 GB/Sec
gpu_total_sim_rate=27345

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 896
	L1D_total_cache_miss_rate = 0.6940
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 302400
gpgpu_n_tot_w_icount = 9450
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 628
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2869	W0_Idle:174972	W0_Scoreboard:128873	W1:2783	W2:105	W3:30	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:7	W31:61	W32:5818
single_issue_nums: WS0:2390	WS1:2005	WS2:2835	WS3:2220	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5024 {8:628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25120 {40:628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
maxmflatency = 650 
max_icnt2mem_latency = 58 
maxmrqlatency = 18 
max_icnt2sh_latency = 6 
averagemflatency = 408 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:249 	6 	1 	34 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	661 	0 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1015 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	991 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	15 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5431      5442         0      6140      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5426         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5427         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6148         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5426      6142         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6141      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5435         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9666         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5439         0      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5434         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560         0         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6153         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6145         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 12.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 10.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan  9.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 354/50 = 7.080000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        646       646    none         646      1019       989    none      none      none      none      none      none      none      none      none      none  
dram[1]:        643    none      none      none         967       999    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none        1225      1159    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none        1158      1106    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none        1105      1108    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         637      1082      1015    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none        1271       894    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none        1059      1321    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none        1048      1177    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none        1103      1020    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       870      1126    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         975      1062    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none        2344      1011    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         637    none        1059      1238    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none        1195      1131    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none        1040      1062    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646         0       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        646         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237498 n_nop=237469 n_act=5 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001011
n_activity=1619 dram_eff=0.01482
bk0: 1a 237399i bk1: 1a 237399i bk2: 0a 237498i bk3: 1a 237399i bk4: 11a 237347i bk5: 10a 237339i bk6: 0a 237498i bk7: 0a 237498i bk8: 0a 237498i bk9: 0a 237498i bk10: 0a 237498i bk11: 0a 237498i bk12: 0a 237498i bk13: 0a 237498i bk14: 0a 237498i bk15: 0a 237498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.320084
Bank_Level_Parallism_Col = 1.317895
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.317895 

BW Util details:
bwutil = 0.000101 
total_CMD = 237498 
util_bw = 24 
Wasted_Col = 454 
Wasted_Row = 0 
Idle = 237020 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237498 
n_nop = 237469 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 24 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00247581
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237498 n_nop=237470 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001053
n_activity=1479 dram_eff=0.0169
bk0: 2a 237385i bk1: 0a 237498i bk2: 0a 237498i bk3: 0a 237498i bk4: 12a 237333i bk5: 11a 237320i bk6: 0a 237498i bk7: 0a 237498i bk8: 0a 237498i bk9: 0a 237498i bk10: 0a 237498i bk11: 0a 237498i bk12: 0a 237498i bk13: 0a 237498i bk14: 0a 237498i bk15: 0a 237498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.296496
Bank_Level_Parallism_Col = 1.295393
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.295393 

BW Util details:
bwutil = 0.000105 
total_CMD = 237498 
util_bw = 25 
Wasted_Col = 346 
Wasted_Row = 0 
Idle = 237127 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 157 
rwq = 0 
CCDLc_limit_alone = 157 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237498 
n_nop = 237470 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00239581
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237498 n_nop=237477 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.579e-05
n_activity=953 dram_eff=0.01889
bk0: 0a 237498i bk1: 1a 237399i bk2: 0a 237498i bk3: 0a 237498i bk4: 8a 237347i bk5: 9a 237339i bk6: 0a 237498i bk7: 0a 237498i bk8: 0a 237498i bk9: 0a 237498i bk10: 0a 237498i bk11: 0a 237498i bk12: 0a 237498i bk13: 0a 237498i bk14: 0a 237498i bk15: 0a 237498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.377419
Bank_Level_Parallism_Col = 1.376623
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.376623 

BW Util details:
bwutil = 0.000076 
total_CMD = 237498 
util_bw = 18 
Wasted_Col = 292 
Wasted_Row = 0 
Idle = 237188 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237498 
n_nop = 237477 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00247581
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237498 n_nop=237473 n_act=3 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.263e-05
n_activity=1259 dram_eff=0.01747
bk0: 0a 237498i bk1: 0a 237498i bk2: 3a 237399i bk3: 0a 237498i bk4: 9a 237333i bk5: 10a 237320i bk6: 0a 237498i bk7: 0a 237498i bk8: 0a 237498i bk9: 0a 237498i bk10: 0a 237498i bk11: 0a 237498i bk12: 0a 237498i bk13: 0a 237498i bk14: 0a 237498i bk15: 0a 237498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.310735
Bank_Level_Parallism_Col = 1.309659
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.309659 

BW Util details:
bwutil = 0.000093 
total_CMD = 237498 
util_bw = 22 
Wasted_Col = 332 
Wasted_Row = 0 
Idle = 237144 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237498 
n_nop = 237473 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 22 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00219791
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237498 n_nop=237471 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.684e-05
n_activity=1631 dram_eff=0.0141
bk0: 1a 237399i bk1: 2a 237399i bk2: 0a 237498i bk3: 0a 237498i bk4: 12a 237347i bk5: 8a 237339i bk6: 0a 237498i bk7: 0a 237498i bk8: 0a 237498i bk9: 0a 237498i bk10: 0a 237498i bk11: 0a 237498i bk12: 0a 237498i bk13: 0a 237498i bk14: 0a 237498i bk15: 0a 237498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282609
Bank_Level_Parallism_Col = 1.282238
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.282238 

BW Util details:
bwutil = 0.000097 
total_CMD = 237498 
util_bw = 23 
Wasted_Col = 391 
Wasted_Row = 0 
Idle = 237084 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237498 
n_nop = 237471 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00247581
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237498 n_nop=237469 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001095
n_activity=1606 dram_eff=0.01619
bk0: 0a 237498i bk1: 0a 237498i bk2: 0a 237498i bk3: 3a 237385i bk4: 10a 237333i bk5: 13a 237320i bk6: 0a 237498i bk7: 0a 237498i bk8: 0a 237498i bk9: 0a 237498i bk10: 0a 237498i bk11: 0a 237498i bk12: 0a 237498i bk13: 0a 237498i bk14: 0a 237498i bk15: 0a 237498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.295699
Bank_Level_Parallism_Col = 1.294595
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.294595 

BW Util details:
bwutil = 0.000109 
total_CMD = 237498 
util_bw = 26 
Wasted_Col = 346 
Wasted_Row = 0 
Idle = 237126 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 157 
rwq = 0 
CCDLc_limit_alone = 157 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237498 
n_nop = 237469 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00234949
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237498 n_nop=237474 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.842e-05
n_activity=1219 dram_eff=0.01723
bk0: 1a 237399i bk1: 0a 237498i bk2: 0a 237498i bk3: 0a 237498i bk4: 10a 237348i bk5: 10a 237333i bk6: 0a 237498i bk7: 0a 237498i bk8: 0a 237498i bk9: 0a 237498i bk10: 0a 237498i bk11: 0a 237498i bk12: 0a 237498i bk13: 0a 237498i bk14: 0a 237498i bk15: 0a 237498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.363636
Bank_Level_Parallism_Col = 1.362776
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.362776 

BW Util details:
bwutil = 0.000088 
total_CMD = 237498 
util_bw = 21 
Wasted_Col = 298 
Wasted_Row = 0 
Idle = 237179 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237498 
n_nop = 237474 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00249265
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237498 n_nop=237476 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.421e-05
n_activity=853 dram_eff=0.02345
bk0: 0a 237498i bk1: 0a 237498i bk2: 0a 237498i bk3: 0a 237498i bk4: 10a 237347i bk5: 10a 237327i bk6: 0a 237498i bk7: 0a 237498i bk8: 0a 237498i bk9: 0a 237498i bk10: 0a 237498i bk11: 0a 237498i bk12: 0a 237498i bk13: 0a 237498i bk14: 0a 237498i bk15: 0a 237498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.474138
Bank_Level_Parallism_Col = 1.471861
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.471861 

BW Util details:
bwutil = 0.000084 
total_CMD = 237498 
util_bw = 20 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 237266 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 122 
rwq = 0 
CCDLc_limit_alone = 122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237498 
n_nop = 237476 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00210949
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237498 n_nop=237474 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.842e-05
n_activity=1214 dram_eff=0.0173
bk0: 0a 237498i bk1: 3a 237399i bk2: 0a 237498i bk3: 0a 237498i bk4: 8a 237347i bk5: 10a 237339i bk6: 0a 237498i bk7: 0a 237498i bk8: 0a 237498i bk9: 0a 237498i bk10: 0a 237498i bk11: 0a 237498i bk12: 0a 237498i bk13: 0a 237498i bk14: 0a 237498i bk15: 0a 237498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.373802
Bank_Level_Parallism_Col = 1.372990
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372990 

BW Util details:
bwutil = 0.000088 
total_CMD = 237498 
util_bw = 21 
Wasted_Col = 292 
Wasted_Row = 0 
Idle = 237185 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237498 
n_nop = 237474 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00247581
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237498 n_nop=237472 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.684e-05
n_activity=1432 dram_eff=0.01606
bk0: 0a 237498i bk1: 0a 237498i bk2: 1a 237399i bk3: 0a 237498i bk4: 11a 237333i bk5: 11a 237320i bk6: 0a 237498i bk7: 0a 237498i bk8: 0a 237498i bk9: 0a 237498i bk10: 0a 237498i bk11: 0a 237498i bk12: 0a 237498i bk13: 0a 237498i bk14: 0a 237498i bk15: 0a 237498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.309859
Bank_Level_Parallism_Col = 1.308782
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.308782 

BW Util details:
bwutil = 0.000097 
total_CMD = 237498 
util_bw = 23 
Wasted_Col = 332 
Wasted_Row = 0 
Idle = 237143 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237498 
n_nop = 237472 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00219791
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237498 n_nop=237471 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.684e-05
n_activity=1631 dram_eff=0.0141
bk0: 0a 237498i bk1: 1a 237399i bk2: 0a 237498i bk3: 1a 237399i bk4: 10a 237347i bk5: 11a 237339i bk6: 0a 237498i bk7: 0a 237498i bk8: 0a 237498i bk9: 0a 237498i bk10: 0a 237498i bk11: 0a 237498i bk12: 0a 237498i bk13: 0a 237498i bk14: 0a 237498i bk15: 0a 237498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282609
Bank_Level_Parallism_Col = 1.282238
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.282238 

BW Util details:
bwutil = 0.000097 
total_CMD = 237498 
util_bw = 23 
Wasted_Col = 391 
Wasted_Row = 0 
Idle = 237084 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237498 
n_nop = 237471 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00247581
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237498 n_nop=237474 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.842e-05
n_activity=1258 dram_eff=0.01669
bk0: 1a 237399i bk1: 0a 237498i bk2: 0a 237498i bk3: 0a 237498i bk4: 9a 237333i bk5: 11a 237320i bk6: 0a 237498i bk7: 0a 237498i bk8: 0a 237498i bk9: 0a 237498i bk10: 0a 237498i bk11: 0a 237498i bk12: 0a 237498i bk13: 0a 237498i bk14: 0a 237498i bk15: 0a 237498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.311615
Bank_Level_Parallism_Col = 1.310541
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.310541 

BW Util details:
bwutil = 0.000088 
total_CMD = 237498 
util_bw = 21 
Wasted_Col = 332 
Wasted_Row = 0 
Idle = 237145 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237498 
n_nop = 237474 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00219791
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237498 n_nop=237472 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.684e-05
n_activity=1388 dram_eff=0.01657
bk0: 3a 237399i bk1: 0a 237498i bk2: 0a 237498i bk3: 0a 237498i bk4: 10a 237347i bk5: 10a 237339i bk6: 0a 237498i bk7: 0a 237498i bk8: 0a 237498i bk9: 0a 237498i bk10: 0a 237498i bk11: 0a 237498i bk12: 0a 237498i bk13: 0a 237498i bk14: 0a 237498i bk15: 0a 237498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.371429
Bank_Level_Parallism_Col = 1.370607
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.370607 

BW Util details:
bwutil = 0.000097 
total_CMD = 237498 
util_bw = 23 
Wasted_Col = 292 
Wasted_Row = 0 
Idle = 237183 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237498 
n_nop = 237472 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00247581
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237498 n_nop=237472 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.684e-05
n_activity=1345 dram_eff=0.0171
bk0: 0a 237498i bk1: 0a 237498i bk2: 4a 237385i bk3: 0a 237498i bk4: 10a 237333i bk5: 9a 237320i bk6: 0a 237498i bk7: 0a 237498i bk8: 0a 237498i bk9: 0a 237498i bk10: 0a 237498i bk11: 0a 237498i bk12: 0a 237498i bk13: 0a 237498i bk14: 0a 237498i bk15: 0a 237498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.298103
Bank_Level_Parallism_Col = 1.297003
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.297003 

BW Util details:
bwutil = 0.000097 
total_CMD = 237498 
util_bw = 23 
Wasted_Col = 346 
Wasted_Row = 0 
Idle = 237129 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 157 
rwq = 0 
CCDLc_limit_alone = 157 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237498 
n_nop = 237472 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00254739
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237498 n_nop=237476 n_act=3 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8e-05
n_activity=1040 dram_eff=0.01827
bk0: 0a 237498i bk1: 2a 237399i bk2: 0a 237498i bk3: 0a 237498i bk4: 8a 237347i bk5: 9a 237339i bk6: 0a 237498i bk7: 0a 237498i bk8: 0a 237498i bk9: 0a 237498i bk10: 0a 237498i bk11: 0a 237498i bk12: 0a 237498i bk13: 0a 237498i bk14: 0a 237498i bk15: 0a 237498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.376206
Bank_Level_Parallism_Col = 1.375404
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375404 

BW Util details:
bwutil = 0.000080 
total_CMD = 237498 
util_bw = 19 
Wasted_Col = 292 
Wasted_Row = 0 
Idle = 237187 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237498 
n_nop = 237476 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 19 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00247581
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=237498 n_nop=237474 n_act=2 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.263e-05
n_activity=1102 dram_eff=0.01996
bk0: 0a 237498i bk1: 0a 237498i bk2: 0a 237498i bk3: 0a 237498i bk4: 11a 237333i bk5: 11a 237320i bk6: 0a 237498i bk7: 0a 237498i bk8: 0a 237498i bk9: 0a 237498i bk10: 0a 237498i bk11: 0a 237498i bk12: 0a 237498i bk13: 0a 237498i bk14: 0a 237498i bk15: 0a 237498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.431373
Bank_Level_Parallism_Col = 1.429134
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.429134 

BW Util details:
bwutil = 0.000093 
total_CMD = 237498 
util_bw = 22 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 237243 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237498 
n_nop = 237474 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 22 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00219791

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28, Miss = 16, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 29, Miss = 14, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 26, Miss = 12, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33, Miss = 15, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28, Miss = 11, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 34, Miss = 14, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 10, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 36, Miss = 17, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 30, Miss = 13, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 36, Miss = 15, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 23, Miss = 11, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 30, Miss = 14, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 33, Miss = 14, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25, Miss = 12, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 31, Miss = 15, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 23, Miss = 12, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 89, Miss = 16, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 29, Miss = 10, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 35, Miss = 16, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1015
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.4276
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1015
icnt_total_pkts_simt_to_mem=1015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1015
Req_Network_cycles = 40709
Req_Network_injected_packets_per_cycle =       0.0249 
Req_Network_conflicts_per_cycle =       0.0024
Req_Network_conflicts_per_cycle_util =       0.2397
Req_Bank_Level_Parallism =       2.4576
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 1015
Reply_Network_cycles = 40709
Reply_Network_injected_packets_per_cycle =        0.0249
Reply_Network_conflicts_per_cycle =        0.0034
Reply_Network_conflicts_per_cycle_util =       0.3254
Reply_Bank_Level_Parallism =       2.4109
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 27345 (inst/sec)
gpgpu_simulation_rate = 5815 (cycle/sec)
gpgpu_silicon_slowdown = 206362x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 13681
gpu_sim_insn = 55494
gpu_ipc =       4.0563
gpu_tot_sim_cycle = 54390
gpu_tot_sim_insn = 246912
gpu_tot_ipc =       4.5397
gpu_tot_issued_cta = 40
gpu_occupancy = 10.4119% 
gpu_tot_occupancy = 9.9289% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1060
partiton_level_parallism_total  =       0.0453
partiton_level_parallism_util =       1.3463
partiton_level_parallism_util_total  =       1.6544
L2_BW  =       4.0699 GB/Sec
L2_BW_total  =       1.7403 GB/Sec
gpu_total_sim_rate=24691

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 279, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 178, Miss_rate = 0.488, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 2244
	L1D_total_cache_miss_rate = 0.5359
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 663392
gpgpu_n_tot_w_icount = 20731
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1321
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22886
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4196	W0_Idle:268317	W0_Scoreboard:289832	W1:10825	W2:946	W3:288	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:4	W30:14	W31:101	W32:7177
single_issue_nums: WS0:6574	WS1:5391	WS2:4879	WS3:3887	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10568 {8:1321,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52840 {40:1321,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
maxmflatency = 650 
max_icnt2mem_latency = 58 
maxmrqlatency = 18 
max_icnt2sh_latency = 6 
averagemflatency = 340 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:514 	9 	2 	50 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1808 	6 	651 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2438 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	26 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5431      5442      6130      6140      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5426      5438      6123      6125      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5427      5427      6132      6147      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5445      5435      6148         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5426      6142      6146      6148      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5427      5439      6156      6141      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5427      6173      6136      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5446      5438      6150      6142      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5435      6173      6143      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5441      5424      9666      6157      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5439      5439      6135      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5434      5433      6144      6154      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5443         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5438      5443      6153      6153      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5437      6145         0      6154      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5441      5442      6181         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 18.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 13.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 12.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 15.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 16.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 14.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 15.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 13.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 13.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 14.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 12.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 15.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 645/91 = 7.087912
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        637       634       637       634      1271      1866    none      none      none      none      none      none      none      none      none      none  
dram[1]:        633       634       635       636      1588      1787    none      none      none      none      none      none      none      none      none      none  
dram[2]:        638       635       634       647      1505      1780    none      none      none      none      none      none      none      none      none      none  
dram[3]:        646       639       633    none        1787      1710    none      none      none      none      none      none      none      none      none      none  
dram[4]:        632       634       634       639      1634      1573    none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       635       634       635      1647      1771    none      none      none      none      none      none      none      none      none      none  
dram[6]:        634       645       637       646      1557      1491    none      none      none      none      none      none      none      none      none      none  
dram[7]:        635       644       634       637      1655      1532    none      none      none      none      none      none      none      none      none      none  
dram[8]:        634       632       646       640      1408      1662    none      none      none      none      none      none      none      none      none      none  
dram[9]:        647       637       646       642      1570      1572    none      none      none      none      none      none      none      none      none      none  
dram[10]:        639       634       633       631      1471      1527    none      none      none      none      none      none      none      none      none      none  
dram[11]:        633       639       647       637      1354      1524    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none        2321      1377    none      none      none      none      none      none      none      none      none      none  
dram[13]:        645       633       637       637      1631      1756    none      none      none      none      none      none      none      none      none      none  
dram[14]:        634       632    none         637      1352      1280    none      none      none      none      none      none      none      none      none      none  
dram[15]:        646       650       637    none        1445      1805    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       646       646       649       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        647       646       646       648       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        647       649       646         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       649       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       647       646       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       646       647       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       646       647       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        647       646       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       647       646       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        648       646       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       646       647       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       647       646       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646         0       647       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       650       646         0       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317315 n_nop=317269 n_act=6 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001261
n_activity=2956 dram_eff=0.01353
bk0: 2a 317216i bk1: 3a 317216i bk2: 2a 317216i bk3: 3a 317216i bk4: 18a 317154i bk5: 12a 317156i bk6: 0a 317315i bk7: 0a 317315i bk8: 0a 317315i bk9: 0a 317315i bk10: 0a 317315i bk11: 0a 317315i bk12: 0a 317315i bk13: 0a 317315i bk14: 0a 317315i bk15: 0a 317315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.255814
Bank_Level_Parallism_Col = 1.254181
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.254181 

BW Util details:
bwutil = 0.000126 
total_CMD = 317315 
util_bw = 40 
Wasted_Col = 562 
Wasted_Row = 0 
Idle = 316713 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317315 
n_nop = 317269 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00185305
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317315 n_nop=317260 n_act=6 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001544
n_activity=2969 dram_eff=0.0165
bk0: 6a 317202i bk1: 5a 317202i bk2: 3a 317216i bk3: 9a 317139i bk4: 14a 317150i bk5: 12a 317137i bk6: 0a 317315i bk7: 0a 317315i bk8: 0a 317315i bk9: 0a 317315i bk10: 0a 317315i bk11: 0a 317315i bk12: 0a 317315i bk13: 0a 317315i bk14: 0a 317315i bk15: 0a 317315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877551
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.290462
Bank_Level_Parallism_Col = 1.264535
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.264535 

BW Util details:
bwutil = 0.000154 
total_CMD = 317315 
util_bw = 49 
Wasted_Col = 643 
Wasted_Row = 0 
Idle = 316623 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 229 
rwq = 0 
CCDLc_limit_alone = 229 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317315 
n_nop = 317260 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 49 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00256212
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317315 n_nop=317271 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001198
n_activity=2697 dram_eff=0.01409
bk0: 2a 317216i bk1: 3a 317216i bk2: 4a 317202i bk3: 3a 317188i bk4: 13a 317164i bk5: 13a 317156i bk6: 0a 317315i bk7: 0a 317315i bk8: 0a 317315i bk9: 0a 317315i bk10: 0a 317315i bk11: 0a 317315i bk12: 0a 317315i bk13: 0a 317315i bk14: 0a 317315i bk15: 0a 317315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230047
Bank_Level_Parallism_Col = 1.228346
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.228346 

BW Util details:
bwutil = 0.000120 
total_CMD = 317315 
util_bw = 38 
Wasted_Col = 601 
Wasted_Row = 0 
Idle = 316676 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317315 
n_nop = 317271 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00247388
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317315 n_nop=317274 n_act=5 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001135
n_activity=2278 dram_eff=0.0158
bk0: 2a 317202i bk1: 5a 317185i bk2: 4a 317216i bk3: 0a 317315i bk4: 12a 317150i bk5: 13a 317137i bk6: 0a 317315i bk7: 0a 317315i bk8: 0a 317315i bk9: 0a 317315i bk10: 0a 317315i bk11: 0a 317315i bk12: 0a 317315i bk13: 0a 317315i bk14: 0a 317315i bk15: 0a 317315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861111
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.335185
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000113 
total_CMD = 317315 
util_bw = 36 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 316775 

BW Util Bottlenecks: 
RCDc_limit = 489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 188 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317315 
n_nop = 317274 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 36 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00241716
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317315 n_nop=317265 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001387
n_activity=2907 dram_eff=0.01514
bk0: 8a 317176i bk1: 3a 317216i bk2: 3a 317216i bk3: 2a 317198i bk4: 15a 317164i bk5: 13a 317156i bk6: 0a 317315i bk7: 0a 317315i bk8: 0a 317315i bk9: 0a 317315i bk10: 0a 317315i bk11: 0a 317315i bk12: 0a 317315i bk13: 0a 317315i bk14: 0a 317315i bk15: 0a 317315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.344426
Bank_Level_Parallism_Col = 1.313233
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.313233 

BW Util details:
bwutil = 0.000139 
total_CMD = 317315 
util_bw = 44 
Wasted_Col = 557 
Wasted_Row = 0 
Idle = 316714 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 147 
rwq = 0 
CCDLc_limit_alone = 147 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317315 
n_nop = 317265 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00187826
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317315 n_nop=317271 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001198
n_activity=2922 dram_eff=0.013
bk0: 1a 317216i bk1: 3a 317216i bk2: 3a 317216i bk3: 4a 317202i bk4: 14a 317150i bk5: 13a 317137i bk6: 0a 317315i bk7: 0a 317315i bk8: 0a 317315i bk9: 0a 317315i bk10: 0a 317315i bk11: 0a 317315i bk12: 0a 317315i bk13: 0a 317315i bk14: 0a 317315i bk15: 0a 317315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218798
Bank_Level_Parallism_Col = 1.217054
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.217054 

BW Util details:
bwutil = 0.000120 
total_CMD = 317315 
util_bw = 38 
Wasted_Col = 611 
Wasted_Row = 0 
Idle = 316666 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 157 
rwq = 0 
CCDLc_limit_alone = 157 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317315 
n_nop = 317271 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00175851
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317315 n_nop=317267 n_act=6 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001324
n_activity=2940 dram_eff=0.01429
bk0: 4a 317207i bk1: 4a 317174i bk2: 4a 317202i bk3: 1a 317216i bk4: 16a 317156i bk5: 13a 317150i bk6: 0a 317315i bk7: 0a 317315i bk8: 0a 317315i bk9: 0a 317315i bk10: 0a 317315i bk11: 0a 317315i bk12: 0a 317315i bk13: 0a 317315i bk14: 0a 317315i bk15: 0a 317315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183119
Bank_Level_Parallism_Col = 1.182997
Bank_Level_Parallism_Ready = 1.023810
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.182997 

BW Util details:
bwutil = 0.000132 
total_CMD = 317315 
util_bw = 42 
Wasted_Col = 657 
Wasted_Row = 0 
Idle = 316616 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 187 
rwq = 0 
CCDLc_limit_alone = 187 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317315 
n_nop = 317267 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 42 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00290563
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317315 n_nop=317266 n_act=6 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=2668 dram_eff=0.01612
bk0: 3a 317216i bk1: 2a 317202i bk2: 3a 317216i bk3: 4a 317202i bk4: 14a 317164i bk5: 17a 317124i bk6: 0a 317315i bk7: 0a 317315i bk8: 0a 317315i bk9: 0a 317315i bk10: 0a 317315i bk11: 0a 317315i bk12: 0a 317315i bk13: 0a 317315i bk14: 0a 317315i bk15: 0a 317315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860465
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.439502
Bank_Level_Parallism_Col = 1.436494
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.436494 

BW Util details:
bwutil = 0.000136 
total_CMD = 317315 
util_bw = 43 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 316753 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 170 
rwq = 0 
CCDLc_limit_alone = 170 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317315 
n_nop = 317266 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 43 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00206104
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317315 n_nop=317265 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001387
n_activity=3132 dram_eff=0.01405
bk0: 6a 317202i bk1: 6a 317216i bk2: 1a 317216i bk3: 3a 317202i bk4: 15a 317155i bk5: 13a 317156i bk6: 0a 317315i bk7: 0a 317315i bk8: 0a 317315i bk9: 0a 317315i bk10: 0a 317315i bk11: 0a 317315i bk12: 0a 317315i bk13: 0a 317315i bk14: 0a 317315i bk15: 0a 317315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179910
Bank_Level_Parallism_Col = 1.179758
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.179758 

BW Util details:
bwutil = 0.000139 
total_CMD = 317315 
util_bw = 44 
Wasted_Col = 623 
Wasted_Row = 0 
Idle = 316648 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 145 
rwq = 0 
CCDLc_limit_alone = 145 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317315 
n_nop = 317265 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00239194
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317315 n_nop=317274 n_act=6 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001135
n_activity=2713 dram_eff=0.01327
bk0: 1a 317216i bk1: 4a 317174i bk2: 1a 317216i bk3: 2a 317202i bk4: 14a 317150i bk5: 14a 317137i bk6: 0a 317315i bk7: 0a 317315i bk8: 0a 317315i bk9: 0a 317315i bk10: 0a 317315i bk11: 0a 317315i bk12: 0a 317315i bk13: 0a 317315i bk14: 0a 317315i bk15: 0a 317315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.231111
Bank_Level_Parallism_Col = 1.229508
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229508 

BW Util details:
bwutil = 0.000113 
total_CMD = 317315 
util_bw = 36 
Wasted_Col = 639 
Wasted_Row = 0 
Idle = 316640 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 199 
rwq = 0 
CCDLc_limit_alone = 199 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317315 
n_nop = 317274 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 36 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.024390 
queue_avg = 0.001907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00190662
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317315 n_nop=317263 n_act=6 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000145
n_activity=3532 dram_eff=0.01302
bk0: 5a 317188i bk1: 3a 317216i bk2: 4a 317216i bk3: 6a 317216i bk4: 13a 317164i bk5: 15a 317156i bk6: 0a 317315i bk7: 0a 317315i bk8: 0a 317315i bk9: 0a 317315i bk10: 0a 317315i bk11: 0a 317315i bk12: 0a 317315i bk13: 0a 317315i bk14: 0a 317315i bk15: 0a 317315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178248
Bank_Level_Parallism_Col = 1.178082
Bank_Level_Parallism_Ready = 1.021739
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.178082 

BW Util details:
bwutil = 0.000145 
total_CMD = 317315 
util_bw = 46 
Wasted_Col = 616 
Wasted_Row = 0 
Idle = 316653 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 136 
rwq = 0 
CCDLc_limit_alone = 136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317315 
n_nop = 317263 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 46 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00245813
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317315 n_nop=317269 n_act=6 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001261
n_activity=2754 dram_eff=0.01452
bk0: 5a 317207i bk1: 4a 317188i bk2: 1a 317216i bk3: 2a 317216i bk4: 13a 317150i bk5: 15a 317137i bk6: 0a 317315i bk7: 0a 317315i bk8: 0a 317315i bk9: 0a 317315i bk10: 0a 317315i bk11: 0a 317315i bk12: 0a 317315i bk13: 0a 317315i bk14: 0a 317315i bk15: 0a 317315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.251534
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.000126 
total_CMD = 317315 
util_bw = 40 
Wasted_Col = 612 
Wasted_Row = 0 
Idle = 316663 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317315 
n_nop = 317269 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00197595
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317315 n_nop=317277 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001071
n_activity=2513 dram_eff=0.01353
bk0: 4a 317216i bk1: 1a 317216i bk2: 0a 317315i bk3: 0a 317315i bk4: 14a 317164i bk5: 15a 317156i bk6: 0a 317315i bk7: 0a 317315i bk8: 0a 317315i bk9: 0a 317315i bk10: 0a 317315i bk11: 0a 317315i bk12: 0a 317315i bk13: 0a 317315i bk14: 0a 317315i bk15: 0a 317315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.275294
Bank_Level_Parallism_Col = 1.274881
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.274881 

BW Util details:
bwutil = 0.000107 
total_CMD = 317315 
util_bw = 34 
Wasted_Col = 391 
Wasted_Row = 0 
Idle = 316890 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317315 
n_nop = 317277 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00185305
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317315 n_nop=317271 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001198
n_activity=2659 dram_eff=0.01429
bk0: 2a 317202i bk1: 4a 317216i bk2: 4a 317202i bk3: 2a 317216i bk4: 12a 317150i bk5: 14a 317134i bk6: 0a 317315i bk7: 0a 317315i bk8: 0a 317315i bk9: 0a 317315i bk10: 0a 317315i bk11: 0a 317315i bk12: 0a 317315i bk13: 0a 317315i bk14: 0a 317315i bk15: 0a 317315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.322422
Bank_Level_Parallism_Col = 1.321252
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.321252 

BW Util details:
bwutil = 0.000120 
total_CMD = 317315 
util_bw = 38 
Wasted_Col = 573 
Wasted_Row = 0 
Idle = 316704 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317315 
n_nop = 317271 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00214928
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317315 n_nop=317266 n_act=5 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001387
n_activity=3218 dram_eff=0.01367
bk0: 3a 317216i bk1: 5a 317216i bk2: 0a 317315i bk3: 4a 317202i bk4: 15a 317155i bk5: 17a 317156i bk6: 0a 317315i bk7: 0a 317315i bk8: 0a 317315i bk9: 0a 317315i bk10: 0a 317315i bk11: 0a 317315i bk12: 0a 317315i bk13: 0a 317315i bk14: 0a 317315i bk15: 0a 317315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886364
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.212230
Bank_Level_Parallism_Col = 1.211957
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.211957 

BW Util details:
bwutil = 0.000139 
total_CMD = 317315 
util_bw = 44 
Wasted_Col = 512 
Wasted_Row = 0 
Idle = 316759 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 131 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317315 
n_nop = 317266 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 44 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00209256
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=317315 n_nop=317277 n_act=5 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000104
n_activity=2352 dram_eff=0.01403
bk0: 1a 317216i bk1: 1a 317193i bk2: 2a 317216i bk3: 0a 317315i bk4: 15a 317150i bk5: 14a 317128i bk6: 0a 317315i bk7: 0a 317315i bk8: 0a 317315i bk9: 0a 317315i bk10: 0a 317315i bk11: 0a 317315i bk12: 0a 317315i bk13: 0a 317315i bk14: 0a 317315i bk15: 0a 317315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848485
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407186
Bank_Level_Parallism_Col = 1.359438
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359438 

BW Util details:
bwutil = 0.000104 
total_CMD = 317315 
util_bw = 33 
Wasted_Col = 468 
Wasted_Row = 0 
Idle = 316814 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 317315 
n_nop = 317277 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 33 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000104 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00164505

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78, Miss = 37, Miss_rate = 0.474, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 74, Miss = 28, Miss_rate = 0.378, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 73, Miss = 27, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 79, Miss = 31, Miss_rate = 0.392, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 68, Miss = 27, Miss_rate = 0.397, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 82, Miss = 28, Miss_rate = 0.341, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 71, Miss = 24, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 82, Miss = 32, Miss_rate = 0.390, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 86, Miss = 32, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 74, Miss = 25, Miss_rate = 0.338, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 85, Miss = 35, Miss_rate = 0.412, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 65, Miss = 28, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 88, Miss = 37, Miss_rate = 0.420, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 81, Miss = 29, Miss_rate = 0.358, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 76, Miss = 29, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 73, Miss = 31, Miss_rate = 0.425, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 77, Miss = 26, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 71, Miss = 27, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 70, Miss = 32, Miss_rate = 0.457, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 78, Miss = 29, Miss_rate = 0.372, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 28, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 79, Miss = 27, Miss_rate = 0.342, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 58, Miss = 23, Miss_rate = 0.397, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 121, Miss = 27, Miss_rate = 0.223, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 66, Miss = 21, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 90, Miss = 35, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 71, Miss = 33, Miss_rate = 0.465, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 66, Miss = 33, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 85, Miss = 27, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 70, Miss = 29, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2465
L2_total_cache_misses = 951
L2_total_cache_miss_rate = 0.3858
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 837
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 171
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2465
icnt_total_pkts_simt_to_mem=2465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2465
Req_Network_cycles = 54390
Req_Network_injected_packets_per_cycle =       0.0453 
Req_Network_conflicts_per_cycle =       0.0020
Req_Network_conflicts_per_cycle_util =       0.0745
Req_Bank_Level_Parallism =       1.6544
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0003
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 2465
Reply_Network_cycles = 54390
Reply_Network_injected_packets_per_cycle =        0.0453
Reply_Network_conflicts_per_cycle =        0.0028
Reply_Network_conflicts_per_cycle_util =       0.0998
Reply_Bank_Level_Parallism =       1.6185
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 24691 (inst/sec)
gpgpu_simulation_rate = 5439 (cycle/sec)
gpgpu_silicon_slowdown = 220628x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5225
gpu_sim_insn = 53912
gpu_ipc =      10.3181
gpu_tot_sim_cycle = 59615
gpu_tot_sim_insn = 300824
gpu_tot_ipc =       5.0461
gpu_tot_issued_cta = 48
gpu_occupancy = 30.3755% 
gpu_tot_occupancy = 10.6901% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1179
partiton_level_parallism_total  =       0.0517
partiton_level_parallism_util =       3.4222
partiton_level_parallism_util_total  =       1.8449
L2_BW  =       4.5272 GB/Sec
L2_BW_total  =       1.9846 GB/Sec
gpu_total_sim_rate=27347

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 279, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 178, Miss_rate = 0.488, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 64, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 4803
	L1D_total_cache_misses = 2624
	L1D_total_cache_miss_rate = 0.5463
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 775200
gpgpu_n_tot_w_icount = 24225
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1449
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5933	W0_Idle:278023	W0_Scoreboard:297543	W1:11155	W2:1396	W3:843	W4:315	W5:135	W6:45	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:3	W27:9	W28:21	W29:41	W30:44	W31:123	W32:8591
single_issue_nums: WS0:7455	WS1:6257	WS2:5760	WS3:4753	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11592 {8:1449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57960 {40:1449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
maxmflatency = 650 
max_icnt2mem_latency = 114 
maxmrqlatency = 18 
max_icnt2sh_latency = 9 
averagemflatency = 335 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:514 	9 	2 	50 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2217 	213 	651 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2878 	203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2965 	112 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	26 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5431      5442      6130      6140      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5426      5438      6123      6125      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5427      5427      6132      6147      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5445      5435      6148         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5426      6142      6146      6148      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5427      5439      6156      6141      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5427      6173      6136      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5446      5438      6150      6142      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5435      6173      6143      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5441      5424      9666      6157      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5439      5439      6135      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5434      5433      6144      6154      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5443         0         0      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5438      5443      6153      6153      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5437      6145         0      6154      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5441      5442      6181         0      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 18.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 13.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 12.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 15.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 16.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 14.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 15.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 13.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 13.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 14.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 12.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 15.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 645/91 = 7.087912
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        637       634       637       634      1455      2193    none      none      none      none      none      none      none      none      none      none  
dram[1]:        633       634       635       636      1873      2107    none      none      none      none      none      none      none      none      none      none  
dram[2]:        638       635       634       647      1778      2078    none      none      none      none      none      none      none      none      none      none  
dram[3]:        646       639       633    none        2123      2007    none      none      none      none      none      none      none      none      none      none  
dram[4]:        632       634       634       639      1898      1859    none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       635       634       635      1931      2051    none      none      none      none      none      none      none      none      none      none  
dram[6]:        634       645       637       646      1797      1760    none      none      none      none      none      none      none      none      none      none  
dram[7]:        635       644       634       637      1944      1732    none      none      none      none      none      none      none      none      none      none  
dram[8]:        634       632       646       640      1663      1930    none      none      none      none      none      none      none      none      none      none  
dram[9]:        647       637       646       642      1844      1847    none      none      none      none      none      none      none      none      none      none  
dram[10]:        639       634       633       631      1767      1778    none      none      none      none      none      none      none      none      none      none  
dram[11]:        633       639       647       637      1633      1782    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none        4882      1661    none      none      none      none      none      none      none      none      none      none  
dram[13]:        645       633       637       637      1951      2037    none      none      none      none      none      none      none      none      none      none  
dram[14]:        634       632    none         637      1619      1524    none      none      none      none      none      none      none      none      none      none  
dram[15]:        646       650       637    none        1714      2084    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       646       646       649       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        647       646       646       648       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        647       649       646         0       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       649       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       647       646       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       646       647       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       646       647       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        647       646       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       647       646       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        648       646       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       646       647       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       647       646       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646         0       647       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       650       646         0       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347799 n_nop=347753 n_act=6 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000115
n_activity=2956 dram_eff=0.01353
bk0: 2a 347700i bk1: 3a 347700i bk2: 2a 347700i bk3: 3a 347700i bk4: 18a 347638i bk5: 12a 347640i bk6: 0a 347799i bk7: 0a 347799i bk8: 0a 347799i bk9: 0a 347799i bk10: 0a 347799i bk11: 0a 347799i bk12: 0a 347799i bk13: 0a 347799i bk14: 0a 347799i bk15: 0a 347799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.255814
Bank_Level_Parallism_Col = 1.254181
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.254181 

BW Util details:
bwutil = 0.000115 
total_CMD = 347799 
util_bw = 40 
Wasted_Col = 562 
Wasted_Row = 0 
Idle = 347197 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347799 
n_nop = 347753 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00169063
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347799 n_nop=347744 n_act=6 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=2969 dram_eff=0.0165
bk0: 6a 347686i bk1: 5a 347686i bk2: 3a 347700i bk3: 9a 347623i bk4: 14a 347634i bk5: 12a 347621i bk6: 0a 347799i bk7: 0a 347799i bk8: 0a 347799i bk9: 0a 347799i bk10: 0a 347799i bk11: 0a 347799i bk12: 0a 347799i bk13: 0a 347799i bk14: 0a 347799i bk15: 0a 347799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877551
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.290462
Bank_Level_Parallism_Col = 1.264535
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.264535 

BW Util details:
bwutil = 0.000141 
total_CMD = 347799 
util_bw = 49 
Wasted_Col = 643 
Wasted_Row = 0 
Idle = 347107 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 229 
rwq = 0 
CCDLc_limit_alone = 229 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347799 
n_nop = 347744 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 49 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00233756
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347799 n_nop=347755 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001093
n_activity=2697 dram_eff=0.01409
bk0: 2a 347700i bk1: 3a 347700i bk2: 4a 347686i bk3: 3a 347672i bk4: 13a 347648i bk5: 13a 347640i bk6: 0a 347799i bk7: 0a 347799i bk8: 0a 347799i bk9: 0a 347799i bk10: 0a 347799i bk11: 0a 347799i bk12: 0a 347799i bk13: 0a 347799i bk14: 0a 347799i bk15: 0a 347799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230047
Bank_Level_Parallism_Col = 1.228346
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.228346 

BW Util details:
bwutil = 0.000109 
total_CMD = 347799 
util_bw = 38 
Wasted_Col = 601 
Wasted_Row = 0 
Idle = 347160 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347799 
n_nop = 347755 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00225705
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347799 n_nop=347758 n_act=5 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001035
n_activity=2278 dram_eff=0.0158
bk0: 2a 347686i bk1: 5a 347669i bk2: 4a 347700i bk3: 0a 347799i bk4: 12a 347634i bk5: 13a 347621i bk6: 0a 347799i bk7: 0a 347799i bk8: 0a 347799i bk9: 0a 347799i bk10: 0a 347799i bk11: 0a 347799i bk12: 0a 347799i bk13: 0a 347799i bk14: 0a 347799i bk15: 0a 347799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861111
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.335185
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000104 
total_CMD = 347799 
util_bw = 36 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 347259 

BW Util Bottlenecks: 
RCDc_limit = 489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 188 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347799 
n_nop = 347758 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 36 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000104 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0022053
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347799 n_nop=347749 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001265
n_activity=2907 dram_eff=0.01514
bk0: 8a 347660i bk1: 3a 347700i bk2: 3a 347700i bk3: 2a 347682i bk4: 15a 347648i bk5: 13a 347640i bk6: 0a 347799i bk7: 0a 347799i bk8: 0a 347799i bk9: 0a 347799i bk10: 0a 347799i bk11: 0a 347799i bk12: 0a 347799i bk13: 0a 347799i bk14: 0a 347799i bk15: 0a 347799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.344426
Bank_Level_Parallism_Col = 1.313233
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.313233 

BW Util details:
bwutil = 0.000127 
total_CMD = 347799 
util_bw = 44 
Wasted_Col = 557 
Wasted_Row = 0 
Idle = 347198 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 147 
rwq = 0 
CCDLc_limit_alone = 147 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347799 
n_nop = 347749 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00171363
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347799 n_nop=347755 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001093
n_activity=2922 dram_eff=0.013
bk0: 1a 347700i bk1: 3a 347700i bk2: 3a 347700i bk3: 4a 347686i bk4: 14a 347634i bk5: 13a 347621i bk6: 0a 347799i bk7: 0a 347799i bk8: 0a 347799i bk9: 0a 347799i bk10: 0a 347799i bk11: 0a 347799i bk12: 0a 347799i bk13: 0a 347799i bk14: 0a 347799i bk15: 0a 347799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218798
Bank_Level_Parallism_Col = 1.217054
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.217054 

BW Util details:
bwutil = 0.000109 
total_CMD = 347799 
util_bw = 38 
Wasted_Col = 611 
Wasted_Row = 0 
Idle = 347150 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 157 
rwq = 0 
CCDLc_limit_alone = 157 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347799 
n_nop = 347755 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00160437
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347799 n_nop=347751 n_act=6 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001208
n_activity=2940 dram_eff=0.01429
bk0: 4a 347691i bk1: 4a 347658i bk2: 4a 347686i bk3: 1a 347700i bk4: 16a 347640i bk5: 13a 347634i bk6: 0a 347799i bk7: 0a 347799i bk8: 0a 347799i bk9: 0a 347799i bk10: 0a 347799i bk11: 0a 347799i bk12: 0a 347799i bk13: 0a 347799i bk14: 0a 347799i bk15: 0a 347799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183119
Bank_Level_Parallism_Col = 1.182997
Bank_Level_Parallism_Ready = 1.023810
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.182997 

BW Util details:
bwutil = 0.000121 
total_CMD = 347799 
util_bw = 42 
Wasted_Col = 657 
Wasted_Row = 0 
Idle = 347100 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 187 
rwq = 0 
CCDLc_limit_alone = 187 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347799 
n_nop = 347751 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 42 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00265096
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347799 n_nop=347750 n_act=6 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001236
n_activity=2668 dram_eff=0.01612
bk0: 3a 347700i bk1: 2a 347686i bk2: 3a 347700i bk3: 4a 347686i bk4: 14a 347648i bk5: 17a 347608i bk6: 0a 347799i bk7: 0a 347799i bk8: 0a 347799i bk9: 0a 347799i bk10: 0a 347799i bk11: 0a 347799i bk12: 0a 347799i bk13: 0a 347799i bk14: 0a 347799i bk15: 0a 347799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860465
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.439502
Bank_Level_Parallism_Col = 1.436494
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.436494 

BW Util details:
bwutil = 0.000124 
total_CMD = 347799 
util_bw = 43 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 347237 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 170 
rwq = 0 
CCDLc_limit_alone = 170 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347799 
n_nop = 347750 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 43 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0018804
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347799 n_nop=347749 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001265
n_activity=3132 dram_eff=0.01405
bk0: 6a 347686i bk1: 6a 347700i bk2: 1a 347700i bk3: 3a 347686i bk4: 15a 347639i bk5: 13a 347640i bk6: 0a 347799i bk7: 0a 347799i bk8: 0a 347799i bk9: 0a 347799i bk10: 0a 347799i bk11: 0a 347799i bk12: 0a 347799i bk13: 0a 347799i bk14: 0a 347799i bk15: 0a 347799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179910
Bank_Level_Parallism_Col = 1.179758
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.179758 

BW Util details:
bwutil = 0.000127 
total_CMD = 347799 
util_bw = 44 
Wasted_Col = 623 
Wasted_Row = 0 
Idle = 347132 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 145 
rwq = 0 
CCDLc_limit_alone = 145 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347799 
n_nop = 347749 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00218229
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347799 n_nop=347758 n_act=6 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001035
n_activity=2713 dram_eff=0.01327
bk0: 1a 347700i bk1: 4a 347658i bk2: 1a 347700i bk3: 2a 347686i bk4: 14a 347634i bk5: 14a 347621i bk6: 0a 347799i bk7: 0a 347799i bk8: 0a 347799i bk9: 0a 347799i bk10: 0a 347799i bk11: 0a 347799i bk12: 0a 347799i bk13: 0a 347799i bk14: 0a 347799i bk15: 0a 347799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.231111
Bank_Level_Parallism_Col = 1.229508
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229508 

BW Util details:
bwutil = 0.000104 
total_CMD = 347799 
util_bw = 36 
Wasted_Col = 639 
Wasted_Row = 0 
Idle = 347124 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 199 
rwq = 0 
CCDLc_limit_alone = 199 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347799 
n_nop = 347758 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 36 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000104 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.024390 
queue_avg = 0.001740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00173951
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347799 n_nop=347747 n_act=6 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001323
n_activity=3532 dram_eff=0.01302
bk0: 5a 347672i bk1: 3a 347700i bk2: 4a 347700i bk3: 6a 347700i bk4: 13a 347648i bk5: 15a 347640i bk6: 0a 347799i bk7: 0a 347799i bk8: 0a 347799i bk9: 0a 347799i bk10: 0a 347799i bk11: 0a 347799i bk12: 0a 347799i bk13: 0a 347799i bk14: 0a 347799i bk15: 0a 347799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178248
Bank_Level_Parallism_Col = 1.178082
Bank_Level_Parallism_Ready = 1.021739
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.178082 

BW Util details:
bwutil = 0.000132 
total_CMD = 347799 
util_bw = 46 
Wasted_Col = 616 
Wasted_Row = 0 
Idle = 347137 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 136 
rwq = 0 
CCDLc_limit_alone = 136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347799 
n_nop = 347747 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 46 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00224267
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347799 n_nop=347753 n_act=6 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000115
n_activity=2754 dram_eff=0.01452
bk0: 5a 347691i bk1: 4a 347672i bk2: 1a 347700i bk3: 2a 347700i bk4: 13a 347634i bk5: 15a 347621i bk6: 0a 347799i bk7: 0a 347799i bk8: 0a 347799i bk9: 0a 347799i bk10: 0a 347799i bk11: 0a 347799i bk12: 0a 347799i bk13: 0a 347799i bk14: 0a 347799i bk15: 0a 347799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.251534
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.000115 
total_CMD = 347799 
util_bw = 40 
Wasted_Col = 612 
Wasted_Row = 0 
Idle = 347147 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347799 
n_nop = 347753 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00180277
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347799 n_nop=347761 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.776e-05
n_activity=2513 dram_eff=0.01353
bk0: 4a 347700i bk1: 1a 347700i bk2: 0a 347799i bk3: 0a 347799i bk4: 14a 347648i bk5: 15a 347640i bk6: 0a 347799i bk7: 0a 347799i bk8: 0a 347799i bk9: 0a 347799i bk10: 0a 347799i bk11: 0a 347799i bk12: 0a 347799i bk13: 0a 347799i bk14: 0a 347799i bk15: 0a 347799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.275294
Bank_Level_Parallism_Col = 1.274881
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.274881 

BW Util details:
bwutil = 0.000098 
total_CMD = 347799 
util_bw = 34 
Wasted_Col = 391 
Wasted_Row = 0 
Idle = 347374 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347799 
n_nop = 347761 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00169063
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347799 n_nop=347755 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001093
n_activity=2659 dram_eff=0.01429
bk0: 2a 347686i bk1: 4a 347700i bk2: 4a 347686i bk3: 2a 347700i bk4: 12a 347634i bk5: 14a 347618i bk6: 0a 347799i bk7: 0a 347799i bk8: 0a 347799i bk9: 0a 347799i bk10: 0a 347799i bk11: 0a 347799i bk12: 0a 347799i bk13: 0a 347799i bk14: 0a 347799i bk15: 0a 347799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.322422
Bank_Level_Parallism_Col = 1.321252
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.321252 

BW Util details:
bwutil = 0.000109 
total_CMD = 347799 
util_bw = 38 
Wasted_Col = 573 
Wasted_Row = 0 
Idle = 347188 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347799 
n_nop = 347755 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0019609
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347799 n_nop=347750 n_act=5 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001265
n_activity=3218 dram_eff=0.01367
bk0: 3a 347700i bk1: 5a 347700i bk2: 0a 347799i bk3: 4a 347686i bk4: 15a 347639i bk5: 17a 347640i bk6: 0a 347799i bk7: 0a 347799i bk8: 0a 347799i bk9: 0a 347799i bk10: 0a 347799i bk11: 0a 347799i bk12: 0a 347799i bk13: 0a 347799i bk14: 0a 347799i bk15: 0a 347799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886364
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.212230
Bank_Level_Parallism_Col = 1.211957
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.211957 

BW Util details:
bwutil = 0.000127 
total_CMD = 347799 
util_bw = 44 
Wasted_Col = 512 
Wasted_Row = 0 
Idle = 347243 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 131 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347799 
n_nop = 347750 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 44 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00190915
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=347799 n_nop=347761 n_act=5 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.488e-05
n_activity=2352 dram_eff=0.01403
bk0: 1a 347700i bk1: 1a 347677i bk2: 2a 347700i bk3: 0a 347799i bk4: 15a 347634i bk5: 14a 347612i bk6: 0a 347799i bk7: 0a 347799i bk8: 0a 347799i bk9: 0a 347799i bk10: 0a 347799i bk11: 0a 347799i bk12: 0a 347799i bk13: 0a 347799i bk14: 0a 347799i bk15: 0a 347799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848485
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407186
Bank_Level_Parallism_Col = 1.359438
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359438 

BW Util details:
bwutil = 0.000095 
total_CMD = 347799 
util_bw = 33 
Wasted_Col = 468 
Wasted_Row = 0 
Idle = 347298 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 347799 
n_nop = 347761 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 33 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00150087

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92, Miss = 37, Miss_rate = 0.402, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 90, Miss = 28, Miss_rate = 0.311, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 89, Miss = 27, Miss_rate = 0.303, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 39, Miss_rate = 0.361, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 95, Miss = 31, Miss_rate = 0.326, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 83, Miss = 27, Miss_rate = 0.325, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 98, Miss = 28, Miss_rate = 0.286, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 87, Miss = 24, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 93, Miss = 35, Miss_rate = 0.376, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 98, Miss = 32, Miss_rate = 0.327, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 101, Miss = 32, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 90, Miss = 25, Miss_rate = 0.278, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 101, Miss = 35, Miss_rate = 0.347, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 79, Miss = 28, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 104, Miss = 37, Miss_rate = 0.356, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 95, Miss = 29, Miss_rate = 0.305, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 29, Miss_rate = 0.315, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 87, Miss = 31, Miss_rate = 0.356, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 93, Miss = 26, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 86, Miss = 27, Miss_rate = 0.314, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 85, Miss = 32, Miss_rate = 0.376, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 94, Miss = 29, Miss_rate = 0.309, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 72, Miss = 28, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95, Miss = 27, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 74, Miss = 23, Miss_rate = 0.311, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 259, Miss = 27, Miss_rate = 0.104, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 80, Miss = 21, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 106, Miss = 35, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 87, Miss = 33, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 82, Miss = 33, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 101, Miss = 27, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 85, Miss = 29, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3081
L2_total_cache_misses = 951
L2_total_cache_miss_rate = 0.3087
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 791
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 171
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3081
icnt_total_pkts_simt_to_mem=3081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3081
Req_Network_cycles = 59615
Req_Network_injected_packets_per_cycle =       0.0517 
Req_Network_conflicts_per_cycle =       0.0111
Req_Network_conflicts_per_cycle_util =       0.3946
Req_Bank_Level_Parallism =       1.8449
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0047
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 3081
Reply_Network_cycles = 59615
Reply_Network_injected_packets_per_cycle =        0.0517
Reply_Network_conflicts_per_cycle =        0.0062
Reply_Network_conflicts_per_cycle_util =       0.2176
Reply_Bank_Level_Parallism =       1.8070
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 27347 (inst/sec)
gpgpu_simulation_rate = 5419 (cycle/sec)
gpgpu_silicon_slowdown = 221443x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 13408
gpu_sim_insn = 101823
gpu_ipc =       7.5942
gpu_tot_sim_cycle = 73023
gpu_tot_sim_insn = 402647
gpu_tot_ipc =       5.5140
gpu_tot_issued_cta = 56
gpu_occupancy = 23.9759% 
gpu_tot_occupancy = 14.7509% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4402
partiton_level_parallism_total  =       0.1230
partiton_level_parallism_util =       1.9556
partiton_level_parallism_util_total  =       1.9162
L2_BW  =      16.9031 GB/Sec
L2_BW_total  =       4.7238 GB/Sec
gpu_total_sim_rate=30972

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 279, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 178, Miss_rate = 0.488, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 64, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 544, Miss_rate = 0.336, Pending_hits = 10, Reservation_fails = 4
	L1D_cache_core[11]: Access = 2064, Miss = 624, Miss_rate = 0.302, Pending_hits = 14, Reservation_fails = 17
	L1D_cache_core[12]: Access = 1606, Miss = 536, Miss_rate = 0.334, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 16, Reservation_fails = 6
	L1D_cache_core[14]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 582, Miss_rate = 0.317, Pending_hits = 12, Reservation_fails = 22
	L1D_cache_core[16]: Access = 1549, Miss = 529, Miss_rate = 0.342, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 661, Miss_rate = 0.301, Pending_hits = 14, Reservation_fails = 22
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 18783
	L1D_total_cache_misses = 6989
	L1D_total_cache_miss_rate = 0.3721
	L1D_total_cache_pending_hits = 114
	L1D_total_cache_reservation_fails = 71
	L1D_cache_data_port_util = 0.054
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 71
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 109
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 71
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 1728448
gpgpu_n_tot_w_icount = 54014
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3593
gpgpu_n_mem_write_global = 5390
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41889
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9442	W0_Idle:313460	W0_Scoreboard:495969	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:293	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:6	W27:18	W28:42	W29:78	W30:74	W31:145	W32:9877
single_issue_nums: WS0:14949	WS1:13310	WS2:13350	WS3:12405	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28744 {8:3593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215600 {40:5390,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143720 {40:3593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43120 {8:5390,}
maxmflatency = 660 
max_icnt2mem_latency = 114 
maxmrqlatency = 24 
max_icnt2sh_latency = 11 
averagemflatency = 312 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:1500 	45 	23 	61 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7055 	213 	1715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8773 	210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8600 	362 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	37 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5431      5442      6130      6140      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5426      5438      6123      6125      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5427      5427      6132      6147      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5445      5435      6148      6133      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5426      6142      6146      6148      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5427      5439      6156      6141      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5427      6173      6136      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5446      5438      6150      6142      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5435      6173      6143      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5441      5424      9666      6157      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5439      5439      6135      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5434      5433      6144      6154      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5443      6130      6125      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5438      5443      6153      6153      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5437      6145      6126      6154      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5441      5442      6181      6169      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 24.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 19.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 20.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 22.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 23.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 21.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 22.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 23.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 22.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 21.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 19.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 17.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 20.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 20.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 23.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 21.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1704/96 = 17.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        651       636       632       630      2748      2914    none      none      none      none      none      none      none      none      none      none  
dram[1]:        667       635       632       634      3351      2995    none      none      none      none      none      none      none      none      none      none  
dram[2]:        648       659       661       638      3294      3153    none      none      none      none      none      none      none      none      none      none  
dram[3]:        634       634       632       632      2943      3866    none      none      none      none      none      none      none      none      none      none  
dram[4]:        667       634       631       632      3060      2622    none      none      none      none      none      none      none      none      none      none  
dram[5]:        637       637       631       632      3021      3178    none      none      none      none      none      none      none      none      none      none  
dram[6]:        635       646       631       632      3058      2699    none      none      none      none      none      none      none      none      none      none  
dram[7]:        639       639       632       644      2921      2742    none      none      none      none      none      none      none      none      none      none  
dram[8]:        652       648       632       675      2979      3684    none      none      none      none      none      none      none      none      none      none  
dram[9]:        656       638       633       633      3022      3386    none      none      none      none      none      none      none      none      none      none  
dram[10]:        637       651       647       630      3202      3277    none      none      none      none      none      none      none      none      none      none  
dram[11]:        640       653       632       632      3444      3278    none      none      none      none      none      none      none      none      none      none  
dram[12]:        652       639       632       634      5474      3386    none      none      none      none      none      none      none      none      none      none  
dram[13]:        636       635       660       632      3187      3259    none      none      none      none      none      none      none      none      none      none  
dram[14]:        637       637       633       634      2642      3359    none      none      none      none      none      none      none      none      none      none  
dram[15]:        634       651       657       644      3317      2810    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        659       650       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       649       646       649       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        655       656       646       648       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        647       649       646       648       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       649       646       649       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        658       654       646       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       646       647       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        654       654       646       647       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        648       650       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        653       656       646       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        655       649       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        658       651       647       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       655       647       647       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        651       647       646       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       652       647       648       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        650       650       646       660       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=426023 n_nop=425886 n_act=6 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003075
n_activity=6685 dram_eff=0.0196
bk0: 21a 425807i bk1: 21a 425847i bk2: 17a 425901i bk3: 23a 425911i bk4: 24a 425862i bk5: 25a 425795i bk6: 0a 426023i bk7: 0a 426023i bk8: 0a 426023i bk9: 0a 426023i bk10: 0a 426023i bk11: 0a 426023i bk12: 0a 426023i bk13: 0a 426023i bk14: 0a 426023i bk15: 0a 426023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954198
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.213983
Bank_Level_Parallism_Col = 1.212766
Bank_Level_Parallism_Ready = 1.007634
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.212766 

BW Util details:
bwutil = 0.000307 
total_CMD = 426023 
util_bw = 131 
Wasted_Col = 813 
Wasted_Row = 0 
Idle = 425079 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 408 
rwq = 0 
CCDLc_limit_alone = 408 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 426023 
n_nop = 425886 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 131 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.001737
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=426023 n_nop=425912 n_act=6 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002465
n_activity=5015 dram_eff=0.02094
bk0: 14a 425907i bk1: 19a 425857i bk2: 15a 425904i bk3: 16a 425823i bk4: 19a 425849i bk5: 22a 425796i bk6: 0a 426023i bk7: 0a 426023i bk8: 0a 426023i bk9: 0a 426023i bk10: 0a 426023i bk11: 0a 426023i bk12: 0a 426023i bk13: 0a 426023i bk14: 0a 426023i bk15: 0a 426023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.225914
Bank_Level_Parallism_Col = 1.205784
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.205784 

BW Util details:
bwutil = 0.000246 
total_CMD = 426023 
util_bw = 105 
Wasted_Col = 798 
Wasted_Row = 0 
Idle = 425120 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 384 
rwq = 0 
CCDLc_limit_alone = 384 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 426023 
n_nop = 425912 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 105 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00196703
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=426023 n_nop=425910 n_act=6 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002512
n_activity=4957 dram_eff=0.02159
bk0: 20a 425897i bk1: 23a 425769i bk2: 16a 425901i bk3: 6a 425896i bk4: 20a 425863i bk5: 22a 425828i bk6: 0a 426023i bk7: 0a 426023i bk8: 0a 426023i bk9: 0a 426023i bk10: 0a 426023i bk11: 0a 426023i bk12: 0a 426023i bk13: 0a 426023i bk14: 0a 426023i bk15: 0a 426023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943925
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164354
Bank_Level_Parallism_Col = 1.162915
Bank_Level_Parallism_Ready = 1.009346
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162915 

BW Util details:
bwutil = 0.000251 
total_CMD = 426023 
util_bw = 107 
Wasted_Col = 830 
Wasted_Row = 0 
Idle = 425086 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 379 
rwq = 0 
CCDLc_limit_alone = 379 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 426023 
n_nop = 425910 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 107 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00213134
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=426023 n_nop=425905 n_act=6 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002629
n_activity=5249 dram_eff=0.02134
bk0: 15a 425855i bk1: 23a 425842i bk2: 14a 425897i bk3: 21a 425829i bk4: 22a 425770i bk5: 17a 425836i bk6: 0a 426023i bk7: 0a 426023i bk8: 0a 426023i bk9: 0a 426023i bk10: 0a 426023i bk11: 0a 426023i bk12: 0a 426023i bk13: 0a 426023i bk14: 0a 426023i bk15: 0a 426023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946429
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.225904
Bank_Level_Parallism_Col = 1.224798
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.224798 

BW Util details:
bwutil = 0.000263 
total_CMD = 426023 
util_bw = 112 
Wasted_Col = 884 
Wasted_Row = 0 
Idle = 425027 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 426023 
n_nop = 425905 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 112 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000263 
Either_Row_CoL_Bus_Util = 0.000277 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00236137
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=426023 n_nop=425910 n_act=6 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002512
n_activity=5450 dram_eff=0.01963
bk0: 14a 425884i bk1: 24a 425864i bk2: 11a 425921i bk3: 12a 425899i bk4: 23a 425841i bk5: 23a 425813i bk6: 0a 426023i bk7: 0a 426023i bk8: 0a 426023i bk9: 0a 426023i bk10: 0a 426023i bk11: 0a 426023i bk12: 0a 426023i bk13: 0a 426023i bk14: 0a 426023i bk15: 0a 426023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943925
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.255215
Bank_Level_Parallism_Col = 1.231813
Bank_Level_Parallism_Ready = 1.009346
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.231813 

BW Util details:
bwutil = 0.000251 
total_CMD = 426023 
util_bw = 107 
Wasted_Col = 708 
Wasted_Row = 0 
Idle = 425208 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 426023 
n_nop = 425910 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 107 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00144358
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=426023 n_nop=425912 n_act=6 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002465
n_activity=5273 dram_eff=0.01991
bk0: 20a 425832i bk1: 15a 425909i bk2: 16a 425903i bk3: 12a 425882i bk4: 21a 425826i bk5: 21a 425813i bk6: 0a 426023i bk7: 0a 426023i bk8: 0a 426023i bk9: 0a 426023i bk10: 0a 426023i bk11: 0a 426023i bk12: 0a 426023i bk13: 0a 426023i bk14: 0a 426023i bk15: 0a 426023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.182018
Bank_Level_Parallism_Col = 1.180617
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180617 

BW Util details:
bwutil = 0.000246 
total_CMD = 426023 
util_bw = 105 
Wasted_Col = 807 
Wasted_Row = 0 
Idle = 425111 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 367 
rwq = 0 
CCDLc_limit_alone = 367 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 426023 
n_nop = 425912 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 105 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00134265
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=426023 n_nop=425907 n_act=6 n_pre=0 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002582
n_activity=5603 dram_eff=0.01963
bk0: 19a 425853i bk1: 21a 425845i bk2: 16a 425886i bk3: 9a 425921i bk4: 22a 425841i bk5: 23a 425806i bk6: 0a 426023i bk7: 0a 426023i bk8: 0a 426023i bk9: 0a 426023i bk10: 0a 426023i bk11: 0a 426023i bk12: 0a 426023i bk13: 0a 426023i bk14: 0a 426023i bk15: 0a 426023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945455
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145246
Bank_Level_Parallism_Col = 1.144958
Bank_Level_Parallism_Ready = 1.009091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144958 

BW Util details:
bwutil = 0.000258 
total_CMD = 426023 
util_bw = 110 
Wasted_Col = 847 
Wasted_Row = 0 
Idle = 425066 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 385 
rwq = 0 
CCDLc_limit_alone = 385 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 426023 
n_nop = 425907 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 110 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000258 
Either_Row_CoL_Bus_Util = 0.000272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00226514
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=426023 n_nop=425900 n_act=6 n_pre=0 n_ref_event=0 n_req=117 n_rd=117 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002746
n_activity=5528 dram_eff=0.02116
bk0: 20a 425812i bk1: 21a 425774i bk2: 10a 425914i bk3: 19a 425900i bk4: 23a 425836i bk5: 24a 425799i bk6: 0a 426023i bk7: 0a 426023i bk8: 0a 426023i bk9: 0a 426023i bk10: 0a 426023i bk11: 0a 426023i bk12: 0a 426023i bk13: 0a 426023i bk14: 0a 426023i bk15: 0a 426023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407151
Bank_Level_Parallism_Col = 1.405093
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405093 

BW Util details:
bwutil = 0.000275 
total_CMD = 426023 
util_bw = 117 
Wasted_Col = 750 
Wasted_Row = 0 
Idle = 425156 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 491 
rwq = 0 
CCDLc_limit_alone = 491 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 426023 
n_nop = 425900 
Read = 117 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 117 
total_req = 117 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 117 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00261488
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=426023 n_nop=425921 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002253
n_activity=5453 dram_eff=0.0176
bk0: 15a 425893i bk1: 22a 425834i bk2: 8a 425915i bk3: 11a 425910i bk4: 22a 425845i bk5: 18a 425846i bk6: 0a 426023i bk7: 0a 426023i bk8: 0a 426023i bk9: 0a 426023i bk10: 0a 426023i bk11: 0a 426023i bk12: 0a 426023i bk13: 0a 426023i bk14: 0a 426023i bk15: 0a 426023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164512
Bank_Level_Parallism_Col = 1.164303
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164303 

BW Util details:
bwutil = 0.000225 
total_CMD = 426023 
util_bw = 96 
Wasted_Col = 755 
Wasted_Row = 0 
Idle = 425172 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 426023 
n_nop = 425921 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00188722
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=426023 n_nop=425926 n_act=6 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000216
n_activity=4822 dram_eff=0.01908
bk0: 12a 425897i bk1: 20a 425821i bk2: 7a 425915i bk3: 12a 425906i bk4: 21a 425833i bk5: 20a 425827i bk6: 0a 426023i bk7: 0a 426023i bk8: 0a 426023i bk9: 0a 426023i bk10: 0a 426023i bk11: 0a 426023i bk12: 0a 426023i bk13: 0a 426023i bk14: 0a 426023i bk15: 0a 426023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934783
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.191908
Bank_Level_Parallism_Col = 1.190476
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.190476 

BW Util details:
bwutil = 0.000216 
total_CMD = 426023 
util_bw = 92 
Wasted_Col = 773 
Wasted_Row = 0 
Idle = 425158 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 338 
rwq = 0 
CCDLc_limit_alone = 338 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 426023 
n_nop = 425926 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 92 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000216 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010309 
queue_avg = 0.001451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00145063
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=426023 n_nop=425917 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002347
n_activity=5675 dram_eff=0.01762
bk0: 16a 425873i bk1: 17a 425870i bk2: 14a 425920i bk3: 14a 425924i bk4: 19a 425842i bk5: 20a 425864i bk6: 0a 426023i bk7: 0a 426023i bk8: 0a 426023i bk9: 0a 426023i bk10: 0a 426023i bk11: 0a 426023i bk12: 0a 426023i bk13: 0a 426023i bk14: 0a 426023i bk15: 0a 426023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.168109
Bank_Level_Parallism_Col = 1.167910
Bank_Level_Parallism_Ready = 1.010000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.167910 

BW Util details:
bwutil = 0.000235 
total_CMD = 426023 
util_bw = 100 
Wasted_Col = 709 
Wasted_Row = 0 
Idle = 425214 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 242 
rwq = 0 
CCDLc_limit_alone = 242 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 426023 
n_nop = 425917 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00185201
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=426023 n_nop=425904 n_act=6 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002652
n_activity=5233 dram_eff=0.02159
bk0: 23a 425759i bk1: 17a 425830i bk2: 16a 425891i bk3: 20a 425843i bk4: 17a 425849i bk5: 20a 425821i bk6: 0a 426023i bk7: 0a 426023i bk8: 0a 426023i bk9: 0a 426023i bk10: 0a 426023i bk11: 0a 426023i bk12: 0a 426023i bk13: 0a 426023i bk14: 0a 426023i bk15: 0a 426023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946903
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.292909
Bank_Level_Parallism_Col = 1.292054
Bank_Level_Parallism_Ready = 1.008850
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.292054 

BW Util details:
bwutil = 0.000265 
total_CMD = 426023 
util_bw = 113 
Wasted_Col = 860 
Wasted_Row = 0 
Idle = 425050 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 426023 
n_nop = 425904 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 113 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000279 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00212665
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=426023 n_nop=425917 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002347
n_activity=5629 dram_eff=0.01777
bk0: 14a 425924i bk1: 14a 425861i bk2: 17a 425894i bk3: 16a 425884i bk4: 20a 425872i bk5: 19a 425864i bk6: 0a 426023i bk7: 0a 426023i bk8: 0a 426023i bk9: 0a 426023i bk10: 0a 426023i bk11: 0a 426023i bk12: 0a 426023i bk13: 0a 426023i bk14: 0a 426023i bk15: 0a 426023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.313287
Bank_Level_Parallism_Col = 1.312236
Bank_Level_Parallism_Ready = 1.010000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.312236 

BW Util details:
bwutil = 0.000235 
total_CMD = 426023 
util_bw = 100 
Wasted_Col = 615 
Wasted_Row = 0 
Idle = 425308 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 426023 
n_nop = 425917 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00180976
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=426023 n_nop=425917 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002347
n_activity=4763 dram_eff=0.021
bk0: 19a 425857i bk1: 16a 425897i bk2: 9a 425896i bk3: 15a 425893i bk4: 20a 425809i bk5: 21a 425819i bk6: 0a 426023i bk7: 0a 426023i bk8: 0a 426023i bk9: 0a 426023i bk10: 0a 426023i bk11: 0a 426023i bk12: 0a 426023i bk13: 0a 426023i bk14: 0a 426023i bk15: 0a 426023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.246495
Bank_Level_Parallism_Col = 1.245305
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.245305 

BW Util details:
bwutil = 0.000235 
total_CMD = 426023 
util_bw = 100 
Wasted_Col = 756 
Wasted_Row = 0 
Idle = 425167 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 364 
rwq = 0 
CCDLc_limit_alone = 364 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 426023 
n_nop = 425917 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00165484
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=426023 n_nop=425904 n_act=6 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002652
n_activity=5740 dram_eff=0.01969
bk0: 20a 425819i bk1: 17a 425897i bk2: 16a 425860i bk3: 16a 425878i bk4: 23a 425836i bk5: 21a 425834i bk6: 0a 426023i bk7: 0a 426023i bk8: 0a 426023i bk9: 0a 426023i bk10: 0a 426023i bk11: 0a 426023i bk12: 0a 426023i bk13: 0a 426023i bk14: 0a 426023i bk15: 0a 426023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946903
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.180105
Bank_Level_Parallism_Col = 1.180000
Bank_Level_Parallism_Ready = 1.008850
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180000 

BW Util details:
bwutil = 0.000265 
total_CMD = 426023 
util_bw = 113 
Wasted_Col = 842 
Wasted_Row = 0 
Idle = 425068 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 408 
rwq = 0 
CCDLc_limit_alone = 408 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 426023 
n_nop = 425904 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 113 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000279 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00207735
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=426023 n_nop=425921 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002253
n_activity=4958 dram_eff=0.01936
bk0: 14a 425912i bk1: 15a 425886i bk2: 9a 425920i bk3: 12a 425826i bk4: 21a 425828i bk5: 25a 425762i bk6: 0a 426023i bk7: 0a 426023i bk8: 0a 426023i bk9: 0a 426023i bk10: 0a 426023i bk11: 0a 426023i bk12: 0a 426023i bk13: 0a 426023i bk14: 0a 426023i bk15: 0a 426023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230425
Bank_Level_Parallism_Col = 1.203371
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203371 

BW Util details:
bwutil = 0.000225 
total_CMD = 426023 
util_bw = 96 
Wasted_Col = 798 
Wasted_Row = 0 
Idle = 425129 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 384 
rwq = 0 
CCDLc_limit_alone = 384 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 426023 
n_nop = 425921 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00319701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 307, Miss = 92, Miss_rate = 0.300, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 283, Miss = 71, Miss_rate = 0.251, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 275, Miss = 68, Miss_rate = 0.247, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 272, Miss = 69, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 290, Miss = 74, Miss_rate = 0.255, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 278, Miss = 67, Miss_rate = 0.241, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 74, Miss_rate = 0.264, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 279, Miss = 71, Miss_rate = 0.254, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 274, Miss = 67, Miss_rate = 0.245, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 266, Miss = 73, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 277, Miss = 74, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 266, Miss = 64, Miss_rate = 0.241, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 72, Miss_rate = 0.265, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 265, Miss = 70, Miss_rate = 0.264, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 273, Miss = 74, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 283, Miss = 75, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 270, Miss = 61, Miss_rate = 0.226, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 281, Miss = 67, Miss_rate = 0.238, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 262, Miss = 62, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 273, Miss = 62, Miss_rate = 0.227, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 266, Miss = 70, Miss_rate = 0.263, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 266, Miss = 62, Miss_rate = 0.233, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 271, Miss = 75, Miss_rate = 0.277, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 270, Miss = 71, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 270, Miss = 68, Miss_rate = 0.252, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 446, Miss = 64, Miss_rate = 0.143, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 249, Miss = 60, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 301, Miss = 72, Miss_rate = 0.239, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 265, Miss = 73, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 286, Miss = 72, Miss_rate = 0.252, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 291, Miss = 65, Miss_rate = 0.223, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 276, Miss = 64, Miss_rate = 0.232, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 8983
L2_total_cache_misses = 2223
L2_total_cache_miss_rate = 0.2475
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4844
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8983
icnt_total_pkts_simt_to_mem=8983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8983
Req_Network_cycles = 73023
Req_Network_injected_packets_per_cycle =       0.1230 
Req_Network_conflicts_per_cycle =       0.0113
Req_Network_conflicts_per_cycle_util =       0.1758
Req_Bank_Level_Parallism =       1.9162
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0040
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0038

Reply_Network_injected_packets_num = 8983
Reply_Network_cycles = 73023
Reply_Network_injected_packets_per_cycle =        0.1230
Reply_Network_conflicts_per_cycle =        0.0173
Reply_Network_conflicts_per_cycle_util =       0.2653
Reply_Bank_Level_Parallism =       1.8836
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0007
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0032
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 30972 (inst/sec)
gpgpu_simulation_rate = 5617 (cycle/sec)
gpgpu_silicon_slowdown = 213637x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 5233
gpu_sim_insn = 69536
gpu_ipc =      13.2880
gpu_tot_sim_cycle = 78256
gpu_tot_sim_insn = 472183
gpu_tot_ipc =       6.0338
gpu_tot_issued_cta = 64
gpu_occupancy = 30.9101% 
gpu_tot_occupancy = 15.1632% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1223
partiton_level_parallism_total  =       0.1230
partiton_level_parallism_util =       3.2653
partiton_level_parallism_util_total  =       1.9703
L2_BW  =       4.6964 GB/Sec
L2_BW_total  =       4.7220 GB/Sec
gpu_total_sim_rate=33727

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 279, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 178, Miss_rate = 0.488, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 64, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 544, Miss_rate = 0.336, Pending_hits = 10, Reservation_fails = 4
	L1D_cache_core[11]: Access = 2064, Miss = 624, Miss_rate = 0.302, Pending_hits = 14, Reservation_fails = 17
	L1D_cache_core[12]: Access = 1606, Miss = 536, Miss_rate = 0.334, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 16, Reservation_fails = 6
	L1D_cache_core[14]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 582, Miss_rate = 0.317, Pending_hits = 12, Reservation_fails = 22
	L1D_cache_core[16]: Access = 1549, Miss = 529, Miss_rate = 0.342, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 661, Miss_rate = 0.301, Pending_hits = 14, Reservation_fails = 22
	L1D_cache_core[18]: Access = 169, Miss = 101, Miss_rate = 0.598, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 94, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 115, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 109, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 19423
	L1D_total_cache_misses = 7381
	L1D_total_cache_miss_rate = 0.3800
	L1D_total_cache_pending_hits = 114
	L1D_total_cache_reservation_fails = 71
	L1D_cache_data_port_util = 0.053
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 71
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 109
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 71
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 1843136
gpgpu_n_tot_w_icount = 57598
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3721
gpgpu_n_mem_write_global = 5902
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11303	W0_Idle:323219	W0_Scoreboard:503701	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:308	W7:90	W8:150	W9:240	W10:255	W11:210	W12:315	W13:255	W14:211	W15:93	W16:32	W17:51	W18:29	W19:17	W20:21	W21:14	W22:17	W23:16	W24:10	W25:6	W26:7	W27:18	W28:42	W29:78	W30:74	W31:145	W32:11285
single_issue_nums: WS0:15845	WS1:14206	WS2:14246	WS3:13301	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29768 {8:3721,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236080 {40:5902,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148840 {40:3721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47216 {8:5902,}
maxmflatency = 660 
max_icnt2mem_latency = 114 
maxmrqlatency = 24 
max_icnt2sh_latency = 11 
averagemflatency = 311 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:1500 	45 	23 	61 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7504 	404 	1715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9226 	397 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9147 	450 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	38 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5431      5442      6130      6140      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5426      5438      6123      6125      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5427      5427      6132      6147      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5445      5435      6148      6133      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5426      6142      6146      6148      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5427      5439      6156      6141      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5427      6173      6136      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5446      5438      6150      6142      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5435      6173      6143      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5441      5424      9666      6157      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5439      5439      6135      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5434      5433      6144      6154      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5443      6130      6125      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5438      5443      6153      6153      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5437      6145      6126      6154      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5441      5442      6181      6169      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 24.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 19.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 20.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 22.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 23.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 21.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 22.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 23.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 22.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 21.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 19.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 17.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 20.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 20.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 23.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 21.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1704/96 = 17.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        651       636       632       630      2915      3069    none      none      none      none      none      none      none      none      none      none  
dram[1]:        667       635       632       634      3561      3179    none      none      none      none      none      none      none      none      none      none  
dram[2]:        648       659       661       638      3492      3332    none      none      none      none      none      none      none      none      none      none  
dram[3]:        634       634       632       632      3124      4101    none      none      none      none      none      none      none      none      none      none  
dram[4]:        667       634       631       632      3233      2796    none      none      none      none      none      none      none      none      none      none  
dram[5]:        637       637       631       632      3208      3358    none      none      none      none      none      none      none      none      none      none  
dram[6]:        635       646       631       632      3236      2874    none      none      none      none      none      none      none      none      none      none  
dram[7]:        639       639       632       644      3092      2900    none      none      none      none      none      none      none      none      none      none  
dram[8]:        652       648       632       675      3151      3902    none      none      none      none      none      none      none      none      none      none  
dram[9]:        656       638       633       633      3215      3580    none      none      none      none      none      none      none      none      none      none  
dram[10]:        637       651       647       630      3404      3473    none      none      none      none      none      none      none      none      none      none  
dram[11]:        640       653       632       632      3687      3474    none      none      none      none      none      none      none      none      none      none  
dram[12]:        652       639       632       634      7353      3612    none      none      none      none      none      none      none      none      none      none  
dram[13]:        636       635       660       632      3380      3447    none      none      none      none      none      none      none      none      none      none  
dram[14]:        637       637       633       634      2823      3563    none      none      none      none      none      none      none      none      none      none  
dram[15]:        634       651       657       644      3499      2966    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        659       650       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       649       646       649       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        655       656       646       648       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        647       649       646       648       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       649       646       649       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        658       654       646       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       646       647       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        654       654       646       647       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        648       650       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        653       656       646       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        655       649       646       646       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        658       651       647       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       655       647       647       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        651       647       646       646       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       652       647       648       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        650       650       646       660       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456553 n_nop=456416 n_act=6 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002869
n_activity=6685 dram_eff=0.0196
bk0: 21a 456337i bk1: 21a 456377i bk2: 17a 456431i bk3: 23a 456441i bk4: 24a 456392i bk5: 25a 456325i bk6: 0a 456553i bk7: 0a 456553i bk8: 0a 456553i bk9: 0a 456553i bk10: 0a 456553i bk11: 0a 456553i bk12: 0a 456553i bk13: 0a 456553i bk14: 0a 456553i bk15: 0a 456553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954198
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.213983
Bank_Level_Parallism_Col = 1.212766
Bank_Level_Parallism_Ready = 1.007634
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.212766 

BW Util details:
bwutil = 0.000287 
total_CMD = 456553 
util_bw = 131 
Wasted_Col = 813 
Wasted_Row = 0 
Idle = 455609 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 408 
rwq = 0 
CCDLc_limit_alone = 408 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456553 
n_nop = 456416 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 131 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000300 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00162084
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456553 n_nop=456442 n_act=6 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00023
n_activity=5015 dram_eff=0.02094
bk0: 14a 456437i bk1: 19a 456387i bk2: 15a 456434i bk3: 16a 456353i bk4: 19a 456379i bk5: 22a 456326i bk6: 0a 456553i bk7: 0a 456553i bk8: 0a 456553i bk9: 0a 456553i bk10: 0a 456553i bk11: 0a 456553i bk12: 0a 456553i bk13: 0a 456553i bk14: 0a 456553i bk15: 0a 456553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.225914
Bank_Level_Parallism_Col = 1.205784
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.205784 

BW Util details:
bwutil = 0.000230 
total_CMD = 456553 
util_bw = 105 
Wasted_Col = 798 
Wasted_Row = 0 
Idle = 455650 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 384 
rwq = 0 
CCDLc_limit_alone = 384 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456553 
n_nop = 456442 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 105 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00183549
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456553 n_nop=456440 n_act=6 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002344
n_activity=4957 dram_eff=0.02159
bk0: 20a 456427i bk1: 23a 456299i bk2: 16a 456431i bk3: 6a 456426i bk4: 20a 456393i bk5: 22a 456358i bk6: 0a 456553i bk7: 0a 456553i bk8: 0a 456553i bk9: 0a 456553i bk10: 0a 456553i bk11: 0a 456553i bk12: 0a 456553i bk13: 0a 456553i bk14: 0a 456553i bk15: 0a 456553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943925
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164354
Bank_Level_Parallism_Col = 1.162915
Bank_Level_Parallism_Ready = 1.009346
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162915 

BW Util details:
bwutil = 0.000234 
total_CMD = 456553 
util_bw = 107 
Wasted_Col = 830 
Wasted_Row = 0 
Idle = 455616 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 379 
rwq = 0 
CCDLc_limit_alone = 379 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456553 
n_nop = 456440 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 107 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00198882
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456553 n_nop=456435 n_act=6 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002453
n_activity=5249 dram_eff=0.02134
bk0: 15a 456385i bk1: 23a 456372i bk2: 14a 456427i bk3: 21a 456359i bk4: 22a 456300i bk5: 17a 456366i bk6: 0a 456553i bk7: 0a 456553i bk8: 0a 456553i bk9: 0a 456553i bk10: 0a 456553i bk11: 0a 456553i bk12: 0a 456553i bk13: 0a 456553i bk14: 0a 456553i bk15: 0a 456553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946429
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.225904
Bank_Level_Parallism_Col = 1.224798
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.224798 

BW Util details:
bwutil = 0.000245 
total_CMD = 456553 
util_bw = 112 
Wasted_Col = 884 
Wasted_Row = 0 
Idle = 455557 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456553 
n_nop = 456435 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 112 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00220347
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456553 n_nop=456440 n_act=6 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002344
n_activity=5450 dram_eff=0.01963
bk0: 14a 456414i bk1: 24a 456394i bk2: 11a 456451i bk3: 12a 456429i bk4: 23a 456371i bk5: 23a 456343i bk6: 0a 456553i bk7: 0a 456553i bk8: 0a 456553i bk9: 0a 456553i bk10: 0a 456553i bk11: 0a 456553i bk12: 0a 456553i bk13: 0a 456553i bk14: 0a 456553i bk15: 0a 456553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943925
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.255215
Bank_Level_Parallism_Col = 1.231813
Bank_Level_Parallism_Ready = 1.009346
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.231813 

BW Util details:
bwutil = 0.000234 
total_CMD = 456553 
util_bw = 107 
Wasted_Col = 708 
Wasted_Row = 0 
Idle = 455738 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456553 
n_nop = 456440 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 107 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00134705
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456553 n_nop=456442 n_act=6 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00023
n_activity=5273 dram_eff=0.01991
bk0: 20a 456362i bk1: 15a 456439i bk2: 16a 456433i bk3: 12a 456412i bk4: 21a 456356i bk5: 21a 456343i bk6: 0a 456553i bk7: 0a 456553i bk8: 0a 456553i bk9: 0a 456553i bk10: 0a 456553i bk11: 0a 456553i bk12: 0a 456553i bk13: 0a 456553i bk14: 0a 456553i bk15: 0a 456553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.182018
Bank_Level_Parallism_Col = 1.180617
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180617 

BW Util details:
bwutil = 0.000230 
total_CMD = 456553 
util_bw = 105 
Wasted_Col = 807 
Wasted_Row = 0 
Idle = 455641 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 367 
rwq = 0 
CCDLc_limit_alone = 367 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456553 
n_nop = 456442 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 105 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00125287
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456553 n_nop=456437 n_act=6 n_pre=0 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002409
n_activity=5603 dram_eff=0.01963
bk0: 19a 456383i bk1: 21a 456375i bk2: 16a 456416i bk3: 9a 456451i bk4: 22a 456371i bk5: 23a 456336i bk6: 0a 456553i bk7: 0a 456553i bk8: 0a 456553i bk9: 0a 456553i bk10: 0a 456553i bk11: 0a 456553i bk12: 0a 456553i bk13: 0a 456553i bk14: 0a 456553i bk15: 0a 456553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945455
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145246
Bank_Level_Parallism_Col = 1.144958
Bank_Level_Parallism_Ready = 1.009091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144958 

BW Util details:
bwutil = 0.000241 
total_CMD = 456553 
util_bw = 110 
Wasted_Col = 847 
Wasted_Row = 0 
Idle = 455596 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 385 
rwq = 0 
CCDLc_limit_alone = 385 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456553 
n_nop = 456437 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 110 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000241 
Either_Row_CoL_Bus_Util = 0.000254 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00211366
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456553 n_nop=456430 n_act=6 n_pre=0 n_ref_event=0 n_req=117 n_rd=117 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002563
n_activity=5528 dram_eff=0.02116
bk0: 20a 456342i bk1: 21a 456304i bk2: 10a 456444i bk3: 19a 456430i bk4: 23a 456366i bk5: 24a 456329i bk6: 0a 456553i bk7: 0a 456553i bk8: 0a 456553i bk9: 0a 456553i bk10: 0a 456553i bk11: 0a 456553i bk12: 0a 456553i bk13: 0a 456553i bk14: 0a 456553i bk15: 0a 456553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407151
Bank_Level_Parallism_Col = 1.405093
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405093 

BW Util details:
bwutil = 0.000256 
total_CMD = 456553 
util_bw = 117 
Wasted_Col = 750 
Wasted_Row = 0 
Idle = 455686 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 491 
rwq = 0 
CCDLc_limit_alone = 491 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456553 
n_nop = 456430 
Read = 117 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 117 
total_req = 117 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 117 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000256 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00244002
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456553 n_nop=456451 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002103
n_activity=5453 dram_eff=0.0176
bk0: 15a 456423i bk1: 22a 456364i bk2: 8a 456445i bk3: 11a 456440i bk4: 22a 456375i bk5: 18a 456376i bk6: 0a 456553i bk7: 0a 456553i bk8: 0a 456553i bk9: 0a 456553i bk10: 0a 456553i bk11: 0a 456553i bk12: 0a 456553i bk13: 0a 456553i bk14: 0a 456553i bk15: 0a 456553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164512
Bank_Level_Parallism_Col = 1.164303
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164303 

BW Util details:
bwutil = 0.000210 
total_CMD = 456553 
util_bw = 96 
Wasted_Col = 755 
Wasted_Row = 0 
Idle = 455702 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456553 
n_nop = 456451 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00176102
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456553 n_nop=456456 n_act=6 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002015
n_activity=4822 dram_eff=0.01908
bk0: 12a 456427i bk1: 20a 456351i bk2: 7a 456445i bk3: 12a 456436i bk4: 21a 456363i bk5: 20a 456357i bk6: 0a 456553i bk7: 0a 456553i bk8: 0a 456553i bk9: 0a 456553i bk10: 0a 456553i bk11: 0a 456553i bk12: 0a 456553i bk13: 0a 456553i bk14: 0a 456553i bk15: 0a 456553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934783
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.191908
Bank_Level_Parallism_Col = 1.190476
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.190476 

BW Util details:
bwutil = 0.000202 
total_CMD = 456553 
util_bw = 92 
Wasted_Col = 773 
Wasted_Row = 0 
Idle = 455688 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 338 
rwq = 0 
CCDLc_limit_alone = 338 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456553 
n_nop = 456456 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 92 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010309 
queue_avg = 0.001354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00135362
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456553 n_nop=456447 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000219
n_activity=5675 dram_eff=0.01762
bk0: 16a 456403i bk1: 17a 456400i bk2: 14a 456450i bk3: 14a 456454i bk4: 19a 456372i bk5: 20a 456394i bk6: 0a 456553i bk7: 0a 456553i bk8: 0a 456553i bk9: 0a 456553i bk10: 0a 456553i bk11: 0a 456553i bk12: 0a 456553i bk13: 0a 456553i bk14: 0a 456553i bk15: 0a 456553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.168109
Bank_Level_Parallism_Col = 1.167910
Bank_Level_Parallism_Ready = 1.010000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.167910 

BW Util details:
bwutil = 0.000219 
total_CMD = 456553 
util_bw = 100 
Wasted_Col = 709 
Wasted_Row = 0 
Idle = 455744 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 242 
rwq = 0 
CCDLc_limit_alone = 242 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456553 
n_nop = 456447 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00172817
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456553 n_nop=456434 n_act=6 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002475
n_activity=5233 dram_eff=0.02159
bk0: 23a 456289i bk1: 17a 456360i bk2: 16a 456421i bk3: 20a 456373i bk4: 17a 456379i bk5: 20a 456351i bk6: 0a 456553i bk7: 0a 456553i bk8: 0a 456553i bk9: 0a 456553i bk10: 0a 456553i bk11: 0a 456553i bk12: 0a 456553i bk13: 0a 456553i bk14: 0a 456553i bk15: 0a 456553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946903
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.292909
Bank_Level_Parallism_Col = 1.292054
Bank_Level_Parallism_Ready = 1.008850
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.292054 

BW Util details:
bwutil = 0.000248 
total_CMD = 456553 
util_bw = 113 
Wasted_Col = 860 
Wasted_Row = 0 
Idle = 455580 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456553 
n_nop = 456434 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 113 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00198444
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456553 n_nop=456447 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000219
n_activity=5629 dram_eff=0.01777
bk0: 14a 456454i bk1: 14a 456391i bk2: 17a 456424i bk3: 16a 456414i bk4: 20a 456402i bk5: 19a 456394i bk6: 0a 456553i bk7: 0a 456553i bk8: 0a 456553i bk9: 0a 456553i bk10: 0a 456553i bk11: 0a 456553i bk12: 0a 456553i bk13: 0a 456553i bk14: 0a 456553i bk15: 0a 456553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.313287
Bank_Level_Parallism_Col = 1.312236
Bank_Level_Parallism_Ready = 1.010000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.312236 

BW Util details:
bwutil = 0.000219 
total_CMD = 456553 
util_bw = 100 
Wasted_Col = 615 
Wasted_Row = 0 
Idle = 455838 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456553 
n_nop = 456447 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00168874
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456553 n_nop=456447 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000219
n_activity=4763 dram_eff=0.021
bk0: 19a 456387i bk1: 16a 456427i bk2: 9a 456426i bk3: 15a 456423i bk4: 20a 456339i bk5: 21a 456349i bk6: 0a 456553i bk7: 0a 456553i bk8: 0a 456553i bk9: 0a 456553i bk10: 0a 456553i bk11: 0a 456553i bk12: 0a 456553i bk13: 0a 456553i bk14: 0a 456553i bk15: 0a 456553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.246495
Bank_Level_Parallism_Col = 1.245305
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.245305 

BW Util details:
bwutil = 0.000219 
total_CMD = 456553 
util_bw = 100 
Wasted_Col = 756 
Wasted_Row = 0 
Idle = 455697 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 364 
rwq = 0 
CCDLc_limit_alone = 364 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456553 
n_nop = 456447 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00154418
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456553 n_nop=456434 n_act=6 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002475
n_activity=5740 dram_eff=0.01969
bk0: 20a 456349i bk1: 17a 456427i bk2: 16a 456390i bk3: 16a 456408i bk4: 23a 456366i bk5: 21a 456364i bk6: 0a 456553i bk7: 0a 456553i bk8: 0a 456553i bk9: 0a 456553i bk10: 0a 456553i bk11: 0a 456553i bk12: 0a 456553i bk13: 0a 456553i bk14: 0a 456553i bk15: 0a 456553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946903
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.180105
Bank_Level_Parallism_Col = 1.180000
Bank_Level_Parallism_Ready = 1.008850
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180000 

BW Util details:
bwutil = 0.000248 
total_CMD = 456553 
util_bw = 113 
Wasted_Col = 842 
Wasted_Row = 0 
Idle = 455598 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 408 
rwq = 0 
CCDLc_limit_alone = 408 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456553 
n_nop = 456434 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 113 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00193844
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=456553 n_nop=456451 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002103
n_activity=4958 dram_eff=0.01936
bk0: 14a 456442i bk1: 15a 456416i bk2: 9a 456450i bk3: 12a 456356i bk4: 21a 456358i bk5: 25a 456292i bk6: 0a 456553i bk7: 0a 456553i bk8: 0a 456553i bk9: 0a 456553i bk10: 0a 456553i bk11: 0a 456553i bk12: 0a 456553i bk13: 0a 456553i bk14: 0a 456553i bk15: 0a 456553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230425
Bank_Level_Parallism_Col = 1.203371
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203371 

BW Util details:
bwutil = 0.000210 
total_CMD = 456553 
util_bw = 96 
Wasted_Col = 798 
Wasted_Row = 0 
Idle = 455659 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 384 
rwq = 0 
CCDLc_limit_alone = 384 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456553 
n_nop = 456451 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00298322

========= L2 cache stats =========
L2_cache_bank[0]: Access = 323, Miss = 92, Miss_rate = 0.285, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 299, Miss = 71, Miss_rate = 0.237, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 291, Miss = 68, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 69, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 306, Miss = 74, Miss_rate = 0.242, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 294, Miss = 67, Miss_rate = 0.228, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 296, Miss = 74, Miss_rate = 0.250, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 295, Miss = 71, Miss_rate = 0.241, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 290, Miss = 67, Miss_rate = 0.231, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 282, Miss = 73, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 293, Miss = 74, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 282, Miss = 64, Miss_rate = 0.227, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 281, Miss = 70, Miss_rate = 0.249, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 289, Miss = 74, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 299, Miss = 75, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 286, Miss = 61, Miss_rate = 0.213, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 297, Miss = 67, Miss_rate = 0.226, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 278, Miss = 62, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 289, Miss = 62, Miss_rate = 0.215, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 282, Miss = 70, Miss_rate = 0.248, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 282, Miss = 62, Miss_rate = 0.220, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 287, Miss = 75, Miss_rate = 0.261, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 286, Miss = 71, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 286, Miss = 68, Miss_rate = 0.238, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 590, Miss = 64, Miss_rate = 0.108, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 265, Miss = 60, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 317, Miss = 72, Miss_rate = 0.227, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 281, Miss = 73, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 302, Miss = 72, Miss_rate = 0.238, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 307, Miss = 65, Miss_rate = 0.212, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 292, Miss = 64, Miss_rate = 0.219, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 9623
L2_total_cache_misses = 2223
L2_total_cache_miss_rate = 0.2310
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5356
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9623
icnt_total_pkts_simt_to_mem=9623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9623
Req_Network_cycles = 78256
Req_Network_injected_packets_per_cycle =       0.1230 
Req_Network_conflicts_per_cycle =       0.0179
Req_Network_conflicts_per_cycle_util =       0.2875
Req_Bank_Level_Parallism =       1.9703
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0072
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0038

Reply_Network_injected_packets_num = 9623
Reply_Network_cycles = 78256
Reply_Network_injected_packets_per_cycle =        0.1230
Reply_Network_conflicts_per_cycle =        0.0190
Reply_Network_conflicts_per_cycle_util =       0.2997
Reply_Bank_Level_Parallism =       1.9370
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0032
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 33727 (inst/sec)
gpgpu_simulation_rate = 5589 (cycle/sec)
gpgpu_silicon_slowdown = 214707x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 14099
gpu_sim_insn = 248289
gpu_ipc =      17.6104
gpu_tot_sim_cycle = 92355
gpu_tot_sim_insn = 720472
gpu_tot_ipc =       7.8011
gpu_tot_issued_cta = 72
gpu_occupancy = 26.9686% 
gpu_tot_occupancy = 18.0615% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9779
partiton_level_parallism_total  =       0.2535
partiton_level_parallism_util =       2.6519
partiton_level_parallism_util_total  =       2.3217
L2_BW  =      37.5502 GB/Sec
L2_BW_total  =       9.7336 GB/Sec
gpu_total_sim_rate=40026

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 279, Miss_rate = 0.489, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 178, Miss_rate = 0.488, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 64, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 544, Miss_rate = 0.336, Pending_hits = 10, Reservation_fails = 4
	L1D_cache_core[11]: Access = 2064, Miss = 624, Miss_rate = 0.302, Pending_hits = 14, Reservation_fails = 17
	L1D_cache_core[12]: Access = 1606, Miss = 536, Miss_rate = 0.334, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 16, Reservation_fails = 6
	L1D_cache_core[14]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 582, Miss_rate = 0.317, Pending_hits = 12, Reservation_fails = 22
	L1D_cache_core[16]: Access = 1549, Miss = 529, Miss_rate = 0.342, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 661, Miss_rate = 0.301, Pending_hits = 14, Reservation_fails = 22
	L1D_cache_core[18]: Access = 169, Miss = 101, Miss_rate = 0.598, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 94, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 115, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 109, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1034, Miss_rate = 0.187, Pending_hits = 80, Reservation_fails = 345
	L1D_cache_core[27]: Access = 5089, Miss = 1019, Miss_rate = 0.200, Pending_hits = 68, Reservation_fails = 391
	L1D_cache_core[28]: Access = 5582, Miss = 1063, Miss_rate = 0.190, Pending_hits = 77, Reservation_fails = 358
	L1D_cache_core[29]: Access = 4856, Miss = 985, Miss_rate = 0.203, Pending_hits = 77, Reservation_fails = 314
	L1D_cache_core[30]: Access = 5031, Miss = 1020, Miss_rate = 0.203, Pending_hits = 71, Reservation_fails = 368
	L1D_cache_core[31]: Access = 5058, Miss = 997, Miss_rate = 0.197, Pending_hits = 68, Reservation_fails = 285
	L1D_cache_core[32]: Access = 4856, Miss = 1049, Miss_rate = 0.216, Pending_hits = 72, Reservation_fails = 247
	L1D_cache_core[33]: Access = 5245, Miss = 1167, Miss_rate = 0.222, Pending_hits = 93, Reservation_fails = 286
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 59766
	L1D_total_cache_misses = 15230
	L1D_total_cache_miss_rate = 0.2548
	L1D_total_cache_pending_hits = 719
	L1D_total_cache_reservation_fails = 2665
	L1D_cache_data_port_util = 0.148
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 687
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2388
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 277
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 3112832
gpgpu_n_tot_w_icount = 97276
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8168
gpgpu_n_mem_write_global = 15242
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 86186
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19449	W0_Idle:348046	W0_Scoreboard:723827	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1920	W11:1576	W12:1964	W13:1422	W14:1024	W15:504	W16:142	W17:219	W18:83	W19:34	W20:42	W21:28	W22:34	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:12565
single_issue_nums: WS0:25665	WS1:23871	WS2:23987	WS3:23753	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65344 {8:8168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609680 {40:15242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 326720 {40:8168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121936 {8:15242,}
maxmflatency = 744 
max_icnt2mem_latency = 145 
maxmrqlatency = 24 
max_icnt2sh_latency = 32 
averagemflatency = 311 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:3853 	98 	56 	65 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18419 	833 	4158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21816 	1486 	108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20413 	2441 	482 	73 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	47 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5431      5442      6130      6140      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5426      5438      6123      6125      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5427      5427      6132      6147      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5445      5435      6148      6133      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5426      6142      6146      6148      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5427      5439      6156      6141      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5427      6173      6136      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5446      5438      6150      6142      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5435      6173      6143      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5441      5424      9666      6157      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5439      5439      6135      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5434      5433      6144      6154      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5443      6130      6125      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5438      5443      6153      6153      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5437      6145      6126      6154      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5441      5442      6181      6169      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4147/96 = 43.197918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        732       727       688       679      5441      5403    none      none      none      none      none      none      none      none      none      none  
dram[1]:        698       700       689       682      5429      5461    none      none      none      none      none      none      none      none      none      none  
dram[2]:        735       737       685       677      5610      5572    none      none      none      none      none      none      none      none      none      none  
dram[3]:        725       723       680       668      5757      5569    none      none      none      none      none      none      none      none      none      none  
dram[4]:        718       712       682       675      5493      5619    none      none      none      none      none      none      none      none      none      none  
dram[5]:        717       705       681       689      5764      5408    none      none      none      none      none      none      none      none      none      none  
dram[6]:        699       709       696       691      5549      5327    none      none      none      none      none      none      none      none      none      none  
dram[7]:        726       720       675       689      5473      5522    none      none      none      none      none      none      none      none      none      none  
dram[8]:        702       719       667       678      5279      5545    none      none      none      none      none      none      none      none      none      none  
dram[9]:        698       720       653       671      5228      5740    none      none      none      none      none      none      none      none      none      none  
dram[10]:        701       703       677       699      5251      5645    none      none      none      none      none      none      none      none      none      none  
dram[11]:        723       721       663       705      5569      5424    none      none      none      none      none      none      none      none      none      none  
dram[12]:        718       708       672       687      8080      5947    none      none      none      none      none      none      none      none      none      none  
dram[13]:        720       700       680       682      5437      5546    none      none      none      none      none      none      none      none      none      none  
dram[14]:        712       711       673       676      5676      5475    none      none      none      none      none      none      none      none      none      none  
dram[15]:        682       710       672       689      5390      5935    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       712       727       726       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        711       717       720       720       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        726       719       725       721       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        717       711       744       724       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        731       713       721       728       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        719       717       728       721       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        726       728       718       725       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        725       725       723       722       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        721       716       726       721       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        727       726       732       723       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        736       734       719       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        728       731       724       729       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        722       724       726       725       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        714       722       732       726       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        716       720       732       700       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        719       719       703       701       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538809 n_nop=538532 n_act=6 n_pre=0 n_ref_event=0 n_req=271 n_rd=271 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000503
n_activity=11600 dram_eff=0.02336
bk0: 49a 538546i bk1: 54a 538541i bk2: 56a 538593i bk3: 56a 538618i bk4: 28a 538631i bk5: 28a 538581i bk6: 0a 538809i bk7: 0a 538809i bk8: 0a 538809i bk9: 0a 538809i bk10: 0a 538809i bk11: 0a 538809i bk12: 0a 538809i bk13: 0a 538809i bk14: 0a 538809i bk15: 0a 538809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977860
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.158537
Bank_Level_Parallism_Col = 1.157554
Bank_Level_Parallism_Ready = 1.003690
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157554 

BW Util details:
bwutil = 0.000503 
total_CMD = 538809 
util_bw = 271 
Wasted_Col = 1123 
Wasted_Row = 0 
Idle = 537415 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 727 
rwq = 0 
CCDLc_limit_alone = 727 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538809 
n_nop = 538532 
Read = 271 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 271 
total_req = 271 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 271 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000503 
Either_Row_CoL_Bus_Util = 0.000514 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0014198
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538809 n_nop=538545 n_act=6 n_pre=0 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004788
n_activity=10499 dram_eff=0.02457
bk0: 54a 538596i bk1: 52a 538552i bk2: 51a 538602i bk3: 45a 538524i bk4: 28a 538602i bk5: 28a 538570i bk6: 0a 538809i bk7: 0a 538809i bk8: 0a 538809i bk9: 0a 538809i bk10: 0a 538809i bk11: 0a 538809i bk12: 0a 538809i bk13: 0a 538809i bk14: 0a 538809i bk15: 0a 538809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.172414
Bank_Level_Parallism_Col = 1.159492
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159492 

BW Util details:
bwutil = 0.000479 
total_CMD = 538809 
util_bw = 258 
Wasted_Col = 1163 
Wasted_Row = 0 
Idle = 537388 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 772 
rwq = 0 
CCDLc_limit_alone = 772 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538809 
n_nop = 538545 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 258 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000479 
Either_Row_CoL_Bus_Util = 0.000490 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00167592
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538809 n_nop=538553 n_act=6 n_pre=0 n_ref_event=0 n_req=250 n_rd=250 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000464
n_activity=10030 dram_eff=0.02493
bk0: 53a 538604i bk1: 49a 538464i bk2: 49a 538627i bk3: 43a 538626i bk4: 28a 538594i bk5: 28a 538609i bk6: 0a 538809i bk7: 0a 538809i bk8: 0a 538809i bk9: 0a 538809i bk10: 0a 538809i bk11: 0a 538809i bk12: 0a 538809i bk13: 0a 538809i bk14: 0a 538809i bk15: 0a 538809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976000
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134243
Bank_Level_Parallism_Col = 1.133189
Bank_Level_Parallism_Ready = 1.004000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133189 

BW Util details:
bwutil = 0.000464 
total_CMD = 538809 
util_bw = 250 
Wasted_Col = 1143 
Wasted_Row = 0 
Idle = 537416 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 707 
rwq = 0 
CCDLc_limit_alone = 707 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538809 
n_nop = 538553 
Read = 250 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 250 
total_req = 250 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 250 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000464 
Either_Row_CoL_Bus_Util = 0.000475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00172232
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538809 n_nop=538542 n_act=6 n_pre=0 n_ref_event=0 n_req=261 n_rd=261 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004844
n_activity=9873 dram_eff=0.02644
bk0: 53a 538428i bk1: 58a 538517i bk2: 44a 538660i bk3: 50a 538572i bk4: 28a 538543i bk5: 28a 538566i bk6: 0a 538809i bk7: 0a 538809i bk8: 0a 538809i bk9: 0a 538809i bk10: 0a 538809i bk11: 0a 538809i bk12: 0a 538809i bk13: 0a 538809i bk14: 0a 538809i bk15: 0a 538809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977012
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200131
Bank_Level_Parallism_Col = 1.199342
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.199342 

BW Util details:
bwutil = 0.000484 
total_CMD = 538809 
util_bw = 261 
Wasted_Col = 1263 
Wasted_Row = 0 
Idle = 537285 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 941 
rwq = 0 
CCDLc_limit_alone = 941 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538809 
n_nop = 538542 
Read = 261 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 261 
total_req = 261 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 261 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000484 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00233478
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538809 n_nop=538536 n_act=6 n_pre=0 n_ref_event=0 n_req=267 n_rd=267 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004955
n_activity=10647 dram_eff=0.02508
bk0: 57a 538541i bk1: 58a 538577i bk2: 47a 538632i bk3: 49a 538545i bk4: 28a 538594i bk5: 28a 538589i bk6: 0a 538809i bk7: 0a 538809i bk8: 0a 538809i bk9: 0a 538809i bk10: 0a 538809i bk11: 0a 538809i bk12: 0a 538809i bk13: 0a 538809i bk14: 0a 538809i bk15: 0a 538809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217939
Bank_Level_Parallism_Col = 1.203717
Bank_Level_Parallism_Ready = 1.003745
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203717 

BW Util details:
bwutil = 0.000496 
total_CMD = 538809 
util_bw = 267 
Wasted_Col = 1082 
Wasted_Row = 0 
Idle = 537460 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 725 
rwq = 0 
CCDLc_limit_alone = 725 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538809 
n_nop = 538536 
Read = 267 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 267 
total_req = 267 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 267 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000496 
Either_Row_CoL_Bus_Util = 0.000507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00125647
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538809 n_nop=538544 n_act=6 n_pre=0 n_ref_event=0 n_req=259 n_rd=259 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004807
n_activity=10808 dram_eff=0.02396
bk0: 50a 538576i bk1: 56a 538505i bk2: 50a 538618i bk3: 47a 538585i bk4: 28a 538603i bk5: 28a 538589i bk6: 0a 538809i bk7: 0a 538809i bk8: 0a 538809i bk9: 0a 538809i bk10: 0a 538809i bk11: 0a 538809i bk12: 0a 538809i bk13: 0a 538809i bk14: 0a 538809i bk15: 0a 538809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976834
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.139179
Bank_Level_Parallism_Col = 1.138172
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.138172 

BW Util details:
bwutil = 0.000481 
total_CMD = 538809 
util_bw = 259 
Wasted_Col = 1178 
Wasted_Row = 0 
Idle = 537372 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 751 
rwq = 0 
CCDLc_limit_alone = 751 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538809 
n_nop = 538544 
Read = 259 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 259 
total_req = 259 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 259 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000481 
Either_Row_CoL_Bus_Util = 0.000492 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00142537
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538809 n_nop=538543 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004825
n_activity=10264 dram_eff=0.02533
bk0: 56a 538505i bk1: 53a 538579i bk2: 52a 538557i bk3: 43a 538647i bk4: 28a 538615i bk5: 28a 538574i bk6: 0a 538809i bk7: 0a 538809i bk8: 0a 538809i bk9: 0a 538809i bk10: 0a 538809i bk11: 0a 538809i bk12: 0a 538809i bk13: 0a 538809i bk14: 0a 538809i bk15: 0a 538809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128187
Bank_Level_Parallism_Col = 1.127939
Bank_Level_Parallism_Ready = 1.003846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127939 

BW Util details:
bwutil = 0.000483 
total_CMD = 538809 
util_bw = 260 
Wasted_Col = 1191 
Wasted_Row = 0 
Idle = 537358 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538809 
n_nop = 538543 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000483 
Either_Row_CoL_Bus_Util = 0.000494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00197101
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538809 n_nop=538543 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004825
n_activity=10303 dram_eff=0.02524
bk0: 57a 538473i bk1: 56a 538441i bk2: 42a 538576i bk3: 49a 538632i bk4: 28a 538605i bk5: 28a 538585i bk6: 0a 538809i bk7: 0a 538809i bk8: 0a 538809i bk9: 0a 538809i bk10: 0a 538809i bk11: 0a 538809i bk12: 0a 538809i bk13: 0a 538809i bk14: 0a 538809i bk15: 0a 538809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.339777
Bank_Level_Parallism_Col = 1.338301
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.338301 

BW Util details:
bwutil = 0.000483 
total_CMD = 538809 
util_bw = 260 
Wasted_Col = 1085 
Wasted_Row = 0 
Idle = 537464 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 904 
rwq = 0 
CCDLc_limit_alone = 904 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538809 
n_nop = 538543 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000483 
Either_Row_CoL_Bus_Util = 0.000494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00259647
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538809 n_nop=538549 n_act=6 n_pre=0 n_ref_event=0 n_req=254 n_rd=254 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004714
n_activity=9960 dram_eff=0.0255
bk0: 52a 538580i bk1: 56a 538591i bk2: 46a 538617i bk3: 44a 538628i bk4: 28a 538612i bk5: 28a 538546i bk6: 0a 538809i bk7: 0a 538809i bk8: 0a 538809i bk9: 0a 538809i bk10: 0a 538809i bk11: 0a 538809i bk12: 0a 538809i bk13: 0a 538809i bk14: 0a 538809i bk15: 0a 538809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976378
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145631
Bank_Level_Parallism_Col = 1.145427
Bank_Level_Parallism_Ready = 1.007874
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145427 

BW Util details:
bwutil = 0.000471 
total_CMD = 538809 
util_bw = 254 
Wasted_Col = 1085 
Wasted_Row = 0 
Idle = 537470 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 657 
rwq = 0 
CCDLc_limit_alone = 657 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538809 
n_nop = 538549 
Read = 254 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 254 
total_req = 254 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 254 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000471 
Either_Row_CoL_Bus_Util = 0.000483 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00165736
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538809 n_nop=538547 n_act=6 n_pre=0 n_ref_event=0 n_req=257 n_rd=257 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000477
n_activity=10277 dram_eff=0.02501
bk0: 52a 538549i bk1: 54a 538562i bk2: 46a 538617i bk3: 49a 538537i bk4: 28a 538613i bk5: 28a 538586i bk6: 0a 538809i bk7: 0a 538809i bk8: 0a 538809i bk9: 0a 538809i bk10: 0a 538809i bk11: 0a 538809i bk12: 0a 538809i bk13: 0a 538809i bk14: 0a 538809i bk15: 0a 538809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976654
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173913
Bank_Level_Parallism_Col = 1.172981
Bank_Level_Parallism_Ready = 1.003891
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.172981 

BW Util details:
bwutil = 0.000477 
total_CMD = 538809 
util_bw = 257 
Wasted_Col = 1146 
Wasted_Row = 0 
Idle = 537406 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 771 
rwq = 0 
CCDLc_limit_alone = 771 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538809 
n_nop = 538547 
Read = 257 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 257 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000477 
Either_Row_CoL_Bus_Util = 0.000486 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.003817 
queue_avg = 0.001617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00161653
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538809 n_nop=538539 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00049
n_activity=10852 dram_eff=0.02433
bk0: 55a 538517i bk1: 56a 538549i bk2: 47a 538622i bk3: 50a 538611i bk4: 28a 538587i bk5: 28a 538609i bk6: 0a 538809i bk7: 0a 538809i bk8: 0a 538809i bk9: 0a 538809i bk10: 0a 538809i bk11: 0a 538809i bk12: 0a 538809i bk13: 0a 538809i bk14: 0a 538809i bk15: 0a 538809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.172688
Bank_Level_Parallism_Col = 1.172589
Bank_Level_Parallism_Ready = 1.003788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.172589 

BW Util details:
bwutil = 0.000490 
total_CMD = 538809 
util_bw = 264 
Wasted_Col = 1120 
Wasted_Row = 0 
Idle = 537425 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 732 
rwq = 0 
CCDLc_limit_alone = 732 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538809 
n_nop = 538539 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0017019
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538809 n_nop=538543 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004825
n_activity=9290 dram_eff=0.02799
bk0: 57a 538442i bk1: 54a 538500i bk2: 45a 538579i bk3: 48a 538511i bk4: 28a 538526i bk5: 28a 538560i bk6: 0a 538809i bk7: 0a 538809i bk8: 0a 538809i bk9: 0a 538809i bk10: 0a 538809i bk11: 0a 538809i bk12: 0a 538809i bk13: 0a 538809i bk14: 0a 538809i bk15: 0a 538809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.214112
Bank_Level_Parallism_Col = 1.213415
Bank_Level_Parallism_Ready = 1.007692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.213415 

BW Util details:
bwutil = 0.000483 
total_CMD = 538809 
util_bw = 260 
Wasted_Col = 1384 
Wasted_Row = 0 
Idle = 537165 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1087 
rwq = 0 
CCDLc_limit_alone = 1087 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538809 
n_nop = 538543 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000483 
Either_Row_CoL_Bus_Util = 0.000494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00230694
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538809 n_nop=538545 n_act=6 n_pre=0 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004788
n_activity=10148 dram_eff=0.02542
bk0: 52a 538582i bk1: 52a 538554i bk2: 46a 538599i bk3: 53a 538567i bk4: 28a 538634i bk5: 27a 538628i bk6: 0a 538809i bk7: 0a 538809i bk8: 0a 538809i bk9: 0a 538809i bk10: 0a 538809i bk11: 0a 538809i bk12: 0a 538809i bk13: 0a 538809i bk14: 0a 538809i bk15: 0a 538809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205608
Bank_Level_Parallism_Col = 1.204687
Bank_Level_Parallism_Ready = 1.007752
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.204687 

BW Util details:
bwutil = 0.000479 
total_CMD = 538809 
util_bw = 258 
Wasted_Col = 1026 
Wasted_Row = 0 
Idle = 537525 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 667 
rwq = 0 
CCDLc_limit_alone = 667 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538809 
n_nop = 538545 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 258 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000479 
Either_Row_CoL_Bus_Util = 0.000490 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00155343
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538809 n_nop=538540 n_act=6 n_pre=0 n_ref_event=0 n_req=263 n_rd=263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004881
n_activity=9824 dram_eff=0.02677
bk0: 54a 538506i bk1: 57a 538563i bk2: 48a 538580i bk3: 49a 538588i bk4: 27a 538585i bk5: 28a 538565i bk6: 0a 538809i bk7: 0a 538809i bk8: 0a 538809i bk9: 0a 538809i bk10: 0a 538809i bk11: 0a 538809i bk12: 0a 538809i bk13: 0a 538809i bk14: 0a 538809i bk15: 0a 538809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977186
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.176071
Bank_Level_Parallism_Col = 1.175187
Bank_Level_Parallism_Ready = 1.003802
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175187 

BW Util details:
bwutil = 0.000488 
total_CMD = 538809 
util_bw = 263 
Wasted_Col = 1208 
Wasted_Row = 0 
Idle = 537338 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 843 
rwq = 0 
CCDLc_limit_alone = 843 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538809 
n_nop = 538540 
Read = 263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 263 
total_req = 263 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 263 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00147733
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538809 n_nop=538546 n_act=6 n_pre=0 n_ref_event=0 n_req=257 n_rd=257 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000477
n_activity=10480 dram_eff=0.02452
bk0: 56a 538494i bk1: 56a 538502i bk2: 47a 538420i bk3: 43a 538630i bk4: 27a 538622i bk5: 28a 538608i bk6: 0a 538809i bk7: 0a 538809i bk8: 0a 538809i bk9: 0a 538809i bk10: 0a 538809i bk11: 0a 538809i bk12: 0a 538809i bk13: 0a 538809i bk14: 0a 538809i bk15: 0a 538809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976654
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160658
Bank_Level_Parallism_Col = 1.160533
Bank_Level_Parallism_Ready = 1.003891
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.160533 

BW Util details:
bwutil = 0.000477 
total_CMD = 538809 
util_bw = 257 
Wasted_Col = 1324 
Wasted_Row = 0 
Idle = 537228 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 942 
rwq = 0 
CCDLc_limit_alone = 942 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538809 
n_nop = 538546 
Read = 257 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 257 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000477 
Either_Row_CoL_Bus_Util = 0.000488 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00228838
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=538809 n_nop=538555 n_act=6 n_pre=0 n_ref_event=0 n_req=248 n_rd=248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004603
n_activity=10283 dram_eff=0.02412
bk0: 51a 538626i bk1: 54a 538515i bk2: 45a 538557i bk3: 42a 538567i bk4: 28a 538584i bk5: 28a 538539i bk6: 0a 538809i bk7: 0a 538809i bk8: 0a 538809i bk9: 0a 538809i bk10: 0a 538809i bk11: 0a 538809i bk12: 0a 538809i bk13: 0a 538809i bk14: 0a 538809i bk15: 0a 538809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975806
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208745
Bank_Level_Parallism_Col = 1.191655
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191655 

BW Util details:
bwutil = 0.000460 
total_CMD = 538809 
util_bw = 248 
Wasted_Col = 1170 
Wasted_Row = 0 
Idle = 537391 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 814 
rwq = 0 
CCDLc_limit_alone = 814 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 538809 
n_nop = 538555 
Read = 248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 248 
total_req = 248 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 248 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000460 
Either_Row_CoL_Bus_Util = 0.000471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00297137

========= L2 cache stats =========
L2_cache_bank[0]: Access = 759, Miss = 158, Miss_rate = 0.208, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 691, Miss = 145, Miss_rate = 0.210, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 711, Miss = 140, Miss_rate = 0.197, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 718, Miss = 150, Miss_rate = 0.209, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 732, Miss = 144, Miss_rate = 0.197, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 729, Miss = 140, Miss_rate = 0.192, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 751, Miss = 146, Miss_rate = 0.194, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 732, Miss = 148, Miss_rate = 0.202, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 707, Miss = 149, Miss_rate = 0.211, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 758, Miss = 151, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 751, Miss = 148, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 144, Miss_rate = 0.201, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 735, Miss = 152, Miss_rate = 0.207, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 695, Miss = 140, Miss_rate = 0.201, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 733, Miss = 143, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 149, Miss_rate = 0.208, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 693, Miss = 142, Miss_rate = 0.205, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 720, Miss = 144, Miss_rate = 0.200, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 725, Miss = 145, Miss_rate = 0.200, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 699, Miss = 144, Miss_rate = 0.206, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 719, Miss = 155, Miss_rate = 0.216, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 712, Miss = 141, Miss_rate = 0.198, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 714, Miss = 143, Miss_rate = 0.200, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 731, Miss = 150, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 721, Miss = 148, Miss_rate = 0.205, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1021, Miss = 143, Miss_rate = 0.140, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 694, Miss = 145, Miss_rate = 0.209, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 729, Miss = 151, Miss_rate = 0.207, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 713, Miss = 144, Miss_rate = 0.202, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 720, Miss = 146, Miss_rate = 0.203, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 734, Miss = 143, Miss_rate = 0.195, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 729, Miss = 138, Miss_rate = 0.189, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 23410
L2_total_cache_misses = 4669
L2_total_cache_miss_rate = 0.1994
L2_total_cache_pending_hits = 86
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4003
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 68
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=23410
icnt_total_pkts_simt_to_mem=23410
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23410
Req_Network_cycles = 92355
Req_Network_injected_packets_per_cycle =       0.2535 
Req_Network_conflicts_per_cycle =       0.0232
Req_Network_conflicts_per_cycle_util =       0.2128
Req_Bank_Level_Parallism =       2.3217
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0072
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0079

Reply_Network_injected_packets_num = 23410
Reply_Network_cycles = 92355
Reply_Network_injected_packets_per_cycle =        0.2535
Reply_Network_conflicts_per_cycle =        0.0975
Reply_Network_conflicts_per_cycle_util =       0.8600
Reply_Bank_Level_Parallism =       2.2348
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0048
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0067
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 40026 (inst/sec)
gpgpu_simulation_rate = 5130 (cycle/sec)
gpgpu_silicon_slowdown = 233918x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 5227
gpu_sim_insn = 76900
gpu_ipc =      14.7121
gpu_tot_sim_cycle = 97582
gpu_tot_sim_insn = 797372
gpu_tot_ipc =       8.1713
gpu_tot_issued_cta = 80
gpu_occupancy = 30.9744% 
gpu_tot_occupancy = 18.3047% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1224
partiton_level_parallism_total  =       0.2465
partiton_level_parallism_util =       3.4225
partiton_level_parallism_util_total  =       2.3418
L2_BW  =       4.7017 GB/Sec
L2_BW_total  =       9.4640 GB/Sec
gpu_total_sim_rate=41966

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 328, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 227, Miss_rate = 0.510, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 64, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 544, Miss_rate = 0.336, Pending_hits = 10, Reservation_fails = 4
	L1D_cache_core[11]: Access = 2064, Miss = 624, Miss_rate = 0.302, Pending_hits = 14, Reservation_fails = 17
	L1D_cache_core[12]: Access = 1606, Miss = 536, Miss_rate = 0.334, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 16, Reservation_fails = 6
	L1D_cache_core[14]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 582, Miss_rate = 0.317, Pending_hits = 12, Reservation_fails = 22
	L1D_cache_core[16]: Access = 1549, Miss = 529, Miss_rate = 0.342, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 661, Miss_rate = 0.301, Pending_hits = 14, Reservation_fails = 22
	L1D_cache_core[18]: Access = 169, Miss = 101, Miss_rate = 0.598, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 94, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 115, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 109, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1034, Miss_rate = 0.187, Pending_hits = 80, Reservation_fails = 345
	L1D_cache_core[27]: Access = 5089, Miss = 1019, Miss_rate = 0.200, Pending_hits = 68, Reservation_fails = 391
	L1D_cache_core[28]: Access = 5582, Miss = 1063, Miss_rate = 0.190, Pending_hits = 77, Reservation_fails = 358
	L1D_cache_core[29]: Access = 4856, Miss = 985, Miss_rate = 0.203, Pending_hits = 77, Reservation_fails = 314
	L1D_cache_core[30]: Access = 5031, Miss = 1020, Miss_rate = 0.203, Pending_hits = 71, Reservation_fails = 368
	L1D_cache_core[31]: Access = 5058, Miss = 997, Miss_rate = 0.197, Pending_hits = 68, Reservation_fails = 285
	L1D_cache_core[32]: Access = 4856, Miss = 1049, Miss_rate = 0.216, Pending_hits = 72, Reservation_fails = 247
	L1D_cache_core[33]: Access = 5245, Miss = 1167, Miss_rate = 0.222, Pending_hits = 93, Reservation_fails = 286
	L1D_cache_core[34]: Access = 405, Miss = 204, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 232, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 259, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 153, Miss_rate = 0.526, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 60406
	L1D_total_cache_misses = 15622
	L1D_total_cache_miss_rate = 0.2586
	L1D_total_cache_pending_hits = 719
	L1D_total_cache_reservation_fails = 2665
	L1D_cache_data_port_util = 0.146
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 687
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2388
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 277
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 3227520
gpgpu_n_tot_w_icount = 100860
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8296
gpgpu_n_mem_write_global = 15754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21404	W0_Idle:357650	W0_Scoreboard:731548	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1952	W11:1668	W12:2163	W13:1563	W14:1291	W15:737	W16:430	W17:578	W18:280	W19:133	W20:115	W21:64	W22:66	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:13973
single_issue_nums: WS0:26561	WS1:24767	WS2:24883	WS3:24649	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66368 {8:8296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 630160 {40:15754,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331840 {40:8296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126032 {8:15754,}
maxmflatency = 744 
max_icnt2mem_latency = 145 
maxmrqlatency = 24 
max_icnt2sh_latency = 32 
averagemflatency = 310 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:3853 	98 	56 	65 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18877 	1015 	4158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	22279 	1663 	108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20958 	2533 	485 	73 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	47 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5431      5442      6130      6140      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5426      5438      6123      6125      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5427      5427      6132      6147      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5445      5435      6148      6133      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5426      6142      6146      6148      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5427      5439      6156      6141      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5427      6173      6136      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5446      5438      6150      6142      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5435      6173      6143      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5441      5424      9666      6157      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5439      5439      6135      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5434      5433      6144      6154      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5443      6130      6125      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5438      5443      6153      6153      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5437      6145      6126      6154      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5441      5442      6181      6169      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4147/96 = 43.197918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        732       727       688       679      5580      5547    none      none      none      none      none      none      none      none      none      none  
dram[1]:        698       700       689       682      5566      5598    none      none      none      none      none      none      none      none      none      none  
dram[2]:        735       737       685       677      5748      5717    none      none      none      none      none      none      none      none      none      none  
dram[3]:        725       723       680       668      5894      5706    none      none      none      none      none      none      none      none      none      none  
dram[4]:        718       712       682       675      5632      5762    none      none      none      none      none      none      none      none      none      none  
dram[5]:        717       705       681       689      5906      5544    none      none      none      none      none      none      none      none      none      none  
dram[6]:        699       709       696       691      5687      5471    none      none      none      none      none      none      none      none      none      none  
dram[7]:        726       720       675       689      5617      5658    none      none      none      none      none      none      none      none      none      none  
dram[8]:        702       719       667       678      5423      5682    none      none      none      none      none      none      none      none      none      none  
dram[9]:        698       720       653       671      5366      5883    none      none      none      none      none      none      none      none      none      none  
dram[10]:        701       703       677       699      5393      5783    none      none      none      none      none      none      none      none      none      none  
dram[11]:        723       721       663       705      5708      5567    none      none      none      none      none      none      none      none      none      none  
dram[12]:        718       708       672       687      9407      6095    none      none      none      none      none      none      none      none      none      none  
dram[13]:        720       700       680       682      5580      5685    none      none      none      none      none      none      none      none      none      none  
dram[14]:        712       711       673       676      5825      5620    none      none      none      none      none      none      none      none      none      none  
dram[15]:        682       710       672       689      5527      6075    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       712       727       726       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        711       717       720       720       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        726       719       725       721       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        717       711       744       724       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        731       713       721       728       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        719       717       728       721       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        726       728       718       725       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        725       725       723       722       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        721       716       726       721       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        727       726       732       723       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        736       734       719       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        728       731       724       729       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        722       724       726       725       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        714       722       732       726       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        716       720       732       700       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        719       719       703       701       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=569304 n_nop=569027 n_act=6 n_pre=0 n_ref_event=0 n_req=271 n_rd=271 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000476
n_activity=11600 dram_eff=0.02336
bk0: 49a 569041i bk1: 54a 569036i bk2: 56a 569088i bk3: 56a 569113i bk4: 28a 569126i bk5: 28a 569076i bk6: 0a 569304i bk7: 0a 569304i bk8: 0a 569304i bk9: 0a 569304i bk10: 0a 569304i bk11: 0a 569304i bk12: 0a 569304i bk13: 0a 569304i bk14: 0a 569304i bk15: 0a 569304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977860
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.158537
Bank_Level_Parallism_Col = 1.157554
Bank_Level_Parallism_Ready = 1.003690
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157554 

BW Util details:
bwutil = 0.000476 
total_CMD = 569304 
util_bw = 271 
Wasted_Col = 1123 
Wasted_Row = 0 
Idle = 567910 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 727 
rwq = 0 
CCDLc_limit_alone = 727 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 569304 
n_nop = 569027 
Read = 271 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 271 
total_req = 271 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 271 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00134375
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=569304 n_nop=569040 n_act=6 n_pre=0 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004532
n_activity=10499 dram_eff=0.02457
bk0: 54a 569091i bk1: 52a 569047i bk2: 51a 569097i bk3: 45a 569019i bk4: 28a 569097i bk5: 28a 569065i bk6: 0a 569304i bk7: 0a 569304i bk8: 0a 569304i bk9: 0a 569304i bk10: 0a 569304i bk11: 0a 569304i bk12: 0a 569304i bk13: 0a 569304i bk14: 0a 569304i bk15: 0a 569304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.172414
Bank_Level_Parallism_Col = 1.159492
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159492 

BW Util details:
bwutil = 0.000453 
total_CMD = 569304 
util_bw = 258 
Wasted_Col = 1163 
Wasted_Row = 0 
Idle = 567883 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 772 
rwq = 0 
CCDLc_limit_alone = 772 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 569304 
n_nop = 569040 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 258 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00158615
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=569304 n_nop=569048 n_act=6 n_pre=0 n_ref_event=0 n_req=250 n_rd=250 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004391
n_activity=10030 dram_eff=0.02493
bk0: 53a 569099i bk1: 49a 568959i bk2: 49a 569122i bk3: 43a 569121i bk4: 28a 569089i bk5: 28a 569104i bk6: 0a 569304i bk7: 0a 569304i bk8: 0a 569304i bk9: 0a 569304i bk10: 0a 569304i bk11: 0a 569304i bk12: 0a 569304i bk13: 0a 569304i bk14: 0a 569304i bk15: 0a 569304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976000
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134243
Bank_Level_Parallism_Col = 1.133189
Bank_Level_Parallism_Ready = 1.004000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133189 

BW Util details:
bwutil = 0.000439 
total_CMD = 569304 
util_bw = 250 
Wasted_Col = 1143 
Wasted_Row = 0 
Idle = 567911 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 707 
rwq = 0 
CCDLc_limit_alone = 707 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 569304 
n_nop = 569048 
Read = 250 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 250 
total_req = 250 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 250 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000439 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00163006
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=569304 n_nop=569037 n_act=6 n_pre=0 n_ref_event=0 n_req=261 n_rd=261 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004585
n_activity=9873 dram_eff=0.02644
bk0: 53a 568923i bk1: 58a 569012i bk2: 44a 569155i bk3: 50a 569067i bk4: 28a 569038i bk5: 28a 569061i bk6: 0a 569304i bk7: 0a 569304i bk8: 0a 569304i bk9: 0a 569304i bk10: 0a 569304i bk11: 0a 569304i bk12: 0a 569304i bk13: 0a 569304i bk14: 0a 569304i bk15: 0a 569304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977012
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200131
Bank_Level_Parallism_Col = 1.199342
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.199342 

BW Util details:
bwutil = 0.000458 
total_CMD = 569304 
util_bw = 261 
Wasted_Col = 1263 
Wasted_Row = 0 
Idle = 567780 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 941 
rwq = 0 
CCDLc_limit_alone = 941 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 569304 
n_nop = 569037 
Read = 261 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 261 
total_req = 261 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 261 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000458 
Either_Row_CoL_Bus_Util = 0.000469 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00220972
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=569304 n_nop=569031 n_act=6 n_pre=0 n_ref_event=0 n_req=267 n_rd=267 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000469
n_activity=10647 dram_eff=0.02508
bk0: 57a 569036i bk1: 58a 569072i bk2: 47a 569127i bk3: 49a 569040i bk4: 28a 569089i bk5: 28a 569084i bk6: 0a 569304i bk7: 0a 569304i bk8: 0a 569304i bk9: 0a 569304i bk10: 0a 569304i bk11: 0a 569304i bk12: 0a 569304i bk13: 0a 569304i bk14: 0a 569304i bk15: 0a 569304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217939
Bank_Level_Parallism_Col = 1.203717
Bank_Level_Parallism_Ready = 1.003745
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203717 

BW Util details:
bwutil = 0.000469 
total_CMD = 569304 
util_bw = 267 
Wasted_Col = 1082 
Wasted_Row = 0 
Idle = 567955 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 725 
rwq = 0 
CCDLc_limit_alone = 725 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 569304 
n_nop = 569031 
Read = 267 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 267 
total_req = 267 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 267 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000469 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00118917
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=569304 n_nop=569039 n_act=6 n_pre=0 n_ref_event=0 n_req=259 n_rd=259 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004549
n_activity=10808 dram_eff=0.02396
bk0: 50a 569071i bk1: 56a 569000i bk2: 50a 569113i bk3: 47a 569080i bk4: 28a 569098i bk5: 28a 569084i bk6: 0a 569304i bk7: 0a 569304i bk8: 0a 569304i bk9: 0a 569304i bk10: 0a 569304i bk11: 0a 569304i bk12: 0a 569304i bk13: 0a 569304i bk14: 0a 569304i bk15: 0a 569304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976834
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.139179
Bank_Level_Parallism_Col = 1.138172
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.138172 

BW Util details:
bwutil = 0.000455 
total_CMD = 569304 
util_bw = 259 
Wasted_Col = 1178 
Wasted_Row = 0 
Idle = 567867 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 751 
rwq = 0 
CCDLc_limit_alone = 751 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 569304 
n_nop = 569039 
Read = 259 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 259 
total_req = 259 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 259 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000455 
Either_Row_CoL_Bus_Util = 0.000465 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00134902
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=569304 n_nop=569038 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004567
n_activity=10264 dram_eff=0.02533
bk0: 56a 569000i bk1: 53a 569074i bk2: 52a 569052i bk3: 43a 569142i bk4: 28a 569110i bk5: 28a 569069i bk6: 0a 569304i bk7: 0a 569304i bk8: 0a 569304i bk9: 0a 569304i bk10: 0a 569304i bk11: 0a 569304i bk12: 0a 569304i bk13: 0a 569304i bk14: 0a 569304i bk15: 0a 569304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128187
Bank_Level_Parallism_Col = 1.127939
Bank_Level_Parallism_Ready = 1.003846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127939 

BW Util details:
bwutil = 0.000457 
total_CMD = 569304 
util_bw = 260 
Wasted_Col = 1191 
Wasted_Row = 0 
Idle = 567853 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 569304 
n_nop = 569038 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000457 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00186544
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=569304 n_nop=569038 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004567
n_activity=10303 dram_eff=0.02524
bk0: 57a 568968i bk1: 56a 568936i bk2: 42a 569071i bk3: 49a 569127i bk4: 28a 569100i bk5: 28a 569080i bk6: 0a 569304i bk7: 0a 569304i bk8: 0a 569304i bk9: 0a 569304i bk10: 0a 569304i bk11: 0a 569304i bk12: 0a 569304i bk13: 0a 569304i bk14: 0a 569304i bk15: 0a 569304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.339777
Bank_Level_Parallism_Col = 1.338301
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.338301 

BW Util details:
bwutil = 0.000457 
total_CMD = 569304 
util_bw = 260 
Wasted_Col = 1085 
Wasted_Row = 0 
Idle = 567959 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 904 
rwq = 0 
CCDLc_limit_alone = 904 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 569304 
n_nop = 569038 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000457 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00245739
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=569304 n_nop=569044 n_act=6 n_pre=0 n_ref_event=0 n_req=254 n_rd=254 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004462
n_activity=9960 dram_eff=0.0255
bk0: 52a 569075i bk1: 56a 569086i bk2: 46a 569112i bk3: 44a 569123i bk4: 28a 569107i bk5: 28a 569041i bk6: 0a 569304i bk7: 0a 569304i bk8: 0a 569304i bk9: 0a 569304i bk10: 0a 569304i bk11: 0a 569304i bk12: 0a 569304i bk13: 0a 569304i bk14: 0a 569304i bk15: 0a 569304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976378
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145631
Bank_Level_Parallism_Col = 1.145427
Bank_Level_Parallism_Ready = 1.007874
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145427 

BW Util details:
bwutil = 0.000446 
total_CMD = 569304 
util_bw = 254 
Wasted_Col = 1085 
Wasted_Row = 0 
Idle = 567965 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 657 
rwq = 0 
CCDLc_limit_alone = 657 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 569304 
n_nop = 569044 
Read = 254 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 254 
total_req = 254 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 254 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000446 
Either_Row_CoL_Bus_Util = 0.000457 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00156858
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=569304 n_nop=569042 n_act=6 n_pre=0 n_ref_event=0 n_req=257 n_rd=257 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004514
n_activity=10277 dram_eff=0.02501
bk0: 52a 569044i bk1: 54a 569057i bk2: 46a 569112i bk3: 49a 569032i bk4: 28a 569108i bk5: 28a 569081i bk6: 0a 569304i bk7: 0a 569304i bk8: 0a 569304i bk9: 0a 569304i bk10: 0a 569304i bk11: 0a 569304i bk12: 0a 569304i bk13: 0a 569304i bk14: 0a 569304i bk15: 0a 569304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976654
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173913
Bank_Level_Parallism_Col = 1.172981
Bank_Level_Parallism_Ready = 1.003891
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.172981 

BW Util details:
bwutil = 0.000451 
total_CMD = 569304 
util_bw = 257 
Wasted_Col = 1146 
Wasted_Row = 0 
Idle = 567901 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 771 
rwq = 0 
CCDLc_limit_alone = 771 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 569304 
n_nop = 569042 
Read = 257 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 257 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000451 
Either_Row_CoL_Bus_Util = 0.000460 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.003817 
queue_avg = 0.001530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00152994
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=569304 n_nop=569034 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004637
n_activity=10852 dram_eff=0.02433
bk0: 55a 569012i bk1: 56a 569044i bk2: 47a 569117i bk3: 50a 569106i bk4: 28a 569082i bk5: 28a 569104i bk6: 0a 569304i bk7: 0a 569304i bk8: 0a 569304i bk9: 0a 569304i bk10: 0a 569304i bk11: 0a 569304i bk12: 0a 569304i bk13: 0a 569304i bk14: 0a 569304i bk15: 0a 569304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.172688
Bank_Level_Parallism_Col = 1.172589
Bank_Level_Parallism_Ready = 1.003788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.172589 

BW Util details:
bwutil = 0.000464 
total_CMD = 569304 
util_bw = 264 
Wasted_Col = 1120 
Wasted_Row = 0 
Idle = 567920 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 732 
rwq = 0 
CCDLc_limit_alone = 732 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 569304 
n_nop = 569034 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000464 
Either_Row_CoL_Bus_Util = 0.000474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00161074
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=569304 n_nop=569038 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004567
n_activity=9290 dram_eff=0.02799
bk0: 57a 568937i bk1: 54a 568995i bk2: 45a 569074i bk3: 48a 569006i bk4: 28a 569021i bk5: 28a 569055i bk6: 0a 569304i bk7: 0a 569304i bk8: 0a 569304i bk9: 0a 569304i bk10: 0a 569304i bk11: 0a 569304i bk12: 0a 569304i bk13: 0a 569304i bk14: 0a 569304i bk15: 0a 569304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.214112
Bank_Level_Parallism_Col = 1.213415
Bank_Level_Parallism_Ready = 1.007692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.213415 

BW Util details:
bwutil = 0.000457 
total_CMD = 569304 
util_bw = 260 
Wasted_Col = 1384 
Wasted_Row = 0 
Idle = 567660 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1087 
rwq = 0 
CCDLc_limit_alone = 1087 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 569304 
n_nop = 569038 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000457 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00218337
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=569304 n_nop=569040 n_act=6 n_pre=0 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004532
n_activity=10148 dram_eff=0.02542
bk0: 52a 569077i bk1: 52a 569049i bk2: 46a 569094i bk3: 53a 569062i bk4: 28a 569129i bk5: 27a 569123i bk6: 0a 569304i bk7: 0a 569304i bk8: 0a 569304i bk9: 0a 569304i bk10: 0a 569304i bk11: 0a 569304i bk12: 0a 569304i bk13: 0a 569304i bk14: 0a 569304i bk15: 0a 569304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205608
Bank_Level_Parallism_Col = 1.204687
Bank_Level_Parallism_Ready = 1.007752
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.204687 

BW Util details:
bwutil = 0.000453 
total_CMD = 569304 
util_bw = 258 
Wasted_Col = 1026 
Wasted_Row = 0 
Idle = 568020 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 667 
rwq = 0 
CCDLc_limit_alone = 667 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 569304 
n_nop = 569040 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 258 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00147022
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=569304 n_nop=569035 n_act=6 n_pre=0 n_ref_event=0 n_req=263 n_rd=263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000462
n_activity=9824 dram_eff=0.02677
bk0: 54a 569001i bk1: 57a 569058i bk2: 48a 569075i bk3: 49a 569083i bk4: 27a 569080i bk5: 28a 569060i bk6: 0a 569304i bk7: 0a 569304i bk8: 0a 569304i bk9: 0a 569304i bk10: 0a 569304i bk11: 0a 569304i bk12: 0a 569304i bk13: 0a 569304i bk14: 0a 569304i bk15: 0a 569304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977186
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.176071
Bank_Level_Parallism_Col = 1.175187
Bank_Level_Parallism_Ready = 1.003802
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175187 

BW Util details:
bwutil = 0.000462 
total_CMD = 569304 
util_bw = 263 
Wasted_Col = 1208 
Wasted_Row = 0 
Idle = 567833 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 843 
rwq = 0 
CCDLc_limit_alone = 843 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 569304 
n_nop = 569035 
Read = 263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 263 
total_req = 263 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 263 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000462 
Either_Row_CoL_Bus_Util = 0.000473 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0013982
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=569304 n_nop=569041 n_act=6 n_pre=0 n_ref_event=0 n_req=257 n_rd=257 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004514
n_activity=10480 dram_eff=0.02452
bk0: 56a 568989i bk1: 56a 568997i bk2: 47a 568915i bk3: 43a 569125i bk4: 27a 569117i bk5: 28a 569103i bk6: 0a 569304i bk7: 0a 569304i bk8: 0a 569304i bk9: 0a 569304i bk10: 0a 569304i bk11: 0a 569304i bk12: 0a 569304i bk13: 0a 569304i bk14: 0a 569304i bk15: 0a 569304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976654
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160658
Bank_Level_Parallism_Col = 1.160533
Bank_Level_Parallism_Ready = 1.003891
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.160533 

BW Util details:
bwutil = 0.000451 
total_CMD = 569304 
util_bw = 257 
Wasted_Col = 1324 
Wasted_Row = 0 
Idle = 567723 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 942 
rwq = 0 
CCDLc_limit_alone = 942 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 569304 
n_nop = 569041 
Read = 257 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 257 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000451 
Either_Row_CoL_Bus_Util = 0.000462 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0021658
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=569304 n_nop=569050 n_act=6 n_pre=0 n_ref_event=0 n_req=248 n_rd=248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004356
n_activity=10283 dram_eff=0.02412
bk0: 51a 569121i bk1: 54a 569010i bk2: 45a 569052i bk3: 42a 569062i bk4: 28a 569079i bk5: 28a 569034i bk6: 0a 569304i bk7: 0a 569304i bk8: 0a 569304i bk9: 0a 569304i bk10: 0a 569304i bk11: 0a 569304i bk12: 0a 569304i bk13: 0a 569304i bk14: 0a 569304i bk15: 0a 569304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975806
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208745
Bank_Level_Parallism_Col = 1.191655
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191655 

BW Util details:
bwutil = 0.000436 
total_CMD = 569304 
util_bw = 248 
Wasted_Col = 1170 
Wasted_Row = 0 
Idle = 567886 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 814 
rwq = 0 
CCDLc_limit_alone = 814 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 569304 
n_nop = 569050 
Read = 248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 248 
total_req = 248 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 248 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00281221

========= L2 cache stats =========
L2_cache_bank[0]: Access = 775, Miss = 158, Miss_rate = 0.204, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 707, Miss = 145, Miss_rate = 0.205, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 727, Miss = 140, Miss_rate = 0.193, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 734, Miss = 150, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 748, Miss = 144, Miss_rate = 0.193, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 745, Miss = 140, Miss_rate = 0.188, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 767, Miss = 146, Miss_rate = 0.190, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 748, Miss = 148, Miss_rate = 0.198, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 723, Miss = 149, Miss_rate = 0.206, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 774, Miss = 151, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 767, Miss = 148, Miss_rate = 0.193, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 732, Miss = 144, Miss_rate = 0.197, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 751, Miss = 152, Miss_rate = 0.202, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 711, Miss = 140, Miss_rate = 0.197, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 749, Miss = 143, Miss_rate = 0.191, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 734, Miss = 149, Miss_rate = 0.203, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 709, Miss = 142, Miss_rate = 0.200, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 144, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 741, Miss = 145, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 715, Miss = 144, Miss_rate = 0.201, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 735, Miss = 155, Miss_rate = 0.211, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 728, Miss = 141, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 730, Miss = 143, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 747, Miss = 150, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 737, Miss = 148, Miss_rate = 0.201, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1165, Miss = 143, Miss_rate = 0.123, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 710, Miss = 145, Miss_rate = 0.204, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 745, Miss = 151, Miss_rate = 0.203, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 729, Miss = 144, Miss_rate = 0.198, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 736, Miss = 146, Miss_rate = 0.198, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 750, Miss = 143, Miss_rate = 0.191, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 745, Miss = 138, Miss_rate = 0.185, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 24050
L2_total_cache_misses = 4669
L2_total_cache_miss_rate = 0.1941
L2_total_cache_pending_hits = 86
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 68
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=24050
icnt_total_pkts_simt_to_mem=24050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24050
Req_Network_cycles = 97582
Req_Network_injected_packets_per_cycle =       0.2465 
Req_Network_conflicts_per_cycle =       0.0275
Req_Network_conflicts_per_cycle_util =       0.2611
Req_Bank_Level_Parallism =       2.3418
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0092
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0077

Reply_Network_injected_packets_num = 24050
Reply_Network_cycles = 97582
Reply_Network_injected_packets_per_cycle =        0.2465
Reply_Network_conflicts_per_cycle =        0.0942
Reply_Network_conflicts_per_cycle_util =       0.8617
Reply_Bank_Level_Parallism =       2.2550
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0047
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0065
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 41966 (inst/sec)
gpgpu_simulation_rate = 5135 (cycle/sec)
gpgpu_silicon_slowdown = 233690x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 11601
gpu_sim_insn = 235345
gpu_ipc =      20.2866
gpu_tot_sim_cycle = 109183
gpu_tot_sim_insn = 1032717
gpu_tot_ipc =       9.4586
gpu_tot_issued_cta = 88
gpu_occupancy = 26.7554% 
gpu_tot_occupancy = 19.5296% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5525
partiton_level_parallism_total  =       0.2790
partiton_level_parallism_util =       2.4049
partiton_level_parallism_util_total  =       2.3548
L2_BW  =      21.2142 GB/Sec
L2_BW_total  =      10.7125 GB/Sec
gpu_total_sim_rate=49177

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 328, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 227, Miss_rate = 0.510, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 789, Miss_rate = 0.233, Pending_hits = 55, Reservation_fails = 287
	L1D_cache_core[5]: Access = 3351, Miss = 782, Miss_rate = 0.233, Pending_hits = 56, Reservation_fails = 296
	L1D_cache_core[6]: Access = 3399, Miss = 788, Miss_rate = 0.232, Pending_hits = 73, Reservation_fails = 334
	L1D_cache_core[7]: Access = 3360, Miss = 772, Miss_rate = 0.230, Pending_hits = 55, Reservation_fails = 239
	L1D_cache_core[8]: Access = 3470, Miss = 789, Miss_rate = 0.227, Pending_hits = 64, Reservation_fails = 333
	L1D_cache_core[9]: Access = 3509, Miss = 791, Miss_rate = 0.225, Pending_hits = 75, Reservation_fails = 324
	L1D_cache_core[10]: Access = 5148, Miss = 1250, Miss_rate = 0.243, Pending_hits = 94, Reservation_fails = 304
	L1D_cache_core[11]: Access = 5483, Miss = 1367, Miss_rate = 0.249, Pending_hits = 95, Reservation_fails = 280
	L1D_cache_core[12]: Access = 1606, Miss = 536, Miss_rate = 0.334, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 16, Reservation_fails = 6
	L1D_cache_core[14]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 582, Miss_rate = 0.317, Pending_hits = 12, Reservation_fails = 22
	L1D_cache_core[16]: Access = 1549, Miss = 529, Miss_rate = 0.342, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 661, Miss_rate = 0.301, Pending_hits = 14, Reservation_fails = 22
	L1D_cache_core[18]: Access = 169, Miss = 101, Miss_rate = 0.598, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 94, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 115, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 109, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1034, Miss_rate = 0.187, Pending_hits = 80, Reservation_fails = 345
	L1D_cache_core[27]: Access = 5089, Miss = 1019, Miss_rate = 0.200, Pending_hits = 68, Reservation_fails = 391
	L1D_cache_core[28]: Access = 5582, Miss = 1063, Miss_rate = 0.190, Pending_hits = 77, Reservation_fails = 358
	L1D_cache_core[29]: Access = 4856, Miss = 985, Miss_rate = 0.203, Pending_hits = 77, Reservation_fails = 314
	L1D_cache_core[30]: Access = 5031, Miss = 1020, Miss_rate = 0.203, Pending_hits = 71, Reservation_fails = 368
	L1D_cache_core[31]: Access = 5058, Miss = 997, Miss_rate = 0.197, Pending_hits = 68, Reservation_fails = 285
	L1D_cache_core[32]: Access = 4856, Miss = 1049, Miss_rate = 0.216, Pending_hits = 72, Reservation_fails = 247
	L1D_cache_core[33]: Access = 5245, Miss = 1167, Miss_rate = 0.222, Pending_hits = 93, Reservation_fails = 286
	L1D_cache_core[34]: Access = 405, Miss = 204, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 232, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 259, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 153, Miss_rate = 0.526, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 87267
	L1D_total_cache_misses = 21394
	L1D_total_cache_miss_rate = 0.2452
	L1D_total_cache_pending_hits = 1262
	L1D_total_cache_reservation_fails = 5041
	L1D_cache_data_port_util = 0.183
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1228
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4764
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 277
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 4381152
gpgpu_n_tot_w_icount = 136911
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13011
gpgpu_n_mem_write_global = 17448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 123247
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33900	W0_Idle:374246	W0_Scoreboard:879360	W1:35500	W2:15665	W3:10934	W4:7041	W5:5018	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:15253
single_issue_nums: WS0:35649	WS1:33997	WS2:33790	WS3:33475	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104088 {8:13011,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 697920 {40:17448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 520440 {40:13011,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139584 {8:17448,}
maxmflatency = 744 
max_icnt2mem_latency = 145 
maxmrqlatency = 24 
max_icnt2sh_latency = 37 
averagemflatency = 307 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4681 	106 	61 	65 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23562 	1898 	4999 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27643 	2522 	294 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26391 	3241 	676 	146 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	51 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5431      5442      6130      6140      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5426      5438      6123      6125      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5427      5427      6132      6147      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5445      5435      6148      6133      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5426      6142      6146      6148      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5427      5439      6156      6141      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5427      6173      6136      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5446      5438      6150      6142      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5435      6173      6143      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5441      5424      9666      6157      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5439      5439      6135      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5434      5433      6144      6154      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5443      6130      6125      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5438      5443      6153      6153      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5437      6145      6126      6154      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5441      5442      6181      6169      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4988/96 = 51.958332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4988
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        890       883       809       819      6505      6637    none      none      none      none      none      none      none      none      none      none  
dram[1]:        861       854       808       773      6420      6692    none      none      none      none      none      none      none      none      none      none  
dram[2]:        888       877       816       774      6578      6516    none      none      none      none      none      none      none      none      none      none  
dram[3]:        866       872       780       794      6622      6473    none      none      none      none      none      none      none      none      none      none  
dram[4]:        914       903       802       785      6628      6626    none      none      none      none      none      none      none      none      none      none  
dram[5]:        861       894       810       812      6865      6266    none      none      none      none      none      none      none      none      none      none  
dram[6]:        902       882       825       802      6503      6379    none      none      none      none      none      none      none      none      none      none  
dram[7]:        904       874       751       798      6601      6557    none      none      none      none      none      none      none      none      none      none  
dram[8]:        876       900       763       783      6267      6499    none      none      none      none      none      none      none      none      none      none  
dram[9]:        866       904       771       774      6097      6603    none      none      none      none      none      none      none      none      none      none  
dram[10]:        893       894       791       792      6286      6577    none      none      none      none      none      none      none      none      none      none  
dram[11]:        901       885       775       795      6470      6427    none      none      none      none      none      none      none      none      none      none  
dram[12]:        886       863       758       801     10290      7134    none      none      none      none      none      none      none      none      none      none  
dram[13]:        888       902       776       797      6445      6462    none      none      none      none      none      none      none      none      none      none  
dram[14]:        904       871       768       758      6376      6228    none      none      none      none      none      none      none      none      none      none  
dram[15]:        860       873       792       800      6325      6729    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       712       727       726       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        711       720       720       720       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        726       719       725       721       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        717       720       744       724       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        731       719       721       728       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        719       717       728       721       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        726       728       718       725       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        725       725       723       722       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        721       716       726       721       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        727       726       732       723       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        736       734       719       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        728       731       724       729       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        722       724       726       725       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        716       722       732       726       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        716       720       732       700       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        719       719       703       701       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=636986 n_nop=636668 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004898
n_activity=13746 dram_eff=0.0227
bk0: 64a 636710i bk1: 64a 636709i bk2: 64a 636770i bk3: 64a 636795i bk4: 28a 636808i bk5: 28a 636758i bk6: 0a 636986i bk7: 0a 636986i bk8: 0a 636986i bk9: 0a 636986i bk10: 0a 636986i bk11: 0a 636986i bk12: 0a 636986i bk13: 0a 636986i bk14: 0a 636986i bk15: 0a 636986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.151682
Bank_Level_Parallism_Col = 1.150723
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150723 

BW Util details:
bwutil = 0.000490 
total_CMD = 636986 
util_bw = 312 
Wasted_Col = 1145 
Wasted_Row = 0 
Idle = 635529 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 749 
rwq = 0 
CCDLc_limit_alone = 749 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 636986 
n_nop = 636668 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00120097
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=636986 n_nop=636668 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004898
n_activity=13017 dram_eff=0.02397
bk0: 64a 636770i bk1: 64a 636706i bk2: 64a 636765i bk3: 64a 636584i bk4: 28a 636779i bk5: 28a 636747i bk6: 0a 636986i bk7: 0a 636986i bk8: 0a 636986i bk9: 0a 636986i bk10: 0a 636986i bk11: 0a 636986i bk12: 0a 636986i bk13: 0a 636986i bk14: 0a 636986i bk15: 0a 636986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160074
Bank_Level_Parallism_Col = 1.148699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148699 

BW Util details:
bwutil = 0.000490 
total_CMD = 636986 
util_bw = 312 
Wasted_Col = 1306 
Wasted_Row = 0 
Idle = 635368 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 922 
rwq = 0 
CCDLc_limit_alone = 922 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 636986 
n_nop = 636668 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00154791
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=636986 n_nop=636668 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004898
n_activity=12824 dram_eff=0.02433
bk0: 64a 636769i bk1: 64a 636641i bk2: 64a 636756i bk3: 64a 636755i bk4: 28a 636771i bk5: 28a 636786i bk6: 0a 636986i bk7: 0a 636986i bk8: 0a 636986i bk9: 0a 636986i bk10: 0a 636986i bk11: 0a 636986i bk12: 0a 636986i bk13: 0a 636986i bk14: 0a 636986i bk15: 0a 636986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.121076
Bank_Level_Parallism_Col = 1.120103
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120103 

BW Util details:
bwutil = 0.000490 
total_CMD = 636986 
util_bw = 312 
Wasted_Col = 1249 
Wasted_Row = 0 
Idle = 635425 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 813 
rwq = 0 
CCDLc_limit_alone = 813 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 636986 
n_nop = 636668 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00146471
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=636986 n_nop=636668 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004898
n_activity=11890 dram_eff=0.02624
bk0: 64a 636593i bk1: 64a 636694i bk2: 64a 636744i bk3: 64a 636749i bk4: 28a 636720i bk5: 28a 636743i bk6: 0a 636986i bk7: 0a 636986i bk8: 0a 636986i bk9: 0a 636986i bk10: 0a 636986i bk11: 0a 636986i bk12: 0a 636986i bk13: 0a 636986i bk14: 0a 636986i bk15: 0a 636986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.182251
Bank_Level_Parallism_Col = 1.181493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181493 

BW Util details:
bwutil = 0.000490 
total_CMD = 636986 
util_bw = 312 
Wasted_Col = 1367 
Wasted_Row = 0 
Idle = 635307 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1045 
rwq = 0 
CCDLc_limit_alone = 1045 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 636986 
n_nop = 636668 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00215703
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=636986 n_nop=636668 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004898
n_activity=12365 dram_eff=0.02523
bk0: 64a 636718i bk1: 64a 636744i bk2: 64a 636797i bk3: 64a 636704i bk4: 28a 636771i bk5: 28a 636766i bk6: 0a 636986i bk7: 0a 636986i bk8: 0a 636986i bk9: 0a 636986i bk10: 0a 636986i bk11: 0a 636986i bk12: 0a 636986i bk13: 0a 636986i bk14: 0a 636986i bk15: 0a 636986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205862
Bank_Level_Parallism_Col = 1.192442
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.192442 

BW Util details:
bwutil = 0.000490 
total_CMD = 636986 
util_bw = 312 
Wasted_Col = 1121 
Wasted_Row = 0 
Idle = 635553 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 636986 
n_nop = 636668 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00106282
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=636986 n_nop=636669 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004882
n_activity=13044 dram_eff=0.02384
bk0: 64a 636736i bk1: 64a 636659i bk2: 63a 636763i bk3: 64a 636703i bk4: 28a 636780i bk5: 28a 636766i bk6: 0a 636986i bk7: 0a 636986i bk8: 0a 636986i bk9: 0a 636986i bk10: 0a 636986i bk11: 0a 636986i bk12: 0a 636986i bk13: 0a 636986i bk14: 0a 636986i bk15: 0a 636986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.124846
Bank_Level_Parallism_Col = 1.123916
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123916 

BW Util details:
bwutil = 0.000488 
total_CMD = 636986 
util_bw = 311 
Wasted_Col = 1307 
Wasted_Row = 0 
Idle = 635368 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 880 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 636986 
n_nop = 636669 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.000498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00125591
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=636986 n_nop=636668 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004898
n_activity=12297 dram_eff=0.02537
bk0: 64a 636660i bk1: 64a 636738i bk2: 64a 636708i bk3: 64a 636748i bk4: 28a 636792i bk5: 28a 636751i bk6: 0a 636986i bk7: 0a 636986i bk8: 0a 636986i bk9: 0a 636986i bk10: 0a 636986i bk11: 0a 636986i bk12: 0a 636986i bk13: 0a 636986i bk14: 0a 636986i bk15: 0a 636986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123313
Bank_Level_Parallism_Col = 1.123077
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123077 

BW Util details:
bwutil = 0.000490 
total_CMD = 636986 
util_bw = 312 
Wasted_Col = 1318 
Wasted_Row = 0 
Idle = 635356 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 902 
rwq = 0 
CCDLc_limit_alone = 902 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 636986 
n_nop = 636668 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0016845
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=636986 n_nop=636669 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004882
n_activity=12403 dram_eff=0.02507
bk0: 64a 636641i bk1: 64a 636609i bk2: 64a 636678i bk3: 63a 636782i bk4: 28a 636782i bk5: 28a 636762i bk6: 0a 636986i bk7: 0a 636986i bk8: 0a 636986i bk9: 0a 636986i bk10: 0a 636986i bk11: 0a 636986i bk12: 0a 636986i bk13: 0a 636986i bk14: 0a 636986i bk15: 0a 636986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.303170
Bank_Level_Parallism_Col = 1.301787
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.301787 

BW Util details:
bwutil = 0.000488 
total_CMD = 636986 
util_bw = 311 
Wasted_Col = 1203 
Wasted_Row = 0 
Idle = 635472 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1022 
rwq = 0 
CCDLc_limit_alone = 1022 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 636986 
n_nop = 636669 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.000498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00220256
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=636986 n_nop=636668 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004898
n_activity=12283 dram_eff=0.0254
bk0: 64a 636739i bk1: 64a 636759i bk2: 64a 636788i bk3: 64a 636705i bk4: 28a 636789i bk5: 28a 636723i bk6: 0a 636986i bk7: 0a 636986i bk8: 0a 636986i bk9: 0a 636986i bk10: 0a 636986i bk11: 0a 636986i bk12: 0a 636986i bk13: 0a 636986i bk14: 0a 636986i bk15: 0a 636986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128927
Bank_Level_Parallism_Col = 1.128693
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128693 

BW Util details:
bwutil = 0.000490 
total_CMD = 636986 
util_bw = 312 
Wasted_Col = 1216 
Wasted_Row = 0 
Idle = 635458 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 788 
rwq = 0 
CCDLc_limit_alone = 788 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 636986 
n_nop = 636668 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00143959
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=636986 n_nop=636669 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004898
n_activity=12505 dram_eff=0.02495
bk0: 64a 636678i bk1: 64a 636736i bk2: 64a 636745i bk3: 64a 636701i bk4: 28a 636790i bk5: 28a 636763i bk6: 0a 636986i bk7: 0a 636986i bk8: 0a 636986i bk9: 0a 636986i bk10: 0a 636986i bk11: 0a 636986i bk12: 0a 636986i bk13: 0a 636986i bk14: 0a 636986i bk15: 0a 636986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156051
Bank_Level_Parallism_Col = 1.155172
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.155172 

BW Util details:
bwutil = 0.000490 
total_CMD = 636986 
util_bw = 312 
Wasted_Col = 1258 
Wasted_Row = 0 
Idle = 635416 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 883 
rwq = 0 
CCDLc_limit_alone = 883 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 636986 
n_nop = 636669 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000498 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.003155 
queue_avg = 0.001391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00139093
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=636986 n_nop=636669 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004882
n_activity=12903 dram_eff=0.0241
bk0: 64a 636671i bk1: 64a 636726i bk2: 63a 636766i bk3: 64a 636784i bk4: 28a 636764i bk5: 28a 636786i bk6: 0a 636986i bk7: 0a 636986i bk8: 0a 636986i bk9: 0a 636986i bk10: 0a 636986i bk11: 0a 636986i bk12: 0a 636986i bk13: 0a 636986i bk14: 0a 636986i bk15: 0a 636986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164983
Bank_Level_Parallism_Col = 1.164865
Bank_Level_Parallism_Ready = 1.003215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164865 

BW Util details:
bwutil = 0.000488 
total_CMD = 636986 
util_bw = 311 
Wasted_Col = 1174 
Wasted_Row = 0 
Idle = 635501 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 788 
rwq = 0 
CCDLc_limit_alone = 788 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 636986 
n_nop = 636669 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.000498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00144744
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=636986 n_nop=636668 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004898
n_activity=11624 dram_eff=0.02684
bk0: 64a 636610i bk1: 64a 636677i bk2: 64a 636682i bk3: 64a 636662i bk4: 28a 636703i bk5: 28a 636737i bk6: 0a 636986i bk7: 0a 636986i bk8: 0a 636986i bk9: 0a 636986i bk10: 0a 636986i bk11: 0a 636986i bk12: 0a 636986i bk13: 0a 636986i bk14: 0a 636986i bk15: 0a 636986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198333
Bank_Level_Parallism_Col = 1.197662
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.197662 

BW Util details:
bwutil = 0.000490 
total_CMD = 636986 
util_bw = 312 
Wasted_Col = 1488 
Wasted_Row = 0 
Idle = 635186 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1194 
rwq = 0 
CCDLc_limit_alone = 1194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 636986 
n_nop = 636668 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00199062
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=636986 n_nop=636669 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004882
n_activity=12656 dram_eff=0.02457
bk0: 64a 636740i bk1: 64a 636723i bk2: 64a 636763i bk3: 64a 636726i bk4: 28a 636811i bk5: 27a 636805i bk6: 0a 636986i bk7: 0a 636986i bk8: 0a 636986i bk9: 0a 636986i bk10: 0a 636986i bk11: 0a 636986i bk12: 0a 636986i bk13: 0a 636986i bk14: 0a 636986i bk15: 0a 636986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189247
Bank_Level_Parallism_Col = 1.188354
Bank_Level_Parallism_Ready = 1.006431
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.188354 

BW Util details:
bwutil = 0.000488 
total_CMD = 636986 
util_bw = 311 
Wasted_Col = 1084 
Wasted_Row = 0 
Idle = 635591 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 725 
rwq = 0 
CCDLc_limit_alone = 725 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 636986 
n_nop = 636669 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.000498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.001314
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=636986 n_nop=636668 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004898
n_activity=12395 dram_eff=0.02517
bk0: 64a 636683i bk1: 64a 636731i bk2: 64a 636732i bk3: 64a 636731i bk4: 28a 636762i bk5: 28a 636742i bk6: 0a 636986i bk7: 0a 636986i bk8: 0a 636986i bk9: 0a 636986i bk10: 0a 636986i bk11: 0a 636986i bk12: 0a 636986i bk13: 0a 636986i bk14: 0a 636986i bk15: 0a 636986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163831
Bank_Level_Parallism_Col = 1.162982
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162982 

BW Util details:
bwutil = 0.000490 
total_CMD = 636986 
util_bw = 312 
Wasted_Col = 1275 
Wasted_Row = 0 
Idle = 635399 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 910 
rwq = 0 
CCDLc_limit_alone = 910 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 636986 
n_nop = 636668 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00124964
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=636986 n_nop=636668 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004898
n_activity=12400 dram_eff=0.02516
bk0: 64a 636671i bk1: 64a 636676i bk2: 64a 636535i bk3: 64a 636734i bk4: 28a 636799i bk5: 28a 636785i bk6: 0a 636986i bk7: 0a 636986i bk8: 0a 636986i bk9: 0a 636986i bk10: 0a 636986i bk11: 0a 636986i bk12: 0a 636986i bk13: 0a 636986i bk14: 0a 636986i bk15: 0a 636986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.144469
Bank_Level_Parallism_Col = 1.144312
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144312 

BW Util details:
bwutil = 0.000490 
total_CMD = 636986 
util_bw = 312 
Wasted_Col = 1460 
Wasted_Row = 0 
Idle = 635214 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1078 
rwq = 0 
CCDLc_limit_alone = 1078 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 636986 
n_nop = 636668 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00200318
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=636986 n_nop=636668 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004898
n_activity=12832 dram_eff=0.02431
bk0: 64a 636784i bk1: 64a 636684i bk2: 64a 636684i bk3: 64a 636685i bk4: 28a 636761i bk5: 28a 636716i bk6: 0a 636986i bk7: 0a 636986i bk8: 0a 636986i bk9: 0a 636986i bk10: 0a 636986i bk11: 0a 636986i bk12: 0a 636986i bk13: 0a 636986i bk14: 0a 636986i bk15: 0a 636986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.209097
Bank_Level_Parallism_Col = 1.193794
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193794 

BW Util details:
bwutil = 0.000490 
total_CMD = 636986 
util_bw = 312 
Wasted_Col = 1271 
Wasted_Row = 0 
Idle = 635403 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 940 
rwq = 0 
CCDLc_limit_alone = 940 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 636986 
n_nop = 636668 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00257776

========= L2 cache stats =========
L2_cache_bank[0]: Access = 964, Miss = 172, Miss_rate = 0.178, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 951, Miss = 172, Miss_rate = 0.181, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 942, Miss = 172, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 945, Miss = 172, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 951, Miss = 173, Miss_rate = 0.182, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 940, Miss = 173, Miss_rate = 0.184, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 947, Miss = 173, Miss_rate = 0.183, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 936, Miss = 172, Miss_rate = 0.184, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 949, Miss = 173, Miss_rate = 0.182, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 974, Miss = 172, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 975, Miss = 172, Miss_rate = 0.176, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 930, Miss = 172, Miss_rate = 0.185, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 943, Miss = 172, Miss_rate = 0.182, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 940, Miss = 172, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 957, Miss = 171, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 935, Miss = 172, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 902, Miss = 172, Miss_rate = 0.191, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 942, Miss = 172, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 921, Miss = 173, Miss_rate = 0.188, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 907, Miss = 171, Miss_rate = 0.189, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 940, Miss = 172, Miss_rate = 0.183, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 922, Miss = 171, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 923, Miss = 172, Miss_rate = 0.186, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 940, Miss = 173, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 925, Miss = 171, Miss_rate = 0.185, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1392, Miss = 173, Miss_rate = 0.124, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 937, Miss = 172, Miss_rate = 0.184, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 932, Miss = 173, Miss_rate = 0.186, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 900, Miss = 172, Miss_rate = 0.191, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 917, Miss = 173, Miss_rate = 0.189, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 942, Miss = 172, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 938, Miss = 173, Miss_rate = 0.184, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 30459
L2_total_cache_misses = 5510
L2_total_cache_miss_rate = 0.1809
L2_total_cache_pending_hits = 88
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16857
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13011
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=30459
icnt_total_pkts_simt_to_mem=30459
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30459
Req_Network_cycles = 109183
Req_Network_injected_packets_per_cycle =       0.2790 
Req_Network_conflicts_per_cycle =       0.0276
Req_Network_conflicts_per_cycle_util =       0.2326
Req_Bank_Level_Parallism =       2.3548
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0086
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0087

Reply_Network_injected_packets_num = 30459
Reply_Network_cycles = 109183
Reply_Network_injected_packets_per_cycle =        0.2790
Reply_Network_conflicts_per_cycle =        0.1102
Reply_Network_conflicts_per_cycle_util =       0.8972
Reply_Bank_Level_Parallism =       2.2722
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0058
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0073
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 49177 (inst/sec)
gpgpu_simulation_rate = 5199 (cycle/sec)
gpgpu_silicon_slowdown = 230813x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 5209
gpu_sim_insn = 52582
gpu_ipc =      10.0945
gpu_tot_sim_cycle = 114392
gpu_tot_sim_insn = 1085299
gpu_tot_ipc =       9.4875
gpu_tot_issued_cta = 96
gpu_occupancy = 28.9693% 
gpu_tot_occupancy = 19.6738% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1090
partiton_level_parallism_total  =       0.2712
partiton_level_parallism_util =       3.4012
partiton_level_parallism_util_total  =       2.3681
L2_BW  =       4.1872 GB/Sec
L2_BW_total  =      10.4154 GB/Sec
gpu_total_sim_rate=49331

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 328, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 227, Miss_rate = 0.510, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 789, Miss_rate = 0.233, Pending_hits = 55, Reservation_fails = 287
	L1D_cache_core[5]: Access = 3351, Miss = 782, Miss_rate = 0.233, Pending_hits = 56, Reservation_fails = 296
	L1D_cache_core[6]: Access = 3399, Miss = 788, Miss_rate = 0.232, Pending_hits = 73, Reservation_fails = 334
	L1D_cache_core[7]: Access = 3360, Miss = 772, Miss_rate = 0.230, Pending_hits = 55, Reservation_fails = 239
	L1D_cache_core[8]: Access = 3470, Miss = 789, Miss_rate = 0.227, Pending_hits = 64, Reservation_fails = 333
	L1D_cache_core[9]: Access = 3509, Miss = 791, Miss_rate = 0.225, Pending_hits = 75, Reservation_fails = 324
	L1D_cache_core[10]: Access = 5148, Miss = 1250, Miss_rate = 0.243, Pending_hits = 94, Reservation_fails = 304
	L1D_cache_core[11]: Access = 5483, Miss = 1367, Miss_rate = 0.249, Pending_hits = 95, Reservation_fails = 280
	L1D_cache_core[12]: Access = 1674, Miss = 579, Miss_rate = 0.346, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 626, Miss_rate = 0.332, Pending_hits = 16, Reservation_fails = 6
	L1D_cache_core[14]: Access = 1654, Miss = 556, Miss_rate = 0.336, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 629, Miss_rate = 0.329, Pending_hits = 12, Reservation_fails = 22
	L1D_cache_core[16]: Access = 1621, Miss = 574, Miss_rate = 0.354, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 706, Miss_rate = 0.312, Pending_hits = 14, Reservation_fails = 22
	L1D_cache_core[18]: Access = 237, Miss = 144, Miss_rate = 0.608, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 141, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 115, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 109, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1034, Miss_rate = 0.187, Pending_hits = 80, Reservation_fails = 345
	L1D_cache_core[27]: Access = 5089, Miss = 1019, Miss_rate = 0.200, Pending_hits = 68, Reservation_fails = 391
	L1D_cache_core[28]: Access = 5582, Miss = 1063, Miss_rate = 0.190, Pending_hits = 77, Reservation_fails = 358
	L1D_cache_core[29]: Access = 4856, Miss = 985, Miss_rate = 0.203, Pending_hits = 77, Reservation_fails = 314
	L1D_cache_core[30]: Access = 5031, Miss = 1020, Miss_rate = 0.203, Pending_hits = 71, Reservation_fails = 368
	L1D_cache_core[31]: Access = 5058, Miss = 997, Miss_rate = 0.197, Pending_hits = 68, Reservation_fails = 285
	L1D_cache_core[32]: Access = 4856, Miss = 1049, Miss_rate = 0.216, Pending_hits = 72, Reservation_fails = 247
	L1D_cache_core[33]: Access = 5245, Miss = 1167, Miss_rate = 0.222, Pending_hits = 93, Reservation_fails = 286
	L1D_cache_core[34]: Access = 405, Miss = 204, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 232, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 259, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 153, Miss_rate = 0.526, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 87835
	L1D_total_cache_misses = 21750
	L1D_total_cache_miss_rate = 0.2476
	L1D_total_cache_pending_hits = 1262
	L1D_total_cache_reservation_fails = 5041
	L1D_cache_data_port_util = 0.181
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1228
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4764
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 277
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 4487200
gpgpu_n_tot_w_icount = 140225
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13139
gpgpu_n_mem_write_global = 17888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:35363	W0_Idle:383698	W0_Scoreboard:887163	W1:36025	W2:16205	W3:11249	W4:7266	W5:5063	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:21	W28:57	W29:99	W30:110	W31:180	W32:16679
single_issue_nums: WS0:36515	WS1:34848	WS2:34581	WS3:34281	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105112 {8:13139,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715520 {40:17888,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 525560 {40:13139,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143104 {8:17888,}
maxmflatency = 744 
max_icnt2mem_latency = 145 
maxmrqlatency = 24 
max_icnt2sh_latency = 37 
averagemflatency = 306 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4681 	106 	61 	65 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23994 	2034 	4999 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28075 	2658 	294 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26898 	3294 	684 	146 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	51 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5431      5442      6130      6140      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5426      5438      6123      6125      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5427      5427      6132      6147      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5445      5435      6148      6133      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5426      6142      6146      6148      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5427      5439      6156      6141      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5427      6173      6136      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5446      5438      6150      6142      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5435      6173      6143      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5441      5424      9666      6157      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5439      5439      6135      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5434      5433      6144      6154      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5443      6130      6125      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5438      5443      6153      6153      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5437      6145      6126      6154      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5441      5442      6181      6169      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4988/96 = 51.958332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4988
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        890       883       809       819      6609      6765    none      none      none      none      none      none      none      none      none      none  
dram[1]:        861       854       808       773      6560      6825    none      none      none      none      none      none      none      none      none      none  
dram[2]:        888       877       816       774      6698      6635    none      none      none      none      none      none      none      none      none      none  
dram[3]:        866       872       780       794      6761      6597    none      none      none      none      none      none      none      none      none      none  
dram[4]:        914       903       802       785      6758      6739    none      none      none      none      none      none      none      none      none      none  
dram[5]:        861       894       810       812      7004      6395    none      none      none      none      none      none      none      none      none      none  
dram[6]:        902       882       825       802      6621      6493    none      none      none      none      none      none      none      none      none      none  
dram[7]:        904       874       751       798      6741      6678    none      none      none      none      none      none      none      none      none      none  
dram[8]:        876       900       763       783      6403      6601    none      none      none      none      none      none      none      none      none      none  
dram[9]:        866       904       771       774      6211      6725    none      none      none      none      none      none      none      none      none      none  
dram[10]:        893       894       791       792      6424      6672    none      none      none      none      none      none      none      none      none      none  
dram[11]:        901       885       775       795      6584      6555    none      none      none      none      none      none      none      none      none      none  
dram[12]:        886       863       758       801     11421      7274    none      none      none      none      none      none      none      none      none      none  
dram[13]:        888       902       776       797      6575      6587    none      none      none      none      none      none      none      none      none      none  
dram[14]:        904       871       768       758      6501      6352    none      none      none      none      none      none      none      none      none      none  
dram[15]:        860       873       792       800      6448      6860    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       712       727       726       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        711       720       720       720       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        726       719       725       721       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        717       720       744       724       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        731       719       721       728       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        719       717       728       721       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        726       728       718       725       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        725       725       723       722       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        721       716       726       721       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        727       726       732       723       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        736       734       719       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        728       731       724       729       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        722       724       726       725       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        716       722       732       726       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        716       720       732       700       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        719       719       703       701       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=667377 n_nop=667059 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004675
n_activity=13746 dram_eff=0.0227
bk0: 64a 667101i bk1: 64a 667100i bk2: 64a 667161i bk3: 64a 667186i bk4: 28a 667199i bk5: 28a 667149i bk6: 0a 667377i bk7: 0a 667377i bk8: 0a 667377i bk9: 0a 667377i bk10: 0a 667377i bk11: 0a 667377i bk12: 0a 667377i bk13: 0a 667377i bk14: 0a 667377i bk15: 0a 667377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.151682
Bank_Level_Parallism_Col = 1.150723
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150723 

BW Util details:
bwutil = 0.000468 
total_CMD = 667377 
util_bw = 312 
Wasted_Col = 1145 
Wasted_Row = 0 
Idle = 665920 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 749 
rwq = 0 
CCDLc_limit_alone = 749 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 667377 
n_nop = 667059 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00114628
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=667377 n_nop=667059 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004675
n_activity=13017 dram_eff=0.02397
bk0: 64a 667161i bk1: 64a 667097i bk2: 64a 667156i bk3: 64a 666975i bk4: 28a 667170i bk5: 28a 667138i bk6: 0a 667377i bk7: 0a 667377i bk8: 0a 667377i bk9: 0a 667377i bk10: 0a 667377i bk11: 0a 667377i bk12: 0a 667377i bk13: 0a 667377i bk14: 0a 667377i bk15: 0a 667377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160074
Bank_Level_Parallism_Col = 1.148699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148699 

BW Util details:
bwutil = 0.000468 
total_CMD = 667377 
util_bw = 312 
Wasted_Col = 1306 
Wasted_Row = 0 
Idle = 665759 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 922 
rwq = 0 
CCDLc_limit_alone = 922 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 667377 
n_nop = 667059 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00147743
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=667377 n_nop=667059 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004675
n_activity=12824 dram_eff=0.02433
bk0: 64a 667160i bk1: 64a 667032i bk2: 64a 667147i bk3: 64a 667146i bk4: 28a 667162i bk5: 28a 667177i bk6: 0a 667377i bk7: 0a 667377i bk8: 0a 667377i bk9: 0a 667377i bk10: 0a 667377i bk11: 0a 667377i bk12: 0a 667377i bk13: 0a 667377i bk14: 0a 667377i bk15: 0a 667377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.121076
Bank_Level_Parallism_Col = 1.120103
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120103 

BW Util details:
bwutil = 0.000468 
total_CMD = 667377 
util_bw = 312 
Wasted_Col = 1249 
Wasted_Row = 0 
Idle = 665816 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 813 
rwq = 0 
CCDLc_limit_alone = 813 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 667377 
n_nop = 667059 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00139801
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=667377 n_nop=667059 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004675
n_activity=11890 dram_eff=0.02624
bk0: 64a 666984i bk1: 64a 667085i bk2: 64a 667135i bk3: 64a 667140i bk4: 28a 667111i bk5: 28a 667134i bk6: 0a 667377i bk7: 0a 667377i bk8: 0a 667377i bk9: 0a 667377i bk10: 0a 667377i bk11: 0a 667377i bk12: 0a 667377i bk13: 0a 667377i bk14: 0a 667377i bk15: 0a 667377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.182251
Bank_Level_Parallism_Col = 1.181493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181493 

BW Util details:
bwutil = 0.000468 
total_CMD = 667377 
util_bw = 312 
Wasted_Col = 1367 
Wasted_Row = 0 
Idle = 665698 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1045 
rwq = 0 
CCDLc_limit_alone = 1045 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 667377 
n_nop = 667059 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00205881
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=667377 n_nop=667059 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004675
n_activity=12365 dram_eff=0.02523
bk0: 64a 667109i bk1: 64a 667135i bk2: 64a 667188i bk3: 64a 667095i bk4: 28a 667162i bk5: 28a 667157i bk6: 0a 667377i bk7: 0a 667377i bk8: 0a 667377i bk9: 0a 667377i bk10: 0a 667377i bk11: 0a 667377i bk12: 0a 667377i bk13: 0a 667377i bk14: 0a 667377i bk15: 0a 667377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205862
Bank_Level_Parallism_Col = 1.192442
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.192442 

BW Util details:
bwutil = 0.000468 
total_CMD = 667377 
util_bw = 312 
Wasted_Col = 1121 
Wasted_Row = 0 
Idle = 665944 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 667377 
n_nop = 667059 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00101442
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=667377 n_nop=667060 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000466
n_activity=13044 dram_eff=0.02384
bk0: 64a 667127i bk1: 64a 667050i bk2: 63a 667154i bk3: 64a 667094i bk4: 28a 667171i bk5: 28a 667157i bk6: 0a 667377i bk7: 0a 667377i bk8: 0a 667377i bk9: 0a 667377i bk10: 0a 667377i bk11: 0a 667377i bk12: 0a 667377i bk13: 0a 667377i bk14: 0a 667377i bk15: 0a 667377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.124846
Bank_Level_Parallism_Col = 1.123916
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123916 

BW Util details:
bwutil = 0.000466 
total_CMD = 667377 
util_bw = 311 
Wasted_Col = 1307 
Wasted_Row = 0 
Idle = 665759 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 880 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 667377 
n_nop = 667060 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000466 
Either_Row_CoL_Bus_Util = 0.000475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00119872
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=667377 n_nop=667059 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004675
n_activity=12297 dram_eff=0.02537
bk0: 64a 667051i bk1: 64a 667129i bk2: 64a 667099i bk3: 64a 667139i bk4: 28a 667183i bk5: 28a 667142i bk6: 0a 667377i bk7: 0a 667377i bk8: 0a 667377i bk9: 0a 667377i bk10: 0a 667377i bk11: 0a 667377i bk12: 0a 667377i bk13: 0a 667377i bk14: 0a 667377i bk15: 0a 667377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123313
Bank_Level_Parallism_Col = 1.123077
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123077 

BW Util details:
bwutil = 0.000468 
total_CMD = 667377 
util_bw = 312 
Wasted_Col = 1318 
Wasted_Row = 0 
Idle = 665747 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 902 
rwq = 0 
CCDLc_limit_alone = 902 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 667377 
n_nop = 667059 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00160779
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=667377 n_nop=667060 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000466
n_activity=12403 dram_eff=0.02507
bk0: 64a 667032i bk1: 64a 667000i bk2: 64a 667069i bk3: 63a 667173i bk4: 28a 667173i bk5: 28a 667153i bk6: 0a 667377i bk7: 0a 667377i bk8: 0a 667377i bk9: 0a 667377i bk10: 0a 667377i bk11: 0a 667377i bk12: 0a 667377i bk13: 0a 667377i bk14: 0a 667377i bk15: 0a 667377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.303170
Bank_Level_Parallism_Col = 1.301787
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.301787 

BW Util details:
bwutil = 0.000466 
total_CMD = 667377 
util_bw = 311 
Wasted_Col = 1203 
Wasted_Row = 0 
Idle = 665863 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1022 
rwq = 0 
CCDLc_limit_alone = 1022 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 667377 
n_nop = 667060 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000466 
Either_Row_CoL_Bus_Util = 0.000475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00210226
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=667377 n_nop=667059 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004675
n_activity=12283 dram_eff=0.0254
bk0: 64a 667130i bk1: 64a 667150i bk2: 64a 667179i bk3: 64a 667096i bk4: 28a 667180i bk5: 28a 667114i bk6: 0a 667377i bk7: 0a 667377i bk8: 0a 667377i bk9: 0a 667377i bk10: 0a 667377i bk11: 0a 667377i bk12: 0a 667377i bk13: 0a 667377i bk14: 0a 667377i bk15: 0a 667377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128927
Bank_Level_Parallism_Col = 1.128693
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128693 

BW Util details:
bwutil = 0.000468 
total_CMD = 667377 
util_bw = 312 
Wasted_Col = 1216 
Wasted_Row = 0 
Idle = 665849 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 788 
rwq = 0 
CCDLc_limit_alone = 788 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 667377 
n_nop = 667059 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00137404
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=667377 n_nop=667060 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004675
n_activity=12505 dram_eff=0.02495
bk0: 64a 667069i bk1: 64a 667127i bk2: 64a 667136i bk3: 64a 667092i bk4: 28a 667181i bk5: 28a 667154i bk6: 0a 667377i bk7: 0a 667377i bk8: 0a 667377i bk9: 0a 667377i bk10: 0a 667377i bk11: 0a 667377i bk12: 0a 667377i bk13: 0a 667377i bk14: 0a 667377i bk15: 0a 667377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156051
Bank_Level_Parallism_Col = 1.155172
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.155172 

BW Util details:
bwutil = 0.000468 
total_CMD = 667377 
util_bw = 312 
Wasted_Col = 1258 
Wasted_Row = 0 
Idle = 665807 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 883 
rwq = 0 
CCDLc_limit_alone = 883 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 667377 
n_nop = 667060 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000475 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003155 
queue_avg = 0.001328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00132759
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=667377 n_nop=667060 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000466
n_activity=12903 dram_eff=0.0241
bk0: 64a 667062i bk1: 64a 667117i bk2: 63a 667157i bk3: 64a 667175i bk4: 28a 667155i bk5: 28a 667177i bk6: 0a 667377i bk7: 0a 667377i bk8: 0a 667377i bk9: 0a 667377i bk10: 0a 667377i bk11: 0a 667377i bk12: 0a 667377i bk13: 0a 667377i bk14: 0a 667377i bk15: 0a 667377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164983
Bank_Level_Parallism_Col = 1.164865
Bank_Level_Parallism_Ready = 1.003215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164865 

BW Util details:
bwutil = 0.000466 
total_CMD = 667377 
util_bw = 311 
Wasted_Col = 1174 
Wasted_Row = 0 
Idle = 665892 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 788 
rwq = 0 
CCDLc_limit_alone = 788 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 667377 
n_nop = 667060 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000466 
Either_Row_CoL_Bus_Util = 0.000475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00138153
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=667377 n_nop=667059 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004675
n_activity=11624 dram_eff=0.02684
bk0: 64a 667001i bk1: 64a 667068i bk2: 64a 667073i bk3: 64a 667053i bk4: 28a 667094i bk5: 28a 667128i bk6: 0a 667377i bk7: 0a 667377i bk8: 0a 667377i bk9: 0a 667377i bk10: 0a 667377i bk11: 0a 667377i bk12: 0a 667377i bk13: 0a 667377i bk14: 0a 667377i bk15: 0a 667377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198333
Bank_Level_Parallism_Col = 1.197662
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.197662 

BW Util details:
bwutil = 0.000468 
total_CMD = 667377 
util_bw = 312 
Wasted_Col = 1488 
Wasted_Row = 0 
Idle = 665577 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1194 
rwq = 0 
CCDLc_limit_alone = 1194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 667377 
n_nop = 667059 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00189998
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=667377 n_nop=667060 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000466
n_activity=12656 dram_eff=0.02457
bk0: 64a 667131i bk1: 64a 667114i bk2: 64a 667154i bk3: 64a 667117i bk4: 28a 667202i bk5: 27a 667196i bk6: 0a 667377i bk7: 0a 667377i bk8: 0a 667377i bk9: 0a 667377i bk10: 0a 667377i bk11: 0a 667377i bk12: 0a 667377i bk13: 0a 667377i bk14: 0a 667377i bk15: 0a 667377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189247
Bank_Level_Parallism_Col = 1.188354
Bank_Level_Parallism_Ready = 1.006431
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.188354 

BW Util details:
bwutil = 0.000466 
total_CMD = 667377 
util_bw = 311 
Wasted_Col = 1084 
Wasted_Row = 0 
Idle = 665982 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 725 
rwq = 0 
CCDLc_limit_alone = 725 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 667377 
n_nop = 667060 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000466 
Either_Row_CoL_Bus_Util = 0.000475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00125416
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=667377 n_nop=667059 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004675
n_activity=12395 dram_eff=0.02517
bk0: 64a 667074i bk1: 64a 667122i bk2: 64a 667123i bk3: 64a 667122i bk4: 28a 667153i bk5: 28a 667133i bk6: 0a 667377i bk7: 0a 667377i bk8: 0a 667377i bk9: 0a 667377i bk10: 0a 667377i bk11: 0a 667377i bk12: 0a 667377i bk13: 0a 667377i bk14: 0a 667377i bk15: 0a 667377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163831
Bank_Level_Parallism_Col = 1.162982
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162982 

BW Util details:
bwutil = 0.000468 
total_CMD = 667377 
util_bw = 312 
Wasted_Col = 1275 
Wasted_Row = 0 
Idle = 665790 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 910 
rwq = 0 
CCDLc_limit_alone = 910 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 667377 
n_nop = 667059 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00119273
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=667377 n_nop=667059 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004675
n_activity=12400 dram_eff=0.02516
bk0: 64a 667062i bk1: 64a 667067i bk2: 64a 666926i bk3: 64a 667125i bk4: 28a 667190i bk5: 28a 667176i bk6: 0a 667377i bk7: 0a 667377i bk8: 0a 667377i bk9: 0a 667377i bk10: 0a 667377i bk11: 0a 667377i bk12: 0a 667377i bk13: 0a 667377i bk14: 0a 667377i bk15: 0a 667377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.144469
Bank_Level_Parallism_Col = 1.144312
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144312 

BW Util details:
bwutil = 0.000468 
total_CMD = 667377 
util_bw = 312 
Wasted_Col = 1460 
Wasted_Row = 0 
Idle = 665605 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1078 
rwq = 0 
CCDLc_limit_alone = 1078 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 667377 
n_nop = 667059 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00191196
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=667377 n_nop=667059 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004675
n_activity=12832 dram_eff=0.02431
bk0: 64a 667175i bk1: 64a 667075i bk2: 64a 667075i bk3: 64a 667076i bk4: 28a 667152i bk5: 28a 667107i bk6: 0a 667377i bk7: 0a 667377i bk8: 0a 667377i bk9: 0a 667377i bk10: 0a 667377i bk11: 0a 667377i bk12: 0a 667377i bk13: 0a 667377i bk14: 0a 667377i bk15: 0a 667377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.209097
Bank_Level_Parallism_Col = 1.193794
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193794 

BW Util details:
bwutil = 0.000468 
total_CMD = 667377 
util_bw = 312 
Wasted_Col = 1271 
Wasted_Row = 0 
Idle = 665794 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 940 
rwq = 0 
CCDLc_limit_alone = 940 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 667377 
n_nop = 667059 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00246038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 975, Miss = 172, Miss_rate = 0.176, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 967, Miss = 172, Miss_rate = 0.178, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 957, Miss = 172, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 961, Miss = 172, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 967, Miss = 173, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 952, Miss = 173, Miss_rate = 0.182, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 963, Miss = 173, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 950, Miss = 172, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 964, Miss = 173, Miss_rate = 0.179, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 987, Miss = 172, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 990, Miss = 172, Miss_rate = 0.174, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 946, Miss = 172, Miss_rate = 0.182, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 956, Miss = 172, Miss_rate = 0.180, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 954, Miss = 172, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 973, Miss = 171, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 949, Miss = 172, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 916, Miss = 172, Miss_rate = 0.188, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 956, Miss = 172, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 935, Miss = 173, Miss_rate = 0.185, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 920, Miss = 171, Miss_rate = 0.186, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 955, Miss = 172, Miss_rate = 0.180, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 934, Miss = 171, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 936, Miss = 172, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 955, Miss = 173, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 940, Miss = 171, Miss_rate = 0.182, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1517, Miss = 173, Miss_rate = 0.114, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 953, Miss = 172, Miss_rate = 0.180, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 945, Miss = 173, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 914, Miss = 172, Miss_rate = 0.188, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 931, Miss = 173, Miss_rate = 0.186, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 955, Miss = 172, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 954, Miss = 173, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 31027
L2_total_cache_misses = 5510
L2_total_cache_miss_rate = 0.1776
L2_total_cache_pending_hits = 88
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17297
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31027
icnt_total_pkts_simt_to_mem=31027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31027
Req_Network_cycles = 114392
Req_Network_injected_packets_per_cycle =       0.2712 
Req_Network_conflicts_per_cycle =       0.0302
Req_Network_conflicts_per_cycle_util =       0.2639
Req_Bank_Level_Parallism =       2.3681
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0097
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0085

Reply_Network_injected_packets_num = 31027
Reply_Network_cycles = 114392
Reply_Network_injected_packets_per_cycle =        0.2712
Reply_Network_conflicts_per_cycle =        0.1065
Reply_Network_conflicts_per_cycle_util =       0.8973
Reply_Bank_Level_Parallism =       2.2849
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0056
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0071
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 49331 (inst/sec)
gpgpu_simulation_rate = 5199 (cycle/sec)
gpgpu_silicon_slowdown = 230813x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 8184
gpu_sim_insn = 60069
gpu_ipc =       7.3398
gpu_tot_sim_cycle = 122576
gpu_tot_sim_insn = 1145368
gpu_tot_ipc =       9.3441
gpu_tot_issued_cta = 104
gpu_occupancy = 20.2893% 
gpu_tot_occupancy = 19.7165% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1643
partiton_level_parallism_total  =       0.2641
partiton_level_parallism_util =       2.4061
partiton_level_parallism_util_total  =       2.3697
L2_BW  =       6.3109 GB/Sec
L2_BW_total  =      10.1413 GB/Sec
gpu_total_sim_rate=49798

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 328, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 227, Miss_rate = 0.510, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 789, Miss_rate = 0.233, Pending_hits = 55, Reservation_fails = 287
	L1D_cache_core[5]: Access = 3351, Miss = 782, Miss_rate = 0.233, Pending_hits = 56, Reservation_fails = 296
	L1D_cache_core[6]: Access = 3399, Miss = 788, Miss_rate = 0.232, Pending_hits = 73, Reservation_fails = 334
	L1D_cache_core[7]: Access = 3360, Miss = 772, Miss_rate = 0.230, Pending_hits = 55, Reservation_fails = 239
	L1D_cache_core[8]: Access = 3470, Miss = 789, Miss_rate = 0.227, Pending_hits = 64, Reservation_fails = 333
	L1D_cache_core[9]: Access = 3509, Miss = 791, Miss_rate = 0.225, Pending_hits = 75, Reservation_fails = 324
	L1D_cache_core[10]: Access = 5148, Miss = 1250, Miss_rate = 0.243, Pending_hits = 94, Reservation_fails = 304
	L1D_cache_core[11]: Access = 5483, Miss = 1367, Miss_rate = 0.249, Pending_hits = 95, Reservation_fails = 280
	L1D_cache_core[12]: Access = 1674, Miss = 579, Miss_rate = 0.346, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 626, Miss_rate = 0.332, Pending_hits = 16, Reservation_fails = 6
	L1D_cache_core[14]: Access = 1654, Miss = 556, Miss_rate = 0.336, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 629, Miss_rate = 0.329, Pending_hits = 12, Reservation_fails = 22
	L1D_cache_core[16]: Access = 1621, Miss = 574, Miss_rate = 0.354, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 706, Miss_rate = 0.312, Pending_hits = 14, Reservation_fails = 22
	L1D_cache_core[18]: Access = 237, Miss = 144, Miss_rate = 0.608, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 141, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 257, Miss_rate = 0.534, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 218, Miss_rate = 0.558, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 166, Miss_rate = 0.613, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 298, Miss_rate = 0.548, Pending_hits = 8, Reservation_fails = 7
	L1D_cache_core[24]: Access = 427, Miss = 231, Miss_rate = 0.541, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 237, Miss_rate = 0.544, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1199, Miss_rate = 0.205, Pending_hits = 91, Reservation_fails = 345
	L1D_cache_core[27]: Access = 5432, Miss = 1188, Miss_rate = 0.219, Pending_hits = 75, Reservation_fails = 391
	L1D_cache_core[28]: Access = 5582, Miss = 1063, Miss_rate = 0.190, Pending_hits = 77, Reservation_fails = 358
	L1D_cache_core[29]: Access = 4856, Miss = 985, Miss_rate = 0.203, Pending_hits = 77, Reservation_fails = 314
	L1D_cache_core[30]: Access = 5031, Miss = 1020, Miss_rate = 0.203, Pending_hits = 71, Reservation_fails = 368
	L1D_cache_core[31]: Access = 5058, Miss = 997, Miss_rate = 0.197, Pending_hits = 68, Reservation_fails = 285
	L1D_cache_core[32]: Access = 4856, Miss = 1049, Miss_rate = 0.216, Pending_hits = 72, Reservation_fails = 247
	L1D_cache_core[33]: Access = 5245, Miss = 1167, Miss_rate = 0.222, Pending_hits = 93, Reservation_fails = 286
	L1D_cache_core[34]: Access = 405, Miss = 204, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 232, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 259, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 153, Miss_rate = 0.526, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90225
	L1D_total_cache_misses = 22985
	L1D_total_cache_miss_rate = 0.2548
	L1D_total_cache_pending_hits = 1312
	L1D_total_cache_reservation_fails = 5048
	L1D_cache_data_port_util = 0.171
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56575
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1278
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3827
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4771
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 277
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 4979520
gpgpu_n_tot_w_icount = 155610
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14368
gpgpu_n_mem_write_global = 18004
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 133658
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43177	W0_Idle:398264	W0_Scoreboard:961857	W1:40199	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:215	W32:17977
single_issue_nums: WS0:40752	WS1:39070	WS2:38240	WS3:37548	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114944 {8:14368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720160 {40:18004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 574720 {40:14368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144032 {8:18004,}
maxmflatency = 744 
max_icnt2mem_latency = 145 
maxmrqlatency = 24 
max_icnt2sh_latency = 37 
averagemflatency = 303 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4684 	106 	61 	65 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25333 	2037 	5002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29420 	2658 	294 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28128 	3391 	702 	146 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	51 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5431      5442      6130      6140      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5426      5438      6123      6125      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5427      5427      6132      6147      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5445      5435      6148      6133      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5426      6142      6146      6148      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5427      5439      6156      6141      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5427      6173      6136      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5446      5438      6150      6142      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5435      6173      6143      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5441      5424      9666      6157      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5439      5439      6135      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5434      5433      6144      6154      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5443      6130      6125      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5438      5443      6153      6153      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5437      6145      6126      6154      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5441      5442      6181      6169      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4991
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        935       920       846       833      6818      6991    none      none      none      none      none      none      none      none      none      none  
dram[1]:        906       887       841       795      6795      7076    none      none      none      none      none      none      none      none      none      none  
dram[2]:        917       929       827       800      6924      6811    none      none      none      none      none      none      none      none      none      none  
dram[3]:        899       902       806       816      7021      6832    none      none      none      none      none      none      none      none      none      none  
dram[4]:        944       944       821       800      6967      6999    none      none      none      none      none      none      none      none      none      none  
dram[5]:        909       932       837       848      7256      6572    none      none      none      none      none      none      none      none      none      none  
dram[6]:        944       897       850       820      6813      6752    none      none      none      none      none      none      none      none      none      none  
dram[7]:        934       923       777       806      6950      6895    none      none      none      none      none      none      none      none      none      none  
dram[8]:        903       934       814       798      6621      6777    none      none      none      none      none      none      none      none      none      none  
dram[9]:        918       922       804       803      6412      6926    none      none      none      none      none      none      none      none      none      none  
dram[10]:        935       936       822       814      6675      6873    none      none      none      none      none      none      none      none      none      none  
dram[11]:        950       929       794       809      6827      6731    none      none      none      none      none      none      none      none      none      none  
dram[12]:        939       886       780       827     11630      7484    none      none      none      none      none      none      none      none      none      none  
dram[13]:        918       917       802       823      6751      6830    none      none      none      none      none      none      none      none      none      none  
dram[14]:        945       882       794       783      6735      6570    none      none      none      none      none      none      none      none      none      none  
dram[15]:        890       922       799       815      6632      7052    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       712       727       726       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        711       720       720       720       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        726       719       725       721       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        717       720       744       724       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        731       719       721       728       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        719       717       728       721       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        726       728       718       725       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        725       725       723       722       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        721       716       726       721       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        727       726       732       723       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        736       734       719       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        728       731       724       729       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        722       724       726       725       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        716       722       732       726       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        716       720       732       700       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        719       719       703       701       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=715123 n_nop=714805 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004363
n_activity=13746 dram_eff=0.0227
bk0: 64a 714847i bk1: 64a 714846i bk2: 64a 714907i bk3: 64a 714932i bk4: 28a 714945i bk5: 28a 714895i bk6: 0a 715123i bk7: 0a 715123i bk8: 0a 715123i bk9: 0a 715123i bk10: 0a 715123i bk11: 0a 715123i bk12: 0a 715123i bk13: 0a 715123i bk14: 0a 715123i bk15: 0a 715123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.151682
Bank_Level_Parallism_Col = 1.150723
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150723 

BW Util details:
bwutil = 0.000436 
total_CMD = 715123 
util_bw = 312 
Wasted_Col = 1145 
Wasted_Row = 0 
Idle = 713666 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 749 
rwq = 0 
CCDLc_limit_alone = 749 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 715123 
n_nop = 714805 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00106975
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=715123 n_nop=714805 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004363
n_activity=13017 dram_eff=0.02397
bk0: 64a 714907i bk1: 64a 714843i bk2: 64a 714902i bk3: 64a 714721i bk4: 28a 714916i bk5: 28a 714884i bk6: 0a 715123i bk7: 0a 715123i bk8: 0a 715123i bk9: 0a 715123i bk10: 0a 715123i bk11: 0a 715123i bk12: 0a 715123i bk13: 0a 715123i bk14: 0a 715123i bk15: 0a 715123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160074
Bank_Level_Parallism_Col = 1.148699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148699 

BW Util details:
bwutil = 0.000436 
total_CMD = 715123 
util_bw = 312 
Wasted_Col = 1306 
Wasted_Row = 0 
Idle = 713505 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 922 
rwq = 0 
CCDLc_limit_alone = 922 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 715123 
n_nop = 714805 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00137878
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=715123 n_nop=714805 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004363
n_activity=12824 dram_eff=0.02433
bk0: 64a 714906i bk1: 64a 714778i bk2: 64a 714893i bk3: 64a 714892i bk4: 28a 714908i bk5: 28a 714923i bk6: 0a 715123i bk7: 0a 715123i bk8: 0a 715123i bk9: 0a 715123i bk10: 0a 715123i bk11: 0a 715123i bk12: 0a 715123i bk13: 0a 715123i bk14: 0a 715123i bk15: 0a 715123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.121076
Bank_Level_Parallism_Col = 1.120103
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120103 

BW Util details:
bwutil = 0.000436 
total_CMD = 715123 
util_bw = 312 
Wasted_Col = 1249 
Wasted_Row = 0 
Idle = 713562 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 813 
rwq = 0 
CCDLc_limit_alone = 813 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 715123 
n_nop = 714805 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00130467
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=715123 n_nop=714805 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004363
n_activity=11890 dram_eff=0.02624
bk0: 64a 714730i bk1: 64a 714831i bk2: 64a 714881i bk3: 64a 714886i bk4: 28a 714857i bk5: 28a 714880i bk6: 0a 715123i bk7: 0a 715123i bk8: 0a 715123i bk9: 0a 715123i bk10: 0a 715123i bk11: 0a 715123i bk12: 0a 715123i bk13: 0a 715123i bk14: 0a 715123i bk15: 0a 715123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.182251
Bank_Level_Parallism_Col = 1.181493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181493 

BW Util details:
bwutil = 0.000436 
total_CMD = 715123 
util_bw = 312 
Wasted_Col = 1367 
Wasted_Row = 0 
Idle = 713444 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1045 
rwq = 0 
CCDLc_limit_alone = 1045 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 715123 
n_nop = 714805 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00192135
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=715123 n_nop=714805 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004363
n_activity=12365 dram_eff=0.02523
bk0: 64a 714855i bk1: 64a 714881i bk2: 64a 714934i bk3: 64a 714841i bk4: 28a 714908i bk5: 28a 714903i bk6: 0a 715123i bk7: 0a 715123i bk8: 0a 715123i bk9: 0a 715123i bk10: 0a 715123i bk11: 0a 715123i bk12: 0a 715123i bk13: 0a 715123i bk14: 0a 715123i bk15: 0a 715123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205862
Bank_Level_Parallism_Col = 1.192442
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.192442 

BW Util details:
bwutil = 0.000436 
total_CMD = 715123 
util_bw = 312 
Wasted_Col = 1121 
Wasted_Row = 0 
Idle = 713690 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 715123 
n_nop = 714805 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00094669
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=715123 n_nop=714805 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004363
n_activity=13131 dram_eff=0.02376
bk0: 64a 714873i bk1: 64a 714796i bk2: 64a 714900i bk3: 64a 714840i bk4: 28a 714917i bk5: 28a 714903i bk6: 0a 715123i bk7: 0a 715123i bk8: 0a 715123i bk9: 0a 715123i bk10: 0a 715123i bk11: 0a 715123i bk12: 0a 715123i bk13: 0a 715123i bk14: 0a 715123i bk15: 0a 715123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.124768
Bank_Level_Parallism_Col = 1.123839
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123839 

BW Util details:
bwutil = 0.000436 
total_CMD = 715123 
util_bw = 312 
Wasted_Col = 1307 
Wasted_Row = 0 
Idle = 713504 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 880 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 715123 
n_nop = 714805 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00111869
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=715123 n_nop=714805 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004363
n_activity=12297 dram_eff=0.02537
bk0: 64a 714797i bk1: 64a 714875i bk2: 64a 714845i bk3: 64a 714885i bk4: 28a 714929i bk5: 28a 714888i bk6: 0a 715123i bk7: 0a 715123i bk8: 0a 715123i bk9: 0a 715123i bk10: 0a 715123i bk11: 0a 715123i bk12: 0a 715123i bk13: 0a 715123i bk14: 0a 715123i bk15: 0a 715123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123313
Bank_Level_Parallism_Col = 1.123077
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123077 

BW Util details:
bwutil = 0.000436 
total_CMD = 715123 
util_bw = 312 
Wasted_Col = 1318 
Wasted_Row = 0 
Idle = 713493 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 902 
rwq = 0 
CCDLc_limit_alone = 902 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 715123 
n_nop = 714805 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00150044
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=715123 n_nop=714805 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004363
n_activity=12490 dram_eff=0.02498
bk0: 64a 714778i bk1: 64a 714746i bk2: 64a 714815i bk3: 64a 714919i bk4: 28a 714919i bk5: 28a 714899i bk6: 0a 715123i bk7: 0a 715123i bk8: 0a 715123i bk9: 0a 715123i bk10: 0a 715123i bk11: 0a 715123i bk12: 0a 715123i bk13: 0a 715123i bk14: 0a 715123i bk15: 0a 715123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.302970
Bank_Level_Parallism_Col = 1.301587
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.301587 

BW Util details:
bwutil = 0.000436 
total_CMD = 715123 
util_bw = 312 
Wasted_Col = 1203 
Wasted_Row = 0 
Idle = 713608 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1022 
rwq = 0 
CCDLc_limit_alone = 1022 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 715123 
n_nop = 714805 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0019619
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=715123 n_nop=714805 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004363
n_activity=12283 dram_eff=0.0254
bk0: 64a 714876i bk1: 64a 714896i bk2: 64a 714925i bk3: 64a 714842i bk4: 28a 714926i bk5: 28a 714860i bk6: 0a 715123i bk7: 0a 715123i bk8: 0a 715123i bk9: 0a 715123i bk10: 0a 715123i bk11: 0a 715123i bk12: 0a 715123i bk13: 0a 715123i bk14: 0a 715123i bk15: 0a 715123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128927
Bank_Level_Parallism_Col = 1.128693
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128693 

BW Util details:
bwutil = 0.000436 
total_CMD = 715123 
util_bw = 312 
Wasted_Col = 1216 
Wasted_Row = 0 
Idle = 713595 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 788 
rwq = 0 
CCDLc_limit_alone = 788 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 715123 
n_nop = 714805 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0012823
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=715123 n_nop=714806 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004363
n_activity=12505 dram_eff=0.02495
bk0: 64a 714815i bk1: 64a 714873i bk2: 64a 714882i bk3: 64a 714838i bk4: 28a 714927i bk5: 28a 714900i bk6: 0a 715123i bk7: 0a 715123i bk8: 0a 715123i bk9: 0a 715123i bk10: 0a 715123i bk11: 0a 715123i bk12: 0a 715123i bk13: 0a 715123i bk14: 0a 715123i bk15: 0a 715123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156051
Bank_Level_Parallism_Col = 1.155172
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.155172 

BW Util details:
bwutil = 0.000436 
total_CMD = 715123 
util_bw = 312 
Wasted_Col = 1258 
Wasted_Row = 0 
Idle = 713553 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 883 
rwq = 0 
CCDLc_limit_alone = 883 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 715123 
n_nop = 714806 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003155 
queue_avg = 0.001239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00123895
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=715123 n_nop=714805 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004363
n_activity=12990 dram_eff=0.02402
bk0: 64a 714808i bk1: 64a 714863i bk2: 64a 714903i bk3: 64a 714921i bk4: 28a 714901i bk5: 28a 714923i bk6: 0a 715123i bk7: 0a 715123i bk8: 0a 715123i bk9: 0a 715123i bk10: 0a 715123i bk11: 0a 715123i bk12: 0a 715123i bk13: 0a 715123i bk14: 0a 715123i bk15: 0a 715123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164872
Bank_Level_Parallism_Col = 1.164754
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164754 

BW Util details:
bwutil = 0.000436 
total_CMD = 715123 
util_bw = 312 
Wasted_Col = 1174 
Wasted_Row = 0 
Idle = 713637 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 788 
rwq = 0 
CCDLc_limit_alone = 788 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 715123 
n_nop = 714805 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00128929
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=715123 n_nop=714805 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004363
n_activity=11624 dram_eff=0.02684
bk0: 64a 714747i bk1: 64a 714814i bk2: 64a 714819i bk3: 64a 714799i bk4: 28a 714840i bk5: 28a 714874i bk6: 0a 715123i bk7: 0a 715123i bk8: 0a 715123i bk9: 0a 715123i bk10: 0a 715123i bk11: 0a 715123i bk12: 0a 715123i bk13: 0a 715123i bk14: 0a 715123i bk15: 0a 715123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198333
Bank_Level_Parallism_Col = 1.197662
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.197662 

BW Util details:
bwutil = 0.000436 
total_CMD = 715123 
util_bw = 312 
Wasted_Col = 1488 
Wasted_Row = 0 
Idle = 713323 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1194 
rwq = 0 
CCDLc_limit_alone = 1194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 715123 
n_nop = 714805 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00177312
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=715123 n_nop=714806 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004349
n_activity=12656 dram_eff=0.02457
bk0: 64a 714877i bk1: 64a 714860i bk2: 64a 714900i bk3: 64a 714863i bk4: 28a 714948i bk5: 27a 714942i bk6: 0a 715123i bk7: 0a 715123i bk8: 0a 715123i bk9: 0a 715123i bk10: 0a 715123i bk11: 0a 715123i bk12: 0a 715123i bk13: 0a 715123i bk14: 0a 715123i bk15: 0a 715123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189247
Bank_Level_Parallism_Col = 1.188354
Bank_Level_Parallism_Ready = 1.006431
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.188354 

BW Util details:
bwutil = 0.000435 
total_CMD = 715123 
util_bw = 311 
Wasted_Col = 1084 
Wasted_Row = 0 
Idle = 713728 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 725 
rwq = 0 
CCDLc_limit_alone = 725 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 715123 
n_nop = 714806 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000435 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00117043
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=715123 n_nop=714805 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004363
n_activity=12395 dram_eff=0.02517
bk0: 64a 714820i bk1: 64a 714868i bk2: 64a 714869i bk3: 64a 714868i bk4: 28a 714899i bk5: 28a 714879i bk6: 0a 715123i bk7: 0a 715123i bk8: 0a 715123i bk9: 0a 715123i bk10: 0a 715123i bk11: 0a 715123i bk12: 0a 715123i bk13: 0a 715123i bk14: 0a 715123i bk15: 0a 715123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163831
Bank_Level_Parallism_Col = 1.162982
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162982 

BW Util details:
bwutil = 0.000436 
total_CMD = 715123 
util_bw = 312 
Wasted_Col = 1275 
Wasted_Row = 0 
Idle = 713536 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 910 
rwq = 0 
CCDLc_limit_alone = 910 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 715123 
n_nop = 714805 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0011131
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=715123 n_nop=714805 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004363
n_activity=12400 dram_eff=0.02516
bk0: 64a 714808i bk1: 64a 714813i bk2: 64a 714672i bk3: 64a 714871i bk4: 28a 714936i bk5: 28a 714922i bk6: 0a 715123i bk7: 0a 715123i bk8: 0a 715123i bk9: 0a 715123i bk10: 0a 715123i bk11: 0a 715123i bk12: 0a 715123i bk13: 0a 715123i bk14: 0a 715123i bk15: 0a 715123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.144469
Bank_Level_Parallism_Col = 1.144312
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144312 

BW Util details:
bwutil = 0.000436 
total_CMD = 715123 
util_bw = 312 
Wasted_Col = 1460 
Wasted_Row = 0 
Idle = 713351 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1078 
rwq = 0 
CCDLc_limit_alone = 1078 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 715123 
n_nop = 714805 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00178431
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=715123 n_nop=714805 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004363
n_activity=12832 dram_eff=0.02431
bk0: 64a 714921i bk1: 64a 714821i bk2: 64a 714821i bk3: 64a 714822i bk4: 28a 714898i bk5: 28a 714853i bk6: 0a 715123i bk7: 0a 715123i bk8: 0a 715123i bk9: 0a 715123i bk10: 0a 715123i bk11: 0a 715123i bk12: 0a 715123i bk13: 0a 715123i bk14: 0a 715123i bk15: 0a 715123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.209097
Bank_Level_Parallism_Col = 1.193794
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193794 

BW Util details:
bwutil = 0.000436 
total_CMD = 715123 
util_bw = 312 
Wasted_Col = 1271 
Wasted_Row = 0 
Idle = 713540 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 940 
rwq = 0 
CCDLc_limit_alone = 940 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 715123 
n_nop = 714805 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00229611

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1020, Miss = 172, Miss_rate = 0.169, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 1010, Miss = 172, Miss_rate = 0.170, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 1002, Miss = 172, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1010, Miss = 172, Miss_rate = 0.170, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1005, Miss = 173, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 994, Miss = 173, Miss_rate = 0.174, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1011, Miss = 173, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 991, Miss = 172, Miss_rate = 0.174, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1007, Miss = 173, Miss_rate = 0.172, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 1028, Miss = 172, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1034, Miss = 173, Miss_rate = 0.167, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 995, Miss = 172, Miss_rate = 0.173, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 998, Miss = 172, Miss_rate = 0.172, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 993, Miss = 172, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 1018, Miss = 172, Miss_rate = 0.169, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 987, Miss = 172, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 954, Miss = 172, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 999, Miss = 172, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 972, Miss = 173, Miss_rate = 0.178, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 967, Miss = 171, Miss_rate = 0.177, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 996, Miss = 172, Miss_rate = 0.173, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 985, Miss = 172, Miss_rate = 0.175, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 974, Miss = 172, Miss_rate = 0.177, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1001, Miss = 173, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 979, Miss = 171, Miss_rate = 0.175, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1560, Miss = 173, Miss_rate = 0.111, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 997, Miss = 172, Miss_rate = 0.173, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 977, Miss = 173, Miss_rate = 0.177, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 953, Miss = 172, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 974, Miss = 173, Miss_rate = 0.178, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 988, Miss = 172, Miss_rate = 0.174, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 993, Miss = 173, Miss_rate = 0.174, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32372
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1703
L2_total_cache_pending_hits = 88
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9358
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17413
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32372
icnt_total_pkts_simt_to_mem=32372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32372
Req_Network_cycles = 122576
Req_Network_injected_packets_per_cycle =       0.2641 
Req_Network_conflicts_per_cycle =       0.0287
Req_Network_conflicts_per_cycle_util =       0.2578
Req_Bank_Level_Parallism =       2.3697
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0091
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0083

Reply_Network_injected_packets_num = 32372
Reply_Network_cycles = 122576
Reply_Network_injected_packets_per_cycle =        0.2641
Reply_Network_conflicts_per_cycle =        0.1015
Reply_Network_conflicts_per_cycle_util =       0.8798
Reply_Bank_Level_Parallism =       2.2883
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0054
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0069
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 49798 (inst/sec)
gpgpu_simulation_rate = 5329 (cycle/sec)
gpgpu_silicon_slowdown = 225182x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 5096
gpu_sim_insn = 49180
gpu_ipc =       9.6507
gpu_tot_sim_cycle = 127672
gpu_tot_sim_insn = 1194548
gpu_tot_ipc =       9.3564
gpu_tot_issued_cta = 112
gpu_occupancy = 27.2782% 
gpu_tot_occupancy = 19.7772% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0267
partiton_level_parallism_total  =       0.2546
partiton_level_parallism_util =       4.3871
partiton_level_parallism_util_total  =       2.3742
L2_BW  =       1.0248 GB/Sec
L2_BW_total  =       9.7775 GB/Sec
gpu_total_sim_rate=49772

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 328, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 227, Miss_rate = 0.510, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 112, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 789, Miss_rate = 0.233, Pending_hits = 55, Reservation_fails = 287
	L1D_cache_core[5]: Access = 3351, Miss = 782, Miss_rate = 0.233, Pending_hits = 56, Reservation_fails = 296
	L1D_cache_core[6]: Access = 3399, Miss = 788, Miss_rate = 0.232, Pending_hits = 73, Reservation_fails = 334
	L1D_cache_core[7]: Access = 3360, Miss = 772, Miss_rate = 0.230, Pending_hits = 55, Reservation_fails = 239
	L1D_cache_core[8]: Access = 3470, Miss = 789, Miss_rate = 0.227, Pending_hits = 64, Reservation_fails = 333
	L1D_cache_core[9]: Access = 3509, Miss = 791, Miss_rate = 0.225, Pending_hits = 75, Reservation_fails = 324
	L1D_cache_core[10]: Access = 5148, Miss = 1250, Miss_rate = 0.243, Pending_hits = 94, Reservation_fails = 304
	L1D_cache_core[11]: Access = 5483, Miss = 1367, Miss_rate = 0.249, Pending_hits = 95, Reservation_fails = 280
	L1D_cache_core[12]: Access = 1674, Miss = 579, Miss_rate = 0.346, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 626, Miss_rate = 0.332, Pending_hits = 16, Reservation_fails = 6
	L1D_cache_core[14]: Access = 1654, Miss = 556, Miss_rate = 0.336, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 629, Miss_rate = 0.329, Pending_hits = 12, Reservation_fails = 22
	L1D_cache_core[16]: Access = 1621, Miss = 574, Miss_rate = 0.354, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 706, Miss_rate = 0.312, Pending_hits = 14, Reservation_fails = 22
	L1D_cache_core[18]: Access = 237, Miss = 144, Miss_rate = 0.608, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 141, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 257, Miss_rate = 0.534, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 218, Miss_rate = 0.558, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 166, Miss_rate = 0.613, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 298, Miss_rate = 0.548, Pending_hits = 8, Reservation_fails = 7
	L1D_cache_core[24]: Access = 427, Miss = 231, Miss_rate = 0.541, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 237, Miss_rate = 0.544, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1199, Miss_rate = 0.205, Pending_hits = 91, Reservation_fails = 345
	L1D_cache_core[27]: Access = 5432, Miss = 1188, Miss_rate = 0.219, Pending_hits = 75, Reservation_fails = 391
	L1D_cache_core[28]: Access = 5598, Miss = 1079, Miss_rate = 0.193, Pending_hits = 77, Reservation_fails = 358
	L1D_cache_core[29]: Access = 4872, Miss = 1001, Miss_rate = 0.205, Pending_hits = 77, Reservation_fails = 314
	L1D_cache_core[30]: Access = 5047, Miss = 1036, Miss_rate = 0.205, Pending_hits = 71, Reservation_fails = 368
	L1D_cache_core[31]: Access = 5074, Miss = 1013, Miss_rate = 0.200, Pending_hits = 68, Reservation_fails = 285
	L1D_cache_core[32]: Access = 4876, Miss = 1068, Miss_rate = 0.219, Pending_hits = 72, Reservation_fails = 247
	L1D_cache_core[33]: Access = 5265, Miss = 1186, Miss_rate = 0.225, Pending_hits = 93, Reservation_fails = 286
	L1D_cache_core[34]: Access = 421, Miss = 220, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 503, Miss = 248, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 259, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 153, Miss_rate = 0.526, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90361
	L1D_total_cache_misses = 23119
	L1D_total_cache_miss_rate = 0.2559
	L1D_total_cache_pending_hits = 1312
	L1D_total_cache_reservation_fails = 5048
	L1D_cache_data_port_util = 0.170
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56575
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1278
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9355
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4771
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 277
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 5033728
gpgpu_n_tot_w_icount = 157304
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14496
gpgpu_n_mem_write_global = 18012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43800	W0_Idle:400622	W0_Scoreboard:969786	W1:40229	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:217	W32:19511
single_issue_nums: WS0:41168	WS1:39501	WS2:38671	WS3:37964	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115968 {8:14496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720480 {40:18012,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 579840 {40:14496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144096 {8:18012,}
maxmflatency = 744 
max_icnt2mem_latency = 145 
maxmrqlatency = 24 
max_icnt2sh_latency = 37 
averagemflatency = 302 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4684 	106 	61 	65 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25469 	2037 	5002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29556 	2658 	294 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28264 	3391 	702 	146 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	51 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5431      5442      6130      6140      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5426      5438      6123      6125      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5427      5427      6132      6147      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5445      5435      6148      6133      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5426      6142      6146      6148      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5427      5439      6156      6141      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5427      6173      6136      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5446      5438      6150      6142      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5435      6173      6143      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5441      5424      9666      6157      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5439      5439      6135      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5434      5433      6144      6154      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5443      6130      6125      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5438      5443      6153      6153      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5437      6145      6126      6154      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5441      5442      6181      6169      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4991
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        935       920       846       833      6860      7025    none      none      none      none      none      none      none      none      none      none  
dram[1]:        906       887       841       795      6829      7126    none      none      none      none      none      none      none      none      none      none  
dram[2]:        917       929       827       800      6974      6845    none      none      none      none      none      none      none      none      none      none  
dram[3]:        899       902       806       816      7054      6874    none      none      none      none      none      none      none      none      none      none  
dram[4]:        944       944       821       800      7000      7032    none      none      none      none      none      none      none      none      none      none  
dram[5]:        909       932       837       848      7289      6605    none      none      none      none      none      none      none      none      none      none  
dram[6]:        944       897       850       820      6847      6786    none      none      none      none      none      none      none      none      none      none  
dram[7]:        934       923       777       806      6984      6929    none      none      none      none      none      none      none      none      none      none  
dram[8]:        903       934       814       798      6654      6811    none      none      none      none      none      none      none      none      none      none  
dram[9]:        918       922       804       803      6446      6959    none      none      none      none      none      none      none      none      none      none  
dram[10]:        935       936       822       814      6708      6906    none      none      none      none      none      none      none      none      none      none  
dram[11]:        950       929       794       809      6860      6764    none      none      none      none      none      none      none      none      none      none  
dram[12]:        939       886       780       827     11680      7518    none      none      none      none      none      none      none      none      none      none  
dram[13]:        918       917       802       823      6784      6863    none      none      none      none      none      none      none      none      none      none  
dram[14]:        945       882       794       783      6769      6603    none      none      none      none      none      none      none      none      none      none  
dram[15]:        890       922       799       815      6665      7086    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       712       727       726       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        711       720       720       720       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        726       719       725       721       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        717       720       744       724       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        731       719       721       728       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        719       717       728       721       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        726       728       718       725       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        725       725       723       722       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        721       716       726       721       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        727       726       732       723       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        736       734       719       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        728       731       724       729       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        722       724       726       725       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        716       722       732       726       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        716       720       732       700       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        719       719       703       701       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=744854 n_nop=744536 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004189
n_activity=13746 dram_eff=0.0227
bk0: 64a 744578i bk1: 64a 744577i bk2: 64a 744638i bk3: 64a 744663i bk4: 28a 744676i bk5: 28a 744626i bk6: 0a 744854i bk7: 0a 744854i bk8: 0a 744854i bk9: 0a 744854i bk10: 0a 744854i bk11: 0a 744854i bk12: 0a 744854i bk13: 0a 744854i bk14: 0a 744854i bk15: 0a 744854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.151682
Bank_Level_Parallism_Col = 1.150723
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150723 

BW Util details:
bwutil = 0.000419 
total_CMD = 744854 
util_bw = 312 
Wasted_Col = 1145 
Wasted_Row = 0 
Idle = 743397 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 749 
rwq = 0 
CCDLc_limit_alone = 749 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744854 
n_nop = 744536 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00102705
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=744854 n_nop=744536 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004189
n_activity=13017 dram_eff=0.02397
bk0: 64a 744638i bk1: 64a 744574i bk2: 64a 744633i bk3: 64a 744452i bk4: 28a 744647i bk5: 28a 744615i bk6: 0a 744854i bk7: 0a 744854i bk8: 0a 744854i bk9: 0a 744854i bk10: 0a 744854i bk11: 0a 744854i bk12: 0a 744854i bk13: 0a 744854i bk14: 0a 744854i bk15: 0a 744854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160074
Bank_Level_Parallism_Col = 1.148699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148699 

BW Util details:
bwutil = 0.000419 
total_CMD = 744854 
util_bw = 312 
Wasted_Col = 1306 
Wasted_Row = 0 
Idle = 743236 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 922 
rwq = 0 
CCDLc_limit_alone = 922 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744854 
n_nop = 744536 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00132375
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=744854 n_nop=744536 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004189
n_activity=12824 dram_eff=0.02433
bk0: 64a 744637i bk1: 64a 744509i bk2: 64a 744624i bk3: 64a 744623i bk4: 28a 744639i bk5: 28a 744654i bk6: 0a 744854i bk7: 0a 744854i bk8: 0a 744854i bk9: 0a 744854i bk10: 0a 744854i bk11: 0a 744854i bk12: 0a 744854i bk13: 0a 744854i bk14: 0a 744854i bk15: 0a 744854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.121076
Bank_Level_Parallism_Col = 1.120103
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120103 

BW Util details:
bwutil = 0.000419 
total_CMD = 744854 
util_bw = 312 
Wasted_Col = 1249 
Wasted_Row = 0 
Idle = 743293 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 813 
rwq = 0 
CCDLc_limit_alone = 813 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744854 
n_nop = 744536 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00125259
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=744854 n_nop=744536 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004189
n_activity=11890 dram_eff=0.02624
bk0: 64a 744461i bk1: 64a 744562i bk2: 64a 744612i bk3: 64a 744617i bk4: 28a 744588i bk5: 28a 744611i bk6: 0a 744854i bk7: 0a 744854i bk8: 0a 744854i bk9: 0a 744854i bk10: 0a 744854i bk11: 0a 744854i bk12: 0a 744854i bk13: 0a 744854i bk14: 0a 744854i bk15: 0a 744854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.182251
Bank_Level_Parallism_Col = 1.181493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181493 

BW Util details:
bwutil = 0.000419 
total_CMD = 744854 
util_bw = 312 
Wasted_Col = 1367 
Wasted_Row = 0 
Idle = 743175 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1045 
rwq = 0 
CCDLc_limit_alone = 1045 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744854 
n_nop = 744536 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00184466
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=744854 n_nop=744536 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004189
n_activity=12365 dram_eff=0.02523
bk0: 64a 744586i bk1: 64a 744612i bk2: 64a 744665i bk3: 64a 744572i bk4: 28a 744639i bk5: 28a 744634i bk6: 0a 744854i bk7: 0a 744854i bk8: 0a 744854i bk9: 0a 744854i bk10: 0a 744854i bk11: 0a 744854i bk12: 0a 744854i bk13: 0a 744854i bk14: 0a 744854i bk15: 0a 744854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205862
Bank_Level_Parallism_Col = 1.192442
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.192442 

BW Util details:
bwutil = 0.000419 
total_CMD = 744854 
util_bw = 312 
Wasted_Col = 1121 
Wasted_Row = 0 
Idle = 743421 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744854 
n_nop = 744536 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000908903
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=744854 n_nop=744536 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004189
n_activity=13131 dram_eff=0.02376
bk0: 64a 744604i bk1: 64a 744527i bk2: 64a 744631i bk3: 64a 744571i bk4: 28a 744648i bk5: 28a 744634i bk6: 0a 744854i bk7: 0a 744854i bk8: 0a 744854i bk9: 0a 744854i bk10: 0a 744854i bk11: 0a 744854i bk12: 0a 744854i bk13: 0a 744854i bk14: 0a 744854i bk15: 0a 744854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.124768
Bank_Level_Parallism_Col = 1.123839
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123839 

BW Util details:
bwutil = 0.000419 
total_CMD = 744854 
util_bw = 312 
Wasted_Col = 1307 
Wasted_Row = 0 
Idle = 743235 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 880 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744854 
n_nop = 744536 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00107404
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=744854 n_nop=744536 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004189
n_activity=12297 dram_eff=0.02537
bk0: 64a 744528i bk1: 64a 744606i bk2: 64a 744576i bk3: 64a 744616i bk4: 28a 744660i bk5: 28a 744619i bk6: 0a 744854i bk7: 0a 744854i bk8: 0a 744854i bk9: 0a 744854i bk10: 0a 744854i bk11: 0a 744854i bk12: 0a 744854i bk13: 0a 744854i bk14: 0a 744854i bk15: 0a 744854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123313
Bank_Level_Parallism_Col = 1.123077
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123077 

BW Util details:
bwutil = 0.000419 
total_CMD = 744854 
util_bw = 312 
Wasted_Col = 1318 
Wasted_Row = 0 
Idle = 743224 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 902 
rwq = 0 
CCDLc_limit_alone = 902 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744854 
n_nop = 744536 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00144055
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=744854 n_nop=744536 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004189
n_activity=12490 dram_eff=0.02498
bk0: 64a 744509i bk1: 64a 744477i bk2: 64a 744546i bk3: 64a 744650i bk4: 28a 744650i bk5: 28a 744630i bk6: 0a 744854i bk7: 0a 744854i bk8: 0a 744854i bk9: 0a 744854i bk10: 0a 744854i bk11: 0a 744854i bk12: 0a 744854i bk13: 0a 744854i bk14: 0a 744854i bk15: 0a 744854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.302970
Bank_Level_Parallism_Col = 1.301587
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.301587 

BW Util details:
bwutil = 0.000419 
total_CMD = 744854 
util_bw = 312 
Wasted_Col = 1203 
Wasted_Row = 0 
Idle = 743339 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1022 
rwq = 0 
CCDLc_limit_alone = 1022 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744854 
n_nop = 744536 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00188359
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=744854 n_nop=744536 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004189
n_activity=12283 dram_eff=0.0254
bk0: 64a 744607i bk1: 64a 744627i bk2: 64a 744656i bk3: 64a 744573i bk4: 28a 744657i bk5: 28a 744591i bk6: 0a 744854i bk7: 0a 744854i bk8: 0a 744854i bk9: 0a 744854i bk10: 0a 744854i bk11: 0a 744854i bk12: 0a 744854i bk13: 0a 744854i bk14: 0a 744854i bk15: 0a 744854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128927
Bank_Level_Parallism_Col = 1.128693
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128693 

BW Util details:
bwutil = 0.000419 
total_CMD = 744854 
util_bw = 312 
Wasted_Col = 1216 
Wasted_Row = 0 
Idle = 743326 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 788 
rwq = 0 
CCDLc_limit_alone = 788 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744854 
n_nop = 744536 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00123111
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=744854 n_nop=744537 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004189
n_activity=12505 dram_eff=0.02495
bk0: 64a 744546i bk1: 64a 744604i bk2: 64a 744613i bk3: 64a 744569i bk4: 28a 744658i bk5: 28a 744631i bk6: 0a 744854i bk7: 0a 744854i bk8: 0a 744854i bk9: 0a 744854i bk10: 0a 744854i bk11: 0a 744854i bk12: 0a 744854i bk13: 0a 744854i bk14: 0a 744854i bk15: 0a 744854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156051
Bank_Level_Parallism_Col = 1.155172
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.155172 

BW Util details:
bwutil = 0.000419 
total_CMD = 744854 
util_bw = 312 
Wasted_Col = 1258 
Wasted_Row = 0 
Idle = 743284 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 883 
rwq = 0 
CCDLc_limit_alone = 883 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744854 
n_nop = 744537 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000426 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003155 
queue_avg = 0.001189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00118949
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=744854 n_nop=744536 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004189
n_activity=12990 dram_eff=0.02402
bk0: 64a 744539i bk1: 64a 744594i bk2: 64a 744634i bk3: 64a 744652i bk4: 28a 744632i bk5: 28a 744654i bk6: 0a 744854i bk7: 0a 744854i bk8: 0a 744854i bk9: 0a 744854i bk10: 0a 744854i bk11: 0a 744854i bk12: 0a 744854i bk13: 0a 744854i bk14: 0a 744854i bk15: 0a 744854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164872
Bank_Level_Parallism_Col = 1.164754
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164754 

BW Util details:
bwutil = 0.000419 
total_CMD = 744854 
util_bw = 312 
Wasted_Col = 1174 
Wasted_Row = 0 
Idle = 743368 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 788 
rwq = 0 
CCDLc_limit_alone = 788 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744854 
n_nop = 744536 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00123783
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=744854 n_nop=744536 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004189
n_activity=11624 dram_eff=0.02684
bk0: 64a 744478i bk1: 64a 744545i bk2: 64a 744550i bk3: 64a 744530i bk4: 28a 744571i bk5: 28a 744605i bk6: 0a 744854i bk7: 0a 744854i bk8: 0a 744854i bk9: 0a 744854i bk10: 0a 744854i bk11: 0a 744854i bk12: 0a 744854i bk13: 0a 744854i bk14: 0a 744854i bk15: 0a 744854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198333
Bank_Level_Parallism_Col = 1.197662
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.197662 

BW Util details:
bwutil = 0.000419 
total_CMD = 744854 
util_bw = 312 
Wasted_Col = 1488 
Wasted_Row = 0 
Idle = 743054 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1194 
rwq = 0 
CCDLc_limit_alone = 1194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744854 
n_nop = 744536 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00170235
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=744854 n_nop=744537 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004175
n_activity=12656 dram_eff=0.02457
bk0: 64a 744608i bk1: 64a 744591i bk2: 64a 744631i bk3: 64a 744594i bk4: 28a 744679i bk5: 27a 744673i bk6: 0a 744854i bk7: 0a 744854i bk8: 0a 744854i bk9: 0a 744854i bk10: 0a 744854i bk11: 0a 744854i bk12: 0a 744854i bk13: 0a 744854i bk14: 0a 744854i bk15: 0a 744854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189247
Bank_Level_Parallism_Col = 1.188354
Bank_Level_Parallism_Ready = 1.006431
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.188354 

BW Util details:
bwutil = 0.000418 
total_CMD = 744854 
util_bw = 311 
Wasted_Col = 1084 
Wasted_Row = 0 
Idle = 743459 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 725 
rwq = 0 
CCDLc_limit_alone = 725 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744854 
n_nop = 744537 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000426 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00112371
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=744854 n_nop=744536 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004189
n_activity=12395 dram_eff=0.02517
bk0: 64a 744551i bk1: 64a 744599i bk2: 64a 744600i bk3: 64a 744599i bk4: 28a 744630i bk5: 28a 744610i bk6: 0a 744854i bk7: 0a 744854i bk8: 0a 744854i bk9: 0a 744854i bk10: 0a 744854i bk11: 0a 744854i bk12: 0a 744854i bk13: 0a 744854i bk14: 0a 744854i bk15: 0a 744854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163831
Bank_Level_Parallism_Col = 1.162982
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162982 

BW Util details:
bwutil = 0.000419 
total_CMD = 744854 
util_bw = 312 
Wasted_Col = 1275 
Wasted_Row = 0 
Idle = 743267 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 910 
rwq = 0 
CCDLc_limit_alone = 910 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744854 
n_nop = 744536 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00106867
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=744854 n_nop=744536 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004189
n_activity=12400 dram_eff=0.02516
bk0: 64a 744539i bk1: 64a 744544i bk2: 64a 744403i bk3: 64a 744602i bk4: 28a 744667i bk5: 28a 744653i bk6: 0a 744854i bk7: 0a 744854i bk8: 0a 744854i bk9: 0a 744854i bk10: 0a 744854i bk11: 0a 744854i bk12: 0a 744854i bk13: 0a 744854i bk14: 0a 744854i bk15: 0a 744854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.144469
Bank_Level_Parallism_Col = 1.144312
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144312 

BW Util details:
bwutil = 0.000419 
total_CMD = 744854 
util_bw = 312 
Wasted_Col = 1460 
Wasted_Row = 0 
Idle = 743082 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1078 
rwq = 0 
CCDLc_limit_alone = 1078 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744854 
n_nop = 744536 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00171309
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=744854 n_nop=744536 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004189
n_activity=12832 dram_eff=0.02431
bk0: 64a 744652i bk1: 64a 744552i bk2: 64a 744552i bk3: 64a 744553i bk4: 28a 744629i bk5: 28a 744584i bk6: 0a 744854i bk7: 0a 744854i bk8: 0a 744854i bk9: 0a 744854i bk10: 0a 744854i bk11: 0a 744854i bk12: 0a 744854i bk13: 0a 744854i bk14: 0a 744854i bk15: 0a 744854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.209097
Bank_Level_Parallism_Col = 1.193794
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193794 

BW Util details:
bwutil = 0.000419 
total_CMD = 744854 
util_bw = 312 
Wasted_Col = 1271 
Wasted_Row = 0 
Idle = 743271 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 940 
rwq = 0 
CCDLc_limit_alone = 940 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744854 
n_nop = 744536 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00220446

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1024, Miss = 172, Miss_rate = 0.168, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 1015, Miss = 172, Miss_rate = 0.169, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 1006, Miss = 172, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1016, Miss = 172, Miss_rate = 0.169, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1011, Miss = 173, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 998, Miss = 173, Miss_rate = 0.173, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1016, Miss = 173, Miss_rate = 0.170, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 995, Miss = 172, Miss_rate = 0.173, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1011, Miss = 173, Miss_rate = 0.171, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 1032, Miss = 172, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1038, Miss = 173, Miss_rate = 0.167, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 999, Miss = 172, Miss_rate = 0.172, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 1002, Miss = 172, Miss_rate = 0.172, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 997, Miss = 172, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 1022, Miss = 172, Miss_rate = 0.168, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 991, Miss = 172, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 958, Miss = 172, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 1003, Miss = 172, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 976, Miss = 173, Miss_rate = 0.177, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 971, Miss = 171, Miss_rate = 0.176, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1000, Miss = 172, Miss_rate = 0.172, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 989, Miss = 172, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 978, Miss = 172, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1005, Miss = 173, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 983, Miss = 171, Miss_rate = 0.174, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1566, Miss = 173, Miss_rate = 0.110, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 1001, Miss = 172, Miss_rate = 0.172, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 981, Miss = 173, Miss_rate = 0.176, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 957, Miss = 172, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 978, Miss = 173, Miss_rate = 0.177, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 992, Miss = 172, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 997, Miss = 173, Miss_rate = 0.174, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32508
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1696
L2_total_cache_pending_hits = 88
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17421
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32508
icnt_total_pkts_simt_to_mem=32508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32508
Req_Network_cycles = 127672
Req_Network_injected_packets_per_cycle =       0.2546 
Req_Network_conflicts_per_cycle =       0.0276
Req_Network_conflicts_per_cycle_util =       0.2572
Req_Bank_Level_Parallism =       2.3742
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0087
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 32508
Reply_Network_cycles = 127672
Reply_Network_injected_packets_per_cycle =        0.2546
Reply_Network_conflicts_per_cycle =        0.0975
Reply_Network_conflicts_per_cycle_util =       0.8778
Reply_Bank_Level_Parallism =       2.2928
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0051
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0067
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 49772 (inst/sec)
gpgpu_simulation_rate = 5319 (cycle/sec)
gpgpu_silicon_slowdown = 225606x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15
GPGPU-Sim uArch: Shader 36 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 5996
gpu_sim_insn = 45122
gpu_ipc =       7.5254
gpu_tot_sim_cycle = 133668
gpu_tot_sim_insn = 1239670
gpu_tot_ipc =       9.2742
gpu_tot_issued_cta = 120
gpu_occupancy = 18.9586% 
gpu_tot_occupancy = 19.7677% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0228
partiton_level_parallism_total  =       0.2442
partiton_level_parallism_util =       4.1515
partiton_level_parallism_util_total  =       2.3785
L2_BW  =       0.8774 GB/Sec
L2_BW_total  =       9.3782 GB/Sec
gpu_total_sim_rate=49586

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 667, Miss = 344, Miss_rate = 0.516, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 461, Miss = 243, Miss_rate = 0.527, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 193, Miss = 131, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 195, Miss = 132, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3408, Miss = 805, Miss_rate = 0.236, Pending_hits = 55, Reservation_fails = 287
	L1D_cache_core[5]: Access = 3367, Miss = 798, Miss_rate = 0.237, Pending_hits = 56, Reservation_fails = 296
	L1D_cache_core[6]: Access = 3399, Miss = 788, Miss_rate = 0.232, Pending_hits = 73, Reservation_fails = 334
	L1D_cache_core[7]: Access = 3360, Miss = 772, Miss_rate = 0.230, Pending_hits = 55, Reservation_fails = 239
	L1D_cache_core[8]: Access = 3470, Miss = 789, Miss_rate = 0.227, Pending_hits = 64, Reservation_fails = 333
	L1D_cache_core[9]: Access = 3509, Miss = 791, Miss_rate = 0.225, Pending_hits = 75, Reservation_fails = 324
	L1D_cache_core[10]: Access = 5148, Miss = 1250, Miss_rate = 0.243, Pending_hits = 94, Reservation_fails = 304
	L1D_cache_core[11]: Access = 5483, Miss = 1367, Miss_rate = 0.249, Pending_hits = 95, Reservation_fails = 280
	L1D_cache_core[12]: Access = 1674, Miss = 579, Miss_rate = 0.346, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 626, Miss_rate = 0.332, Pending_hits = 16, Reservation_fails = 6
	L1D_cache_core[14]: Access = 1654, Miss = 556, Miss_rate = 0.336, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 629, Miss_rate = 0.329, Pending_hits = 12, Reservation_fails = 22
	L1D_cache_core[16]: Access = 1621, Miss = 574, Miss_rate = 0.354, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 706, Miss_rate = 0.312, Pending_hits = 14, Reservation_fails = 22
	L1D_cache_core[18]: Access = 237, Miss = 144, Miss_rate = 0.608, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 141, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 257, Miss_rate = 0.534, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 218, Miss_rate = 0.558, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 166, Miss_rate = 0.613, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 298, Miss_rate = 0.548, Pending_hits = 8, Reservation_fails = 7
	L1D_cache_core[24]: Access = 427, Miss = 231, Miss_rate = 0.541, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 237, Miss_rate = 0.544, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1199, Miss_rate = 0.205, Pending_hits = 91, Reservation_fails = 345
	L1D_cache_core[27]: Access = 5432, Miss = 1188, Miss_rate = 0.219, Pending_hits = 75, Reservation_fails = 391
	L1D_cache_core[28]: Access = 5598, Miss = 1079, Miss_rate = 0.193, Pending_hits = 77, Reservation_fails = 358
	L1D_cache_core[29]: Access = 4872, Miss = 1001, Miss_rate = 0.205, Pending_hits = 77, Reservation_fails = 314
	L1D_cache_core[30]: Access = 5047, Miss = 1036, Miss_rate = 0.205, Pending_hits = 71, Reservation_fails = 368
	L1D_cache_core[31]: Access = 5074, Miss = 1013, Miss_rate = 0.200, Pending_hits = 68, Reservation_fails = 285
	L1D_cache_core[32]: Access = 4876, Miss = 1068, Miss_rate = 0.219, Pending_hits = 72, Reservation_fails = 247
	L1D_cache_core[33]: Access = 5265, Miss = 1186, Miss_rate = 0.225, Pending_hits = 93, Reservation_fails = 286
	L1D_cache_core[34]: Access = 421, Miss = 220, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 503, Miss = 248, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 578, Miss = 275, Miss_rate = 0.476, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 307, Miss = 169, Miss_rate = 0.550, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90501
	L1D_total_cache_misses = 23254
	L1D_total_cache_miss_rate = 0.2569
	L1D_total_cache_pending_hits = 1312
	L1D_total_cache_reservation_fails = 5048
	L1D_cache_data_port_util = 0.168
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1278
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4771
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 277
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
644, 64, 64, 154, 254, 229, 229, 280, 305, 154, 229, 64, 64, 64, 64, 64, 
gpgpu_n_tot_thrd_icount = 5086240
gpgpu_n_tot_w_icount = 158945
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14631
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 141860
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:44330	W0_Idle:406965	W0_Scoreboard:979569	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:20917
single_issue_nums: WS0:41552	WS1:39925	WS2:39120	WS3:38348	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117048 {8:14631,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 585240 {40:14631,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 744 
max_icnt2mem_latency = 145 
maxmrqlatency = 24 
max_icnt2sh_latency = 37 
averagemflatency = 302 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4684 	106 	61 	65 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25606 	2037 	5002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29693 	2658 	294 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28401 	3391 	702 	146 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	63 	51 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5431      5442      6130      6140      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5426      5438      6123      6125      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5427      5427      6132      6147      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5445      5435      6148      6133      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5426      6142      6146      6148      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5427      5439      6156      6141      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5427      6173      6136      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5446      5438      6150      6142      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5435      6173      6143      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5441      5424      9666      6157      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5439      5439      6135      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5434      5433      6144      6154      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5443      6130      6125      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5438      5443      6153      6153      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5437      6145      6126      6154      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5441      5442      6181      6169      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4991
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        935       920       846       833      6893      7058    none      none      none      none      none      none      none      none      none      none  
dram[1]:        906       887       841       795      6862      7168    none      none      none      none      none      none      none      none      none      none  
dram[2]:        917       929       827       800      7025      6878    none      none      none      none      none      none      none      none      none      none  
dram[3]:        899       902       806       816      7088      6907    none      none      none      none      none      none      none      none      none      none  
dram[4]:        944       944       821       800      7034      7065    none      none      none      none      none      none      none      none      none      none  
dram[5]:        909       935       837       848      7322      6647    none      none      none      none      none      none      none      none      none      none  
dram[6]:        944       897       850       820      6880      6819    none      none      none      none      none      none      none      none      none      none  
dram[7]:        934       923       777       806      7017      6962    none      none      none      none      none      none      none      none      none      none  
dram[8]:        903       934       814       798      6687      6844    none      none      none      none      none      none      none      none      none      none  
dram[9]:        918       922       804       803      6479      6993    none      none      none      none      none      none      none      none      none      none  
dram[10]:        938       936       822       814      6742      6940    none      none      none      none      none      none      none      none      none      none  
dram[11]:        950       929       794       809      6893      6798    none      none      none      none      none      none      none      none      none      none  
dram[12]:        939       886       780       827     11714      7553    none      none      none      none      none      none      none      none      none      none  
dram[13]:        918       917       802       823      6818      6897    none      none      none      none      none      none      none      none      none      none  
dram[14]:        945       882       797       787      6802      6637    none      none      none      none      none      none      none      none      none      none  
dram[15]:        890       922       799       815      6707      7119    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       712       727       726       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        711       720       720       720       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        726       719       725       721       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        717       720       744       724       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        731       719       721       728       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        719       717       728       721       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        726       728       718       725       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        725       725       723       722       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        721       716       726       721       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        727       726       732       723       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        736       734       719       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        728       731       724       729       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        722       724       726       725       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        716       722       732       726       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        716       720       732       700       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        719       719       703       701       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779836 n_nop=779518 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004001
n_activity=13746 dram_eff=0.0227
bk0: 64a 779560i bk1: 64a 779559i bk2: 64a 779620i bk3: 64a 779645i bk4: 28a 779658i bk5: 28a 779608i bk6: 0a 779836i bk7: 0a 779836i bk8: 0a 779836i bk9: 0a 779836i bk10: 0a 779836i bk11: 0a 779836i bk12: 0a 779836i bk13: 0a 779836i bk14: 0a 779836i bk15: 0a 779836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.151682
Bank_Level_Parallism_Col = 1.150723
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150723 

BW Util details:
bwutil = 0.000400 
total_CMD = 779836 
util_bw = 312 
Wasted_Col = 1145 
Wasted_Row = 0 
Idle = 778379 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 749 
rwq = 0 
CCDLc_limit_alone = 749 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779836 
n_nop = 779518 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000980975
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779836 n_nop=779518 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004001
n_activity=13017 dram_eff=0.02397
bk0: 64a 779620i bk1: 64a 779556i bk2: 64a 779615i bk3: 64a 779434i bk4: 28a 779629i bk5: 28a 779597i bk6: 0a 779836i bk7: 0a 779836i bk8: 0a 779836i bk9: 0a 779836i bk10: 0a 779836i bk11: 0a 779836i bk12: 0a 779836i bk13: 0a 779836i bk14: 0a 779836i bk15: 0a 779836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160074
Bank_Level_Parallism_Col = 1.148699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148699 

BW Util details:
bwutil = 0.000400 
total_CMD = 779836 
util_bw = 312 
Wasted_Col = 1306 
Wasted_Row = 0 
Idle = 778218 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 922 
rwq = 0 
CCDLc_limit_alone = 922 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779836 
n_nop = 779518 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00126437
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779836 n_nop=779518 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004001
n_activity=12824 dram_eff=0.02433
bk0: 64a 779619i bk1: 64a 779491i bk2: 64a 779606i bk3: 64a 779605i bk4: 28a 779621i bk5: 28a 779636i bk6: 0a 779836i bk7: 0a 779836i bk8: 0a 779836i bk9: 0a 779836i bk10: 0a 779836i bk11: 0a 779836i bk12: 0a 779836i bk13: 0a 779836i bk14: 0a 779836i bk15: 0a 779836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.121076
Bank_Level_Parallism_Col = 1.120103
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120103 

BW Util details:
bwutil = 0.000400 
total_CMD = 779836 
util_bw = 312 
Wasted_Col = 1249 
Wasted_Row = 0 
Idle = 778275 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 813 
rwq = 0 
CCDLc_limit_alone = 813 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779836 
n_nop = 779518 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00119641
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779836 n_nop=779518 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004001
n_activity=11890 dram_eff=0.02624
bk0: 64a 779443i bk1: 64a 779544i bk2: 64a 779594i bk3: 64a 779599i bk4: 28a 779570i bk5: 28a 779593i bk6: 0a 779836i bk7: 0a 779836i bk8: 0a 779836i bk9: 0a 779836i bk10: 0a 779836i bk11: 0a 779836i bk12: 0a 779836i bk13: 0a 779836i bk14: 0a 779836i bk15: 0a 779836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.182251
Bank_Level_Parallism_Col = 1.181493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181493 

BW Util details:
bwutil = 0.000400 
total_CMD = 779836 
util_bw = 312 
Wasted_Col = 1367 
Wasted_Row = 0 
Idle = 778157 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1045 
rwq = 0 
CCDLc_limit_alone = 1045 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779836 
n_nop = 779518 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00176191
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779836 n_nop=779518 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004001
n_activity=12365 dram_eff=0.02523
bk0: 64a 779568i bk1: 64a 779594i bk2: 64a 779647i bk3: 64a 779554i bk4: 28a 779621i bk5: 28a 779616i bk6: 0a 779836i bk7: 0a 779836i bk8: 0a 779836i bk9: 0a 779836i bk10: 0a 779836i bk11: 0a 779836i bk12: 0a 779836i bk13: 0a 779836i bk14: 0a 779836i bk15: 0a 779836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205862
Bank_Level_Parallism_Col = 1.192442
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.192442 

BW Util details:
bwutil = 0.000400 
total_CMD = 779836 
util_bw = 312 
Wasted_Col = 1121 
Wasted_Row = 0 
Idle = 778403 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779836 
n_nop = 779518 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000868131
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779836 n_nop=779518 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004001
n_activity=13131 dram_eff=0.02376
bk0: 64a 779586i bk1: 64a 779509i bk2: 64a 779613i bk3: 64a 779553i bk4: 28a 779630i bk5: 28a 779616i bk6: 0a 779836i bk7: 0a 779836i bk8: 0a 779836i bk9: 0a 779836i bk10: 0a 779836i bk11: 0a 779836i bk12: 0a 779836i bk13: 0a 779836i bk14: 0a 779836i bk15: 0a 779836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.124768
Bank_Level_Parallism_Col = 1.123839
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123839 

BW Util details:
bwutil = 0.000400 
total_CMD = 779836 
util_bw = 312 
Wasted_Col = 1307 
Wasted_Row = 0 
Idle = 778217 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 880 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779836 
n_nop = 779518 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00102586
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779836 n_nop=779518 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004001
n_activity=12297 dram_eff=0.02537
bk0: 64a 779510i bk1: 64a 779588i bk2: 64a 779558i bk3: 64a 779598i bk4: 28a 779642i bk5: 28a 779601i bk6: 0a 779836i bk7: 0a 779836i bk8: 0a 779836i bk9: 0a 779836i bk10: 0a 779836i bk11: 0a 779836i bk12: 0a 779836i bk13: 0a 779836i bk14: 0a 779836i bk15: 0a 779836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123313
Bank_Level_Parallism_Col = 1.123077
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123077 

BW Util details:
bwutil = 0.000400 
total_CMD = 779836 
util_bw = 312 
Wasted_Col = 1318 
Wasted_Row = 0 
Idle = 778206 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 902 
rwq = 0 
CCDLc_limit_alone = 902 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779836 
n_nop = 779518 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00137593
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779836 n_nop=779518 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004001
n_activity=12490 dram_eff=0.02498
bk0: 64a 779491i bk1: 64a 779459i bk2: 64a 779528i bk3: 64a 779632i bk4: 28a 779632i bk5: 28a 779612i bk6: 0a 779836i bk7: 0a 779836i bk8: 0a 779836i bk9: 0a 779836i bk10: 0a 779836i bk11: 0a 779836i bk12: 0a 779836i bk13: 0a 779836i bk14: 0a 779836i bk15: 0a 779836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.302970
Bank_Level_Parallism_Col = 1.301587
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.301587 

BW Util details:
bwutil = 0.000400 
total_CMD = 779836 
util_bw = 312 
Wasted_Col = 1203 
Wasted_Row = 0 
Idle = 778321 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1022 
rwq = 0 
CCDLc_limit_alone = 1022 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779836 
n_nop = 779518 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0017991
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779836 n_nop=779518 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004001
n_activity=12283 dram_eff=0.0254
bk0: 64a 779589i bk1: 64a 779609i bk2: 64a 779638i bk3: 64a 779555i bk4: 28a 779639i bk5: 28a 779573i bk6: 0a 779836i bk7: 0a 779836i bk8: 0a 779836i bk9: 0a 779836i bk10: 0a 779836i bk11: 0a 779836i bk12: 0a 779836i bk13: 0a 779836i bk14: 0a 779836i bk15: 0a 779836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128927
Bank_Level_Parallism_Col = 1.128693
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128693 

BW Util details:
bwutil = 0.000400 
total_CMD = 779836 
util_bw = 312 
Wasted_Col = 1216 
Wasted_Row = 0 
Idle = 778308 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 788 
rwq = 0 
CCDLc_limit_alone = 788 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779836 
n_nop = 779518 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00117589
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779836 n_nop=779519 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004001
n_activity=12505 dram_eff=0.02495
bk0: 64a 779528i bk1: 64a 779586i bk2: 64a 779595i bk3: 64a 779551i bk4: 28a 779640i bk5: 28a 779613i bk6: 0a 779836i bk7: 0a 779836i bk8: 0a 779836i bk9: 0a 779836i bk10: 0a 779836i bk11: 0a 779836i bk12: 0a 779836i bk13: 0a 779836i bk14: 0a 779836i bk15: 0a 779836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156051
Bank_Level_Parallism_Col = 1.155172
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.155172 

BW Util details:
bwutil = 0.000400 
total_CMD = 779836 
util_bw = 312 
Wasted_Col = 1258 
Wasted_Row = 0 
Idle = 778266 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 883 
rwq = 0 
CCDLc_limit_alone = 883 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779836 
n_nop = 779519 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000406 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003155 
queue_avg = 0.001136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00113614
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779836 n_nop=779518 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004001
n_activity=12990 dram_eff=0.02402
bk0: 64a 779521i bk1: 64a 779576i bk2: 64a 779616i bk3: 64a 779634i bk4: 28a 779614i bk5: 28a 779636i bk6: 0a 779836i bk7: 0a 779836i bk8: 0a 779836i bk9: 0a 779836i bk10: 0a 779836i bk11: 0a 779836i bk12: 0a 779836i bk13: 0a 779836i bk14: 0a 779836i bk15: 0a 779836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164872
Bank_Level_Parallism_Col = 1.164754
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164754 

BW Util details:
bwutil = 0.000400 
total_CMD = 779836 
util_bw = 312 
Wasted_Col = 1174 
Wasted_Row = 0 
Idle = 778350 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 788 
rwq = 0 
CCDLc_limit_alone = 788 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779836 
n_nop = 779518 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0011823
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779836 n_nop=779518 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004001
n_activity=11624 dram_eff=0.02684
bk0: 64a 779460i bk1: 64a 779527i bk2: 64a 779532i bk3: 64a 779512i bk4: 28a 779553i bk5: 28a 779587i bk6: 0a 779836i bk7: 0a 779836i bk8: 0a 779836i bk9: 0a 779836i bk10: 0a 779836i bk11: 0a 779836i bk12: 0a 779836i bk13: 0a 779836i bk14: 0a 779836i bk15: 0a 779836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198333
Bank_Level_Parallism_Col = 1.197662
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.197662 

BW Util details:
bwutil = 0.000400 
total_CMD = 779836 
util_bw = 312 
Wasted_Col = 1488 
Wasted_Row = 0 
Idle = 778036 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1194 
rwq = 0 
CCDLc_limit_alone = 1194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779836 
n_nop = 779518 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00162598
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779836 n_nop=779519 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003988
n_activity=12656 dram_eff=0.02457
bk0: 64a 779590i bk1: 64a 779573i bk2: 64a 779613i bk3: 64a 779576i bk4: 28a 779661i bk5: 27a 779655i bk6: 0a 779836i bk7: 0a 779836i bk8: 0a 779836i bk9: 0a 779836i bk10: 0a 779836i bk11: 0a 779836i bk12: 0a 779836i bk13: 0a 779836i bk14: 0a 779836i bk15: 0a 779836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189247
Bank_Level_Parallism_Col = 1.188354
Bank_Level_Parallism_Ready = 1.006431
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.188354 

BW Util details:
bwutil = 0.000399 
total_CMD = 779836 
util_bw = 311 
Wasted_Col = 1084 
Wasted_Row = 0 
Idle = 778441 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 725 
rwq = 0 
CCDLc_limit_alone = 725 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779836 
n_nop = 779519 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000406 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0010733
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779836 n_nop=779518 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004001
n_activity=12395 dram_eff=0.02517
bk0: 64a 779533i bk1: 64a 779581i bk2: 64a 779582i bk3: 64a 779581i bk4: 28a 779612i bk5: 28a 779592i bk6: 0a 779836i bk7: 0a 779836i bk8: 0a 779836i bk9: 0a 779836i bk10: 0a 779836i bk11: 0a 779836i bk12: 0a 779836i bk13: 0a 779836i bk14: 0a 779836i bk15: 0a 779836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163831
Bank_Level_Parallism_Col = 1.162982
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162982 

BW Util details:
bwutil = 0.000400 
total_CMD = 779836 
util_bw = 312 
Wasted_Col = 1275 
Wasted_Row = 0 
Idle = 778249 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 910 
rwq = 0 
CCDLc_limit_alone = 910 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779836 
n_nop = 779518 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00102073
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779836 n_nop=779518 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004001
n_activity=12400 dram_eff=0.02516
bk0: 64a 779521i bk1: 64a 779526i bk2: 64a 779385i bk3: 64a 779584i bk4: 28a 779649i bk5: 28a 779635i bk6: 0a 779836i bk7: 0a 779836i bk8: 0a 779836i bk9: 0a 779836i bk10: 0a 779836i bk11: 0a 779836i bk12: 0a 779836i bk13: 0a 779836i bk14: 0a 779836i bk15: 0a 779836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.144469
Bank_Level_Parallism_Col = 1.144312
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144312 

BW Util details:
bwutil = 0.000400 
total_CMD = 779836 
util_bw = 312 
Wasted_Col = 1460 
Wasted_Row = 0 
Idle = 778064 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1078 
rwq = 0 
CCDLc_limit_alone = 1078 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779836 
n_nop = 779518 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00163624
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=779836 n_nop=779518 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004001
n_activity=12832 dram_eff=0.02431
bk0: 64a 779634i bk1: 64a 779534i bk2: 64a 779534i bk3: 64a 779535i bk4: 28a 779611i bk5: 28a 779566i bk6: 0a 779836i bk7: 0a 779836i bk8: 0a 779836i bk9: 0a 779836i bk10: 0a 779836i bk11: 0a 779836i bk12: 0a 779836i bk13: 0a 779836i bk14: 0a 779836i bk15: 0a 779836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.209097
Bank_Level_Parallism_Col = 1.193794
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193794 

BW Util details:
bwutil = 0.000400 
total_CMD = 779836 
util_bw = 312 
Wasted_Col = 1271 
Wasted_Row = 0 
Idle = 778253 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 940 
rwq = 0 
CCDLc_limit_alone = 940 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779836 
n_nop = 779518 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00210557

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1028, Miss = 172, Miss_rate = 0.167, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 1019, Miss = 172, Miss_rate = 0.169, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 1010, Miss = 172, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1021, Miss = 172, Miss_rate = 0.168, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1016, Miss = 173, Miss_rate = 0.170, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1003, Miss = 173, Miss_rate = 0.172, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1020, Miss = 173, Miss_rate = 0.170, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 999, Miss = 172, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1015, Miss = 173, Miss_rate = 0.170, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 1036, Miss = 172, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1043, Miss = 173, Miss_rate = 0.166, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 1004, Miss = 172, Miss_rate = 0.171, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 1006, Miss = 172, Miss_rate = 0.171, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 1001, Miss = 172, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 1026, Miss = 172, Miss_rate = 0.168, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 995, Miss = 172, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 962, Miss = 172, Miss_rate = 0.179, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 1007, Miss = 172, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 980, Miss = 173, Miss_rate = 0.177, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 975, Miss = 171, Miss_rate = 0.175, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1005, Miss = 172, Miss_rate = 0.171, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 993, Miss = 172, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 982, Miss = 172, Miss_rate = 0.175, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1009, Miss = 173, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 987, Miss = 171, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1570, Miss = 173, Miss_rate = 0.110, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 1005, Miss = 172, Miss_rate = 0.171, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 985, Miss = 173, Miss_rate = 0.176, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 962, Miss = 172, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 983, Miss = 173, Miss_rate = 0.176, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 996, Miss = 172, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 1002, Miss = 173, Miss_rate = 0.173, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32645
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1689
L2_total_cache_pending_hits = 88
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9621
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17423
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32645
icnt_total_pkts_simt_to_mem=32645
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32645
Req_Network_cycles = 133668
Req_Network_injected_packets_per_cycle =       0.2442 
Req_Network_conflicts_per_cycle =       0.0263
Req_Network_conflicts_per_cycle_util =       0.2566
Req_Bank_Level_Parallism =       2.3785
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0083
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0076

Reply_Network_injected_packets_num = 32645
Reply_Network_cycles = 133668
Reply_Network_injected_packets_per_cycle =        0.2442
Reply_Network_conflicts_per_cycle =        0.0931
Reply_Network_conflicts_per_cycle_util =       0.8758
Reply_Bank_Level_Parallism =       2.2972
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0049
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0064
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 49586 (inst/sec)
gpgpu_simulation_rate = 5346 (cycle/sec)
gpgpu_silicon_slowdown = 224466x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 4830
gpu_sim_insn = 49152
gpu_ipc =      10.1764
gpu_tot_sim_cycle = 138498
gpu_tot_sim_insn = 1288822
gpu_tot_ipc =       9.3057
gpu_tot_issued_cta = 128
gpu_occupancy = 32.3861% 
gpu_tot_occupancy = 19.8502% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0265
partiton_level_parallism_total  =       0.2366
partiton_level_parallism_util =       5.3333
partiton_level_parallism_util_total  =       2.3837
L2_BW  =       1.0176 GB/Sec
L2_BW_total  =       9.0867 GB/Sec
gpu_total_sim_rate=49570

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 667, Miss = 344, Miss_rate = 0.516, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 461, Miss = 243, Miss_rate = 0.527, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 193, Miss = 131, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 195, Miss = 132, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3408, Miss = 805, Miss_rate = 0.236, Pending_hits = 55, Reservation_fails = 287
	L1D_cache_core[5]: Access = 3367, Miss = 798, Miss_rate = 0.237, Pending_hits = 56, Reservation_fails = 296
	L1D_cache_core[6]: Access = 3415, Miss = 804, Miss_rate = 0.235, Pending_hits = 73, Reservation_fails = 334
	L1D_cache_core[7]: Access = 3376, Miss = 788, Miss_rate = 0.233, Pending_hits = 55, Reservation_fails = 239
	L1D_cache_core[8]: Access = 3486, Miss = 805, Miss_rate = 0.231, Pending_hits = 64, Reservation_fails = 333
	L1D_cache_core[9]: Access = 3525, Miss = 807, Miss_rate = 0.229, Pending_hits = 75, Reservation_fails = 324
	L1D_cache_core[10]: Access = 5164, Miss = 1266, Miss_rate = 0.245, Pending_hits = 94, Reservation_fails = 304
	L1D_cache_core[11]: Access = 5499, Miss = 1383, Miss_rate = 0.252, Pending_hits = 95, Reservation_fails = 280
	L1D_cache_core[12]: Access = 1690, Miss = 595, Miss_rate = 0.352, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1900, Miss = 642, Miss_rate = 0.338, Pending_hits = 16, Reservation_fails = 6
	L1D_cache_core[14]: Access = 1654, Miss = 556, Miss_rate = 0.336, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 629, Miss_rate = 0.329, Pending_hits = 12, Reservation_fails = 22
	L1D_cache_core[16]: Access = 1621, Miss = 574, Miss_rate = 0.354, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 706, Miss_rate = 0.312, Pending_hits = 14, Reservation_fails = 22
	L1D_cache_core[18]: Access = 237, Miss = 144, Miss_rate = 0.608, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 141, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 257, Miss_rate = 0.534, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 218, Miss_rate = 0.558, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 166, Miss_rate = 0.613, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 298, Miss_rate = 0.548, Pending_hits = 8, Reservation_fails = 7
	L1D_cache_core[24]: Access = 427, Miss = 231, Miss_rate = 0.541, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 237, Miss_rate = 0.544, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1199, Miss_rate = 0.205, Pending_hits = 91, Reservation_fails = 345
	L1D_cache_core[27]: Access = 5432, Miss = 1188, Miss_rate = 0.219, Pending_hits = 75, Reservation_fails = 391
	L1D_cache_core[28]: Access = 5598, Miss = 1079, Miss_rate = 0.193, Pending_hits = 77, Reservation_fails = 358
	L1D_cache_core[29]: Access = 4872, Miss = 1001, Miss_rate = 0.205, Pending_hits = 77, Reservation_fails = 314
	L1D_cache_core[30]: Access = 5047, Miss = 1036, Miss_rate = 0.205, Pending_hits = 71, Reservation_fails = 368
	L1D_cache_core[31]: Access = 5074, Miss = 1013, Miss_rate = 0.200, Pending_hits = 68, Reservation_fails = 285
	L1D_cache_core[32]: Access = 4876, Miss = 1068, Miss_rate = 0.219, Pending_hits = 72, Reservation_fails = 247
	L1D_cache_core[33]: Access = 5265, Miss = 1186, Miss_rate = 0.225, Pending_hits = 93, Reservation_fails = 286
	L1D_cache_core[34]: Access = 421, Miss = 220, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 503, Miss = 248, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 578, Miss = 275, Miss_rate = 0.476, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 307, Miss = 169, Miss_rate = 0.550, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90629
	L1D_total_cache_misses = 23382
	L1D_total_cache_miss_rate = 0.2580
	L1D_total_cache_pending_hits = 1312
	L1D_total_cache_reservation_fails = 5048
	L1D_cache_data_port_util = 0.167
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1278
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4771
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 277
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
644, 64, 64, 154, 254, 229, 229, 280, 305, 154, 229, 64, 64, 64, 64, 64, 
gpgpu_n_tot_thrd_icount = 5139488
gpgpu_n_tot_w_icount = 160609
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14759
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:44938	W0_Idle:407281	W0_Scoreboard:987461	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:22453
single_issue_nums: WS0:41968	WS1:40341	WS2:39536	WS3:38764	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118072 {8:14759,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 590360 {40:14759,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 744 
max_icnt2mem_latency = 145 
maxmrqlatency = 24 
max_icnt2sh_latency = 37 
averagemflatency = 302 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4684 	106 	61 	65 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25734 	2037 	5002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29821 	2658 	294 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28529 	3391 	702 	146 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	51 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5431      5442      6130      6140      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5426      5438      6123      6125      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5427      5427      6132      6147      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5445      5435      6148      6133      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5426      6142      6146      6148      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5427      5439      6156      6141      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5846      5427      6173      6136      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5446      5438      6150      6142      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5435      6173      6143      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5441      5424      9666      6157      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5439      5439      6135      6137      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5434      5433      6144      6154      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6560      5443      6130      6125      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5438      5443      6153      6153      5167      5173         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5437      6145      6126      6154      5175      5180         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5441      5442      6181      6169      5167      5173         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4991
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        935       920       846       833      6926      7091    none      none      none      none      none      none      none      none      none      none  
dram[1]:        906       887       841       795      6896      7201    none      none      none      none      none      none      none      none      none      none  
dram[2]:        917       929       827       800      7058      6911    none      none      none      none      none      none      none      none      none      none  
dram[3]:        899       902       806       816      7121      6941    none      none      none      none      none      none      none      none      none      none  
dram[4]:        944       944       821       800      7067      7099    none      none      none      none      none      none      none      none      none      none  
dram[5]:        909       935       837       848      7356      6680    none      none      none      none      none      none      none      none      none      none  
dram[6]:        944       897       850       820      6914      6853    none      none      none      none      none      none      none      none      none      none  
dram[7]:        934       923       777       806      7050      6996    none      none      none      none      none      none      none      none      none      none  
dram[8]:        903       934       814       798      6721      6878    none      none      none      none      none      none      none      none      none      none  
dram[9]:        918       922       804       803      6512      7026    none      none      none      none      none      none      none      none      none      none  
dram[10]:        938       936       822       814      6775      6973    none      none      none      none      none      none      none      none      none      none  
dram[11]:        950       929       794       809      6927      6831    none      none      none      none      none      none      none      none      none      none  
dram[12]:        939       886       780       827     11747      7588    none      none      none      none      none      none      none      none      none      none  
dram[13]:        918       917       802       823      6851      6930    none      none      none      none      none      none      none      none      none      none  
dram[14]:        945       882       797       787      6835      6670    none      none      none      none      none      none      none      none      none      none  
dram[15]:        890       922       799       815      6741      7153    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       712       727       726       650       650         0         0         0         0         0         0         0         0         0         0
dram[1]:        711       720       720       720       649       649         0         0         0         0         0         0         0         0         0         0
dram[2]:        726       719       725       721       650       650         0         0         0         0         0         0         0         0         0         0
dram[3]:        717       720       744       724       649       649         0         0         0         0         0         0         0         0         0         0
dram[4]:        731       719       721       728       650       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        719       717       728       721       649       649         0         0         0         0         0         0         0         0         0         0
dram[6]:        726       728       718       725       650       650         0         0         0         0         0         0         0         0         0         0
dram[7]:        725       725       723       722       649       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        721       716       726       721       650       650         0         0         0         0         0         0         0         0         0         0
dram[9]:        727       726       732       723       649       649         0         0         0         0         0         0         0         0         0         0
dram[10]:        736       734       719       719       650       650         0         0         0         0         0         0         0         0         0         0
dram[11]:        728       731       724       729       649       649         0         0         0         0         0         0         0         0         0         0
dram[12]:        722       724       726       725       650       650         0         0         0         0         0         0         0         0         0         0
dram[13]:        716       722       732       726       649       649         0         0         0         0         0         0         0         0         0         0
dram[14]:        716       720       732       700       650       650         0         0         0         0         0         0         0         0         0         0
dram[15]:        719       719       703       701       649       649         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808015 n_nop=807697 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003861
n_activity=13746 dram_eff=0.0227
bk0: 64a 807739i bk1: 64a 807738i bk2: 64a 807799i bk3: 64a 807824i bk4: 28a 807837i bk5: 28a 807787i bk6: 0a 808015i bk7: 0a 808015i bk8: 0a 808015i bk9: 0a 808015i bk10: 0a 808015i bk11: 0a 808015i bk12: 0a 808015i bk13: 0a 808015i bk14: 0a 808015i bk15: 0a 808015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.151682
Bank_Level_Parallism_Col = 1.150723
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150723 

BW Util details:
bwutil = 0.000386 
total_CMD = 808015 
util_bw = 312 
Wasted_Col = 1145 
Wasted_Row = 0 
Idle = 806558 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 749 
rwq = 0 
CCDLc_limit_alone = 749 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 808015 
n_nop = 807697 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000946765
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808015 n_nop=807697 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003861
n_activity=13017 dram_eff=0.02397
bk0: 64a 807799i bk1: 64a 807735i bk2: 64a 807794i bk3: 64a 807613i bk4: 28a 807808i bk5: 28a 807776i bk6: 0a 808015i bk7: 0a 808015i bk8: 0a 808015i bk9: 0a 808015i bk10: 0a 808015i bk11: 0a 808015i bk12: 0a 808015i bk13: 0a 808015i bk14: 0a 808015i bk15: 0a 808015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160074
Bank_Level_Parallism_Col = 1.148699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148699 

BW Util details:
bwutil = 0.000386 
total_CMD = 808015 
util_bw = 312 
Wasted_Col = 1306 
Wasted_Row = 0 
Idle = 806397 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 922 
rwq = 0 
CCDLc_limit_alone = 922 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 808015 
n_nop = 807697 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00122027
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808015 n_nop=807697 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003861
n_activity=12824 dram_eff=0.02433
bk0: 64a 807798i bk1: 64a 807670i bk2: 64a 807785i bk3: 64a 807784i bk4: 28a 807800i bk5: 28a 807815i bk6: 0a 808015i bk7: 0a 808015i bk8: 0a 808015i bk9: 0a 808015i bk10: 0a 808015i bk11: 0a 808015i bk12: 0a 808015i bk13: 0a 808015i bk14: 0a 808015i bk15: 0a 808015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.121076
Bank_Level_Parallism_Col = 1.120103
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120103 

BW Util details:
bwutil = 0.000386 
total_CMD = 808015 
util_bw = 312 
Wasted_Col = 1249 
Wasted_Row = 0 
Idle = 806454 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 813 
rwq = 0 
CCDLc_limit_alone = 813 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 808015 
n_nop = 807697 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00115468
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808015 n_nop=807697 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003861
n_activity=11890 dram_eff=0.02624
bk0: 64a 807622i bk1: 64a 807723i bk2: 64a 807773i bk3: 64a 807778i bk4: 28a 807749i bk5: 28a 807772i bk6: 0a 808015i bk7: 0a 808015i bk8: 0a 808015i bk9: 0a 808015i bk10: 0a 808015i bk11: 0a 808015i bk12: 0a 808015i bk13: 0a 808015i bk14: 0a 808015i bk15: 0a 808015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.182251
Bank_Level_Parallism_Col = 1.181493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181493 

BW Util details:
bwutil = 0.000386 
total_CMD = 808015 
util_bw = 312 
Wasted_Col = 1367 
Wasted_Row = 0 
Idle = 806336 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1045 
rwq = 0 
CCDLc_limit_alone = 1045 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 808015 
n_nop = 807697 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00170046
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808015 n_nop=807697 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003861
n_activity=12365 dram_eff=0.02523
bk0: 64a 807747i bk1: 64a 807773i bk2: 64a 807826i bk3: 64a 807733i bk4: 28a 807800i bk5: 28a 807795i bk6: 0a 808015i bk7: 0a 808015i bk8: 0a 808015i bk9: 0a 808015i bk10: 0a 808015i bk11: 0a 808015i bk12: 0a 808015i bk13: 0a 808015i bk14: 0a 808015i bk15: 0a 808015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205862
Bank_Level_Parallism_Col = 1.192442
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.192442 

BW Util details:
bwutil = 0.000386 
total_CMD = 808015 
util_bw = 312 
Wasted_Col = 1121 
Wasted_Row = 0 
Idle = 806582 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 808015 
n_nop = 807697 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000837856
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808015 n_nop=807697 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003861
n_activity=13131 dram_eff=0.02376
bk0: 64a 807765i bk1: 64a 807688i bk2: 64a 807792i bk3: 64a 807732i bk4: 28a 807809i bk5: 28a 807795i bk6: 0a 808015i bk7: 0a 808015i bk8: 0a 808015i bk9: 0a 808015i bk10: 0a 808015i bk11: 0a 808015i bk12: 0a 808015i bk13: 0a 808015i bk14: 0a 808015i bk15: 0a 808015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.124768
Bank_Level_Parallism_Col = 1.123839
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123839 

BW Util details:
bwutil = 0.000386 
total_CMD = 808015 
util_bw = 312 
Wasted_Col = 1307 
Wasted_Row = 0 
Idle = 806396 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 880 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 808015 
n_nop = 807697 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000990081
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808015 n_nop=807697 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003861
n_activity=12297 dram_eff=0.02537
bk0: 64a 807689i bk1: 64a 807767i bk2: 64a 807737i bk3: 64a 807777i bk4: 28a 807821i bk5: 28a 807780i bk6: 0a 808015i bk7: 0a 808015i bk8: 0a 808015i bk9: 0a 808015i bk10: 0a 808015i bk11: 0a 808015i bk12: 0a 808015i bk13: 0a 808015i bk14: 0a 808015i bk15: 0a 808015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123313
Bank_Level_Parallism_Col = 1.123077
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123077 

BW Util details:
bwutil = 0.000386 
total_CMD = 808015 
util_bw = 312 
Wasted_Col = 1318 
Wasted_Row = 0 
Idle = 806385 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 902 
rwq = 0 
CCDLc_limit_alone = 902 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 808015 
n_nop = 807697 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00132795
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808015 n_nop=807697 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003861
n_activity=12490 dram_eff=0.02498
bk0: 64a 807670i bk1: 64a 807638i bk2: 64a 807707i bk3: 64a 807811i bk4: 28a 807811i bk5: 28a 807791i bk6: 0a 808015i bk7: 0a 808015i bk8: 0a 808015i bk9: 0a 808015i bk10: 0a 808015i bk11: 0a 808015i bk12: 0a 808015i bk13: 0a 808015i bk14: 0a 808015i bk15: 0a 808015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.302970
Bank_Level_Parallism_Col = 1.301587
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.301587 

BW Util details:
bwutil = 0.000386 
total_CMD = 808015 
util_bw = 312 
Wasted_Col = 1203 
Wasted_Row = 0 
Idle = 806500 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1022 
rwq = 0 
CCDLc_limit_alone = 1022 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 808015 
n_nop = 807697 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00173635
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808015 n_nop=807697 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003861
n_activity=12283 dram_eff=0.0254
bk0: 64a 807768i bk1: 64a 807788i bk2: 64a 807817i bk3: 64a 807734i bk4: 28a 807818i bk5: 28a 807752i bk6: 0a 808015i bk7: 0a 808015i bk8: 0a 808015i bk9: 0a 808015i bk10: 0a 808015i bk11: 0a 808015i bk12: 0a 808015i bk13: 0a 808015i bk14: 0a 808015i bk15: 0a 808015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128927
Bank_Level_Parallism_Col = 1.128693
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128693 

BW Util details:
bwutil = 0.000386 
total_CMD = 808015 
util_bw = 312 
Wasted_Col = 1216 
Wasted_Row = 0 
Idle = 806487 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 788 
rwq = 0 
CCDLc_limit_alone = 788 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 808015 
n_nop = 807697 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00113488
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808015 n_nop=807698 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003861
n_activity=12505 dram_eff=0.02495
bk0: 64a 807707i bk1: 64a 807765i bk2: 64a 807774i bk3: 64a 807730i bk4: 28a 807819i bk5: 28a 807792i bk6: 0a 808015i bk7: 0a 808015i bk8: 0a 808015i bk9: 0a 808015i bk10: 0a 808015i bk11: 0a 808015i bk12: 0a 808015i bk13: 0a 808015i bk14: 0a 808015i bk15: 0a 808015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156051
Bank_Level_Parallism_Col = 1.155172
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.155172 

BW Util details:
bwutil = 0.000386 
total_CMD = 808015 
util_bw = 312 
Wasted_Col = 1258 
Wasted_Row = 0 
Idle = 806445 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 883 
rwq = 0 
CCDLc_limit_alone = 883 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 808015 
n_nop = 807698 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000392 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003155 
queue_avg = 0.001097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00109651
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808015 n_nop=807697 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003861
n_activity=12990 dram_eff=0.02402
bk0: 64a 807700i bk1: 64a 807755i bk2: 64a 807795i bk3: 64a 807813i bk4: 28a 807793i bk5: 28a 807815i bk6: 0a 808015i bk7: 0a 808015i bk8: 0a 808015i bk9: 0a 808015i bk10: 0a 808015i bk11: 0a 808015i bk12: 0a 808015i bk13: 0a 808015i bk14: 0a 808015i bk15: 0a 808015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164872
Bank_Level_Parallism_Col = 1.164754
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164754 

BW Util details:
bwutil = 0.000386 
total_CMD = 808015 
util_bw = 312 
Wasted_Col = 1174 
Wasted_Row = 0 
Idle = 806529 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 788 
rwq = 0 
CCDLc_limit_alone = 788 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 808015 
n_nop = 807697 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00114107
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808015 n_nop=807697 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003861
n_activity=11624 dram_eff=0.02684
bk0: 64a 807639i bk1: 64a 807706i bk2: 64a 807711i bk3: 64a 807691i bk4: 28a 807732i bk5: 28a 807766i bk6: 0a 808015i bk7: 0a 808015i bk8: 0a 808015i bk9: 0a 808015i bk10: 0a 808015i bk11: 0a 808015i bk12: 0a 808015i bk13: 0a 808015i bk14: 0a 808015i bk15: 0a 808015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198333
Bank_Level_Parallism_Col = 1.197662
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.197662 

BW Util details:
bwutil = 0.000386 
total_CMD = 808015 
util_bw = 312 
Wasted_Col = 1488 
Wasted_Row = 0 
Idle = 806215 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1194 
rwq = 0 
CCDLc_limit_alone = 1194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 808015 
n_nop = 807697 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00156928
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808015 n_nop=807698 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003849
n_activity=12656 dram_eff=0.02457
bk0: 64a 807769i bk1: 64a 807752i bk2: 64a 807792i bk3: 64a 807755i bk4: 28a 807840i bk5: 27a 807834i bk6: 0a 808015i bk7: 0a 808015i bk8: 0a 808015i bk9: 0a 808015i bk10: 0a 808015i bk11: 0a 808015i bk12: 0a 808015i bk13: 0a 808015i bk14: 0a 808015i bk15: 0a 808015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189247
Bank_Level_Parallism_Col = 1.188354
Bank_Level_Parallism_Ready = 1.006431
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.188354 

BW Util details:
bwutil = 0.000385 
total_CMD = 808015 
util_bw = 311 
Wasted_Col = 1084 
Wasted_Row = 0 
Idle = 806620 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 725 
rwq = 0 
CCDLc_limit_alone = 725 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 808015 
n_nop = 807698 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000385 
Either_Row_CoL_Bus_Util = 0.000392 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00103587
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808015 n_nop=807697 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003861
n_activity=12395 dram_eff=0.02517
bk0: 64a 807712i bk1: 64a 807760i bk2: 64a 807761i bk3: 64a 807760i bk4: 28a 807791i bk5: 28a 807771i bk6: 0a 808015i bk7: 0a 808015i bk8: 0a 808015i bk9: 0a 808015i bk10: 0a 808015i bk11: 0a 808015i bk12: 0a 808015i bk13: 0a 808015i bk14: 0a 808015i bk15: 0a 808015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163831
Bank_Level_Parallism_Col = 1.162982
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162982 

BW Util details:
bwutil = 0.000386 
total_CMD = 808015 
util_bw = 312 
Wasted_Col = 1275 
Wasted_Row = 0 
Idle = 806428 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 910 
rwq = 0 
CCDLc_limit_alone = 910 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 808015 
n_nop = 807697 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00098513
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808015 n_nop=807697 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003861
n_activity=12400 dram_eff=0.02516
bk0: 64a 807700i bk1: 64a 807705i bk2: 64a 807564i bk3: 64a 807763i bk4: 28a 807828i bk5: 28a 807814i bk6: 0a 808015i bk7: 0a 808015i bk8: 0a 808015i bk9: 0a 808015i bk10: 0a 808015i bk11: 0a 808015i bk12: 0a 808015i bk13: 0a 808015i bk14: 0a 808015i bk15: 0a 808015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.144469
Bank_Level_Parallism_Col = 1.144312
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144312 

BW Util details:
bwutil = 0.000386 
total_CMD = 808015 
util_bw = 312 
Wasted_Col = 1460 
Wasted_Row = 0 
Idle = 806243 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1078 
rwq = 0 
CCDLc_limit_alone = 1078 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 808015 
n_nop = 807697 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00157918
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=808015 n_nop=807697 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003861
n_activity=12832 dram_eff=0.02431
bk0: 64a 807813i bk1: 64a 807713i bk2: 64a 807713i bk3: 64a 807714i bk4: 28a 807790i bk5: 28a 807745i bk6: 0a 808015i bk7: 0a 808015i bk8: 0a 808015i bk9: 0a 808015i bk10: 0a 808015i bk11: 0a 808015i bk12: 0a 808015i bk13: 0a 808015i bk14: 0a 808015i bk15: 0a 808015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.209097
Bank_Level_Parallism_Col = 1.193794
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193794 

BW Util details:
bwutil = 0.000386 
total_CMD = 808015 
util_bw = 312 
Wasted_Col = 1271 
Wasted_Row = 0 
Idle = 806432 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 940 
rwq = 0 
CCDLc_limit_alone = 940 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 808015 
n_nop = 807697 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00203214

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1032, Miss = 172, Miss_rate = 0.167, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 1023, Miss = 172, Miss_rate = 0.168, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 1014, Miss = 172, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1025, Miss = 172, Miss_rate = 0.168, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1020, Miss = 173, Miss_rate = 0.170, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1007, Miss = 173, Miss_rate = 0.172, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1024, Miss = 173, Miss_rate = 0.169, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 1003, Miss = 172, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1019, Miss = 173, Miss_rate = 0.170, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 1040, Miss = 172, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1047, Miss = 173, Miss_rate = 0.165, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 1008, Miss = 172, Miss_rate = 0.171, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 1010, Miss = 172, Miss_rate = 0.170, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 1005, Miss = 172, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 1030, Miss = 172, Miss_rate = 0.167, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 999, Miss = 172, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 966, Miss = 172, Miss_rate = 0.178, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 1011, Miss = 172, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 984, Miss = 173, Miss_rate = 0.176, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 979, Miss = 171, Miss_rate = 0.175, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1009, Miss = 172, Miss_rate = 0.170, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 997, Miss = 172, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 986, Miss = 172, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1013, Miss = 173, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 991, Miss = 171, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1574, Miss = 173, Miss_rate = 0.110, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[26]: Access = 1009, Miss = 172, Miss_rate = 0.170, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 989, Miss = 173, Miss_rate = 0.175, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 966, Miss = 172, Miss_rate = 0.178, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 987, Miss = 173, Miss_rate = 0.175, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 1000, Miss = 172, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 1006, Miss = 173, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32773
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1682
L2_total_cache_pending_hits = 88
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17423
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32773
icnt_total_pkts_simt_to_mem=32773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32773
Req_Network_cycles = 138498
Req_Network_injected_packets_per_cycle =       0.2366 
Req_Network_conflicts_per_cycle =       0.0254
Req_Network_conflicts_per_cycle_util =       0.2562
Req_Bank_Level_Parallism =       2.3837
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0080
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0074

Reply_Network_injected_packets_num = 32773
Reply_Network_cycles = 138498
Reply_Network_injected_packets_per_cycle =        0.2366
Reply_Network_conflicts_per_cycle =        0.0899
Reply_Network_conflicts_per_cycle_util =       0.8743
Reply_Bank_Level_Parallism =       2.3023
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0047
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0062
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 49570 (inst/sec)
gpgpu_simulation_rate = 5326 (cycle/sec)
gpgpu_silicon_slowdown = 225309x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
