{
    "id": "1583809610",
    "title": "Automated Correctness Condition Generation for Formal Verification ofSynthesized RTL Designs",
    "venue": "formal methods",
    "year": 2000,
    "authors": [
        {
            "name": "Nazanin Mansouri",
            "id": "2122167298",
            "org": "Digital Design Environments Laboratory, ECECS Department, University of Cincinnati, Cincinnati, Ohio 45221-0030, USA. [email protected].uc.edu#TAB#"
        },
        {
            "name": "Ranga Vemuri",
            "id": "2142783971",
            "org": "Digital Design Environments Laboratory, ECECS Department, University of Cincinnati, Cincinnati, Ohio 45221-0030, USA. ranga.vemuri@uc.edu#TAB#"
        }
    ],
    "fields_of_study": [
        "Uninterpreted function",
        "High-level synthesis",
        "High-level verification",
        "Theoretical computer science",
        "Formal verification",
        "Register-transfer level",
        "Formal specification",
        "Functional verification",
        "Computer science",
        "Correctness",
        "Real-time computing"
    ],
    "references": [
        "1493375153",
        "1501637912",
        "1541092693",
        "1545311664",
        "1563093516",
        "1600735021",
        "1741528175",
        "1764512891",
        "1862475511",
        "1931742729",
        "1995223750",
        "2030224590",
        "2053013213",
        "2082493469",
        "2083831064",
        "2096076317",
        "2101591864",
        "2102991528",
        "2114266730",
        "2114354396",
        "2117189826",
        "2119496407",
        "2121492918",
        "2126676817",
        "2127862840",
        "2128600579",
        "2131258926",
        "2137475625",
        "2146707970",
        "2152985659",
        "2154949934",
        "2159139491",
        "2163962527",
        "2168902074",
        "2169835182",
        "2170511114",
        "2172280166"
    ]
}