

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Tue Nov  5 17:38:07 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab7_3
* Solution:       solution2
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.702|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   12|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |   10|   10|         1|          1|          1|    10|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|   100|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    30|    -|
|Register         |        -|      -|     71|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      0|     71|   130|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      0|   ~0  |     1|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |add_ln5_1_fu_99_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln5_fu_81_p2    |     +    |      0|  0|  39|          32|          32|
    |i_fu_93_p2          |     +    |      0|  0|  13|           4|           1|
    |icmp_ln4_fu_87_p2   |   icmp   |      0|  0|   9|           4|           4|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 100|          72|          69|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  21|          4|    1|          4|
    |i_0_reg_65  |   9|          2|    4|          8|
    +------------+----+-----------+-----+-----------+
    |Total       |  30|          6|    5|         12|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |accum            |  32|   0|   32|          0|
    |add_ln5_reg_110  |  32|   0|   32|          0|
    |ap_CS_fsm        |   3|   0|    3|          0|
    |i_0_reg_65       |   4|   0|    4|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  71|   0|   71|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      foo     | return value |
|in1              |  in |   32|   ap_none  |      in1     |    scalar    |
|in2              |  in |   32|   ap_none  |      in2     |    scalar    |
|out_data         | out |   32|   ap_vld   |   out_data   |    pointer   |
|out_data_ap_vld  | out |    1|   ap_vld   |   out_data   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

