# Feature
| Feature | GDDR7 | GDDR6 |
|:---:|:---:|:---:|
|Channel |4 per Device<br>configurable | 2 per Device |
|Bank| 16 per Channel|16 per Channel|
|Data Bus| 1byte per Channel| 2 byte per Channel|
|Prefetch Size| 32n|16n|
|burst Length| <mark>48</mark> or 32|16|
|data signaling| PAM3 and NRZ | NRZ|
|RDQS|RCK|NO|
|CABI| Yes|Yes|
|CA Parity|Yes|No|
|R/W CRC|Yes|Yes|
|Self-Refresh|Self-Refresh<br>Sleep<br>Self-Refresh Sleep<br>Hibernate Self-Refresh Sleep|Self-Refresh<br>Hibernate Self-Refresh<br>Hibernate Self-Refresh with VDDQ Off|
|Temperature Controlled Self-Refresh Rate| Yes|Yes|
|Partial Array Self-Refresh| No | Yes|
|DFS|Yes|Yes|
|DVS|Yes|No|
|<mark>CSP</mark>|Yes|No|
|On-die ECC| Yes | No|
|RFM| RFM<br>ARFM<br>Directed RFM| RFM|
|PPR|Yes|No|
|ODT| Yes|Yes|
|VREF DQ| No dedicated Pin, MRS Controlled %VDDQ|No dedicated Pin, MRS Controlled %VDDQ|
|VREF CA| No dedicated Pin, MRS Controlled %VDDQ| External VREFC pin|
|VDD|1.2V|1.2V or 1.35V|
|VDDQ|1.2V|1.2V or 1.35V|
|VPP (power for row select bus)|1.8V|1.8V|
|WCK| for CA and DQ| only for DQ|
|CK | DRAN internal generated by div | external input |
|CK : WCK | 1:4 | 1:2|

# Clock
WCK is divided by 4 in DRAM to generate internal DRAM CK for AC timings unit.
CA is latched by WCK rising edge.

# PAM3
每个DQ bit有3种可能性，一共有11根DQ，burst 16次，因此共有176个DQ bit，其一共有3^176种可能性。
原始的数据一共有256bits，每个bit有2种可能性，因此一共有2^256种可能性。
