Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 19 09:17:28 2024
| Host         : PC-464 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (172)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (411)
5. checking no_input_delay (9)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (172)
--------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: DAG/DEMO_M/CL_TRI/pulse_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DAG/D_A_G/DISP_CON/disp_ctr/clk_en/pulse_reg/Q (HIGH)

 There are 126 register/latch pins with no clock driven by root clock pin: DAG/D_A_G/SOUND_GEN/CL_EN/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (411)
--------------------------------------------------
 There are 411 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.829        0.000                      0                  501        0.163        0.000                      0                  501        4.500        0.000                       0                   280  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.829        0.000                      0                  501        0.163        0.000                      0                  501        4.500        0.000                       0                   280  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 DAG/D_A_G/DISP_CON/mode_cnt/COUNT/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/D_A_G/SOUND_GEN/PWM/KOM/b_greater_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 1.440ns (27.502%)  route 3.796ns (72.498%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.562     5.114    DAG/D_A_G/DISP_CON/mode_cnt/COUNT/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  DAG/D_A_G/DISP_CON/mode_cnt/COUNT/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDRE (Prop_fdre_C_Q)         0.518     5.632 r  DAG/D_A_G/DISP_CON/mode_cnt/COUNT/sig_count_reg[0]/Q
                         net (fo=32, routed)          1.187     6.818    DAG/D_A_G/SOUND_GEN/MUX/b_greater0_carry_i_9_3
    SLICE_X14Y14         LUT6 (Prop_lut6_I4_O)        0.124     6.942 r  DAG/D_A_G/SOUND_GEN/MUX/b_greater0_carry_i_21/O
                         net (fo=1, routed)           0.913     7.855    DAG/D_A_G/SOUND_GEN/MUX/b_greater0_carry_i_21_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.124     7.979 r  DAG/D_A_G/SOUND_GEN/MUX/b_greater0_carry_i_13/O
                         net (fo=2, routed)           0.817     8.797    DAG/D_A_G/DISP_CON/mode_cnt/COUNT/sig_mux_data[3]
    SLICE_X28Y13         LUT4 (Prop_lut4_I0_O)        0.124     8.921 r  DAG/D_A_G/DISP_CON/mode_cnt/COUNT/b_greater0_carry_i_7/O
                         net (fo=1, routed)           0.000     8.921    DAG/D_A_G/SOUND_GEN/PWM/KOM/b_greater_reg_2[1]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.471 r  DAG/D_A_G/SOUND_GEN/PWM/KOM/b_greater0_carry/CO[3]
                         net (fo=2, routed)           0.879    10.350    DAG/D_A_G/SOUND_GEN/PWM/KOM/b_greater0_carry_n_0
    SLICE_X29Y13         FDRE                                         r  DAG/D_A_G/SOUND_GEN/PWM/KOM/b_greater_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.445    14.817    DAG/D_A_G/SOUND_GEN/PWM/KOM/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  DAG/D_A_G/SOUND_GEN/PWM/KOM/b_greater_reg_lopt_replica/C
                         clock pessimism              0.259    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X29Y13         FDRE (Setup_fdre_C_D)        0.138    15.178    DAG/D_A_G/SOUND_GEN/PWM/KOM/b_greater_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/DEMO_M/NEXT_POINT/sig_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.952ns (21.930%)  route 3.389ns (78.070%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.567     5.119    DAG/DEMO_M/NEXT_POINT/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/Q
                         net (fo=2, routed)           0.949     6.524    DAG/DEMO_M/NEXT_POINT/sig_count_reg[24]_0[0]
    SLICE_X30Y7          LUT6 (Prop_lut6_I2_O)        0.124     6.648 f  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_7__1/O
                         net (fo=1, routed)           0.452     7.100    DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_7__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.224 f  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_5__1/O
                         net (fo=1, routed)           0.416     7.641    DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_5__1_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.124     7.765 r  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_3__2/O
                         net (fo=2, routed)           0.610     8.374    DAG/D_A_G/DISP_CON/main/eqOp
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.498 r  DAG/D_A_G/DISP_CON/main/sig_count[0]_i_1__13/O
                         net (fo=25, routed)          0.962     9.460    DAG/DEMO_M/NEXT_POINT/sig_count_reg[24]_1
    SLICE_X31Y7          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.447    14.819    DAG/DEMO_M/NEXT_POINT/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y7          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[12]/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X31Y7          FDRE (Setup_fdre_C_R)       -0.429    14.628    DAG/DEMO_M/NEXT_POINT/sig_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/DEMO_M/NEXT_POINT/sig_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.952ns (21.930%)  route 3.389ns (78.070%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.567     5.119    DAG/DEMO_M/NEXT_POINT/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/Q
                         net (fo=2, routed)           0.949     6.524    DAG/DEMO_M/NEXT_POINT/sig_count_reg[24]_0[0]
    SLICE_X30Y7          LUT6 (Prop_lut6_I2_O)        0.124     6.648 f  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_7__1/O
                         net (fo=1, routed)           0.452     7.100    DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_7__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.224 f  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_5__1/O
                         net (fo=1, routed)           0.416     7.641    DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_5__1_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.124     7.765 r  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_3__2/O
                         net (fo=2, routed)           0.610     8.374    DAG/D_A_G/DISP_CON/main/eqOp
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.498 r  DAG/D_A_G/DISP_CON/main/sig_count[0]_i_1__13/O
                         net (fo=25, routed)          0.962     9.460    DAG/DEMO_M/NEXT_POINT/sig_count_reg[24]_1
    SLICE_X31Y7          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.447    14.819    DAG/DEMO_M/NEXT_POINT/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y7          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[13]/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X31Y7          FDRE (Setup_fdre_C_R)       -0.429    14.628    DAG/DEMO_M/NEXT_POINT/sig_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/DEMO_M/NEXT_POINT/sig_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.952ns (21.930%)  route 3.389ns (78.070%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.567     5.119    DAG/DEMO_M/NEXT_POINT/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/Q
                         net (fo=2, routed)           0.949     6.524    DAG/DEMO_M/NEXT_POINT/sig_count_reg[24]_0[0]
    SLICE_X30Y7          LUT6 (Prop_lut6_I2_O)        0.124     6.648 f  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_7__1/O
                         net (fo=1, routed)           0.452     7.100    DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_7__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.224 f  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_5__1/O
                         net (fo=1, routed)           0.416     7.641    DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_5__1_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.124     7.765 r  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_3__2/O
                         net (fo=2, routed)           0.610     8.374    DAG/D_A_G/DISP_CON/main/eqOp
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.498 r  DAG/D_A_G/DISP_CON/main/sig_count[0]_i_1__13/O
                         net (fo=25, routed)          0.962     9.460    DAG/DEMO_M/NEXT_POINT/sig_count_reg[24]_1
    SLICE_X31Y7          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.447    14.819    DAG/DEMO_M/NEXT_POINT/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y7          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[14]/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X31Y7          FDRE (Setup_fdre_C_R)       -0.429    14.628    DAG/DEMO_M/NEXT_POINT/sig_count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/DEMO_M/NEXT_POINT/sig_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.952ns (21.930%)  route 3.389ns (78.070%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.567     5.119    DAG/DEMO_M/NEXT_POINT/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/Q
                         net (fo=2, routed)           0.949     6.524    DAG/DEMO_M/NEXT_POINT/sig_count_reg[24]_0[0]
    SLICE_X30Y7          LUT6 (Prop_lut6_I2_O)        0.124     6.648 f  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_7__1/O
                         net (fo=1, routed)           0.452     7.100    DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_7__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.224 f  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_5__1/O
                         net (fo=1, routed)           0.416     7.641    DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_5__1_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.124     7.765 r  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_3__2/O
                         net (fo=2, routed)           0.610     8.374    DAG/D_A_G/DISP_CON/main/eqOp
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.498 r  DAG/D_A_G/DISP_CON/main/sig_count[0]_i_1__13/O
                         net (fo=25, routed)          0.962     9.460    DAG/DEMO_M/NEXT_POINT/sig_count_reg[24]_1
    SLICE_X31Y7          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.447    14.819    DAG/DEMO_M/NEXT_POINT/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y7          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[15]/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X31Y7          FDRE (Setup_fdre_C_R)       -0.429    14.628    DAG/DEMO_M/NEXT_POINT/sig_count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/DEMO_M/NEXT_POINT/sig_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.952ns (22.424%)  route 3.294ns (77.576%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.567     5.119    DAG/DEMO_M/NEXT_POINT/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/Q
                         net (fo=2, routed)           0.949     6.524    DAG/DEMO_M/NEXT_POINT/sig_count_reg[24]_0[0]
    SLICE_X30Y7          LUT6 (Prop_lut6_I2_O)        0.124     6.648 f  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_7__1/O
                         net (fo=1, routed)           0.452     7.100    DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_7__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.224 f  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_5__1/O
                         net (fo=1, routed)           0.416     7.641    DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_5__1_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.124     7.765 r  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_3__2/O
                         net (fo=2, routed)           0.610     8.374    DAG/D_A_G/DISP_CON/main/eqOp
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.498 r  DAG/D_A_G/DISP_CON/main/sig_count[0]_i_1__13/O
                         net (fo=25, routed)          0.866     9.364    DAG/DEMO_M/NEXT_POINT/sig_count_reg[24]_1
    SLICE_X31Y5          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.448    14.820    DAG/DEMO_M/NEXT_POINT/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[4]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X31Y5          FDRE (Setup_fdre_C_R)       -0.429    14.629    DAG/DEMO_M/NEXT_POINT/sig_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/DEMO_M/NEXT_POINT/sig_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.952ns (22.424%)  route 3.294ns (77.576%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.567     5.119    DAG/DEMO_M/NEXT_POINT/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/Q
                         net (fo=2, routed)           0.949     6.524    DAG/DEMO_M/NEXT_POINT/sig_count_reg[24]_0[0]
    SLICE_X30Y7          LUT6 (Prop_lut6_I2_O)        0.124     6.648 f  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_7__1/O
                         net (fo=1, routed)           0.452     7.100    DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_7__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.224 f  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_5__1/O
                         net (fo=1, routed)           0.416     7.641    DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_5__1_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.124     7.765 r  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_3__2/O
                         net (fo=2, routed)           0.610     8.374    DAG/D_A_G/DISP_CON/main/eqOp
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.498 r  DAG/D_A_G/DISP_CON/main/sig_count[0]_i_1__13/O
                         net (fo=25, routed)          0.866     9.364    DAG/DEMO_M/NEXT_POINT/sig_count_reg[24]_1
    SLICE_X31Y5          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.448    14.820    DAG/DEMO_M/NEXT_POINT/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[5]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X31Y5          FDRE (Setup_fdre_C_R)       -0.429    14.629    DAG/DEMO_M/NEXT_POINT/sig_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/DEMO_M/NEXT_POINT/sig_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.952ns (22.424%)  route 3.294ns (77.576%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.567     5.119    DAG/DEMO_M/NEXT_POINT/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/Q
                         net (fo=2, routed)           0.949     6.524    DAG/DEMO_M/NEXT_POINT/sig_count_reg[24]_0[0]
    SLICE_X30Y7          LUT6 (Prop_lut6_I2_O)        0.124     6.648 f  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_7__1/O
                         net (fo=1, routed)           0.452     7.100    DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_7__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.224 f  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_5__1/O
                         net (fo=1, routed)           0.416     7.641    DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_5__1_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.124     7.765 r  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_3__2/O
                         net (fo=2, routed)           0.610     8.374    DAG/D_A_G/DISP_CON/main/eqOp
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.498 r  DAG/D_A_G/DISP_CON/main/sig_count[0]_i_1__13/O
                         net (fo=25, routed)          0.866     9.364    DAG/DEMO_M/NEXT_POINT/sig_count_reg[24]_1
    SLICE_X31Y5          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.448    14.820    DAG/DEMO_M/NEXT_POINT/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[6]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X31Y5          FDRE (Setup_fdre_C_R)       -0.429    14.629    DAG/DEMO_M/NEXT_POINT/sig_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/DEMO_M/NEXT_POINT/sig_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.952ns (22.424%)  route 3.294ns (77.576%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.567     5.119    DAG/DEMO_M/NEXT_POINT/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/Q
                         net (fo=2, routed)           0.949     6.524    DAG/DEMO_M/NEXT_POINT/sig_count_reg[24]_0[0]
    SLICE_X30Y7          LUT6 (Prop_lut6_I2_O)        0.124     6.648 f  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_7__1/O
                         net (fo=1, routed)           0.452     7.100    DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_7__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.224 f  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_5__1/O
                         net (fo=1, routed)           0.416     7.641    DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_5__1_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.124     7.765 r  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_3__2/O
                         net (fo=2, routed)           0.610     8.374    DAG/D_A_G/DISP_CON/main/eqOp
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.498 r  DAG/D_A_G/DISP_CON/main/sig_count[0]_i_1__13/O
                         net (fo=25, routed)          0.866     9.364    DAG/DEMO_M/NEXT_POINT/sig_count_reg[24]_1
    SLICE_X31Y5          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.448    14.820    DAG/DEMO_M/NEXT_POINT/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[7]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X31Y5          FDRE (Setup_fdre_C_R)       -0.429    14.629    DAG/DEMO_M/NEXT_POINT/sig_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/DEMO_M/NEXT_POINT/sig_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.952ns (22.407%)  route 3.297ns (77.593%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.567     5.119    DAG/DEMO_M/NEXT_POINT/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[1]/Q
                         net (fo=2, routed)           0.949     6.524    DAG/DEMO_M/NEXT_POINT/sig_count_reg[24]_0[0]
    SLICE_X30Y7          LUT6 (Prop_lut6_I2_O)        0.124     6.648 f  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_7__1/O
                         net (fo=1, routed)           0.452     7.100    DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_7__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.224 f  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_5__1/O
                         net (fo=1, routed)           0.416     7.641    DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_5__1_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.124     7.765 r  DAG/DEMO_M/NEXT_POINT/sig_count[0]_i_3__2/O
                         net (fo=2, routed)           0.610     8.374    DAG/D_A_G/DISP_CON/main/eqOp
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.498 r  DAG/D_A_G/DISP_CON/main/sig_count[0]_i_1__13/O
                         net (fo=25, routed)          0.869     9.368    DAG/DEMO_M/NEXT_POINT/sig_count_reg[24]_1
    SLICE_X31Y4          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.448    14.820    DAG/DEMO_M/NEXT_POINT/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  DAG/DEMO_M/NEXT_POINT/sig_count_reg[0]/C
                         clock pessimism              0.299    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X31Y4          FDRE (Setup_fdre_C_R)       -0.429    14.654    DAG/DEMO_M/NEXT_POINT/sig_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 DAG/D_A_G/DISP_CON/volume_cnt/DEB00/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/D_A_G/DISP_CON/volume_cnt/DEB00/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.562     1.475    DAG/D_A_G/DISP_CON/volume_cnt/DEB00/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  DAG/D_A_G/DISP_CON/volume_cnt/DEB00/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DAG/D_A_G/DISP_CON/volume_cnt/DEB00/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.110     1.727    DAG/D_A_G/DISP_CON/volume_cnt/DEB00/CL_EN/state__0_0[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.772 r  DAG/D_A_G/DISP_CON/volume_cnt/DEB00/CL_EN/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.772    DAG/D_A_G/DISP_CON/volume_cnt/DEB00/CL_EN_n_1
    SLICE_X12Y32         FDRE                                         r  DAG/D_A_G/DISP_CON/volume_cnt/DEB00/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.830     1.988    DAG/D_A_G/DISP_CON/volume_cnt/DEB00/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  DAG/D_A_G/DISP_CON/volume_cnt/DEB00/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.120     1.608    DAG/D_A_G/DISP_CON/volume_cnt/DEB00/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DAG/D_A_G/DISP_CON/volume_cnt/DEB00/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/D_A_G/DISP_CON/volume_cnt/DEB00/sig_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.562     1.475    DAG/D_A_G/DISP_CON/volume_cnt/DEB00/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  DAG/D_A_G/DISP_CON/volume_cnt/DEB00/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DAG/D_A_G/DISP_CON/volume_cnt/DEB00/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.114     1.731    DAG/D_A_G/DISP_CON/volume_cnt/DEB00/state__0_0[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.776 r  DAG/D_A_G/DISP_CON/volume_cnt/DEB00/sig_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.776    DAG/D_A_G/DISP_CON/volume_cnt/DEB00/sig_count[2]_i_1_n_0
    SLICE_X12Y32         FDRE                                         r  DAG/D_A_G/DISP_CON/volume_cnt/DEB00/sig_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.830     1.988    DAG/D_A_G/DISP_CON/volume_cnt/DEB00/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  DAG/D_A_G/DISP_CON/volume_cnt/DEB00/sig_count_reg[2]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.121     1.609    DAG/D_A_G/DISP_CON/volume_cnt/DEB00/sig_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 DAG/MATR_K/CL_EN/sig_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/MATR_K/CL_EN/sig_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.596     1.509    DAG/MATR_K/CL_EN/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  DAG/MATR_K/CL_EN/sig_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.673 r  DAG/MATR_K/CL_EN/sig_count_reg[5]/Q
                         net (fo=3, routed)           0.073     1.747    DAG/MATR_K/CL_EN/sig_count_reg[5]
    SLICE_X7Y0           LUT3 (Prop_lut3_I2_O)        0.045     1.792 r  DAG/MATR_K/CL_EN/sig_count[6]_i_2/O
                         net (fo=1, routed)           0.000     1.792    DAG/MATR_K/CL_EN/plusOp__1[6]
    SLICE_X7Y0           FDRE                                         r  DAG/MATR_K/CL_EN/sig_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.867     2.025    DAG/MATR_K/CL_EN/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y0           FDRE                                         r  DAG/MATR_K/CL_EN/sig_count_reg[6]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X7Y0           FDRE (Hold_fdre_C_D)         0.091     1.613    DAG/MATR_K/CL_EN/sig_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 DAG/D_A_G/DISP_CON/mode_cnt/DEB00/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/D_A_G/DISP_CON/mode_cnt/DEB00/sig_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.885%)  route 0.159ns (46.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.561     1.474    DAG/D_A_G/DISP_CON/mode_cnt/DEB00/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y15         FDRE                                         r  DAG/D_A_G/DISP_CON/mode_cnt/DEB00/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  DAG/D_A_G/DISP_CON/mode_cnt/DEB00/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.159     1.775    DAG/D_A_G/DISP_CON/mode_cnt/DEB00/FSM_sequential_state_reg[1]_0[0]
    SLICE_X34Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  DAG/D_A_G/DISP_CON/mode_cnt/DEB00/sig_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.820    DAG/D_A_G/DISP_CON/mode_cnt/DEB00/sig_count[1]_i_1_n_0
    SLICE_X34Y15         FDRE                                         r  DAG/D_A_G/DISP_CON/mode_cnt/DEB00/sig_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.827     1.985    DAG/D_A_G/DISP_CON/mode_cnt/DEB00/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  DAG/D_A_G/DISP_CON/mode_cnt/DEB00/sig_count_reg[1]/C
                         clock pessimism             -0.479     1.506    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.121     1.627    DAG/D_A_G/DISP_CON/mode_cnt/DEB00/sig_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 DAG/D_A_G/DISP_CON/mode_cnt/DEB00/sig_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/D_A_G/DISP_CON/mode_cnt/DEB00/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.800%)  route 0.166ns (47.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.561     1.474    DAG/D_A_G/DISP_CON/mode_cnt/DEB00/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y15         FDRE                                         r  DAG/D_A_G/DISP_CON/mode_cnt/DEB00/sig_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  DAG/D_A_G/DISP_CON/mode_cnt/DEB00/sig_count_reg[2]/Q
                         net (fo=3, routed)           0.166     1.782    DAG/D_A_G/DISP_CON/mode_cnt/DEB00/CL_EN/FSM_sequential_state_reg[1]
    SLICE_X34Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  DAG/D_A_G/DISP_CON/mode_cnt/DEB00/CL_EN/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    DAG/D_A_G/DISP_CON/mode_cnt/DEB00/CL_EN_n_2
    SLICE_X34Y15         FDRE                                         r  DAG/D_A_G/DISP_CON/mode_cnt/DEB00/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.827     1.985    DAG/D_A_G/DISP_CON/mode_cnt/DEB00/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  DAG/D_A_G/DISP_CON/mode_cnt/DEB00/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.479     1.506    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.120     1.626    DAG/D_A_G/DISP_CON/mode_cnt/DEB00/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 DAG/D_A_G/DISP_CON/mode_cnt/DEB01/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/D_A_G/DISP_CON/mode_cnt/DEB01/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.556     1.469    DAG/D_A_G/DISP_CON/mode_cnt/DEB01/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  DAG/D_A_G/DISP_CON/mode_cnt/DEB01/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  DAG/D_A_G/DISP_CON/mode_cnt/DEB01/sig_count_reg[1]/Q
                         net (fo=3, routed)           0.119     1.729    DAG/D_A_G/DISP_CON/mode_cnt/DEB01/CL_EN/FSM_sequential_state_reg[0]_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I2_O)        0.045     1.774 r  DAG/D_A_G/DISP_CON/mode_cnt/DEB01/CL_EN/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.774    DAG/D_A_G/DISP_CON/mode_cnt/DEB01/CL_EN_n_2
    SLICE_X32Y20         FDRE                                         r  DAG/D_A_G/DISP_CON/mode_cnt/DEB01/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.823     1.981    DAG/D_A_G/DISP_CON/mode_cnt/DEB01/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  DAG/D_A_G/DISP_CON/mode_cnt/DEB01/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.091     1.573    DAG/D_A_G/DISP_CON/mode_cnt/DEB01/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 DAG/D_A_G/DISP_CON/mode_cnt/DEB01/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/D_A_G/DISP_CON/mode_cnt/DEB01/sig_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.556     1.469    DAG/D_A_G/DISP_CON/mode_cnt/DEB01/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  DAG/D_A_G/DISP_CON/mode_cnt/DEB01/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  DAG/D_A_G/DISP_CON/mode_cnt/DEB01/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.120     1.730    DAG/D_A_G/DISP_CON/mode_cnt/DEB01/state__0[0]
    SLICE_X33Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.775 r  DAG/D_A_G/DISP_CON/mode_cnt/DEB01/sig_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.775    DAG/D_A_G/DISP_CON/mode_cnt/DEB01/sig_count[1]_i_1_n_0
    SLICE_X33Y20         FDRE                                         r  DAG/D_A_G/DISP_CON/mode_cnt/DEB01/sig_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.823     1.981    DAG/D_A_G/DISP_CON/mode_cnt/DEB01/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  DAG/D_A_G/DISP_CON/mode_cnt/DEB01/sig_count_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.091     1.573    DAG/D_A_G/DISP_CON/mode_cnt/DEB01/sig_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 DAG/DEMO_M/CL_TRI/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/DEMO_M/CL_TRI/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.247%)  route 0.163ns (46.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.564     1.477    DAG/DEMO_M/CL_TRI/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  DAG/DEMO_M/CL_TRI/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  DAG/DEMO_M/CL_TRI/sig_count_reg[0]/Q
                         net (fo=3, routed)           0.163     1.782    DAG/DEMO_M/CL_TRI/sig_count_reg[0]
    SLICE_X30Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.827 r  DAG/DEMO_M/CL_TRI/pulse_i_1__2/O
                         net (fo=1, routed)           0.000     1.827    DAG/DEMO_M/CL_TRI/eqOp
    SLICE_X30Y41         FDRE                                         r  DAG/DEMO_M/CL_TRI/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.833     1.991    DAG/DEMO_M/CL_TRI/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  DAG/DEMO_M/CL_TRI/pulse_reg/C
                         clock pessimism             -0.498     1.493    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.120     1.613    DAG/DEMO_M/CL_TRI/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 DAG/MATR_K/CL_EN/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/MATR_K/CL_EN/sig_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.496%)  route 0.148ns (41.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.596     1.509    DAG/MATR_K/CL_EN/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  DAG/MATR_K/CL_EN/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     1.673 r  DAG/MATR_K/CL_EN/sig_count_reg[0]/Q
                         net (fo=8, routed)           0.148     1.822    DAG/MATR_K/CL_EN/sig_count_reg[0]
    SLICE_X6Y0           LUT6 (Prop_lut6_I2_O)        0.045     1.867 r  DAG/MATR_K/CL_EN/sig_count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.867    DAG/MATR_K/CL_EN/plusOp__1[5]
    SLICE_X6Y0           FDRE                                         r  DAG/MATR_K/CL_EN/sig_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.867     2.025    DAG/MATR_K/CL_EN/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  DAG/MATR_K/CL_EN/sig_count_reg[5]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X6Y0           FDRE (Hold_fdre_C_D)         0.121     1.646    DAG/MATR_K/CL_EN/sig_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 DAG/D_A_G/DISP_CON/volume_cnt/COUNT/sig_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAG/D_A_G/DISP_CON/volume_cnt/COUNT/sig_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.555     1.468    DAG/D_A_G/DISP_CON/volume_cnt/COUNT/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  DAG/D_A_G/DISP_CON/volume_cnt/COUNT/sig_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  DAG/D_A_G/DISP_CON/volume_cnt/COUNT/sig_count_reg[2]/Q
                         net (fo=14, routed)          0.101     1.718    DAG/D_A_G/DISP_CON/volume_cnt/COUNT/sig_count_reg[2]_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I4_O)        0.098     1.816 r  DAG/D_A_G/DISP_CON/volume_cnt/COUNT/sig_count[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.816    DAG/D_A_G/DISP_CON/volume_cnt/COUNT/sig_count[3]_i_1__2_n_0
    SLICE_X14Y24         FDRE                                         r  DAG/D_A_G/DISP_CON/volume_cnt/COUNT/sig_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.822     1.980    DAG/D_A_G/DISP_CON/volume_cnt/COUNT/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  DAG/D_A_G/DISP_CON/volume_cnt/COUNT/sig_count_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X14Y24         FDRE (Hold_fdre_C_D)         0.121     1.589    DAG/D_A_G/DISP_CON/volume_cnt/COUNT/sig_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y41    DAG/DEMO_M/CL_TRI/pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y40    DAG/DEMO_M/CL_TRI/sig_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y42    DAG/DEMO_M/CL_TRI/sig_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y42    DAG/DEMO_M/CL_TRI/sig_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43    DAG/DEMO_M/CL_TRI/sig_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y40    DAG/DEMO_M/CL_TRI/sig_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y40    DAG/DEMO_M/CL_TRI/sig_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y40    DAG/DEMO_M/CL_TRI/sig_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y41    DAG/DEMO_M/CL_TRI/sig_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y27    DAG/D_A_G/DISP_CON/disp_ctr/clk_en/pulse_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y27    DAG/D_A_G/DISP_CON/disp_ctr/clk_en/sig_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y27    DAG/D_A_G/DISP_CON/disp_ctr/clk_en/sig_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y18    DAG/D_A_G/DISP_CON/main/DELAY/pulse_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y17    DAG/D_A_G/DISP_CON/main/DELAY/sig_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y17    DAG/D_A_G/DISP_CON/main/DELAY/sig_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y18    DAG/D_A_G/DISP_CON/main/DELAY/sig_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y18    DAG/D_A_G/DISP_CON/main/DELAY/sig_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y18    DAG/D_A_G/DISP_CON/main/DELAY/sig_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y18    DAG/D_A_G/DISP_CON/main/DELAY/sig_count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y15    DAG/DEMO_M/NEXT_POINT/pulse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y15    DAG/D_A_G/DISP_CON/main/DELAY/sig_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y17    DAG/D_A_G/DISP_CON/main/DELAY/sig_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y17    DAG/D_A_G/DISP_CON/main/DELAY/sig_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y15    DAG/D_A_G/DISP_CON/main/DELAY/sig_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y15    DAG/D_A_G/DISP_CON/main/DELAY/sig_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y15    DAG/D_A_G/DISP_CON/main/DELAY/sig_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y16    DAG/D_A_G/DISP_CON/main/DELAY/sig_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y16    DAG/D_A_G/DISP_CON/main/DELAY/sig_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y16    DAG/D_A_G/DISP_CON/main/DELAY/sig_count_reg[6]/C



