<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1700" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1700{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_1700{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t3_1700{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1700{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1700{left:96px;bottom:989px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t6_1700{left:96px;bottom:954px;letter-spacing:0.17px;word-spacing:-0.01px;}
#t7_1700{left:96px;bottom:933px;letter-spacing:0.12px;word-spacing:-0.88px;}
#t8_1700{left:96px;bottom:911px;letter-spacing:0.15px;}
#t9_1700{left:96px;bottom:876px;letter-spacing:0.65px;}
#ta_1700{left:96px;bottom:855px;letter-spacing:0.1px;word-spacing:-0.49px;}
#tb_1700{left:96px;bottom:820px;letter-spacing:0.13px;word-spacing:-0.57px;}
#tc_1700{left:96px;bottom:798px;letter-spacing:0.12px;word-spacing:-0.47px;}
#td_1700{left:96px;bottom:763px;letter-spacing:0.12px;word-spacing:-0.47px;}
#te_1700{left:96px;bottom:742px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tf_1700{left:96px;bottom:707px;letter-spacing:0.26px;word-spacing:-0.04px;}
#tg_1700{left:96px;bottom:685px;letter-spacing:0.13px;word-spacing:-0.56px;}
#th_1700{left:96px;bottom:664px;letter-spacing:0.49px;word-spacing:-0.01px;}
#ti_1700{left:96px;bottom:643px;letter-spacing:0.48px;word-spacing:0.01px;}
#tj_1700{left:96px;bottom:621px;letter-spacing:0.3px;word-spacing:-0.01px;}
#tk_1700{left:710px;bottom:621px;letter-spacing:0.34px;word-spacing:-0.05px;}
#tl_1700{left:96px;bottom:600px;letter-spacing:0.81px;word-spacing:-0.01px;}
#tm_1700{left:252px;bottom:600px;letter-spacing:0.79px;word-spacing:0.03px;}
#tn_1700{left:96px;bottom:578px;letter-spacing:0.15px;word-spacing:-0.54px;}
#to_1700{left:96px;bottom:543px;letter-spacing:0.15px;word-spacing:-0.26px;}
#tp_1700{left:96px;bottom:522px;letter-spacing:0.8px;}
#tq_1700{left:96px;bottom:500px;letter-spacing:0.13px;word-spacing:-0.38px;}
#tr_1700{left:96px;bottom:461px;letter-spacing:0.16px;word-spacing:-0.05px;}
#ts_1700{left:96px;bottom:349px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tt_1700{left:96px;bottom:314px;letter-spacing:0.07px;word-spacing:-0.47px;}
#tu_1700{left:96px;bottom:274px;letter-spacing:0.18px;word-spacing:-0.69px;}
#tv_1700{left:96px;bottom:239px;letter-spacing:0.17px;}
#tw_1700{left:96px;bottom:1022px;letter-spacing:0.28px;}
#tx_1700{left:533px;bottom:1022px;letter-spacing:0.21px;word-spacing:0.02px;}
#ty_1700{left:99px;bottom:420px;letter-spacing:0.16px;}
#tz_1700{left:357px;bottom:420px;letter-spacing:0.18px;}
#t10_1700{left:482px;bottom:420px;letter-spacing:0.14px;}
#t11_1700{left:105px;bottom:392px;letter-spacing:0.14px;}
#t12_1700{left:363px;bottom:392px;letter-spacing:0.11px;word-spacing:0.1px;}
#t13_1700{left:488px;bottom:392px;letter-spacing:0.13px;word-spacing:0.01px;}
#t14_1700{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1700{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1700{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1700{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s4_1700{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_1700{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s6_1700{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s7_1700{font-size:15px;font-family:Arial_61s;color:#000;}
.s8_1700{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1700" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1700Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1700" style="-webkit-user-select: none;"><object width="935" height="1210" data="1700/1700.svg" type="image/svg+xml" id="pdf1700" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1700" class="t s1_1700">System Instruction Reference </span><span id="t2_1700" class="t s1_1700">433 </span>
<span id="t3_1700" class="t s1_1700">24594—Rev. 3.35—June 2023 </span><span id="t4_1700" class="t s1_1700">AMD64 Technology </span>
<span id="t5_1700" class="t s2_1700">Loads the value of the processor’s 64-bit time-stamp counter into registers EDX:EAX. </span>
<span id="t6_1700" class="t s2_1700">The time-stamp counter (TSC) is contained in a 64-bit model-specific register (MSR). The processor </span>
<span id="t7_1700" class="t s2_1700">sets the counter to 0 upon reset and increments the counter every clock cycle. INIT does not modify the </span>
<span id="t8_1700" class="t s2_1700">TSC. </span>
<span id="t9_1700" class="t s2_1700">The high-order 32 bits are loaded into EDX, and the low-order 32 bits are loaded into the EAX </span>
<span id="ta_1700" class="t s2_1700">register. This instruction ignores operand size. </span>
<span id="tb_1700" class="t s2_1700">When the time-stamp disable flag (TSD) in CR4 is set to 1, the RDTSC instruction can only be used at </span>
<span id="tc_1700" class="t s2_1700">privilege level 0. If the TSD flag is 0, this instruction can be used at any privilege level. </span>
<span id="td_1700" class="t s2_1700">This instruction is not serializing. Therefore, there is no guarantee that all instructions have completed </span>
<span id="te_1700" class="t s2_1700">at the time the time-stamp counter is read. </span>
<span id="tf_1700" class="t s2_1700">The behavior of the RDTSC instruction is implementation dependent. The TSC counts at a constant </span>
<span id="tg_1700" class="t s2_1700">rate, but may be affected by power management events (such as frequency changes), depending on the </span>
<span id="th_1700" class="t s2_1700">processor implementation. If CPUID Fn8000_0007_EDX[TscInvariant] = 1, then the TSC rate is </span>
<span id="ti_1700" class="t s2_1700">ensured to be invariant across all P-States, C-States, and stop-grant transitions (such as STPCLK </span>
<span id="tj_1700" class="t s2_1700">Throttling); therefore, the TSC is suitable for use as a source of time. Consult the </span><span id="tk_1700" class="t s3_1700">BIOS and Kernel </span>
<span id="tl_1700" class="t s3_1700">Developer’s Guide </span><span id="tm_1700" class="t s2_1700">applicable to your product for information concerning the effect of power </span>
<span id="tn_1700" class="t s2_1700">management on the TSC. </span>
<span id="to_1700" class="t s2_1700">Support for the RDTSC instruction is indicated by CPUID Fn0000_0001_EDX[TSC] = 1 OR CPUID </span>
<span id="tp_1700" class="t s2_1700">Fn8000_0001_EDX[TSC] = 1. For more information on using the CPUID instruction, see the </span>
<span id="tq_1700" class="t s2_1700">description of the CPUID instruction on page 165. </span>
<span id="tr_1700" class="t s4_1700">Instruction Encoding </span>
<span id="ts_1700" class="t s4_1700">Related Instructions </span>
<span id="tt_1700" class="t s2_1700">RDTSCP, RDMSR, WRMSR </span>
<span id="tu_1700" class="t s4_1700">rFLAGS Affected </span>
<span id="tv_1700" class="t s2_1700">None </span>
<span id="tw_1700" class="t s5_1700">RDTSC </span><span id="tx_1700" class="t s5_1700">Read Time-Stamp Counter </span>
<span id="ty_1700" class="t s6_1700">Mnemonic </span><span id="tz_1700" class="t s6_1700">Opcode </span><span id="t10_1700" class="t s6_1700">Description </span>
<span id="t11_1700" class="t s7_1700">RDTSC </span><span id="t12_1700" class="t s7_1700">0F 31 </span><span id="t13_1700" class="t s7_1700">Copy the time-stamp counter into EDX:EAX. </span>
<span id="t14_1700" class="t s8_1700">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
