# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 3.10.0-1160.62.1.el7.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2025-11-17 21:24:47 IST
# hostname  : vlsi-ria84.vlsidomain
# pid       : 30095
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:46752' '-nowindow' '-style' 'windows' '-exitonerror' '-data' 'AAAAwnicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZphSliAmItBl6GAoYghnyELyFNj0ANCfSA7HS6aypDMUMJQDBTNAbJSGOIZTIAqeYD6khgSgTLJDBlAvhCSrB5YNAdsBwBCgxUb' '-proj' '/users/rompel/jasper_executions/safety_liveness/jgprojects/lcd_4/sessionLogs/session_0' '-init' '-hidden' '/users/rompel/jasper_executions/safety_liveness/jgprojects/lcd_4/.tmp/.initCmds.tcl' 'lcd_4.tcl' '-hidden' '/users/rompel/jasper_executions/safety_liveness/jgprojects/lcd_4/.tmp/.postCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/safety_liveness/jgprojects/lcd_4/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../lcd_4.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../lcd_4.sv'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../lcd_4.sv(101): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../lcd_4.sv(1): compiling module 'LCD'
[WARN (VERI-1209)] ../lcd_4.sv(17): expression size 32 truncated to fit in target size 12
[WARN (VERI-1209)] ../lcd_4.sv(28): expression size 32 truncated to fit in target size 12
[WARN (VERI-1209)] ../lcd_4.sv(92): expression size 32 truncated to fit in target size 12
[INFO (VERI-8005)] ../lcd_4.sv(1): Unintentional sequential element inferred for rw read before write using blocking assignment
[INFO (VERI-8005)] ../lcd_4.sv(1): Unintentional sequential element inferred for rs read before write using blocking assignment
[INFO (VERI-8005)] ../lcd_4.sv(1): Unintentional sequential element inferred for busy read before write using blocking assignment
[INFO (VERI-8005)] ../lcd_4.sv(1): Unintentional sequential element inferred for lcd_data read before write using blocking assignment
[INFO (VERI-8005)] ../lcd_4.sv(1): Unintentional sequential element inferred for e read before write using blocking assignment
[INFO (VERI-8005)] ../lcd_4.sv(5): Unintentional sequential element inferred for cnt read before write using blocking assignment
[INFO (VERI-8005)] ../lcd_4.sv(6): Unintentional sequential element inferred for state read before write using blocking assignment
INFO (ISW003): Top module name is "LCD".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
LCD
[<embedded>] % reset -none
INFO (IPM031): Clearing proof results of all properties.
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 26 design flops, 0 of 0 design latches, 3 of 3 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
0: Starting reduce
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
0: Finished reduce in 0s
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.00 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 30163@vlsi-ria84(local) jg_30095_vlsi-ria84_1
0.0.N: Proofgrid shell started at 30162@vlsi-ria84(local) jg_30095_vlsi-ria84_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "LCD.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Last scan. Per property time limit: 0s
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.01 s]
0.0.Ht: Proofgrid shell started at 30194@vlsi-ria84(local) jg_30095_vlsi-ria84_1
0.0.Oh: Proofgrid shell started at 30195@vlsi-ria84(local) jg_30095_vlsi-ria84_1
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Last scan. Per property time limit: 0s
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Oh: Exited with Success (@ 0.03 s)
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.B: Proofgrid shell started at 30196@vlsi-ria84(local) jg_30095_vlsi-ria84_1
0.0.AM: Proofgrid shell started at 30197@vlsi-ria84(local) jg_30095_vlsi-ria84_1
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "LCD.p1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "LCD.p1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  4	[0.10 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  1	[0.10 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  5	[0.13 s]
0.0.AM: Trace Attempt  1	[0.65 s]
0.0.AM: Trace Attempt  2	[0.65 s]
0.0.AM: Trace Attempt  3	[0.65 s]
0.0.AM: Trace Attempt  4	[0.66 s]
0.0.AM: Trace Attempt  5	[0.70 s]
0.0.B: Trace Attempt 59	[4.08 s]
0.0.Hp: Trace Attempt 53	[4.11 s]
0.0.Ht: Trace Attempt 55	[4.12 s]
0.0.N: Trace Attempt 41	[4.21 s]
0.0.AM: Trace Attempt 43	[5.17 s]
0.0.Hp: Trace Attempt 67	[8.24 s]
0.0.B: Trace Attempt 75	[8.26 s]
0.0.Ht: Trace Attempt 69	[8.29 s]
0.0.N: Trace Attempt 58	[8.37 s]
0.0.AM: Trace Attempt 34	[9.34 s]
0.0.N: Trace Attempt 73	[12.44 s]
0.0.B: Trace Attempt 85	[12.66 s]
0.0.Ht: Trace Attempt 75	[12.72 s]
0.0.Hp: Trace Attempt 74	[13.02 s]
0.0.AM: Trace Attempt 57	[13.47 s]
0.0.N: Trace Attempt 81	[16.49 s]
0.0.B: Trace Attempt 92	[16.90 s]
0.0.AM: Trace Attempt  1	[17.49 s]
0.0.AM: Trace Attempt  2	[17.49 s]
0.0.AM: Trace Attempt  3	[17.49 s]
0.0.AM: Trace Attempt  4	[17.50 s]
0.0.AM: Trace Attempt  5	[17.53 s]
0.0.Hp: Trace Attempt 81	[17.58 s]
0.0.Ht: Trace Attempt 82	[17.59 s]
0.0.N: Trace Attempt 89	[20.82 s]
0.0.AM: Trace Attempt 40	[21.54 s]
0.0.Hp: Trace Attempt 85	[21.60 s]
0.0.B: Trace Attempt 99	[21.72 s]
0.0.Ht: Trace Attempt 88	[22.01 s]
0.0.N: Trace Attempt 97	[25.37 s]
0.0.AM: Trace Attempt 50	[25.60 s]
0.0.Hp: Trace Attempt 91	[25.79 s]
0.0.B: Trace Attempt 106	[26.26 s]
0.0.Ht: Trace Attempt 95	[26.43 s]
0.0.AM: Trace Attempt 56	[29.60 s]
0.0.N: Trace Attempt 102	[29.82 s]
0.0.Hp: Trace Attempt 97	[30.11 s]
0.0.B: Trace Attempt 112	[30.86 s]
0.0.Ht: Trace Attempt 100	[32.22 s]
0.0.AM: Trace Attempt 70	[33.91 s]
0.0.Hp: Trace Attempt 100	[34.34 s]
0.0.N: Trace Attempt 110	[34.35 s]
0.0.B: Trace Attempt 118	[35.28 s]
0.0.Ht: Trace Attempt 105	[36.78 s]
0.0.AM: Trace Attempt 84	[38.06 s]
0.0.N: Trace Attempt 118	[38.75 s]
0.0.Hp: Trace Attempt 105	[39.03 s]
0.0.B: Trace Attempt 122	[39.28 s]
0.0.Ht: Trace Attempt 109	[42.06 s]
0.0.AM: Trace Attempt 91	[42.37 s]
0.0.N: Trace Attempt 122	[42.87 s]
0.0.Hp: Trace Attempt 108	[43.11 s]
0.0.B: Trace Attempt 127	[43.76 s]
0.0.AM: Trace Attempt 98	[47.02 s]
0.0.N: Trace Attempt 129	[47.27 s]
0.0.B: Trace Attempt 131	[48.94 s]
0.0.Ht: Trace Attempt 110	[50.24 s]
0.0.AM: Trace Attempt 106	[51.05 s]
0.0.N: Trace Attempt 135	[51.93 s]
0.0.Hp: Trace Attempt 110	[53.06 s]
0.0.B: Trace Attempt 134	[53.58 s]
0.0.Ht: Trace Attempt 114	[54.55 s]
0.0.AM: Trace Attempt 112	[56.23 s]
0.0.N: Trace Attempt 139	[57.48 s]
0.0.Hp: Trace Attempt 114	[57.60 s]
0.0.B: Trace Attempt 135	[59.24 s]
0.0.Ht: Trace Attempt 118	[59.34 s]
0.0.AM: Trace Attempt 116	[60.68 s]
0.0.Hp: Trace Attempt 118	[62.48 s]
0.0.N: Trace Attempt 144	[62.54 s]
0.0.B: Trace Attempt 138	[64.04 s]
0.0.Ht: Trace Attempt 122	[64.23 s]
0.0.AM: Trace Attempt 123	[66.40 s]
0.0.Hp: Trace Attempt 121	[66.51 s]
0.0.N: Trace Attempt 151	[67.02 s]
0.0.Ht: Trace Attempt 127	[69.00 s]
0.0.B: Trace Attempt 141	[69.83 s]
0.0.AM: Trace Attempt 128	[71.08 s]
0.0.N: Trace Attempt 156	[71.44 s]
0.0.Hp: Trace Attempt 126	[71.59 s]
0.0.Ht: Trace Attempt 131	[74.45 s]
0.0.AM: Trace Attempt 132	[75.13 s]
0.0.N: Trace Attempt 163	[76.77 s]
0.0.Hp: Trace Attempt 130	[76.84 s]
0.0.AM: Trace Attempt 136	[79.21 s]
0.0.Ht: Trace Attempt 134	[81.24 s]
0.0.N: Trace Attempt 169	[81.42 s]
0.0.Hp: Trace Attempt 133	[81.87 s]
0.0.B: Trace Attempt 142	[82.68 s]
0.0.AM: Trace Attempt 142	[84.41 s]
0.0.Ht: Trace Attempt 136	[85.40 s]
0.0.N: Trace Attempt 176	[85.97 s]
0.0.Hp: Trace Attempt 135	[87.46 s]
0.0.B: Trace Attempt 143	[88.45 s]
0.0.AM: Trace Attempt 146	[88.79 s]
0.0.N: Trace Attempt 185	[90.53 s]
0.0.Hp: Trace Attempt 137	[91.62 s]
0.0.Ht: Trace Attempt 139	[92.02 s]
0.0.AM: Trace Attempt 149	[93.30 s]
0.0.B: Trace Attempt 145	[93.57 s]
0.0.N: Trace Attempt 190	[94.72 s]
0.0.Hp: Trace Attempt 139	[96.52 s]
0.0.Ht: Trace Attempt 141	[96.54 s]
0.0.B: Trace Attempt 147	[97.92 s]
0.0.AM: Trace Attempt 152	[98.24 s]
0.0.N: Trace Attempt 198	[99.03 s]
0.0.Hp: Trace Attempt 141	[101.11 s]
0.0.Ht: Trace Attempt 143	[101.62 s]
0.0.N: Trace Attempt 206	[103.08 s]
0.0.B: Trace Attempt 150	[103.59 s]
0.0.AM: Trace Attempt 154	[104.89 s]
0.0.Ht: Trace Attempt 145	[105.63 s]
0.0.Hp: Trace Attempt 143	[106.40 s]
0.0.N: Trace Attempt 212	[107.34 s]
0.0.AM: Trace Attempt 157	[109.22 s]
0.0.B: Trace Attempt 153	[109.25 s]
0.0.Ht: Trace Attempt 147	[109.97 s]
0.0.Hp: Trace Attempt 145	[110.56 s]
0.0.N: Trace Attempt 218	[111.47 s]
0.0.B: Trace Attempt 155	[113.44 s]
0.0.Hp: Trace Attempt 147	[114.90 s]
0.0.AM: Trace Attempt 160	[115.17 s]
0.0.Ht: Trace Attempt 149	[116.21 s]
0.0.N: Trace Attempt 223	[116.51 s]
0.0.B: Trace Attempt 157	[118.21 s]
0.0.AM: Trace Attempt 162	[120.25 s]
0.0.Ht: Trace Attempt 151	[120.50 s]
0.0.N: Trace Attempt 228	[121.01 s]
0.0.Hp: Trace Attempt 149	[121.05 s]
0.0.B: Trace Attempt 159	[122.57 s]
0.0.AM: Trace Attempt 165	[125.14 s]
0.0.Hp: Trace Attempt 151	[125.33 s]
0.0.Ht: Trace Attempt 152	[125.38 s]
0.0.N: Trace Attempt 232	[125.77 s]
0.0.B: Trace Attempt 162	[128.19 s]
0.0.Ht: Trace Attempt 154	[129.82 s]
0.0.Hp: Trace Attempt 152	[130.40 s]
0.0.N: Trace Attempt 236	[131.41 s]
0.0.AM: Trace Attempt 167	[132.07 s]
0.0.B: Trace Attempt 164	[134.14 s]
0.0.Ht: Trace Attempt 156	[134.67 s]
0.0.Hp: Trace Attempt 154	[134.88 s]
0.0.N: Trace Attempt 240	[135.69 s]
0.0.AM: Trace Attempt 168	[137.22 s]
0.0.B: Trace Attempt 166	[138.66 s]
0.0.Hp: Trace Attempt 156	[139.71 s]
0.0.N: Trace Attempt 244	[139.76 s]
0.0.AM: Trace Attempt 170	[141.28 s]
0.0.Ht: Trace Attempt 159	[141.34 s]
0.0.B: Trace Attempt 168	[142.81 s]
0.0.N: Trace Attempt 248	[144.56 s]
0.0.Ht: Trace Attempt 161	[145.40 s]
0.0.Hp: Trace Attempt 159	[146.52 s]
0.0.AM: Trace Attempt 172	[146.58 s]
0.0.B: Trace Attempt 170	[147.26 s]
0.0.N: Trace Attempt 252	[148.60 s]
0.0.Hp: Trace Attempt 161	[150.71 s]
0.0.Ht: Trace Attempt 163	[151.28 s]
0.0.B: Trace Attempt 172	[151.57 s]
0.0.AM: Trace Attempt 173	[152.33 s]
0.0.N: Trace Attempt 256	[152.89 s]
0.0.B: Trace Attempt 174	[156.46 s]
0.0.AM: Trace Attempt 174	[156.52 s]
0.0.Hp: Trace Attempt 163	[156.71 s]
0.0.N: Trace Attempt 259	[157.13 s]
0.0.Ht: Trace Attempt 165	[157.22 s]
0.0.B: Trace Attempt 176	[160.81 s]
0.0.AM: Trace Attempt 175	[161.63 s]
0.0.N: Trace Attempt 263	[161.87 s]
0.0.Hp: Trace Attempt 165	[162.76 s]
0.0.Ht: Trace Attempt 168	[163.26 s]
0.0.B: Trace Attempt 178	[165.51 s]
0.0.N: Trace Attempt 268	[166.56 s]
0.0.AM: Trace Attempt 176	[166.88 s]
0.0.Ht: Trace Attempt 169	[167.70 s]
0.0.Hp: Trace Attempt 168	[168.74 s]
0.0.B: Trace Attempt 180	[169.91 s]
0.0.N: Trace Attempt 273	[170.80 s]
0.0.Ht: Trace Attempt 171	[171.86 s]
0.0.Hp: Trace Attempt 169	[173.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.27
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [174.76 s]
0.0.N: Trace Attempt 278	[173.81 s]
0.0.N: A proof was found: No trace exists. [174.76 s]
INFO (IPF057): 0.0.N: The property "LCD.p1" was proven in 174.76 s.
0.0.N: Stopped processing property "LCD.p1"	[174.76 s].
0.0.N: All properties determined. [174.76 s]
0.0.N: Exited with Success (@ 174.77 s)
0: ProofGrid usable level: 0
0.0.B: Trace Attempt 181	[172.51 s]
0.0.B: Stopped processing property "LCD.p1"	[174.73 s].
0.0.B: All properties determined. [174.73 s]
0.0.B: Exited with Success (@ 174.78 s)
0.0.Ht: All properties determined. [174.81 s]
0.0.Ht: Exited with Success (@ 174.86 s)
0.0.Hp: All properties determined. [174.87 s]
0.0.Hp: Exited with Success (@ 174.89 s)
0.0.AM: Trace Attempt 177	[169.60 s]
0.0.AM: Stopped processing property "LCD.p1"	[174.88 s].
0.0.AM: All properties determined. [174.88 s]
0.0.AM: Exited with Success (@ 174.92 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.98 %)
--------------------------------------------------------------
     engines started                               :     6
     engine jobs started                           :     6

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03      174.76        0.00       99.98 %
     Hp        0.03      174.76        0.00       99.98 %
     Ht        0.03      174.73        0.00       99.98 %
     Oh        0.03        0.00        0.00        4.17 %
      B        0.04      174.73        0.00       99.98 %
     AM        0.04      174.73        0.00       99.98 %
    all        0.03      145.62        0.00       99.98 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.20      873.71        0.00

    Data read    : 1.24 MiB
    Data written : 6.08 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
proven
[<embedded>] % exit -force
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 1.535 GB.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
