{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761433497109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761433497114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 25 17:04:56 2025 " "Processing started: Sat Oct 25 17:04:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761433497114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433497114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InvestigacionArqui -c InvestigacionArqui " "Command: quartus_map --read_settings_files=on --write_settings_files=off InvestigacionArqui -c InvestigacionArqui" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433497114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761433497721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761433497721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador9.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificador9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador9 " "Found entity 1: Decodificador9" {  } { { "Decodificador9.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761433504147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433504147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador150.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificador150.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador150 " "Found entity 1: Decodificador150" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761433504175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433504175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1automatic.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder1automatic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder1Automatic " "Found entity 1: Adder1Automatic" {  } { { "Adder1Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder1Automatic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761433504178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433504178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4automatic.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder4automatic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4Automatic " "Found entity 1: Adder4Automatic" {  } { { "Adder4Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder4Automatic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761433504179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433504179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder10automatic.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder10automatic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder10Automatic " "Found entity 1: Adder10Automatic" {  } { { "Adder10Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder10Automatic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761433504181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433504181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterselector.sv 1 1 " "Found 1 design units, including 1 entities, in source file counterselector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CounterSelector " "Found entity 1: CounterSelector" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761433504183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433504183 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Adder1Manual.sv(18) " "Verilog HDL information at Adder1Manual.sv(18): always construct contains both blocking and non-blocking assignments" {  } { { "Adder1Manual.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder1Manual.sv" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1761433504185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1manual.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder1manual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder1Manual " "Found entity 1: Adder1Manual" {  } { { "Adder1Manual.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder1Manual.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761433504185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433504185 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Adder4Manual.sv(19) " "Verilog HDL information at Adder4Manual.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "Adder4Manual.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder4Manual.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1761433504204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4manual.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder4manual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4Manual " "Found entity 1: Adder4Manual" {  } { { "Adder4Manual.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder4Manual.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761433504204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433504204 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Adder10Manual.sv(18) " "Verilog HDL information at Adder10Manual.sv(18): always construct contains both blocking and non-blocking assignments" {  } { { "Adder10Manual.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder10Manual.sv" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1761433504222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder10manual.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder10manual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder10Manual " "Found entity 1: Adder10Manual" {  } { { "Adder10Manual.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder10Manual.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761433504222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433504222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_animation.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_animation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Animation " "Found entity 1: LED_Animation" {  } { { "LED_Animation.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/LED_Animation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761433504247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433504247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testadder3bittodeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file testadder3bittodeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestAdder3BitToDeco " "Found entity 1: TestAdder3BitToDeco" {  } { { "TestAdder3BitToDeco.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/TestAdder3BitToDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761433504274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433504274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select1 CounterSelector.sv(114) " "Verilog HDL Implicit Net warning at CounterSelector.sv(114): created implicit net for \"select1\"" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433504274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select4 CounterSelector.sv(115) " "Verilog HDL Implicit Net warning at CounterSelector.sv(115): created implicit net for \"select4\"" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433504274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select10 CounterSelector.sv(116) " "Verilog HDL Implicit Net warning at CounterSelector.sv(116): created implicit net for \"select10\"" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433504274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select1M CounterSelector.sv(119) " "Verilog HDL Implicit Net warning at CounterSelector.sv(119): created implicit net for \"select1M\"" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433504274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select4M CounterSelector.sv(120) " "Verilog HDL Implicit Net warning at CounterSelector.sv(120): created implicit net for \"select4M\"" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433504274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select10M CounterSelector.sv(121) " "Verilog HDL Implicit Net warning at CounterSelector.sv(121): created implicit net for \"select10M\"" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433504274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CounterSelector " "Elaborating entity \"CounterSelector\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761433504632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1Automatic Adder1Automatic:adder1 " "Elaborating entity \"Adder1Automatic\" for hierarchy \"Adder1Automatic:adder1\"" {  } { { "CounterSelector.sv" "adder1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433504649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Adder1Automatic.sv(28) " "Verilog HDL assignment warning at Adder1Automatic.sv(28): truncated value with size 32 to match size of target (26)" {  } { { "Adder1Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder1Automatic.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761433504650 "|CounterSelector|Adder1Automatic:adder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Adder1Automatic.sv(58) " "Verilog HDL assignment warning at Adder1Automatic.sv(58): truncated value with size 32 to match size of target (1)" {  } { { "Adder1Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder1Automatic.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761433504650 "|CounterSelector|Adder1Automatic:adder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador150 Adder1Automatic:adder1\|Decodificador150:decodificador " "Elaborating entity \"Decodificador150\" for hierarchy \"Adder1Automatic:adder1\|Decodificador150:decodificador\"" {  } { { "Adder1Automatic.sv" "decodificador" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder1Automatic.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433504655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decodificador150.sv(11) " "Verilog HDL assignment warning at Decodificador150.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761433504702 "|CounterSelector|Adder1Automatic:adder1|Decodificador150:decodificador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decodificador150.sv(12) " "Verilog HDL assignment warning at Decodificador150.sv(12): truncated value with size 32 to match size of target (4)" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761433504702 "|CounterSelector|Adder1Automatic:adder1|Decodificador150:decodificador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decodificador150.sv(13) " "Verilog HDL assignment warning at Decodificador150.sv(13): truncated value with size 32 to match size of target (4)" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761433504702 "|CounterSelector|Adder1Automatic:adder1|Decodificador150:decodificador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador9 Adder1Automatic:adder1\|Decodificador150:decodificador\|Decodificador9:dec_centenas " "Elaborating entity \"Decodificador9\" for hierarchy \"Adder1Automatic:adder1\|Decodificador150:decodificador\|Decodificador9:dec_centenas\"" {  } { { "Decodificador150.sv" "dec_centenas" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433504703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Animation Adder1Automatic:adder1\|LED_Animation:led_anim " "Elaborating entity \"LED_Animation\" for hierarchy \"Adder1Automatic:adder1\|LED_Animation:led_anim\"" {  } { { "Adder1Automatic.sv" "led_anim" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder1Automatic.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433504734 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 LED_Animation.sv(20) " "Verilog HDL assignment warning at LED_Animation.sv(20): truncated value with size 32 to match size of target (24)" {  } { { "LED_Animation.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/LED_Animation.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761433504770 "|CounterSelector|Adder1Automatic:adder1|LED_Animation:led_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LED_Animation.sv(60) " "Verilog HDL assignment warning at LED_Animation.sv(60): truncated value with size 32 to match size of target (2)" {  } { { "LED_Animation.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/LED_Animation.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761433504770 "|CounterSelector|Adder1Automatic:adder1|LED_Animation:led_anim"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LED_Animation.sv(36) " "Verilog HDL Case Statement information at LED_Animation.sv(36): all case item expressions in this case statement are onehot" {  } { { "LED_Animation.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/LED_Animation.sv" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1761433504770 "|CounterSelector|Adder1Automatic:adder1|LED_Animation:led_anim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4Automatic Adder4Automatic:adder4 " "Elaborating entity \"Adder4Automatic\" for hierarchy \"Adder4Automatic:adder4\"" {  } { { "CounterSelector.sv" "adder4" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433504771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Adder4Automatic.sv(30) " "Verilog HDL assignment warning at Adder4Automatic.sv(30): truncated value with size 32 to match size of target (26)" {  } { { "Adder4Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder4Automatic.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761433504771 "|CounterSelector|Adder4Automatic:adder4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Adder4Automatic.sv(60) " "Verilog HDL assignment warning at Adder4Automatic.sv(60): truncated value with size 32 to match size of target (1)" {  } { { "Adder4Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder4Automatic.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761433504772 "|CounterSelector|Adder4Automatic:adder4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder10Automatic Adder10Automatic:adder10 " "Elaborating entity \"Adder10Automatic\" for hierarchy \"Adder10Automatic:adder10\"" {  } { { "CounterSelector.sv" "adder10" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433504778 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "an Adder10Automatic.sv(17) " "Verilog HDL or VHDL warning at Adder10Automatic.sv(17): object \"an\" assigned a value but never read" {  } { { "Adder10Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder10Automatic.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761433504779 "|CounterSelector|Adder10Automatic:adder10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Adder10Automatic.sv(31) " "Verilog HDL assignment warning at Adder10Automatic.sv(31): truncated value with size 32 to match size of target (26)" {  } { { "Adder10Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder10Automatic.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761433504779 "|CounterSelector|Adder10Automatic:adder10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Adder10Automatic.sv(61) " "Verilog HDL assignment warning at Adder10Automatic.sv(61): truncated value with size 32 to match size of target (1)" {  } { { "Adder10Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder10Automatic.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761433504779 "|CounterSelector|Adder10Automatic:adder10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1Manual Adder1Manual:adder1M " "Elaborating entity \"Adder1Manual\" for hierarchy \"Adder1Manual:adder1M\"" {  } { { "CounterSelector.sv" "adder1M" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433504787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4Manual Adder4Manual:adder4M " "Elaborating entity \"Adder4Manual\" for hierarchy \"Adder4Manual:adder4M\"" {  } { { "CounterSelector.sv" "adder4M" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433504844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder10Manual Adder10Manual:adder10M " "Elaborating entity \"Adder10Manual\" for hierarchy \"Adder10Manual:adder10M\"" {  } { { "CounterSelector.sv" "adder10M" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433504875 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Automatic:adder1\|Decodificador150:decodificador\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Automatic:adder1\|Decodificador150:decodificador\|Div0\"" {  } { { "Decodificador150.sv" "Div0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Automatic:adder1\|Decodificador150:decodificador\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Automatic:adder1\|Decodificador150:decodificador\|Mod0\"" {  } { { "Decodificador150.sv" "Mod0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Automatic:adder4\|Decodificador150:decodificador\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Automatic:adder4\|Decodificador150:decodificador\|Div0\"" {  } { { "Decodificador150.sv" "Div0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Automatic:adder4\|Decodificador150:decodificador\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Automatic:adder4\|Decodificador150:decodificador\|Mod0\"" {  } { { "Decodificador150.sv" "Mod0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Manual:adder1M\|Decodificador150:decodificador\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Manual:adder1M\|Decodificador150:decodificador\|Div0\"" {  } { { "Decodificador150.sv" "Div0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Manual:adder1M\|Decodificador150:decodificador\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Manual:adder1M\|Decodificador150:decodificador\|Mod0\"" {  } { { "Decodificador150.sv" "Mod0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Manual:adder4M\|Decodificador150:decodificador\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Manual:adder4M\|Decodificador150:decodificador\|Div0\"" {  } { { "Decodificador150.sv" "Div0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Manual:adder4M\|Decodificador150:decodificador\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Manual:adder4M\|Decodificador150:decodificador\|Mod0\"" {  } { { "Decodificador150.sv" "Mod0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Manual:adder10M\|Decodificador150:decodificador\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Manual:adder10M\|Decodificador150:decodificador\|Div0\"" {  } { { "Decodificador150.sv" "Div0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Manual:adder10M\|Decodificador150:decodificador\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Manual:adder10M\|Decodificador150:decodificador\|Mod0\"" {  } { { "Decodificador150.sv" "Mod0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Automatic:adder10\|Decodificador150:decodificador\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Automatic:adder10\|Decodificador150:decodificador\|Div0\"" {  } { { "Decodificador150.sv" "Div0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Automatic:adder10\|Decodificador150:decodificador\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Automatic:adder10\|Decodificador150:decodificador\|Mod0\"" {  } { { "Decodificador150.sv" "Mod0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Automatic:adder1\|Decodificador150:decodificador\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Automatic:adder1\|Decodificador150:decodificador\|Div1\"" {  } { { "Decodificador150.sv" "Div1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Automatic:adder1\|Decodificador150:decodificador\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Automatic:adder1\|Decodificador150:decodificador\|Mod1\"" {  } { { "Decodificador150.sv" "Mod1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Automatic:adder4\|Decodificador150:decodificador\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Automatic:adder4\|Decodificador150:decodificador\|Div1\"" {  } { { "Decodificador150.sv" "Div1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Automatic:adder4\|Decodificador150:decodificador\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Automatic:adder4\|Decodificador150:decodificador\|Mod1\"" {  } { { "Decodificador150.sv" "Mod1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Manual:adder1M\|Decodificador150:decodificador\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Manual:adder1M\|Decodificador150:decodificador\|Div1\"" {  } { { "Decodificador150.sv" "Div1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Manual:adder1M\|Decodificador150:decodificador\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Manual:adder1M\|Decodificador150:decodificador\|Mod1\"" {  } { { "Decodificador150.sv" "Mod1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Manual:adder4M\|Decodificador150:decodificador\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Manual:adder4M\|Decodificador150:decodificador\|Div1\"" {  } { { "Decodificador150.sv" "Div1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Manual:adder4M\|Decodificador150:decodificador\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Manual:adder4M\|Decodificador150:decodificador\|Mod1\"" {  } { { "Decodificador150.sv" "Mod1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Manual:adder10M\|Decodificador150:decodificador\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Manual:adder10M\|Decodificador150:decodificador\|Div1\"" {  } { { "Decodificador150.sv" "Div1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Manual:adder10M\|Decodificador150:decodificador\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Manual:adder10M\|Decodificador150:decodificador\|Mod1\"" {  } { { "Decodificador150.sv" "Mod1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Automatic:adder10\|Decodificador150:decodificador\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Automatic:adder10\|Decodificador150:decodificador\|Div1\"" {  } { { "Decodificador150.sv" "Div1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Automatic:adder10\|Decodificador150:decodificador\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Automatic:adder10\|Decodificador150:decodificador\|Mod1\"" {  } { { "Decodificador150.sv" "Mod1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Automatic:adder1\|Decodificador150:decodificador\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Automatic:adder1\|Decodificador150:decodificador\|Mod2\"" {  } { { "Decodificador150.sv" "Mod2" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Automatic:adder4\|Decodificador150:decodificador\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Automatic:adder4\|Decodificador150:decodificador\|Mod2\"" {  } { { "Decodificador150.sv" "Mod2" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Manual:adder1M\|Decodificador150:decodificador\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Manual:adder1M\|Decodificador150:decodificador\|Mod2\"" {  } { { "Decodificador150.sv" "Mod2" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Manual:adder4M\|Decodificador150:decodificador\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Manual:adder4M\|Decodificador150:decodificador\|Mod2\"" {  } { { "Decodificador150.sv" "Mod2" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Manual:adder10M\|Decodificador150:decodificador\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Manual:adder10M\|Decodificador150:decodificador\|Mod2\"" {  } { { "Decodificador150.sv" "Mod2" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Automatic:adder10\|Decodificador150:decodificador\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Automatic:adder10\|Decodificador150:decodificador\|Mod2\"" {  } { { "Decodificador150.sv" "Mod2" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761433505361 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1761433505361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Div0\"" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433505534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Div0 " "Instantiated megafunction \"Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433505534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433505534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433505534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433505534 ""}  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761433505534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8am " "Found entity 1: lpm_divide_8am" {  } { { "db/lpm_divide_8am.tdf" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/db/lpm_divide_8am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761433505601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433505601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761433505640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433505640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2te " "Found entity 1: alt_u_div_2te" {  } { { "db/alt_u_div_2te.tdf" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/db/alt_u_div_2te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761433505690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433505690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Mod0\"" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433505797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Mod0 " "Instantiated megafunction \"Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433505797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433505797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433505797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433505797 ""}  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761433505797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761433505833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433505833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761433505874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433505874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761433505920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433505920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Div0\"" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433505973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Div0 " "Instantiated megafunction \"Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433505973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433505973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433505973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433505973 ""}  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761433505973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Div0\"" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433506032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Div0 " "Instantiated megafunction \"Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506032 ""}  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761433506032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Div1\"" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433506079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Div1 " "Instantiated megafunction \"Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506079 ""}  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761433506079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761433506114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433506114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Div1\"" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433506174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Div1 " "Instantiated megafunction \"Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506174 ""}  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761433506174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Div1\"" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433506238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Div1 " "Instantiated megafunction \"Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506238 ""}  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761433506238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Mod2\"" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433506296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Mod2 " "Instantiated megafunction \"Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506296 ""}  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761433506296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Mod2\"" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433506340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Mod2 " "Instantiated megafunction \"Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761433506340 ""}  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761433506340 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[3\] GND " "Pin \"display_7seg\[3\]\" is stuck at GND" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761433507762 "|CounterSelector|display_7seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[4\] GND " "Pin \"display_7seg\[4\]\" is stuck at GND" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761433507762 "|CounterSelector|display_7seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[5\] GND " "Pin \"display_7seg\[5\]\" is stuck at GND" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761433507762 "|CounterSelector|display_7seg[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1761433507762 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761433507843 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761433508375 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/output_files/InvestigacionArqui.map.smsg " "Generated suppressed messages file D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/output_files/InvestigacionArqui.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433508524 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761433508730 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761433508730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1575 " "Implemented 1575 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761433508898 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761433508898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1536 " "Implemented 1536 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761433508898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761433508898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761433508915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 25 17:05:08 2025 " "Processing ended: Sat Oct 25 17:05:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761433508915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761433508915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761433508915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761433508915 ""}
