(S (NP (NNP Memristor) (NNS crossbars)) (VP (VBP are) (NP (NP (NNS circuits)) (ADJP (JJ capable) (PP (IN of) (S (VP (VBG performing) (NP (JJ analog) (JJ matrix-vector) (NNS multiplications)) (, ,) (S (VP (VBG overcoming) (NP (NP (DT the) (JJ fundamental) (NN energy) (NN efficiency) (NNS limitations)) (PP (IN of) (NP (JJ digital) (NN logic)))))))))))) (. .))
(S (NP (PRP They)) (VP (VBP have) (VP (VBN been) (VP (VBN shown) (S (VP (TO to) (VP (VB be) (JJ effective) (PP (IN in) (NP (JJ special-purpose) (NNS accelerators))) (PP (IN for) (NP (NP (DT a) (JJ limited) (NN set)) (PP (IN of) (NP (JJ neural) (NN network) (NNS applications))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP present) (NP (NP (DT the) (JJ Programmable) (JJ Ultra-efficient) (JJ Memristor-based) (NNP Accelerator)) (PRN (-LRB- -LRB-) (NP (NNP PUMA)) (-RRB- -RRB-)) (SBAR (WHNP (WDT which)) (S (VP (VBZ enhances) (NP (NN memristor) (NNS crossbars)) (PP (IN with) (NP (JJ general) (JJ purpose) (NN execution) (NNS units))) (S (VP (TO to) (VP (VB enable) (NP (NP (DT the) (NN acceleration)) (PP (IN of) (NP (NP (DT a) (JJ wide) (NN variety)) (PP (IN of) (NP (NNP Machine) (NNP Learning) (PRN (-LRB- -LRB-) (NNP ML) (-RRB- -RRB-)) (NN inference) (NNS workloads)))))))))))))) (. .))
(S (NP (NP (NP (NNP PUMA) (POS 's)) (NN microarchitecture) (NNS techniques)) (VP (VBN exposed) (PP (IN through) (NP (NP (DT a) (JJ specialized) (NN Instruction) (NNP Set) (NNP Architecture)) (PRN (-LRB- -LRB-) (NP (NNP ISA)) (-RRB- -RRB-)))))) (VP (VBP retain) (NP (NP (DT the) (NN efficiency)) (PP (IN of) (NP (NP (JJ in-memory) (NN computing)) (CC and) (NP (NN analog) (NN circuitry))))) (, ,) (PP (IN without) (S (VP (VBG compromising) (NP (NN programmability)))))) (. .))
(S (NP (PRP We)) (ADVP (RB also)) (VP (VBD present) (NP (NP (DT the) (NNP PUMA) (NN compiler)) (SBAR (WHNP (WDT which)) (S (VP (VBZ translates) (NP (JJ high-level) (NN code)) (PP (TO to) (NP (NNP PUMA) (NNP ISA)))))))) (. .))
(S (NP (DT The) (NN compiler)) (VP (VP (VBZ partitions) (NP (DT the) (JJ computational) (NN graph))) (CC and) (VP (JJ optimizes) (NP (NP (NN instruction) (NN scheduling)) (CC and) (NP (NN register) (NN allocation)))) (S (VP (TO to) (VP (VB generate) (NP (NP (NN code)) (PP (IN for) (NP (ADJP (JJ large) (CC and) (JJ complex)) (NNS workloads))) (SBAR (S (VP (TO to) (VP (VB run) (PP (IN on) (NP (NP (NNS thousands)) (PP (IN of) (NP (JJ spatial) (NNS cores)))))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP have) (VP (VBN developed) (NP (NP (DT a) (JJ detailed) (NN architecture) (NN simulator)) (SBAR (WHNP (WDT that)) (S (VP (VBZ incorporates) (NP (NP (DT the) (NX (S (VP (NN functionality) (, ,)))) (NN timing) (, ,) (CC and) (NN power) (NNS models)) (PP (IN of) (NP (NP (NNP PUMA) (POS 's)) (NNS components)))) (S (VP (TO to) (VP (VB evaluate) (NP (NP (NN performance)) (CC and) (NP (NN energy) (NN consumption)))))))))))) (. .))
(S (NP (NP (DT A) (NNP PUMA) (NN accelerator)) (VP (VBG running) (PP (IN at) (NP (CD 1) (NNP GHz))))) (VP (MD can) (VP (VB reach) (NP (NP (NN area) (CC and) (NN power) (NN efficiency)) (PP (IN of) (NP (NP (NP ($ $) (CD 577~GOPS/s/mm^2) ($ $)) (CC and) (NP ($ $) (CD 837~GOPS/s/W) ($ $))) (, ,) (ADVP (RB respectively))))))) (. .))
(S (PP (VBN Compared) (PP (TO to) (NP (DT an) (JJ application-specific) (JJ memristor-based) (NN accelerator)))) (, ,) (NP (NNP PUMA)) (VP (VBZ incurs) (NP (JJ small) (NN energy) (NNS overheads)) (PP (IN at) (NP (NP (JJ similar) (NN inference) (NN latency)) (CC and) (NP (VBD added) (NN programmability))))) (. .))
