<!doctype html>
<html>
<head>
<title>GSTS (USB3_XHCI) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___usb3_xhci.html")>USB3_XHCI Module</a> &gt; GSTS (USB3_XHCI) Register</p><h1>GSTS (USB3_XHCI) Register</h1>
<h2>GSTS (USB3_XHCI) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>GSTS</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000C118</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FE20C118 (USB3_0_XHCI)<br/>0x00FE30C118 (USB3_1_XHCI)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Global Status Register</td></tr>
</table>
<p></p>
<h2>GSTS (USB3_XHCI) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>CBELT</td><td class="center">31:20</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0</td><td>Current BELT Value<br/>In Host mode, this field indicates the minimum value of all received device BELT values and the BELT value that is set by the Set Latency Tolerance Value command.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">19:12</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved</td></tr>
<tr valign=top><td>SSIC_IP</td><td class="center">11</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0</td><td>SSIC interrupt pending (SSIC_IP)<br/>This field indicates that there is a pending interrupt related to SSIC in the SEVT register.</td></tr>
<tr valign=top><td>OTG_IP</td><td class="center">10</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0</td><td>OTG Interrupt Pending<br/>This field indicates that there is a pending interrupt pertaining to OTG in OEVT register.</td></tr>
<tr valign=top><td>BC_IP</td><td class="center"> 9</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0</td><td>Battery Charger Interrupt Pending<br/>This field indicates that there is a pending interrupt pertaining to BC in BCEVT register.</td></tr>
<tr valign=top><td>ADP_IP</td><td class="center"> 8</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0</td><td>ADP Interrupt Pending<br/>This field indicates that there is a pending interrupt pertaining to ADP in ADPEVT register.</td></tr>
<tr valign=top><td>Host_IP</td><td class="center"> 7</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0</td><td>Host Interrupt Pending:<br/>This field indicates that there is a pending interrupt pertaining to xHC in the Host event queue.</td></tr>
<tr valign=top><td>Device_IP</td><td class="center"> 6</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0</td><td>Device Interrupt Pending<br/>This field indicates that there is a pending interrupt pertaining to peripheral (device) operation in the Device event queue.</td></tr>
<tr valign=top><td>CSRTimeout</td><td class="center"> 5</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>CSR Timeout<br/>When this bit is 1'b1, it indicates that the software performed a write or read to a core register that could not be completed within `DWC_USB3_CSR_ACCESS_TIMEOUT bus clock cycles (default: h1FFFF).</td></tr>
<tr valign=top><td>BUSERRADDRVLD</td><td class="center"> 4</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Bus Error Address Valid (BusErrAddrVld)<br/>Indicates that the GBUSERRADDR register is valid and reports the first bus address that encounters a bus error.<br/>Note: Only supported in AHB and AXI configurations.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 3:2</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved</td></tr>
<tr valign=top><td>CURMOD</td><td class="center"> 1:0</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0</td><td>Current Mode of Operation (CurMod)<br/>Indicates the current mode of operation:<br/>- 2'b00: Device mode<br/>- 2'b01: Host mode</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>