# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Arith_Unit_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Comparator_Unit_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Logic_Unit_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Shifter_Unit_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/ALU_8.vhd" \

# Do not sort compile order
nosort
