<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Dhanasankar K | VLSI Portfolio</title>
  <link rel="stylesheet" href="style.css" />
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.0/css/all.min.css" />
</head>
<body>
  <!-- Navigation Bar -->
  <nav>
    <ul>
      <li><a href="index.html" class="active">Home</a></li>
      <li><a href="about.html">About</a></li>
      <li><a href="projects.html">Projects</a></li>
      <li><a href="academic_projects.html">Academic Projects</a></li>
      <li><a href="contact.html">Contact</a></li>
    </ul>
  </nav>

  <!-- Hero Section -->
  <div class="hero">
    <h1 class="typewriter">Hi, I'm Dhanasankar â€” VLSI Enthusiast ðŸš€</h1>
  </div>

  <!-- Header Intro -->
  <header>
    <div class="container">
      <div class="photo">
        <img src="your-photo.jpg" alt="Dhanasankar Photo" />
      </div>
      <div class="intro">
        <h1>Dhanasankar K</h1>
        <h2>Electronics & Communication Engineer (2021â€“2025)</h2>
        <p class="aspiration">
          Motivated and detail-oriented trained fresher with a strong interest in VLSI and digital system design.
          Building a solid foundation in Verilog and digital circuit simulation. Eager to contribute to real-world projects 
          and grow in a dynamic, innovation-driven semiconductor environment.
        </p>
        <div class="links">
          <a href="mailto:kdhanasankar7@gmail.com"><i class="fas fa-envelope"></i></a>
          <a href="https://linkedin.com/in/dhanasankar-k-23b196291" target="_blank"><i class="fab fa-linkedin"></i></a>
          <a href="https://github.com/" target="_blank"><i class="fab fa-github"></i></a>
        </div>
        <a class="resume-button" href="resume.pdf" download>Download Resume</a>
      </div>
    </div>
  </header>

  <!-- Main Sections -->
  <main>
    <!-- Projects Section -->
    <section>
      <h2>Projects</h2>
      <div class="projects">
        <div class="project-card">
          <img src="project1.jpg" alt="Project 1 Screenshot">
          <p>High-Performance Real-Time Image Processing using Verilog on Artix-7 FPGA</p>
        </div>
        <div class="project-card">
          <img src="project2.jpg" alt="Project 2 Screenshot">
          <p>Secure Digital Voting Machine using Verilog RTL and FSMs</p>
        </div>
      </div>
    </section>

    <!-- Technical Skills -->
    <section>
      <h2>Technical Skills</h2>
      <ul>
        <li><strong>Area of Interest:</strong> Digital Design</li>
        <li><strong>HDL:</strong> Verilog</li>
        <li><strong>Simulation Tools:</strong> Icarus Verilog, Xilinx Vivado 2019.1</li>
        <li><strong>FPGA Platforms:</strong> DE2-70 (Altera), Artix-7 (Xilinx)</li>
        <li><strong>Protocols:</strong> UART, SPI, I2C, APB</li>
        <li><strong>Version Control:</strong> Git, GitHub</li>
        <li><strong>OS:</strong> Ubuntu Linux</li>
        <li><strong>Programming:</strong> C (basic), Python (image processing)</li>
      </ul>
    </section>

    <!-- Internship Experience -->
    <section>
      <h2>Internship Experience</h2>
      <article>
        <h3>TechVolt Pvt. Ltd, Coimbatore â€“ Embedded & IoT</h3>
        <p>Gained experience in ESP32, NodeMCU, sensors & real-time data acquisition using Arduino.</p>
      </article>
      <article>
        <h3>Silicon Craft, Chennai â€“ VLSI Intern (Julâ€“Aug 2024)</h3>
        <p>Simulated RTL designs using Verilog, Icarus Verilog, GTKWave; contributed to voting machine project.</p>
      </article>
      <article>
        <h3>Silicon Craft, Chennai â€“ Design Verification (Feb 2025 â€“ Present)</h3>
        <p>Worked on FSMs, APB-to-I2C bridge, protocol handshaking, and RTL-to-gate-level synthesis.</p>
      </article>
    </section>

    <!-- Co-Curricular -->
    <section>
      <h2>Co-Curricular Activities</h2>
      <ul>
        <li>Rank 1 on HDLBits; all solutions organized on GitHub</li>
        <li>Practiced many Verilog projects with organized repos</li>
      </ul>
    </section>

    <!-- Contact Info -->
    <section>
      <h2>Contact</h2>
      <p><i class="fas fa-phone-alt"></i> +91 9384320190</p>
      <p><i class="fas fa-envelope"></i> <a href="mailto:kdhanasankar7@gmail.com">kdhanasankar7@gmail.com</a></p>
      <p><i class="fab fa-linkedin"></i> <a href="https://linkedin.com/in/dhanasankar-k-23b196291" target="_blank">LinkedIn Profile</a></p>
      <p><i class="fab fa-github"></i> <a href="https://github.com/" target="_blank">GitHub Profile</a></p>
</section>

  </main>

  <footer>
    <p>&copy; 2025 Dhanasankar K</p>
  </footer>

  <script src="script.js"></script>
</body>
</html>
