
12-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004714  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404714  00404714  00014714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000086c  20400000  0040471c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000168  2040086c  00404f88  0002086c  2**2
                  ALLOC
  4 .stack        00002004  204009d4  004050f0  0002086c  2**0
                  ALLOC
  5 .heap         00000200  204029d8  004070f4  0002086c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002086c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002089a  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000e879  00000000  00000000  000208f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002450  00000000  00000000  0002f16c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000581e  00000000  00000000  000315bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b30  00000000  00000000  00036dda  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b08  00000000  00000000  0003790a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001f44c  00000000  00000000  00038412  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000c3a4  00000000  00000000  0005785e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008bfb3  00000000  00000000  00063c02  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002484  00000000  00000000  000efbb8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	204029d8 	.word	0x204029d8
  400004:	00401279 	.word	0x00401279
  400008:	00401275 	.word	0x00401275
  40000c:	00401275 	.word	0x00401275
  400010:	00401275 	.word	0x00401275
  400014:	00401275 	.word	0x00401275
  400018:	00401275 	.word	0x00401275
	...
  40002c:	00401275 	.word	0x00401275
  400030:	00401275 	.word	0x00401275
  400034:	00000000 	.word	0x00000000
  400038:	00401275 	.word	0x00401275
  40003c:	00401275 	.word	0x00401275
  400040:	00401275 	.word	0x00401275
  400044:	00401275 	.word	0x00401275
  400048:	00400369 	.word	0x00400369
  40004c:	00401275 	.word	0x00401275
  400050:	00401275 	.word	0x00401275
  400054:	00401275 	.word	0x00401275
  400058:	00401275 	.word	0x00401275
  40005c:	00401275 	.word	0x00401275
  400060:	00401275 	.word	0x00401275
  400064:	00000000 	.word	0x00000000
  400068:	00400f51 	.word	0x00400f51
  40006c:	00400f65 	.word	0x00400f65
  400070:	00400f79 	.word	0x00400f79
  400074:	00401275 	.word	0x00401275
  400078:	00401275 	.word	0x00401275
  40007c:	00401275 	.word	0x00401275
  400080:	00400f8d 	.word	0x00400f8d
  400084:	00400fa1 	.word	0x00400fa1
  400088:	00401275 	.word	0x00401275
  40008c:	00401275 	.word	0x00401275
  400090:	00401275 	.word	0x00401275
  400094:	00401275 	.word	0x00401275
  400098:	00401275 	.word	0x00401275
  40009c:	00401275 	.word	0x00401275
  4000a0:	00401275 	.word	0x00401275
  4000a4:	00401275 	.word	0x00401275
  4000a8:	00401275 	.word	0x00401275
  4000ac:	00401275 	.word	0x00401275
  4000b0:	00401275 	.word	0x00401275
  4000b4:	00400e6d 	.word	0x00400e6d
  4000b8:	00401275 	.word	0x00401275
  4000bc:	00401275 	.word	0x00401275
  4000c0:	00401275 	.word	0x00401275
  4000c4:	00401275 	.word	0x00401275
  4000c8:	00401275 	.word	0x00401275
  4000cc:	00401275 	.word	0x00401275
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00401275 	.word	0x00401275
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00401275 	.word	0x00401275
  4000e0:	00400e81 	.word	0x00400e81
  4000e4:	00401275 	.word	0x00401275
  4000e8:	00401275 	.word	0x00401275
  4000ec:	00401275 	.word	0x00401275
  4000f0:	00401275 	.word	0x00401275
  4000f4:	00401275 	.word	0x00401275
  4000f8:	00401275 	.word	0x00401275
  4000fc:	00401275 	.word	0x00401275
  400100:	00401275 	.word	0x00401275
  400104:	00401275 	.word	0x00401275
  400108:	00401275 	.word	0x00401275
  40010c:	00401275 	.word	0x00401275
  400110:	00401275 	.word	0x00401275
	...
  400120:	00401275 	.word	0x00401275
  400124:	00401275 	.word	0x00401275
  400128:	00401275 	.word	0x00401275
  40012c:	00401275 	.word	0x00401275
  400130:	00401275 	.word	0x00401275
  400134:	00000000 	.word	0x00000000
  400138:	00401275 	.word	0x00401275
  40013c:	00401275 	.word	0x00401275

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040086c 	.word	0x2040086c
  40015c:	00000000 	.word	0x00000000
  400160:	0040471c 	.word	0x0040471c

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400870 	.word	0x20400870
  400190:	0040471c 	.word	0x0040471c
  400194:	0040471c 	.word	0x0040471c
  400198:	00000000 	.word	0x00000000

0040019c <AFEC_Temp_callback>:
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  40019c:	4b04      	ldr	r3, [pc, #16]	; (4001b0 <AFEC_Temp_callback+0x14>)
  40019e:	220b      	movs	r2, #11
  4001a0:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4001a2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
/**
 * \brief AFEC interrupt callback function.
 */
static void AFEC_Temp_callback(void)
{
	g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  4001a4:	4b03      	ldr	r3, [pc, #12]	; (4001b4 <AFEC_Temp_callback+0x18>)
  4001a6:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  4001a8:	2201      	movs	r2, #1
  4001aa:	4b03      	ldr	r3, [pc, #12]	; (4001b8 <AFEC_Temp_callback+0x1c>)
  4001ac:	701a      	strb	r2, [r3, #0]
  4001ae:	4770      	bx	lr
  4001b0:	4003c000 	.word	0x4003c000
  4001b4:	2040088c 	.word	0x2040088c
  4001b8:	20400888 	.word	0x20400888

004001bc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4001bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001be:	b083      	sub	sp, #12
  4001c0:	4605      	mov	r5, r0
  4001c2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4001c4:	2300      	movs	r3, #0
  4001c6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4001c8:	4b29      	ldr	r3, [pc, #164]	; (400270 <usart_serial_getchar+0xb4>)
  4001ca:	4298      	cmp	r0, r3
  4001cc:	d107      	bne.n	4001de <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  4001ce:	461f      	mov	r7, r3
  4001d0:	4e28      	ldr	r6, [pc, #160]	; (400274 <usart_serial_getchar+0xb8>)
  4001d2:	4621      	mov	r1, r4
  4001d4:	4638      	mov	r0, r7
  4001d6:	47b0      	blx	r6
  4001d8:	2800      	cmp	r0, #0
  4001da:	d1fa      	bne.n	4001d2 <usart_serial_getchar+0x16>
  4001dc:	e015      	b.n	40020a <usart_serial_getchar+0x4e>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4001de:	4b26      	ldr	r3, [pc, #152]	; (400278 <usart_serial_getchar+0xbc>)
  4001e0:	4298      	cmp	r0, r3
  4001e2:	d107      	bne.n	4001f4 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  4001e4:	461f      	mov	r7, r3
  4001e6:	4e23      	ldr	r6, [pc, #140]	; (400274 <usart_serial_getchar+0xb8>)
  4001e8:	4621      	mov	r1, r4
  4001ea:	4638      	mov	r0, r7
  4001ec:	47b0      	blx	r6
  4001ee:	2800      	cmp	r0, #0
  4001f0:	d1fa      	bne.n	4001e8 <usart_serial_getchar+0x2c>
  4001f2:	e015      	b.n	400220 <usart_serial_getchar+0x64>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4001f4:	4b21      	ldr	r3, [pc, #132]	; (40027c <usart_serial_getchar+0xc0>)
  4001f6:	4298      	cmp	r0, r3
  4001f8:	d107      	bne.n	40020a <usart_serial_getchar+0x4e>
		while (uart_read((Uart*)p_usart, data));
  4001fa:	461f      	mov	r7, r3
  4001fc:	4e1d      	ldr	r6, [pc, #116]	; (400274 <usart_serial_getchar+0xb8>)
  4001fe:	4621      	mov	r1, r4
  400200:	4638      	mov	r0, r7
  400202:	47b0      	blx	r6
  400204:	2800      	cmp	r0, #0
  400206:	d1fa      	bne.n	4001fe <usart_serial_getchar+0x42>
  400208:	e017      	b.n	40023a <usart_serial_getchar+0x7e>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40020a:	4b1d      	ldr	r3, [pc, #116]	; (400280 <usart_serial_getchar+0xc4>)
  40020c:	429d      	cmp	r5, r3
  40020e:	d107      	bne.n	400220 <usart_serial_getchar+0x64>
		while (uart_read((Uart*)p_usart, data));
  400210:	461f      	mov	r7, r3
  400212:	4e18      	ldr	r6, [pc, #96]	; (400274 <usart_serial_getchar+0xb8>)
  400214:	4621      	mov	r1, r4
  400216:	4638      	mov	r0, r7
  400218:	47b0      	blx	r6
  40021a:	2800      	cmp	r0, #0
  40021c:	d1fa      	bne.n	400214 <usart_serial_getchar+0x58>
  40021e:	e019      	b.n	400254 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400220:	4b18      	ldr	r3, [pc, #96]	; (400284 <usart_serial_getchar+0xc8>)
  400222:	429d      	cmp	r5, r3
  400224:	d109      	bne.n	40023a <usart_serial_getchar+0x7e>
		while (usart_read(p_usart, &val));
  400226:	461e      	mov	r6, r3
  400228:	4d17      	ldr	r5, [pc, #92]	; (400288 <usart_serial_getchar+0xcc>)
  40022a:	a901      	add	r1, sp, #4
  40022c:	4630      	mov	r0, r6
  40022e:	47a8      	blx	r5
  400230:	2800      	cmp	r0, #0
  400232:	d1fa      	bne.n	40022a <usart_serial_getchar+0x6e>
		*data = (uint8_t)(val & 0xFF);
  400234:	9b01      	ldr	r3, [sp, #4]
  400236:	7023      	strb	r3, [r4, #0]
  400238:	e018      	b.n	40026c <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40023a:	4b14      	ldr	r3, [pc, #80]	; (40028c <usart_serial_getchar+0xd0>)
  40023c:	429d      	cmp	r5, r3
  40023e:	d109      	bne.n	400254 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
  400240:	461e      	mov	r6, r3
  400242:	4d11      	ldr	r5, [pc, #68]	; (400288 <usart_serial_getchar+0xcc>)
  400244:	a901      	add	r1, sp, #4
  400246:	4630      	mov	r0, r6
  400248:	47a8      	blx	r5
  40024a:	2800      	cmp	r0, #0
  40024c:	d1fa      	bne.n	400244 <usart_serial_getchar+0x88>
		*data = (uint8_t)(val & 0xFF);
  40024e:	9b01      	ldr	r3, [sp, #4]
  400250:	7023      	strb	r3, [r4, #0]
  400252:	e00b      	b.n	40026c <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400254:	4b0e      	ldr	r3, [pc, #56]	; (400290 <usart_serial_getchar+0xd4>)
  400256:	429d      	cmp	r5, r3
  400258:	d108      	bne.n	40026c <usart_serial_getchar+0xb0>
		while (usart_read(p_usart, &val));
  40025a:	461e      	mov	r6, r3
  40025c:	4d0a      	ldr	r5, [pc, #40]	; (400288 <usart_serial_getchar+0xcc>)
  40025e:	a901      	add	r1, sp, #4
  400260:	4630      	mov	r0, r6
  400262:	47a8      	blx	r5
  400264:	2800      	cmp	r0, #0
  400266:	d1fa      	bne.n	40025e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
  400268:	9b01      	ldr	r3, [sp, #4]
  40026a:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40026c:	b003      	add	sp, #12
  40026e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400270:	400e0800 	.word	0x400e0800
  400274:	00401145 	.word	0x00401145
  400278:	400e0a00 	.word	0x400e0a00
  40027c:	400e1a00 	.word	0x400e1a00
  400280:	400e1c00 	.word	0x400e1c00
  400284:	40024000 	.word	0x40024000
  400288:	0040125d 	.word	0x0040125d
  40028c:	40028000 	.word	0x40028000
  400290:	4002c000 	.word	0x4002c000

00400294 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400294:	b570      	push	{r4, r5, r6, lr}
  400296:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400298:	4b2a      	ldr	r3, [pc, #168]	; (400344 <usart_serial_putchar+0xb0>)
  40029a:	4298      	cmp	r0, r3
  40029c:	d108      	bne.n	4002b0 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  40029e:	461e      	mov	r6, r3
  4002a0:	4d29      	ldr	r5, [pc, #164]	; (400348 <usart_serial_putchar+0xb4>)
  4002a2:	4621      	mov	r1, r4
  4002a4:	4630      	mov	r0, r6
  4002a6:	47a8      	blx	r5
  4002a8:	2800      	cmp	r0, #0
  4002aa:	d1fa      	bne.n	4002a2 <usart_serial_putchar+0xe>
		return 1;
  4002ac:	2001      	movs	r0, #1
  4002ae:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4002b0:	4b26      	ldr	r3, [pc, #152]	; (40034c <usart_serial_putchar+0xb8>)
  4002b2:	4298      	cmp	r0, r3
  4002b4:	d108      	bne.n	4002c8 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002b6:	461e      	mov	r6, r3
  4002b8:	4d23      	ldr	r5, [pc, #140]	; (400348 <usart_serial_putchar+0xb4>)
  4002ba:	4621      	mov	r1, r4
  4002bc:	4630      	mov	r0, r6
  4002be:	47a8      	blx	r5
  4002c0:	2800      	cmp	r0, #0
  4002c2:	d1fa      	bne.n	4002ba <usart_serial_putchar+0x26>
		return 1;
  4002c4:	2001      	movs	r0, #1
  4002c6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4002c8:	4b21      	ldr	r3, [pc, #132]	; (400350 <usart_serial_putchar+0xbc>)
  4002ca:	4298      	cmp	r0, r3
  4002cc:	d108      	bne.n	4002e0 <usart_serial_putchar+0x4c>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002ce:	461e      	mov	r6, r3
  4002d0:	4d1d      	ldr	r5, [pc, #116]	; (400348 <usart_serial_putchar+0xb4>)
  4002d2:	4621      	mov	r1, r4
  4002d4:	4630      	mov	r0, r6
  4002d6:	47a8      	blx	r5
  4002d8:	2800      	cmp	r0, #0
  4002da:	d1fa      	bne.n	4002d2 <usart_serial_putchar+0x3e>
		return 1;
  4002dc:	2001      	movs	r0, #1
  4002de:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4002e0:	4b1c      	ldr	r3, [pc, #112]	; (400354 <usart_serial_putchar+0xc0>)
  4002e2:	4298      	cmp	r0, r3
  4002e4:	d108      	bne.n	4002f8 <usart_serial_putchar+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002e6:	461e      	mov	r6, r3
  4002e8:	4d17      	ldr	r5, [pc, #92]	; (400348 <usart_serial_putchar+0xb4>)
  4002ea:	4621      	mov	r1, r4
  4002ec:	4630      	mov	r0, r6
  4002ee:	47a8      	blx	r5
  4002f0:	2800      	cmp	r0, #0
  4002f2:	d1fa      	bne.n	4002ea <usart_serial_putchar+0x56>
		return 1;
  4002f4:	2001      	movs	r0, #1
  4002f6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4002f8:	4b17      	ldr	r3, [pc, #92]	; (400358 <usart_serial_putchar+0xc4>)
  4002fa:	4298      	cmp	r0, r3
  4002fc:	d108      	bne.n	400310 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
  4002fe:	461e      	mov	r6, r3
  400300:	4d16      	ldr	r5, [pc, #88]	; (40035c <usart_serial_putchar+0xc8>)
  400302:	4621      	mov	r1, r4
  400304:	4630      	mov	r0, r6
  400306:	47a8      	blx	r5
  400308:	2800      	cmp	r0, #0
  40030a:	d1fa      	bne.n	400302 <usart_serial_putchar+0x6e>
		return 1;
  40030c:	2001      	movs	r0, #1
  40030e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400310:	4b13      	ldr	r3, [pc, #76]	; (400360 <usart_serial_putchar+0xcc>)
  400312:	4298      	cmp	r0, r3
  400314:	d108      	bne.n	400328 <usart_serial_putchar+0x94>
		while (usart_write(p_usart, c)!=0);
  400316:	461e      	mov	r6, r3
  400318:	4d10      	ldr	r5, [pc, #64]	; (40035c <usart_serial_putchar+0xc8>)
  40031a:	4621      	mov	r1, r4
  40031c:	4630      	mov	r0, r6
  40031e:	47a8      	blx	r5
  400320:	2800      	cmp	r0, #0
  400322:	d1fa      	bne.n	40031a <usart_serial_putchar+0x86>
		return 1;
  400324:	2001      	movs	r0, #1
  400326:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400328:	4b0e      	ldr	r3, [pc, #56]	; (400364 <usart_serial_putchar+0xd0>)
  40032a:	4298      	cmp	r0, r3
  40032c:	d108      	bne.n	400340 <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  40032e:	461e      	mov	r6, r3
  400330:	4d0a      	ldr	r5, [pc, #40]	; (40035c <usart_serial_putchar+0xc8>)
  400332:	4621      	mov	r1, r4
  400334:	4630      	mov	r0, r6
  400336:	47a8      	blx	r5
  400338:	2800      	cmp	r0, #0
  40033a:	d1fa      	bne.n	400332 <usart_serial_putchar+0x9e>
		return 1;
  40033c:	2001      	movs	r0, #1
  40033e:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400340:	2000      	movs	r0, #0
}
  400342:	bd70      	pop	{r4, r5, r6, pc}
  400344:	400e0800 	.word	0x400e0800
  400348:	00401131 	.word	0x00401131
  40034c:	400e0a00 	.word	0x400e0a00
  400350:	400e1a00 	.word	0x400e1a00
  400354:	400e1c00 	.word	0x400e1c00
  400358:	40024000 	.word	0x40024000
  40035c:	00401245 	.word	0x00401245
  400360:	40028000 	.word	0x40028000
  400364:	4002c000 	.word	0x4002c000

00400368 <RTC_Handler>:
}


void RTC_Handler(void)
{
  400368:	b570      	push	{r4, r5, r6, lr}
  40036a:	b08a      	sub	sp, #40	; 0x28
	uint32_t ul_status = rtc_get_status(RTC);
  40036c:	4830      	ldr	r0, [pc, #192]	; (400430 <RTC_Handler+0xc8>)
  40036e:	4b31      	ldr	r3, [pc, #196]	; (400434 <RTC_Handler+0xcc>)
  400370:	4798      	blx	r3

	/* Second increment interrupt */
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  400372:	f010 0f04 	tst.w	r0, #4
  400376:	d004      	beq.n	400382 <RTC_Handler+0x1a>
		
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  400378:	2104      	movs	r1, #4
  40037a:	482d      	ldr	r0, [pc, #180]	; (400430 <RTC_Handler+0xc8>)
  40037c:	4b2e      	ldr	r3, [pc, #184]	; (400438 <RTC_Handler+0xd0>)
  40037e:	4798      	blx	r3
  400380:	e053      	b.n	40042a <RTC_Handler+0xc2>

		} else {
		/* Time or date alarm */
		if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  400382:	f010 0f02 	tst.w	r0, #2
  400386:	d050      	beq.n	40042a <RTC_Handler+0xc2>
			
			/*Atualiza hora */
			uint32_t ano,mes,dia,hora,minuto,segundo;
			
			rtc_get_date(RTC, &ano, &mes, &dia, NULL);
  400388:	4c29      	ldr	r4, [pc, #164]	; (400430 <RTC_Handler+0xc8>)
  40038a:	2500      	movs	r5, #0
  40038c:	9500      	str	r5, [sp, #0]
  40038e:	ab06      	add	r3, sp, #24
  400390:	aa05      	add	r2, sp, #20
  400392:	a904      	add	r1, sp, #16
  400394:	4620      	mov	r0, r4
  400396:	4e29      	ldr	r6, [pc, #164]	; (40043c <RTC_Handler+0xd4>)
  400398:	47b0      	blx	r6
			rtc_get_time(RTC, &hora, &minuto, &segundo);
  40039a:	ab09      	add	r3, sp, #36	; 0x24
  40039c:	aa08      	add	r2, sp, #32
  40039e:	a907      	add	r1, sp, #28
  4003a0:	4620      	mov	r0, r4
  4003a2:	4e27      	ldr	r6, [pc, #156]	; (400440 <RTC_Handler+0xd8>)
  4003a4:	47b0      	blx	r6
			
			/* incrementa minuto */
			increment_segundo(1,segundo,minuto,hora,dia,mes,ano);
			
			/* configura novo alarme do RTC */
			rtc_set_date_alarm(RTC, 1, mes, 1, dia);
  4003a6:	9b06      	ldr	r3, [sp, #24]
  4003a8:	9300      	str	r3, [sp, #0]
  4003aa:	2301      	movs	r3, #1
  4003ac:	9a05      	ldr	r2, [sp, #20]
  4003ae:	4619      	mov	r1, r3
  4003b0:	4620      	mov	r0, r4
  4003b2:	4e24      	ldr	r6, [pc, #144]	; (400444 <RTC_Handler+0xdc>)
  4003b4:	47b0      	blx	r6
			rtc_set_time_alarm(RTC, 1, hora, 1, minuto, 1, segundo);
  4003b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4003b8:	9302      	str	r3, [sp, #8]
  4003ba:	2101      	movs	r1, #1
  4003bc:	9101      	str	r1, [sp, #4]
  4003be:	9b08      	ldr	r3, [sp, #32]
  4003c0:	9300      	str	r3, [sp, #0]
  4003c2:	460b      	mov	r3, r1
  4003c4:	9a07      	ldr	r2, [sp, #28]
  4003c6:	4620      	mov	r0, r4
  4003c8:	4e1f      	ldr	r6, [pc, #124]	; (400448 <RTC_Handler+0xe0>)
  4003ca:	47b0      	blx	r6
			
			/* printa valor de temperatura */
			is_conversion_done = false;
  4003cc:	4b1f      	ldr	r3, [pc, #124]	; (40044c <RTC_Handler+0xe4>)
  4003ce:	701d      	strb	r5, [r3, #0]
			int temp = convert_adc_to_temp(g_ul_value);
  4003d0:	4b1f      	ldr	r3, [pc, #124]	; (400450 <RTC_Handler+0xe8>)
  4003d2:	681a      	ldr	r2, [r3, #0]
			printf("%d/%d/%d - %d:%d:%d - Temp : %d \r\n",dia,mes,ano,hora,minuto,segundo,temp);
  4003d4:	f640 43e4 	movw	r3, #3300	; 0xce4
  4003d8:	fb03 f202 	mul.w	r2, r3, r2
  4003dc:	4b1d      	ldr	r3, [pc, #116]	; (400454 <RTC_Handler+0xec>)
  4003de:	fba3 1302 	umull	r1, r3, r3, r2
  4003e2:	1ad2      	subs	r2, r2, r3
  4003e4:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  4003e8:	0adb      	lsrs	r3, r3, #11
  4003ea:	f5a3 7234 	sub.w	r2, r3, #720	; 0x2d0
  4003ee:	2364      	movs	r3, #100	; 0x64
  4003f0:	fb03 f302 	mul.w	r3, r3, r2
  4003f4:	4a18      	ldr	r2, [pc, #96]	; (400458 <RTC_Handler+0xf0>)
  4003f6:	fb82 1203 	smull	r1, r2, r2, r3
  4003fa:	441a      	add	r2, r3
  4003fc:	17db      	asrs	r3, r3, #31
  4003fe:	ebc3 13e2 	rsb	r3, r3, r2, asr #7
  400402:	331b      	adds	r3, #27
  400404:	9303      	str	r3, [sp, #12]
  400406:	9b09      	ldr	r3, [sp, #36]	; 0x24
  400408:	9302      	str	r3, [sp, #8]
  40040a:	9b08      	ldr	r3, [sp, #32]
  40040c:	9301      	str	r3, [sp, #4]
  40040e:	9b07      	ldr	r3, [sp, #28]
  400410:	9300      	str	r3, [sp, #0]
  400412:	9b04      	ldr	r3, [sp, #16]
  400414:	9a05      	ldr	r2, [sp, #20]
  400416:	9906      	ldr	r1, [sp, #24]
  400418:	4810      	ldr	r0, [pc, #64]	; (40045c <RTC_Handler+0xf4>)
  40041a:	4d11      	ldr	r5, [pc, #68]	; (400460 <RTC_Handler+0xf8>)
  40041c:	47a8      	blx	r5
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  40041e:	2102      	movs	r1, #2
  400420:	4b10      	ldr	r3, [pc, #64]	; (400464 <RTC_Handler+0xfc>)
  400422:	6019      	str	r1, [r3, #0]
			afec_start_software_conversion(AFEC0);

			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  400424:	4620      	mov	r0, r4
  400426:	4b04      	ldr	r3, [pc, #16]	; (400438 <RTC_Handler+0xd0>)
  400428:	4798      	blx	r3
		}
	}
}
  40042a:	b00a      	add	sp, #40	; 0x28
  40042c:	bd70      	pop	{r4, r5, r6, pc}
  40042e:	bf00      	nop
  400430:	400e1860 	.word	0x400e1860
  400434:	00400979 	.word	0x00400979
  400438:	0040097d 	.word	0x0040097d
  40043c:	004007e9 	.word	0x004007e9
  400440:	00400665 	.word	0x00400665
  400444:	00400915 	.word	0x00400915
  400448:	00400751 	.word	0x00400751
  40044c:	20400888 	.word	0x20400888
  400450:	2040088c 	.word	0x2040088c
  400454:	00100101 	.word	0x00100101
  400458:	8ca29c05 	.word	0x8ca29c05
  40045c:	00404610 	.word	0x00404610
  400460:	00401591 	.word	0x00401591
  400464:	4003c000 	.word	0x4003c000

00400468 <RTC_init>:

/************************************************************************/
/* inicializador do RTC                                                 */
/************************************************************************/
void RTC_init(){
  400468:	b530      	push	{r4, r5, lr}
  40046a:	b083      	sub	sp, #12
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  40046c:	2002      	movs	r0, #2
  40046e:	4b13      	ldr	r3, [pc, #76]	; (4004bc <RTC_init+0x54>)
  400470:	4798      	blx	r3
	
	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(RTC, 0);
  400472:	4c13      	ldr	r4, [pc, #76]	; (4004c0 <RTC_init+0x58>)
  400474:	2100      	movs	r1, #0
  400476:	4620      	mov	r0, r4
  400478:	4b12      	ldr	r3, [pc, #72]	; (4004c4 <RTC_init+0x5c>)
  40047a:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(RTC, YEAR, MOUNTH, DAY, WEEK);
  40047c:	230d      	movs	r3, #13
  40047e:	9300      	str	r3, [sp, #0]
  400480:	231b      	movs	r3, #27
  400482:	2203      	movs	r2, #3
  400484:	f240 71e1 	movw	r1, #2017	; 0x7e1
  400488:	4620      	mov	r0, r4
  40048a:	4d0f      	ldr	r5, [pc, #60]	; (4004c8 <RTC_init+0x60>)
  40048c:	47a8      	blx	r5
	rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  40048e:	2300      	movs	r3, #0
  400490:	2205      	movs	r2, #5
  400492:	2109      	movs	r1, #9
  400494:	4620      	mov	r0, r4
  400496:	4d0d      	ldr	r5, [pc, #52]	; (4004cc <RTC_init+0x64>)
  400498:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40049a:	4b0d      	ldr	r3, [pc, #52]	; (4004d0 <RTC_init+0x68>)
  40049c:	2204      	movs	r2, #4
  40049e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4004a2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4004a6:	2140      	movs	r1, #64	; 0x40
  4004a8:	f883 1302 	strb.w	r1, [r3, #770]	; 0x302
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4004ac:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(RTC_IRQn);
	NVIC_SetPriority(RTC_IRQn, 2);
	NVIC_EnableIRQ(RTC_IRQn);
	
	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(RTC,  RTC_IER_ALREN);
  4004ae:	2102      	movs	r1, #2
  4004b0:	4620      	mov	r0, r4
  4004b2:	4b08      	ldr	r3, [pc, #32]	; (4004d4 <RTC_init+0x6c>)
  4004b4:	4798      	blx	r3
	
}
  4004b6:	b003      	add	sp, #12
  4004b8:	bd30      	pop	{r4, r5, pc}
  4004ba:	bf00      	nop
  4004bc:	004010dd 	.word	0x004010dd
  4004c0:	400e1860 	.word	0x400e1860
  4004c4:	00400649 	.word	0x00400649
  4004c8:	0040085d 	.word	0x0040085d
  4004cc:	004006c1 	.word	0x004006c1
  4004d0:	e000e100 	.word	0xe000e100
  4004d4:	00400661 	.word	0x00400661

004004d8 <main>:
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  4004d8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4004da:	b095      	sub	sp, #84	; 0x54

	/* Initialize the SAM system. */
	sysclk_init();
  4004dc:	4b3c      	ldr	r3, [pc, #240]	; (4005d0 <main+0xf8>)
  4004de:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4004e0:	200a      	movs	r0, #10
  4004e2:	4c3c      	ldr	r4, [pc, #240]	; (4005d4 <main+0xfc>)
  4004e4:	47a0      	blx	r4
  4004e6:	200b      	movs	r0, #11
  4004e8:	47a0      	blx	r4
  4004ea:	200c      	movs	r0, #12
  4004ec:	47a0      	blx	r4
  4004ee:	2010      	movs	r0, #16
  4004f0:	47a0      	blx	r4
  4004f2:	2011      	movs	r0, #17
  4004f4:	47a0      	blx	r4
  ioport_init();
  board_init();
  4004f6:	4b38      	ldr	r3, [pc, #224]	; (4005d8 <main+0x100>)
  4004f8:	4798      	blx	r3
  RTC_init();
  4004fa:	4b38      	ldr	r3, [pc, #224]	; (4005dc <main+0x104>)
  4004fc:	4798      	blx	r3
  4004fe:	200e      	movs	r0, #14
  400500:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400502:	4e37      	ldr	r6, [pc, #220]	; (4005e0 <main+0x108>)
  400504:	4b37      	ldr	r3, [pc, #220]	; (4005e4 <main+0x10c>)
  400506:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400508:	4a37      	ldr	r2, [pc, #220]	; (4005e8 <main+0x110>)
  40050a:	4b38      	ldr	r3, [pc, #224]	; (4005ec <main+0x114>)
  40050c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40050e:	4a38      	ldr	r2, [pc, #224]	; (4005f0 <main+0x118>)
  400510:	4b38      	ldr	r3, [pc, #224]	; (4005f4 <main+0x11c>)
  400512:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  400514:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400518:	9305      	str	r3, [sp, #20]
	usart_settings.char_length = opt->charlength;
  40051a:	23c0      	movs	r3, #192	; 0xc0
  40051c:	9306      	str	r3, [sp, #24]
	usart_settings.parity_type = opt->paritytype;
  40051e:	f44f 6700 	mov.w	r7, #2048	; 0x800
  400522:	9707      	str	r7, [sp, #28]
	usart_settings.stop_bits= opt->stopbits;
  400524:	2500      	movs	r5, #0
  400526:	9508      	str	r5, [sp, #32]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400528:	9509      	str	r5, [sp, #36]	; 0x24
  40052a:	200e      	movs	r0, #14
  40052c:	47a0      	blx	r4
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40052e:	4a32      	ldr	r2, [pc, #200]	; (4005f8 <main+0x120>)
  400530:	a905      	add	r1, sp, #20
  400532:	4630      	mov	r0, r6
  400534:	4b31      	ldr	r3, [pc, #196]	; (4005fc <main+0x124>)
  400536:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  400538:	4630      	mov	r0, r6
  40053a:	4b31      	ldr	r3, [pc, #196]	; (400600 <main+0x128>)
  40053c:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40053e:	4630      	mov	r0, r6
  400540:	4b30      	ldr	r3, [pc, #192]	; (400604 <main+0x12c>)
  400542:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400544:	4e30      	ldr	r6, [pc, #192]	; (400608 <main+0x130>)
  400546:	6833      	ldr	r3, [r6, #0]
  400548:	4629      	mov	r1, r5
  40054a:	6898      	ldr	r0, [r3, #8]
  40054c:	4c2f      	ldr	r4, [pc, #188]	; (40060c <main+0x134>)
  40054e:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400550:	6833      	ldr	r3, [r6, #0]
  400552:	4629      	mov	r1, r5
  400554:	6858      	ldr	r0, [r3, #4]
  400556:	47a0      	blx	r4

  /* inicializa console (printf) */
	configure_console();
  
	/* Output example information. */
	puts(STRING_HEADER);
  400558:	482d      	ldr	r0, [pc, #180]	; (400610 <main+0x138>)
  40055a:	4b2e      	ldr	r3, [pc, #184]	; (400614 <main+0x13c>)
  40055c:	4798      	blx	r3
  /************************************* 
   * Ativa e configura AFEC
   *************************************/  

  /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  40055e:	4c2e      	ldr	r4, [pc, #184]	; (400618 <main+0x140>)
  400560:	4620      	mov	r0, r4
  400562:	4b2e      	ldr	r3, [pc, #184]	; (40061c <main+0x144>)
  400564:	4798      	blx	r3

  /* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

  /* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  400566:	a80e      	add	r0, sp, #56	; 0x38
  400568:	4b2d      	ldr	r3, [pc, #180]	; (400620 <main+0x148>)
  40056a:	4798      	blx	r3

  /* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  40056c:	a90e      	add	r1, sp, #56	; 0x38
  40056e:	4620      	mov	r0, r4
  400570:	4b2c      	ldr	r3, [pc, #176]	; (400624 <main+0x14c>)
  400572:	4798      	blx	r3
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
	uint32_t reg;

	reg = afec->AFEC_MR;
  400574:	6863      	ldr	r3, [r4, #4]

	if (trigger == AFEC_TRIG_FREERUN) {
		reg |= AFEC_MR_FREERUN_ON;
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  400576:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
	}

	afec->AFEC_MR = reg;
  40057a:	6063      	str	r3, [r4, #4]
  
  /* Configura trigger por software */
  afec_set_trigger(AFEC0, AFEC_TRIG_SW);
  
  /* configura call back */
 	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_11,	AFEC_Temp_callback, 1); 
  40057c:	2301      	movs	r3, #1
  40057e:	4a2a      	ldr	r2, [pc, #168]	; (400628 <main+0x150>)
  400580:	210b      	movs	r1, #11
  400582:	4620      	mov	r0, r4
  400584:	4e29      	ldr	r6, [pc, #164]	; (40062c <main+0x154>)
  400586:	47b0      	blx	r6
   
  /*** Configuracao específica do canal AFEC ***/
  struct afec_ch_config afec_ch_cfg;
  afec_ch_get_config_defaults(&afec_ch_cfg);
  400588:	a80d      	add	r0, sp, #52	; 0x34
  40058a:	4b29      	ldr	r3, [pc, #164]	; (400630 <main+0x158>)
  40058c:	4798      	blx	r3
  afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  40058e:	f88d 5035 	strb.w	r5, [sp, #53]	; 0x35
  afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  400592:	aa0d      	add	r2, sp, #52	; 0x34
  400594:	210b      	movs	r1, #11
  400596:	4620      	mov	r0, r4
  400598:	4b26      	ldr	r3, [pc, #152]	; (400634 <main+0x15c>)
  40059a:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  40059c:	230b      	movs	r3, #11
  40059e:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4005a0:	f44f 7300 	mov.w	r3, #512	; 0x200
  4005a4:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_channel_set_analog_offset(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, 0x200);

  /***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  4005a6:	a80b      	add	r0, sp, #44	; 0x2c
  4005a8:	4b23      	ldr	r3, [pc, #140]	; (400638 <main+0x160>)
  4005aa:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  4005ac:	a90b      	add	r1, sp, #44	; 0x2c
  4005ae:	4620      	mov	r0, r4
  4005b0:	4b22      	ldr	r3, [pc, #136]	; (40063c <main+0x164>)
  4005b2:	4798      	blx	r3
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  4005b4:	6167      	str	r7, [r4, #20]
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  4005b6:	2302      	movs	r3, #2
  4005b8:	6023      	str	r3, [r4, #0]
	afec_channel_enable(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  afec_start_software_conversion(AFEC0);



    rtc_set_time_alarm(RTC, 1, HOUR, 1, MINUTE, 1, SECOND+1);
  4005ba:	2101      	movs	r1, #1
  4005bc:	9102      	str	r1, [sp, #8]
  4005be:	9101      	str	r1, [sp, #4]
  4005c0:	2305      	movs	r3, #5
  4005c2:	9300      	str	r3, [sp, #0]
  4005c4:	460b      	mov	r3, r1
  4005c6:	2209      	movs	r2, #9
  4005c8:	481d      	ldr	r0, [pc, #116]	; (400640 <main+0x168>)
  4005ca:	4c1e      	ldr	r4, [pc, #120]	; (400644 <main+0x16c>)
  4005cc:	47a0      	blx	r4
  4005ce:	e7fe      	b.n	4005ce <main+0xf6>
  4005d0:	00400981 	.word	0x00400981
  4005d4:	004010dd 	.word	0x004010dd
  4005d8:	00400a7d 	.word	0x00400a7d
  4005dc:	00400469 	.word	0x00400469
  4005e0:	40028000 	.word	0x40028000
  4005e4:	2040094c 	.word	0x2040094c
  4005e8:	00400295 	.word	0x00400295
  4005ec:	20400948 	.word	0x20400948
  4005f0:	004001bd 	.word	0x004001bd
  4005f4:	20400944 	.word	0x20400944
  4005f8:	08f0d180 	.word	0x08f0d180
  4005fc:	004011e1 	.word	0x004011e1
  400600:	00401235 	.word	0x00401235
  400604:	0040123d 	.word	0x0040123d
  400608:	20400430 	.word	0x20400430
  40060c:	004016cd 	.word	0x004016cd
  400610:	00404634 	.word	0x00404634
  400614:	004016bd 	.word	0x004016bd
  400618:	4003c000 	.word	0x4003c000
  40061c:	00400e95 	.word	0x00400e95
  400620:	00400cc5 	.word	0x00400cc5
  400624:	00400d15 	.word	0x00400d15
  400628:	0040019d 	.word	0x0040019d
  40062c:	00400e15 	.word	0x00400e15
  400630:	00400cf5 	.word	0x00400cf5
  400634:	00400c81 	.word	0x00400c81
  400638:	00400d01 	.word	0x00400d01
  40063c:	00400cb1 	.word	0x00400cb1
  400640:	400e1860 	.word	0x400e1860
  400644:	00400751 	.word	0x00400751

00400648 <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  400648:	b121      	cbz	r1, 400654 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  40064a:	6843      	ldr	r3, [r0, #4]
  40064c:	f043 0301 	orr.w	r3, r3, #1
  400650:	6043      	str	r3, [r0, #4]
  400652:	4770      	bx	lr
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  400654:	6843      	ldr	r3, [r0, #4]
  400656:	f023 0301 	bic.w	r3, r3, #1
  40065a:	6043      	str	r3, [r0, #4]
  40065c:	4770      	bx	lr
  40065e:	bf00      	nop

00400660 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  400660:	6201      	str	r1, [r0, #32]
  400662:	4770      	bx	lr

00400664 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  400664:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  400666:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  400668:	6884      	ldr	r4, [r0, #8]
  40066a:	42a5      	cmp	r5, r4
  40066c:	d003      	beq.n	400676 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  40066e:	6884      	ldr	r4, [r0, #8]
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
	while (ul_time != p_rtc->RTC_TIMR) {
  400670:	6885      	ldr	r5, [r0, #8]
  400672:	42a5      	cmp	r5, r4
  400674:	d1fb      	bne.n	40066e <rtc_get_time+0xa>
		ul_time = p_rtc->RTC_TIMR;
	}

	/* Hour */
	if (pul_hour) {
  400676:	b161      	cbz	r1, 400692 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400678:	f3c4 5001 	ubfx	r0, r4, #20, #2
  40067c:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  400680:	f3c4 4003 	ubfx	r0, r4, #16, #4
  400684:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  400688:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  40068c:	bf18      	it	ne
  40068e:	300c      	addne	r0, #12
  400690:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  400692:	b142      	cbz	r2, 4006a6 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  400694:	f3c4 3102 	ubfx	r1, r4, #12, #3
  400698:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40069c:	f3c4 2003 	ubfx	r0, r4, #8, #4
  4006a0:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  4006a4:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  4006a6:	b143      	cbz	r3, 4006ba <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4006a8:	f3c4 1202 	ubfx	r2, r4, #4, #3
  4006ac:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4006b0:	f004 040f 	and.w	r4, r4, #15
  4006b4:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  4006b8:	601c      	str	r4, [r3, #0]
	}
}
  4006ba:	bc30      	pop	{r4, r5}
  4006bc:	4770      	bx	lr
  4006be:	bf00      	nop

004006c0 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  4006c0:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4006c2:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  4006c4:	f014 0f01 	tst.w	r4, #1
  4006c8:	d005      	beq.n	4006d6 <rtc_set_time+0x16>
  4006ca:	290c      	cmp	r1, #12
  4006cc:	d903      	bls.n	4006d6 <rtc_set_time+0x16>
			ul_hour -= 12;
  4006ce:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  4006d0:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  4006d4:	e000      	b.n	4006d8 <rtc_set_time+0x18>
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
	uint32_t ul_time = 0;
  4006d6:	2600      	movs	r6, #0
  4006d8:	4c1c      	ldr	r4, [pc, #112]	; (40074c <rtc_set_time+0x8c>)
  4006da:	fba4 5703 	umull	r5, r7, r4, r3
  4006de:	08ff      	lsrs	r7, r7, #3
  4006e0:	eb07 0587 	add.w	r5, r7, r7, lsl #2
  4006e4:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  4006e8:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  4006ec:	fba4 7502 	umull	r7, r5, r4, r2
  4006f0:	08ed      	lsrs	r5, r5, #3
  4006f2:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  4006f6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4006fa:	eba2 0245 	sub.w	r2, r2, r5, lsl #1
  4006fe:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  400702:	4332      	orrs	r2, r6
  400704:	fba4 4301 	umull	r4, r3, r4, r1
  400708:	08db      	lsrs	r3, r3, #3
  40070a:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40070e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400712:	eba1 0343 	sub.w	r3, r1, r3, lsl #1
  400716:	ea42 4103 	orr.w	r1, r2, r3, lsl #16
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40071a:	6983      	ldr	r3, [r0, #24]
  40071c:	f013 0f04 	tst.w	r3, #4
  400720:	d0fb      	beq.n	40071a <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400722:	6803      	ldr	r3, [r0, #0]
  400724:	f043 0301 	orr.w	r3, r3, #1
  400728:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40072a:	6983      	ldr	r3, [r0, #24]
  40072c:	f013 0f01 	tst.w	r3, #1
  400730:	d0fb      	beq.n	40072a <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400732:	2301      	movs	r3, #1
  400734:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  400736:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400738:	6803      	ldr	r3, [r0, #0]
  40073a:	f023 0301 	bic.w	r3, r3, #1
  40073e:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  400740:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400742:	f000 0001 	and.w	r0, r0, #1
  400746:	bcf0      	pop	{r4, r5, r6, r7}
  400748:	4770      	bx	lr
  40074a:	bf00      	nop
  40074c:	cccccccd 	.word	0xcccccccd

00400750 <rtc_set_time_alarm>:
 */
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
  400750:	b4f0      	push	{r4, r5, r6, r7}
  400752:	9c04      	ldr	r4, [sp, #16]
  400754:	9d06      	ldr	r5, [sp, #24]
	uint32_t ul_alarm = 0;

	/* Hour alarm setting */
	if (ul_hour_flag) {
  400756:	b1b9      	cbz	r1, 400788 <rtc_set_time_alarm+0x38>
		/* If 12-hour mode, set AMPM bit */
		if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400758:	6841      	ldr	r1, [r0, #4]
			if (ul_hour > 12) {
  40075a:	f011 0f01 	tst.w	r1, #1
  40075e:	d005      	beq.n	40076c <rtc_set_time_alarm+0x1c>
  400760:	2a0c      	cmp	r2, #12
  400762:	d903      	bls.n	40076c <rtc_set_time_alarm+0x1c>
				ul_hour -= 12;
  400764:	3a0c      	subs	r2, #12
				ul_alarm |= RTC_TIMR_AMPM;
  400766:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  40076a:	e000      	b.n	40076e <rtc_set_time_alarm+0x1e>
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
	uint32_t ul_alarm = 0;
  40076c:	2700      	movs	r7, #0
				ul_hour -= 12;
				ul_alarm |= RTC_TIMR_AMPM;
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40076e:	491b      	ldr	r1, [pc, #108]	; (4007dc <rtc_set_time_alarm+0x8c>)
  400770:	fba1 6102 	umull	r6, r1, r1, r2
  400774:	08c9      	lsrs	r1, r1, #3
  400776:	eb01 0681 	add.w	r6, r1, r1, lsl #2
  40077a:	eba2 0246 	sub.w	r2, r2, r6, lsl #1
  40077e:	0412      	lsls	r2, r2, #16
  400780:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
  400784:	433a      	orrs	r2, r7
  400786:	e000      	b.n	40078a <rtc_set_time_alarm+0x3a>
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
	uint32_t ul_alarm = 0;
  400788:	2200      	movs	r2, #0
		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
  40078a:	b15b      	cbz	r3, 4007a4 <rtc_set_time_alarm+0x54>
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  40078c:	4b13      	ldr	r3, [pc, #76]	; (4007dc <rtc_set_time_alarm+0x8c>)
  40078e:	fba3 1304 	umull	r1, r3, r3, r4
  400792:	08db      	lsrs	r3, r3, #3
  400794:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  400798:	eba4 0441 	sub.w	r4, r4, r1, lsl #1
  40079c:	0224      	lsls	r4, r4, #8
  40079e:	ea44 3403 	orr.w	r4, r4, r3, lsl #12
  4007a2:	4322      	orrs	r2, r4
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
	}

	/* Second alarm setting */
	if (ul_second_flag) {
  4007a4:	9b05      	ldr	r3, [sp, #20]
  4007a6:	b153      	cbz	r3, 4007be <rtc_set_time_alarm+0x6e>
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4007a8:	4b0c      	ldr	r3, [pc, #48]	; (4007dc <rtc_set_time_alarm+0x8c>)
  4007aa:	fba3 1305 	umull	r1, r3, r3, r5
  4007ae:	08db      	lsrs	r3, r3, #3
  4007b0:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4007b4:	eba5 0541 	sub.w	r5, r5, r1, lsl #1
  4007b8:	ea45 1303 	orr.w	r3, r5, r3, lsl #4
  4007bc:	431a      	orrs	r2, r3
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
	}

	p_rtc->RTC_TIMALR &= ~(RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  4007be:	6901      	ldr	r1, [r0, #16]
  4007c0:	4b07      	ldr	r3, [pc, #28]	; (4007e0 <rtc_set_time_alarm+0x90>)
  4007c2:	400b      	ands	r3, r1
  4007c4:	6103      	str	r3, [r0, #16]
	p_rtc->RTC_TIMALR = ul_alarm;
  4007c6:	6102      	str	r2, [r0, #16]
	p_rtc->RTC_TIMALR |= (RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  4007c8:	6902      	ldr	r2, [r0, #16]
  4007ca:	4b06      	ldr	r3, [pc, #24]	; (4007e4 <rtc_set_time_alarm+0x94>)
  4007cc:	4313      	orrs	r3, r2
  4007ce:	6103      	str	r3, [r0, #16]

	return (p_rtc->RTC_VER & RTC_VER_NVTIMALR);
  4007d0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4007d2:	f000 0004 	and.w	r0, r0, #4
  4007d6:	bcf0      	pop	{r4, r5, r6, r7}
  4007d8:	4770      	bx	lr
  4007da:	bf00      	nop
  4007dc:	cccccccd 	.word	0xcccccccd
  4007e0:	ff7f7f7f 	.word	0xff7f7f7f
  4007e4:	00808080 	.word	0x00808080

004007e8 <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  4007e8:	b4f0      	push	{r4, r5, r6, r7}
  4007ea:	9e04      	ldr	r6, [sp, #16]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  4007ec:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  4007ee:	68c4      	ldr	r4, [r0, #12]
  4007f0:	42a5      	cmp	r5, r4
  4007f2:	d003      	beq.n	4007fc <rtc_get_date+0x14>
		ul_date = p_rtc->RTC_CALR;
  4007f4:	68c4      	ldr	r4, [r0, #12]
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
	while (ul_date != p_rtc->RTC_CALR) {
  4007f6:	68c5      	ldr	r5, [r0, #12]
  4007f8:	42a5      	cmp	r5, r4
  4007fa:	d1fb      	bne.n	4007f4 <rtc_get_date+0xc>
		ul_date = p_rtc->RTC_CALR;
	}

	/* Retrieve year */
	if (pul_year) {
  4007fc:	b199      	cbz	r1, 400826 <rtc_get_date+0x3e>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  4007fe:	f3c4 1002 	ubfx	r0, r4, #4, #3
  400802:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  400806:	f004 000f 	and.w	r0, r4, #15
  40080a:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  40080e:	f3c4 3003 	ubfx	r0, r4, #12, #4
  400812:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400816:	f3c4 2703 	ubfx	r7, r4, #8, #4
  40081a:	eb07 0040 	add.w	r0, r7, r0, lsl #1
  40081e:	2764      	movs	r7, #100	; 0x64
  400820:	fb07 0005 	mla	r0, r7, r5, r0
  400824:	6008      	str	r0, [r1, #0]
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
	}

	/* Retrieve month */
	if (pul_month) {
  400826:	b142      	cbz	r2, 40083a <rtc_get_date+0x52>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400828:	f3c4 5100 	ubfx	r1, r4, #20, #1
  40082c:	0088      	lsls	r0, r1, #2
  40082e:	4401      	add	r1, r0
  400830:	f3c4 4003 	ubfx	r0, r4, #16, #4
  400834:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  400838:	6011      	str	r1, [r2, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  40083a:	b143      	cbz	r3, 40084e <rtc_get_date+0x66>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40083c:	f3c4 7201 	ubfx	r2, r4, #28, #2
  400840:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400844:	f3c4 6103 	ubfx	r1, r4, #24, #4
  400848:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  40084c:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  40084e:	b116      	cbz	r6, 400856 <rtc_get_date+0x6e>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  400850:	f3c4 5442 	ubfx	r4, r4, #21, #3
  400854:	6034      	str	r4, [r6, #0]
	}
}
  400856:	bcf0      	pop	{r4, r5, r6, r7}
  400858:	4770      	bx	lr
  40085a:	bf00      	nop

0040085c <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  40085c:	b5f0      	push	{r4, r5, r6, r7, lr}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40085e:	4e2a      	ldr	r6, [pc, #168]	; (400908 <rtc_set_date+0xac>)
  400860:	fba6 4e03 	umull	r4, lr, r6, r3
  400864:	ea4f 0ede 	mov.w	lr, lr, lsr #3
  400868:	9c05      	ldr	r4, [sp, #20]
  40086a:	0564      	lsls	r4, r4, #21
  40086c:	ea44 770e 	orr.w	r7, r4, lr, lsl #28
  400870:	eb0e 0e8e 	add.w	lr, lr, lr, lsl #2
  400874:	eba3 054e 	sub.w	r5, r3, lr, lsl #1
  400878:	ea47 6505 	orr.w	r5, r7, r5, lsl #24
  40087c:	fba6 4302 	umull	r4, r3, r6, r2
  400880:	08db      	lsrs	r3, r3, #3
  400882:	ea45 5503 	orr.w	r5, r5, r3, lsl #20
  400886:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40088a:	eba2 0343 	sub.w	r3, r2, r3, lsl #1
  40088e:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
  400892:	4b1e      	ldr	r3, [pc, #120]	; (40090c <rtc_set_date+0xb0>)
  400894:	fba3 2301 	umull	r2, r3, r3, r1
  400898:	099b      	lsrs	r3, r3, #6
  40089a:	ea44 1203 	orr.w	r2, r4, r3, lsl #4
  40089e:	4c1c      	ldr	r4, [pc, #112]	; (400910 <rtc_set_date+0xb4>)
  4008a0:	fba4 3401 	umull	r3, r4, r4, r1
  4008a4:	0963      	lsrs	r3, r4, #5
  4008a6:	fba6 5403 	umull	r5, r4, r6, r3
  4008aa:	08e4      	lsrs	r4, r4, #3
  4008ac:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4008b0:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
  4008b4:	4313      	orrs	r3, r2
  4008b6:	fba6 2401 	umull	r2, r4, r6, r1
  4008ba:	08e4      	lsrs	r4, r4, #3
  4008bc:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  4008c0:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
  4008c4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  4008c8:	fba6 2604 	umull	r2, r6, r6, r4
  4008cc:	08f6      	lsrs	r6, r6, #3
  4008ce:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4008d2:	eba4 0646 	sub.w	r6, r4, r6, lsl #1
  4008d6:	ea43 3206 	orr.w	r2, r3, r6, lsl #12
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  4008da:	6983      	ldr	r3, [r0, #24]
  4008dc:	f013 0f04 	tst.w	r3, #4
  4008e0:	d0fb      	beq.n	4008da <rtc_set_date+0x7e>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  4008e2:	6803      	ldr	r3, [r0, #0]
  4008e4:	f043 0302 	orr.w	r3, r3, #2
  4008e8:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4008ea:	6983      	ldr	r3, [r0, #24]
  4008ec:	f013 0f01 	tst.w	r3, #1
  4008f0:	d0fb      	beq.n	4008ea <rtc_set_date+0x8e>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4008f2:	2301      	movs	r3, #1
  4008f4:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  4008f6:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  4008f8:	6803      	ldr	r3, [r0, #0]
  4008fa:	f023 0302 	bic.w	r3, r3, #2
  4008fe:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  400900:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400902:	f000 0002 	and.w	r0, r0, #2
  400906:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400908:	cccccccd 	.word	0xcccccccd
  40090c:	10624dd3 	.word	0x10624dd3
  400910:	51eb851f 	.word	0x51eb851f

00400914 <rtc_set_date_alarm>:
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date_alarm(Rtc *p_rtc,
		uint32_t ul_month_flag, uint32_t ul_month,
		uint32_t ul_day_flag, uint32_t ul_day)
{
  400914:	b430      	push	{r4, r5}
  400916:	9c02      	ldr	r4, [sp, #8]
	uint32_t ul_alarm = 0;

	/* Month alarm setting */
	if (ul_month_flag) {
  400918:	b159      	cbz	r1, 400932 <rtc_set_date_alarm+0x1e>
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40091a:	4914      	ldr	r1, [pc, #80]	; (40096c <rtc_set_date_alarm+0x58>)
  40091c:	fba1 5102 	umull	r5, r1, r1, r2
  400920:	08c9      	lsrs	r1, r1, #3
  400922:	eb01 0581 	add.w	r5, r1, r1, lsl #2
  400926:	eba2 0245 	sub.w	r2, r2, r5, lsl #1
  40092a:	0412      	lsls	r2, r2, #16
  40092c:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
  400930:	e000      	b.n	400934 <rtc_set_date_alarm+0x20>
 */
uint32_t rtc_set_date_alarm(Rtc *p_rtc,
		uint32_t ul_month_flag, uint32_t ul_month,
		uint32_t ul_day_flag, uint32_t ul_day)
{
	uint32_t ul_alarm = 0;
  400932:	2200      	movs	r2, #0
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
	}

	/* Day alarm setting */
	if (ul_day_flag) {
  400934:	b15b      	cbz	r3, 40094e <rtc_set_date_alarm+0x3a>
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400936:	4b0d      	ldr	r3, [pc, #52]	; (40096c <rtc_set_date_alarm+0x58>)
  400938:	fba3 1304 	umull	r1, r3, r3, r4
  40093c:	08db      	lsrs	r3, r3, #3
  40093e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  400942:	eba4 0441 	sub.w	r4, r4, r1, lsl #1
  400946:	0624      	lsls	r4, r4, #24
  400948:	ea44 7403 	orr.w	r4, r4, r3, lsl #28
  40094c:	4322      	orrs	r2, r4
				((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
	}

	/* Set alarm */
	p_rtc->RTC_CALALR &= ~(RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  40094e:	6941      	ldr	r1, [r0, #20]
  400950:	4b07      	ldr	r3, [pc, #28]	; (400970 <rtc_set_date_alarm+0x5c>)
  400952:	400b      	ands	r3, r1
  400954:	6143      	str	r3, [r0, #20]
	p_rtc->RTC_CALALR = ul_alarm;
  400956:	6142      	str	r2, [r0, #20]
	p_rtc->RTC_CALALR |= (RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  400958:	6942      	ldr	r2, [r0, #20]
  40095a:	4b06      	ldr	r3, [pc, #24]	; (400974 <rtc_set_date_alarm+0x60>)
  40095c:	4313      	orrs	r3, r2
  40095e:	6143      	str	r3, [r0, #20]

	return (p_rtc->RTC_VER & RTC_VER_NVCALALR);
  400960:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400962:	f000 0008 	and.w	r0, r0, #8
  400966:	bc30      	pop	{r4, r5}
  400968:	4770      	bx	lr
  40096a:	bf00      	nop
  40096c:	cccccccd 	.word	0xcccccccd
  400970:	7f7fffff 	.word	0x7f7fffff
  400974:	80800000 	.word	0x80800000

00400978 <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  400978:	6980      	ldr	r0, [r0, #24]
}
  40097a:	4770      	bx	lr

0040097c <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  40097c:	61c1      	str	r1, [r0, #28]
  40097e:	4770      	bx	lr

00400980 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400980:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400982:	4810      	ldr	r0, [pc, #64]	; (4009c4 <sysclk_init+0x44>)
  400984:	4b10      	ldr	r3, [pc, #64]	; (4009c8 <sysclk_init+0x48>)
  400986:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400988:	213e      	movs	r1, #62	; 0x3e
  40098a:	2000      	movs	r0, #0
  40098c:	4b0f      	ldr	r3, [pc, #60]	; (4009cc <sysclk_init+0x4c>)
  40098e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400990:	4c0f      	ldr	r4, [pc, #60]	; (4009d0 <sysclk_init+0x50>)
  400992:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400994:	2800      	cmp	r0, #0
  400996:	d0fc      	beq.n	400992 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400998:	4b0e      	ldr	r3, [pc, #56]	; (4009d4 <sysclk_init+0x54>)
  40099a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40099c:	4a0e      	ldr	r2, [pc, #56]	; (4009d8 <sysclk_init+0x58>)
  40099e:	4b0f      	ldr	r3, [pc, #60]	; (4009dc <sysclk_init+0x5c>)
  4009a0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4009a2:	4c0f      	ldr	r4, [pc, #60]	; (4009e0 <sysclk_init+0x60>)
  4009a4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4009a6:	2800      	cmp	r0, #0
  4009a8:	d0fc      	beq.n	4009a4 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4009aa:	2002      	movs	r0, #2
  4009ac:	4b0d      	ldr	r3, [pc, #52]	; (4009e4 <sysclk_init+0x64>)
  4009ae:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4009b0:	2000      	movs	r0, #0
  4009b2:	4b0d      	ldr	r3, [pc, #52]	; (4009e8 <sysclk_init+0x68>)
  4009b4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4009b6:	4b0d      	ldr	r3, [pc, #52]	; (4009ec <sysclk_init+0x6c>)
  4009b8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4009ba:	4802      	ldr	r0, [pc, #8]	; (4009c4 <sysclk_init+0x44>)
  4009bc:	4b02      	ldr	r3, [pc, #8]	; (4009c8 <sysclk_init+0x48>)
  4009be:	4798      	blx	r3
  4009c0:	bd10      	pop	{r4, pc}
  4009c2:	bf00      	nop
  4009c4:	11e1a300 	.word	0x11e1a300
  4009c8:	00401465 	.word	0x00401465
  4009cc:	00401059 	.word	0x00401059
  4009d0:	004010ad 	.word	0x004010ad
  4009d4:	004010bd 	.word	0x004010bd
  4009d8:	20183f01 	.word	0x20183f01
  4009dc:	400e0600 	.word	0x400e0600
  4009e0:	004010cd 	.word	0x004010cd
  4009e4:	00400fb5 	.word	0x00400fb5
  4009e8:	00400ff1 	.word	0x00400ff1
  4009ec:	00401355 	.word	0x00401355

004009f0 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  4009f0:	b990      	cbnz	r0, 400a18 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4009f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4009f6:	460c      	mov	r4, r1
  4009f8:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4009fa:	2a00      	cmp	r2, #0
  4009fc:	dd0f      	ble.n	400a1e <_read+0x2e>
  4009fe:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400a00:	4e08      	ldr	r6, [pc, #32]	; (400a24 <_read+0x34>)
  400a02:	4d09      	ldr	r5, [pc, #36]	; (400a28 <_read+0x38>)
  400a04:	6830      	ldr	r0, [r6, #0]
  400a06:	4621      	mov	r1, r4
  400a08:	682b      	ldr	r3, [r5, #0]
  400a0a:	4798      	blx	r3
		ptr++;
  400a0c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400a0e:	42a7      	cmp	r7, r4
  400a10:	d1f8      	bne.n	400a04 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  400a12:	4640      	mov	r0, r8
  400a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400a18:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400a1c:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400a1e:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400a20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a24:	2040094c 	.word	0x2040094c
  400a28:	20400944 	.word	0x20400944

00400a2c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400a2c:	3801      	subs	r0, #1
  400a2e:	2802      	cmp	r0, #2
  400a30:	d815      	bhi.n	400a5e <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400a32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a36:	460e      	mov	r6, r1
  400a38:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400a3a:	b19a      	cbz	r2, 400a64 <_write+0x38>
  400a3c:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400a3e:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400a78 <_write+0x4c>
  400a42:	4f0c      	ldr	r7, [pc, #48]	; (400a74 <_write+0x48>)
  400a44:	f8d8 0000 	ldr.w	r0, [r8]
  400a48:	f815 1b01 	ldrb.w	r1, [r5], #1
  400a4c:	683b      	ldr	r3, [r7, #0]
  400a4e:	4798      	blx	r3
  400a50:	2800      	cmp	r0, #0
  400a52:	db0a      	blt.n	400a6a <_write+0x3e>
  400a54:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400a56:	3c01      	subs	r4, #1
  400a58:	d1f4      	bne.n	400a44 <_write+0x18>
  400a5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400a5e:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400a62:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400a64:	2000      	movs	r0, #0
  400a66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400a6a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400a6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a72:	bf00      	nop
  400a74:	20400948 	.word	0x20400948
  400a78:	2040094c 	.word	0x2040094c

00400a7c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a7e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a82:	4b57      	ldr	r3, [pc, #348]	; (400be0 <board_init+0x164>)
  400a84:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a86:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400a8a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400a8e:	4b55      	ldr	r3, [pc, #340]	; (400be4 <board_init+0x168>)
  400a90:	2200      	movs	r2, #0
  400a92:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400a96:	695a      	ldr	r2, [r3, #20]
  400a98:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400a9c:	615a      	str	r2, [r3, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a9e:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400aa2:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400aa6:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400aaa:	f3c6 354e 	ubfx	r5, r6, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400aae:	f006 0707 	and.w	r7, r6, #7
  400ab2:	3704      	adds	r7, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400ab4:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400ab8:	fab6 f086 	clz	r0, r6
    wshift  = __CLZ(ways) & 0x1f;
  400abc:	f000 001f 	and.w	r0, r0, #31
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400ac0:	f3bf 8f4f 	dsb	sy

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400ac4:	461c      	mov	r4, r3
    wshift  = __CLZ(ways) & 0x1f;

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400ac6:	4633      	mov	r3, r6
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  400ac8:	fa05 f107 	lsl.w	r1, r5, r7
  400acc:	fa03 f200 	lsl.w	r2, r3, r0
  400ad0:	430a      	orrs	r2, r1
              SCB->DCISW = sw;
  400ad2:	f8c4 2260 	str.w	r2, [r4, #608]	; 0x260
            } while(tmpways--);
  400ad6:	3b01      	subs	r3, #1
  400ad8:	f1b3 3fff 	cmp.w	r3, #4294967295
  400adc:	d1f6      	bne.n	400acc <board_init+0x50>
        } while(sets--);
  400ade:	3d01      	subs	r5, #1
  400ae0:	f1b5 3fff 	cmp.w	r5, #4294967295
  400ae4:	d1ef      	bne.n	400ac6 <board_init+0x4a>
  400ae6:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400aea:	4b3e      	ldr	r3, [pc, #248]	; (400be4 <board_init+0x168>)
  400aec:	695a      	ldr	r2, [r3, #20]
  400aee:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400af2:	615a      	str	r2, [r3, #20]
  400af4:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400af8:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400afc:	4a3a      	ldr	r2, [pc, #232]	; (400be8 <board_init+0x16c>)
  400afe:	493b      	ldr	r1, [pc, #236]	; (400bec <board_init+0x170>)
  400b00:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400b02:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400b06:	6051      	str	r1, [r2, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400b08:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400b0c:	f3bf 8f6f 	isb	sy
static inline void tcm_disable(void) 
{

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400b10:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400b14:	f022 0201 	bic.w	r2, r2, #1
  400b18:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400b1c:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400b20:	f022 0201 	bic.w	r2, r2, #1
  400b24:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400b28:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400b2c:	f3bf 8f6f 	isb	sy
  400b30:	200a      	movs	r0, #10
  400b32:	4c2f      	ldr	r4, [pc, #188]	; (400bf0 <board_init+0x174>)
  400b34:	47a0      	blx	r4
  400b36:	200b      	movs	r0, #11
  400b38:	47a0      	blx	r4
  400b3a:	200c      	movs	r0, #12
  400b3c:	47a0      	blx	r4
  400b3e:	2010      	movs	r0, #16
  400b40:	47a0      	blx	r4
  400b42:	2011      	movs	r0, #17
  400b44:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400b46:	4b2b      	ldr	r3, [pc, #172]	; (400bf4 <board_init+0x178>)
  400b48:	f44f 7280 	mov.w	r2, #256	; 0x100
  400b4c:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b4e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400b52:	631a      	str	r2, [r3, #48]	; 0x30
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400b54:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400b58:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400b5c:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b5e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  400b62:	665a      	str	r2, [r3, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400b64:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400b68:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
  400b6a:	621a      	str	r2, [r3, #32]

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400b6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400b70:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b72:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b76:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400b78:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b7a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b7e:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400b80:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400b84:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400b88:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400b8c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400b90:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400b92:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400b96:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400b98:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400b9a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400b9e:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400ba0:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400ba4:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400ba6:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400ba8:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400bac:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400bae:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400bb0:	4a11      	ldr	r2, [pc, #68]	; (400bf8 <board_init+0x17c>)
  400bb2:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400bb6:	f043 0310 	orr.w	r3, r3, #16
  400bba:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400bbe:	4b0f      	ldr	r3, [pc, #60]	; (400bfc <board_init+0x180>)
  400bc0:	2210      	movs	r2, #16
  400bc2:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400bc4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400bc8:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400bca:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400bcc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  400bd0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400bd2:	4311      	orrs	r1, r2
  400bd4:	6719      	str	r1, [r3, #112]	; 0x70
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  400bd6:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400bd8:	4311      	orrs	r1, r2
  400bda:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400bdc:	605a      	str	r2, [r3, #4]
  400bde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400be0:	400e1850 	.word	0x400e1850
  400be4:	e000ed00 	.word	0xe000ed00
  400be8:	400e0c00 	.word	0x400e0c00
  400bec:	5a00080c 	.word	0x5a00080c
  400bf0:	004010dd 	.word	0x004010dd
  400bf4:	400e1200 	.word	0x400e1200
  400bf8:	40088000 	.word	0x40088000
  400bfc:	400e1000 	.word	0x400e1000

00400c00 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400c00:	b570      	push	{r4, r5, r6, lr}
  400c02:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400c04:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400c06:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400c08:	4013      	ands	r3, r2
  400c0a:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400c0c:	2400      	movs	r4, #0
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400c0e:	4e1a      	ldr	r6, [pc, #104]	; (400c78 <afec_process_callback+0x78>)
  400c10:	4d1a      	ldr	r5, [pc, #104]	; (400c7c <afec_process_callback+0x7c>)
  400c12:	42a8      	cmp	r0, r5
  400c14:	bf14      	ite	ne
  400c16:	2000      	movne	r0, #0
  400c18:	2001      	moveq	r0, #1
  400c1a:	0105      	lsls	r5, r0, #4

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400c1c:	2c0b      	cmp	r4, #11
  400c1e:	d80a      	bhi.n	400c36 <afec_process_callback+0x36>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  400c20:	9a01      	ldr	r2, [sp, #4]
  400c22:	2301      	movs	r3, #1
  400c24:	40a3      	lsls	r3, r4
  400c26:	4213      	tst	r3, r2
  400c28:	d020      	beq.n	400c6c <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400c2a:	192b      	adds	r3, r5, r4
  400c2c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400c30:	b1e3      	cbz	r3, 400c6c <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400c32:	4798      	blx	r3
  400c34:	e01a      	b.n	400c6c <afec_process_callback+0x6c>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400c36:	2c0e      	cmp	r4, #14
  400c38:	d80c      	bhi.n	400c54 <afec_process_callback+0x54>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400c3a:	9a01      	ldr	r2, [sp, #4]
  400c3c:	f104 010c 	add.w	r1, r4, #12
  400c40:	2301      	movs	r3, #1
  400c42:	408b      	lsls	r3, r1
  400c44:	4213      	tst	r3, r2
  400c46:	d011      	beq.n	400c6c <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400c48:	192b      	adds	r3, r5, r4
  400c4a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400c4e:	b16b      	cbz	r3, 400c6c <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400c50:	4798      	blx	r3
  400c52:	e00b      	b.n	400c6c <afec_process_callback+0x6c>
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400c54:	9a01      	ldr	r2, [sp, #4]
  400c56:	f104 010f 	add.w	r1, r4, #15
  400c5a:	2301      	movs	r3, #1
  400c5c:	408b      	lsls	r3, r1
  400c5e:	4213      	tst	r3, r2
  400c60:	d004      	beq.n	400c6c <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400c62:	192b      	adds	r3, r5, r4
  400c64:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400c68:	b103      	cbz	r3, 400c6c <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400c6a:	4798      	blx	r3
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400c6c:	3401      	adds	r4, #1
  400c6e:	2c10      	cmp	r4, #16
  400c70:	d1d4      	bne.n	400c1c <afec_process_callback+0x1c>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400c72:	b002      	add	sp, #8
  400c74:	bd70      	pop	{r4, r5, r6, pc}
  400c76:	bf00      	nop
  400c78:	20400950 	.word	0x20400950
  400c7c:	40064000 	.word	0x40064000

00400c80 <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  400c80:	b430      	push	{r4, r5}
	afec_ch_sanity_check(afec, channel);
	uint32_t reg = 0;

	reg = afec->AFEC_DIFFR;
  400c82:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400c84:	2301      	movs	r3, #1
  400c86:	408b      	lsls	r3, r1
  400c88:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400c8c:	7815      	ldrb	r5, [r2, #0]
  400c8e:	2d00      	cmp	r5, #0
  400c90:	bf08      	it	eq
  400c92:	2300      	moveq	r3, #0
  400c94:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400c96:	6603      	str	r3, [r0, #96]	; 0x60

	reg = afec->AFEC_CGR;
  400c98:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400c9a:	004d      	lsls	r5, r1, #1
  400c9c:	2103      	movs	r1, #3
  400c9e:	40a9      	lsls	r1, r5
  400ca0:	ea24 0301 	bic.w	r3, r4, r1
	reg |= (config->gain) << (2 * channel);
  400ca4:	7851      	ldrb	r1, [r2, #1]
  400ca6:	40a9      	lsls	r1, r5
  400ca8:	4319      	orrs	r1, r3
	afec->AFEC_CGR = reg;
  400caa:	6541      	str	r1, [r0, #84]	; 0x54
}
  400cac:	bc30      	pop	{r4, r5}
  400cae:	4770      	bx	lr

00400cb0 <afec_temp_sensor_set_config>:
{
	Assert(afec == AFEC0);

	uint32_t reg = 0;

	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400cb0:	784a      	ldrb	r2, [r1, #1]
  400cb2:	780b      	ldrb	r3, [r1, #0]
  400cb4:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  400cb6:	6703      	str	r3, [r0, #112]	; 0x70

	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400cb8:	888a      	ldrh	r2, [r1, #4]
  400cba:	884b      	ldrh	r3, [r1, #2]
  400cbc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400cc0:	6743      	str	r3, [r0, #116]	; 0x74
  400cc2:	4770      	bx	lr

00400cc4 <afec_get_config_defaults>:
void afec_get_config_defaults(struct afec_config *const cfg)
{
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  400cc4:	2200      	movs	r2, #0
  400cc6:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400cc8:	4b08      	ldr	r3, [pc, #32]	; (400cec <afec_get_config_defaults+0x28>)
  400cca:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400ccc:	4b08      	ldr	r3, [pc, #32]	; (400cf0 <afec_get_config_defaults+0x2c>)
  400cce:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400cd0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400cd4:	60c3      	str	r3, [r0, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  400cd6:	2302      	movs	r3, #2
  400cd8:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400cda:	2301      	movs	r3, #1
  400cdc:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400cde:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400ce0:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400ce2:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400ce4:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400ce6:	7583      	strb	r3, [r0, #22]
  400ce8:	4770      	bx	lr
  400cea:	bf00      	nop
  400cec:	11e1a300 	.word	0x11e1a300
  400cf0:	005b8d80 	.word	0x005b8d80

00400cf4 <afec_ch_get_config_defaults>:
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  400cf4:	2300      	movs	r3, #0
  400cf6:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400cf8:	2301      	movs	r3, #1
  400cfa:	7043      	strb	r3, [r0, #1]
  400cfc:	4770      	bx	lr
  400cfe:	bf00      	nop

00400d00 <afec_temp_sensor_get_config_defaults>:
		struct afec_temp_sensor_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->rctc = false;
  400d00:	2300      	movs	r3, #0
  400d02:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400d04:	2320      	movs	r3, #32
  400d06:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400d08:	23ff      	movs	r3, #255	; 0xff
  400d0a:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400d0c:	f640 73ff 	movw	r3, #4095	; 0xfff
  400d10:	8083      	strh	r3, [r0, #4]
  400d12:	4770      	bx	lr

00400d14 <afec_init>:
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400d14:	6b03      	ldr	r3, [r0, #48]	; 0x30
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400d16:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
  400d1a:	d150      	bne.n	400dbe <afec_init+0xaa>
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  400d1c:	b410      	push	{r4}
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  400d1e:	2201      	movs	r2, #1
  400d20:	6002      	str	r2, [r0, #0]
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400d22:	7cca      	ldrb	r2, [r1, #19]
  400d24:	2a00      	cmp	r2, #0
  400d26:	bf18      	it	ne
  400d28:	f04f 4300 	movne.w	r3, #2147483648	; 0x80000000
  400d2c:	684a      	ldr	r2, [r1, #4]
  400d2e:	688c      	ldr	r4, [r1, #8]
  400d30:	fbb2 f2f4 	udiv	r2, r2, r4
  400d34:	3a01      	subs	r2, #1
  400d36:	0212      	lsls	r2, r2, #8
  400d38:	b292      	uxth	r2, r2
  400d3a:	68cc      	ldr	r4, [r1, #12]
  400d3c:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400d40:	4322      	orrs	r2, r4
  400d42:	7c0c      	ldrb	r4, [r1, #16]
  400d44:	0624      	lsls	r4, r4, #24
  400d46:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
  400d4a:	4322      	orrs	r2, r4
  400d4c:	7c4c      	ldrb	r4, [r1, #17]
  400d4e:	0724      	lsls	r4, r4, #28
  400d50:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
  400d54:	4322      	orrs	r2, r4
  400d56:	4313      	orrs	r3, r2
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;
  400d58:	6043      	str	r3, [r0, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400d5a:	7d0b      	ldrb	r3, [r1, #20]
  400d5c:	2b00      	cmp	r3, #0
  400d5e:	bf14      	ite	ne
  400d60:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
  400d64:	2200      	moveq	r2, #0
  400d66:	680b      	ldr	r3, [r1, #0]
  400d68:	431a      	orrs	r2, r3
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  400d6a:	7d4b      	ldrb	r3, [r1, #21]
  400d6c:	2b00      	cmp	r3, #0
  400d6e:	bf14      	ite	ne
  400d70:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
  400d74:	2300      	moveq	r3, #0
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
			(config->resolution) |
  400d76:	4313      	orrs	r3, r2
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400d78:	6083      	str	r3, [r0, #8]
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400d7a:	7d8b      	ldrb	r3, [r1, #22]
  400d7c:	021b      	lsls	r3, r3, #8
  400d7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400d82:	f043 030c 	orr.w	r3, r3, #12
  400d86:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
  400d8a:	4b10      	ldr	r3, [pc, #64]	; (400dcc <afec_init+0xb8>)
  400d8c:	4298      	cmp	r0, r3
  400d8e:	d109      	bne.n	400da4 <afec_init+0x90>
  400d90:	4b0f      	ldr	r3, [pc, #60]	; (400dd0 <afec_init+0xbc>)
  400d92:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
  400d96:	2200      	movs	r2, #0
  400d98:	f843 2f04 	str.w	r2, [r3, #4]!
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400d9c:	428b      	cmp	r3, r1
  400d9e:	d1fb      	bne.n	400d98 <afec_init+0x84>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400da0:	2000      	movs	r0, #0
  400da2:	e00f      	b.n	400dc4 <afec_init+0xb0>
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
  400da4:	4b0b      	ldr	r3, [pc, #44]	; (400dd4 <afec_init+0xc0>)
  400da6:	4298      	cmp	r0, r3
  400da8:	d10b      	bne.n	400dc2 <afec_init+0xae>
  400daa:	4b0b      	ldr	r3, [pc, #44]	; (400dd8 <afec_init+0xc4>)
  400dac:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
  400db0:	2200      	movs	r2, #0
  400db2:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400db6:	428b      	cmp	r3, r1
  400db8:	d1fb      	bne.n	400db2 <afec_init+0x9e>
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400dba:	2000      	movs	r0, #0
  400dbc:	e002      	b.n	400dc4 <afec_init+0xb0>
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
  400dbe:	2019      	movs	r0, #25
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
}
  400dc0:	4770      	bx	lr
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400dc2:	2000      	movs	r0, #0
}
  400dc4:	f85d 4b04 	ldr.w	r4, [sp], #4
  400dc8:	4770      	bx	lr
  400dca:	bf00      	nop
  400dcc:	4003c000 	.word	0x4003c000
  400dd0:	2040094c 	.word	0x2040094c
  400dd4:	40064000 	.word	0x40064000
  400dd8:	2040098c 	.word	0x2040098c

00400ddc <afec_enable_interrupt>:
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400ddc:	4b0c      	ldr	r3, [pc, #48]	; (400e10 <afec_enable_interrupt+0x34>)
  400dde:	4299      	cmp	r1, r3
  400de0:	d101      	bne.n	400de6 <afec_enable_interrupt+0xa>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400de2:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400de4:	4770      	bx	lr
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400de6:	290b      	cmp	r1, #11
  400de8:	d809      	bhi.n	400dfe <afec_enable_interrupt+0x22>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400dea:	d103      	bne.n	400df4 <afec_enable_interrupt+0x18>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400dec:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400df0:	6243      	str	r3, [r0, #36]	; 0x24
  400df2:	4770      	bx	lr
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  400df4:	2301      	movs	r3, #1
  400df6:	fa03 f101 	lsl.w	r1, r3, r1
  400dfa:	6241      	str	r1, [r0, #36]	; 0x24
  400dfc:	4770      	bx	lr
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400dfe:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400e00:	bf94      	ite	ls
  400e02:	310c      	addls	r1, #12
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400e04:	310f      	addhi	r1, #15
  400e06:	2301      	movs	r3, #1
  400e08:	fa03 f101 	lsl.w	r1, r3, r1
  400e0c:	6241      	str	r1, [r0, #36]	; 0x24
  400e0e:	4770      	bx	lr
  400e10:	47000fff 	.word	0x47000fff

00400e14 <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  400e14:	b538      	push	{r3, r4, r5, lr}
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
	afec_callback_pointer[i][source] = callback;
  400e16:	4c11      	ldr	r4, [pc, #68]	; (400e5c <afec_set_callback+0x48>)
  400e18:	42a0      	cmp	r0, r4
  400e1a:	bf0c      	ite	eq
  400e1c:	2410      	moveq	r4, #16
  400e1e:	2400      	movne	r4, #0
  400e20:	440c      	add	r4, r1
  400e22:	4d0f      	ldr	r5, [pc, #60]	; (400e60 <afec_set_callback+0x4c>)
  400e24:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400e28:	d00a      	beq.n	400e40 <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400e2a:	4a0e      	ldr	r2, [pc, #56]	; (400e64 <afec_set_callback+0x50>)
  400e2c:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400e30:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400e34:	015b      	lsls	r3, r3, #5
  400e36:	b2db      	uxtb	r3, r3
  400e38:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400e3c:	6014      	str	r4, [r2, #0]
  400e3e:	e009      	b.n	400e54 <afec_set_callback+0x40>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400e40:	4a08      	ldr	r2, [pc, #32]	; (400e64 <afec_set_callback+0x50>)
  400e42:	f44f 7480 	mov.w	r4, #256	; 0x100
  400e46:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400e4a:	015b      	lsls	r3, r3, #5
  400e4c:	b2db      	uxtb	r3, r3
  400e4e:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400e52:	6054      	str	r4, [r2, #4]
		irq_register_handler(AFEC0_IRQn, irq_level);
	} else if (i == 1) {
		irq_register_handler(AFEC1_IRQn, irq_level);
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  400e54:	4b04      	ldr	r3, [pc, #16]	; (400e68 <afec_set_callback+0x54>)
  400e56:	4798      	blx	r3
  400e58:	bd38      	pop	{r3, r4, r5, pc}
  400e5a:	bf00      	nop
  400e5c:	40064000 	.word	0x40064000
  400e60:	20400950 	.word	0x20400950
  400e64:	e000e100 	.word	0xe000e100
  400e68:	00400ddd 	.word	0x00400ddd

00400e6c <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400e6c:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400e6e:	4802      	ldr	r0, [pc, #8]	; (400e78 <AFEC0_Handler+0xc>)
  400e70:	4b02      	ldr	r3, [pc, #8]	; (400e7c <AFEC0_Handler+0x10>)
  400e72:	4798      	blx	r3
  400e74:	bd08      	pop	{r3, pc}
  400e76:	bf00      	nop
  400e78:	4003c000 	.word	0x4003c000
  400e7c:	00400c01 	.word	0x00400c01

00400e80 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400e80:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400e82:	4802      	ldr	r0, [pc, #8]	; (400e8c <AFEC1_Handler+0xc>)
  400e84:	4b02      	ldr	r3, [pc, #8]	; (400e90 <AFEC1_Handler+0x10>)
  400e86:	4798      	blx	r3
  400e88:	bd08      	pop	{r3, pc}
  400e8a:	bf00      	nop
  400e8c:	40064000 	.word	0x40064000
  400e90:	00400c01 	.word	0x00400c01

00400e94 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400e94:	b500      	push	{lr}
  400e96:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400e98:	4b13      	ldr	r3, [pc, #76]	; (400ee8 <afec_enable+0x54>)
  400e9a:	4298      	cmp	r0, r3
  400e9c:	bf0c      	ite	eq
  400e9e:	2028      	moveq	r0, #40	; 0x28
  400ea0:	201d      	movne	r0, #29
  400ea2:	4b12      	ldr	r3, [pc, #72]	; (400eec <afec_enable+0x58>)
  400ea4:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400ea6:	4b12      	ldr	r3, [pc, #72]	; (400ef0 <afec_enable+0x5c>)
  400ea8:	789b      	ldrb	r3, [r3, #2]
  400eaa:	2bff      	cmp	r3, #255	; 0xff
  400eac:	d100      	bne.n	400eb0 <afec_enable+0x1c>
  400eae:	e7fe      	b.n	400eae <afec_enable+0x1a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400eb0:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400eb4:	fab3 f383 	clz	r3, r3
  400eb8:	095b      	lsrs	r3, r3, #5
  400eba:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400ebc:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400ebe:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400ec2:	2200      	movs	r2, #0
  400ec4:	4b0b      	ldr	r3, [pc, #44]	; (400ef4 <afec_enable+0x60>)
  400ec6:	701a      	strb	r2, [r3, #0]
	return flags;
  400ec8:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400eca:	4a09      	ldr	r2, [pc, #36]	; (400ef0 <afec_enable+0x5c>)
  400ecc:	7893      	ldrb	r3, [r2, #2]
  400ece:	3301      	adds	r3, #1
  400ed0:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400ed2:	b129      	cbz	r1, 400ee0 <afec_enable+0x4c>
		cpu_irq_enable();
  400ed4:	2201      	movs	r2, #1
  400ed6:	4b07      	ldr	r3, [pc, #28]	; (400ef4 <afec_enable+0x60>)
  400ed8:	701a      	strb	r2, [r3, #0]
  400eda:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400ede:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400ee0:	b003      	add	sp, #12
  400ee2:	f85d fb04 	ldr.w	pc, [sp], #4
  400ee6:	bf00      	nop
  400ee8:	40064000 	.word	0x40064000
  400eec:	004010dd 	.word	0x004010dd
  400ef0:	2040093c 	.word	0x2040093c
  400ef4:	20400000 	.word	0x20400000

00400ef8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400ef8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400efa:	4770      	bx	lr

00400efc <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400efc:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400efe:	4770      	bx	lr

00400f00 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400f00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400f04:	4604      	mov	r4, r0
  400f06:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400f08:	4b0e      	ldr	r3, [pc, #56]	; (400f44 <pio_handler_process+0x44>)
  400f0a:	4798      	blx	r3
  400f0c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400f0e:	4620      	mov	r0, r4
  400f10:	4b0d      	ldr	r3, [pc, #52]	; (400f48 <pio_handler_process+0x48>)
  400f12:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400f14:	4005      	ands	r5, r0
  400f16:	d013      	beq.n	400f40 <pio_handler_process+0x40>
  400f18:	4c0c      	ldr	r4, [pc, #48]	; (400f4c <pio_handler_process+0x4c>)
  400f1a:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400f1e:	6823      	ldr	r3, [r4, #0]
  400f20:	4543      	cmp	r3, r8
  400f22:	d108      	bne.n	400f36 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400f24:	6861      	ldr	r1, [r4, #4]
  400f26:	4229      	tst	r1, r5
  400f28:	d005      	beq.n	400f36 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400f2a:	68e3      	ldr	r3, [r4, #12]
  400f2c:	4640      	mov	r0, r8
  400f2e:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400f30:	6863      	ldr	r3, [r4, #4]
  400f32:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400f36:	42b4      	cmp	r4, r6
  400f38:	d002      	beq.n	400f40 <pio_handler_process+0x40>
  400f3a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400f3c:	2d00      	cmp	r5, #0
  400f3e:	d1ee      	bne.n	400f1e <pio_handler_process+0x1e>
  400f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400f44:	00400ef9 	.word	0x00400ef9
  400f48:	00400efd 	.word	0x00400efd
  400f4c:	20400890 	.word	0x20400890

00400f50 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400f50:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400f52:	210a      	movs	r1, #10
  400f54:	4801      	ldr	r0, [pc, #4]	; (400f5c <PIOA_Handler+0xc>)
  400f56:	4b02      	ldr	r3, [pc, #8]	; (400f60 <PIOA_Handler+0x10>)
  400f58:	4798      	blx	r3
  400f5a:	bd08      	pop	{r3, pc}
  400f5c:	400e0e00 	.word	0x400e0e00
  400f60:	00400f01 	.word	0x00400f01

00400f64 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400f64:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400f66:	210b      	movs	r1, #11
  400f68:	4801      	ldr	r0, [pc, #4]	; (400f70 <PIOB_Handler+0xc>)
  400f6a:	4b02      	ldr	r3, [pc, #8]	; (400f74 <PIOB_Handler+0x10>)
  400f6c:	4798      	blx	r3
  400f6e:	bd08      	pop	{r3, pc}
  400f70:	400e1000 	.word	0x400e1000
  400f74:	00400f01 	.word	0x00400f01

00400f78 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400f78:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400f7a:	210c      	movs	r1, #12
  400f7c:	4801      	ldr	r0, [pc, #4]	; (400f84 <PIOC_Handler+0xc>)
  400f7e:	4b02      	ldr	r3, [pc, #8]	; (400f88 <PIOC_Handler+0x10>)
  400f80:	4798      	blx	r3
  400f82:	bd08      	pop	{r3, pc}
  400f84:	400e1200 	.word	0x400e1200
  400f88:	00400f01 	.word	0x00400f01

00400f8c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400f8c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400f8e:	2110      	movs	r1, #16
  400f90:	4801      	ldr	r0, [pc, #4]	; (400f98 <PIOD_Handler+0xc>)
  400f92:	4b02      	ldr	r3, [pc, #8]	; (400f9c <PIOD_Handler+0x10>)
  400f94:	4798      	blx	r3
  400f96:	bd08      	pop	{r3, pc}
  400f98:	400e1400 	.word	0x400e1400
  400f9c:	00400f01 	.word	0x00400f01

00400fa0 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400fa0:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400fa2:	2111      	movs	r1, #17
  400fa4:	4801      	ldr	r0, [pc, #4]	; (400fac <PIOE_Handler+0xc>)
  400fa6:	4b02      	ldr	r3, [pc, #8]	; (400fb0 <PIOE_Handler+0x10>)
  400fa8:	4798      	blx	r3
  400faa:	bd08      	pop	{r3, pc}
  400fac:	400e1600 	.word	0x400e1600
  400fb0:	00400f01 	.word	0x00400f01

00400fb4 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400fb4:	2803      	cmp	r0, #3
  400fb6:	d007      	beq.n	400fc8 <pmc_mck_set_division+0x14>
  400fb8:	2804      	cmp	r0, #4
  400fba:	d008      	beq.n	400fce <pmc_mck_set_division+0x1a>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400fbc:	2802      	cmp	r0, #2
  400fbe:	bf0c      	ite	eq
  400fc0:	f44f 7280 	moveq.w	r2, #256	; 0x100
  400fc4:	2200      	movne	r2, #0
  400fc6:	e004      	b.n	400fd2 <pmc_mck_set_division+0x1e>
			break;
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
			break;
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400fc8:	f44f 7240 	mov.w	r2, #768	; 0x300
			break;
  400fcc:	e001      	b.n	400fd2 <pmc_mck_set_division+0x1e>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400fce:	f44f 7200 	mov.w	r2, #512	; 0x200
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400fd2:	4906      	ldr	r1, [pc, #24]	; (400fec <pmc_mck_set_division+0x38>)
  400fd4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400fd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400fda:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400fdc:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400fde:	460a      	mov	r2, r1
  400fe0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fe2:	f013 0f08 	tst.w	r3, #8
  400fe6:	d0fb      	beq.n	400fe0 <pmc_mck_set_division+0x2c>
}
  400fe8:	4770      	bx	lr
  400fea:	bf00      	nop
  400fec:	400e0600 	.word	0x400e0600

00400ff0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400ff0:	4a18      	ldr	r2, [pc, #96]	; (401054 <pmc_switch_mck_to_pllack+0x64>)
  400ff2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ff4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400ff8:	4318      	orrs	r0, r3
  400ffa:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ffc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ffe:	f013 0f08 	tst.w	r3, #8
  401002:	d003      	beq.n	40100c <pmc_switch_mck_to_pllack+0x1c>
  401004:	e009      	b.n	40101a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401006:	3b01      	subs	r3, #1
  401008:	d103      	bne.n	401012 <pmc_switch_mck_to_pllack+0x22>
  40100a:	e01e      	b.n	40104a <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40100c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401010:	4910      	ldr	r1, [pc, #64]	; (401054 <pmc_switch_mck_to_pllack+0x64>)
  401012:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401014:	f012 0f08 	tst.w	r2, #8
  401018:	d0f5      	beq.n	401006 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40101a:	4a0e      	ldr	r2, [pc, #56]	; (401054 <pmc_switch_mck_to_pllack+0x64>)
  40101c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40101e:	f023 0303 	bic.w	r3, r3, #3
  401022:	f043 0302 	orr.w	r3, r3, #2
  401026:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401028:	6e90      	ldr	r0, [r2, #104]	; 0x68
  40102a:	f010 0008 	ands.w	r0, r0, #8
  40102e:	d004      	beq.n	40103a <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401030:	2000      	movs	r0, #0
  401032:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  401034:	3b01      	subs	r3, #1
  401036:	d103      	bne.n	401040 <pmc_switch_mck_to_pllack+0x50>
  401038:	e009      	b.n	40104e <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40103a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40103e:	4905      	ldr	r1, [pc, #20]	; (401054 <pmc_switch_mck_to_pllack+0x64>)
  401040:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401042:	f012 0f08 	tst.w	r2, #8
  401046:	d0f5      	beq.n	401034 <pmc_switch_mck_to_pllack+0x44>
  401048:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40104a:	2001      	movs	r0, #1
  40104c:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40104e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401050:	4770      	bx	lr
  401052:	bf00      	nop
  401054:	400e0600 	.word	0x400e0600

00401058 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401058:	b138      	cbz	r0, 40106a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40105a:	490e      	ldr	r1, [pc, #56]	; (401094 <pmc_switch_mainck_to_xtal+0x3c>)
  40105c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40105e:	4a0e      	ldr	r2, [pc, #56]	; (401098 <pmc_switch_mainck_to_xtal+0x40>)
  401060:	401a      	ands	r2, r3
  401062:	4b0e      	ldr	r3, [pc, #56]	; (40109c <pmc_switch_mainck_to_xtal+0x44>)
  401064:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401066:	620b      	str	r3, [r1, #32]
  401068:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40106a:	480a      	ldr	r0, [pc, #40]	; (401094 <pmc_switch_mainck_to_xtal+0x3c>)
  40106c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40106e:	0209      	lsls	r1, r1, #8
  401070:	b289      	uxth	r1, r1
  401072:	4a0b      	ldr	r2, [pc, #44]	; (4010a0 <pmc_switch_mainck_to_xtal+0x48>)
  401074:	401a      	ands	r2, r3
  401076:	4b0b      	ldr	r3, [pc, #44]	; (4010a4 <pmc_switch_mainck_to_xtal+0x4c>)
  401078:	4313      	orrs	r3, r2
  40107a:	4319      	orrs	r1, r3
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40107c:	6201      	str	r1, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40107e:	4602      	mov	r2, r0
  401080:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401082:	f013 0f01 	tst.w	r3, #1
  401086:	d0fb      	beq.n	401080 <pmc_switch_mainck_to_xtal+0x28>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401088:	4a02      	ldr	r2, [pc, #8]	; (401094 <pmc_switch_mainck_to_xtal+0x3c>)
  40108a:	6a11      	ldr	r1, [r2, #32]
  40108c:	4b06      	ldr	r3, [pc, #24]	; (4010a8 <pmc_switch_mainck_to_xtal+0x50>)
  40108e:	430b      	orrs	r3, r1
  401090:	6213      	str	r3, [r2, #32]
  401092:	4770      	bx	lr
  401094:	400e0600 	.word	0x400e0600
  401098:	fec8fffc 	.word	0xfec8fffc
  40109c:	01370002 	.word	0x01370002
  4010a0:	ffc8fffc 	.word	0xffc8fffc
  4010a4:	00370001 	.word	0x00370001
  4010a8:	01370000 	.word	0x01370000

004010ac <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4010ac:	4b02      	ldr	r3, [pc, #8]	; (4010b8 <pmc_osc_is_ready_mainck+0xc>)
  4010ae:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4010b0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4010b4:	4770      	bx	lr
  4010b6:	bf00      	nop
  4010b8:	400e0600 	.word	0x400e0600

004010bc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4010bc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4010c0:	4b01      	ldr	r3, [pc, #4]	; (4010c8 <pmc_disable_pllack+0xc>)
  4010c2:	629a      	str	r2, [r3, #40]	; 0x28
  4010c4:	4770      	bx	lr
  4010c6:	bf00      	nop
  4010c8:	400e0600 	.word	0x400e0600

004010cc <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4010cc:	4b02      	ldr	r3, [pc, #8]	; (4010d8 <pmc_is_locked_pllack+0xc>)
  4010ce:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4010d0:	f000 0002 	and.w	r0, r0, #2
  4010d4:	4770      	bx	lr
  4010d6:	bf00      	nop
  4010d8:	400e0600 	.word	0x400e0600

004010dc <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4010dc:	283f      	cmp	r0, #63	; 0x3f
  4010de:	d81e      	bhi.n	40111e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4010e0:	281f      	cmp	r0, #31
  4010e2:	d80c      	bhi.n	4010fe <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4010e4:	4b11      	ldr	r3, [pc, #68]	; (40112c <pmc_enable_periph_clk+0x50>)
  4010e6:	699a      	ldr	r2, [r3, #24]
  4010e8:	2301      	movs	r3, #1
  4010ea:	4083      	lsls	r3, r0
  4010ec:	4393      	bics	r3, r2
  4010ee:	d018      	beq.n	401122 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4010f0:	2301      	movs	r3, #1
  4010f2:	fa03 f000 	lsl.w	r0, r3, r0
  4010f6:	4b0d      	ldr	r3, [pc, #52]	; (40112c <pmc_enable_periph_clk+0x50>)
  4010f8:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4010fa:	2000      	movs	r0, #0
  4010fc:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4010fe:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401100:	4b0a      	ldr	r3, [pc, #40]	; (40112c <pmc_enable_periph_clk+0x50>)
  401102:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401106:	2301      	movs	r3, #1
  401108:	4083      	lsls	r3, r0
  40110a:	4393      	bics	r3, r2
  40110c:	d00b      	beq.n	401126 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40110e:	2301      	movs	r3, #1
  401110:	fa03 f000 	lsl.w	r0, r3, r0
  401114:	4b05      	ldr	r3, [pc, #20]	; (40112c <pmc_enable_periph_clk+0x50>)
  401116:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  40111a:	2000      	movs	r0, #0
  40111c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40111e:	2001      	movs	r0, #1
  401120:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401122:	2000      	movs	r0, #0
  401124:	4770      	bx	lr
  401126:	2000      	movs	r0, #0
}
  401128:	4770      	bx	lr
  40112a:	bf00      	nop
  40112c:	400e0600 	.word	0x400e0600

00401130 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401130:	6943      	ldr	r3, [r0, #20]
  401132:	f013 0f02 	tst.w	r3, #2
  401136:	d002      	beq.n	40113e <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401138:	61c1      	str	r1, [r0, #28]
	return 0;
  40113a:	2000      	movs	r0, #0
  40113c:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  40113e:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  401140:	4770      	bx	lr
  401142:	bf00      	nop

00401144 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401144:	6943      	ldr	r3, [r0, #20]
  401146:	f013 0f01 	tst.w	r3, #1
  40114a:	d003      	beq.n	401154 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40114c:	6983      	ldr	r3, [r0, #24]
  40114e:	700b      	strb	r3, [r1, #0]
	return 0;
  401150:	2000      	movs	r0, #0
  401152:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  401154:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  401156:	4770      	bx	lr

00401158 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401158:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  40115a:	010c      	lsls	r4, r1, #4
  40115c:	4294      	cmp	r4, r2
  40115e:	d90f      	bls.n	401180 <usart_set_async_baudrate+0x28>
  401160:	e01a      	b.n	401198 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401162:	6841      	ldr	r1, [r0, #4]
  401164:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401168:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40116a:	0412      	lsls	r2, r2, #16
  40116c:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401170:	431a      	orrs	r2, r3
  401172:	6202      	str	r2, [r0, #32]

	return 0;
  401174:	2000      	movs	r0, #0
  401176:	e01c      	b.n	4011b2 <usart_set_async_baudrate+0x5a>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
  401178:	2001      	movs	r0, #1
  40117a:	e01a      	b.n	4011b2 <usart_set_async_baudrate+0x5a>
  40117c:	2001      	movs	r0, #1
  40117e:	e018      	b.n	4011b2 <usart_set_async_baudrate+0x5a>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401180:	0863      	lsrs	r3, r4, #1
  401182:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401186:	fbb2 f2f4 	udiv	r2, r2, r4
	cd = cd_fp >> 3;
  40118a:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40118c:	1e5c      	subs	r4, r3, #1
  40118e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401192:	428c      	cmp	r4, r1
  401194:	d9e9      	bls.n	40116a <usart_set_async_baudrate+0x12>
  401196:	e7ef      	b.n	401178 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401198:	00c9      	lsls	r1, r1, #3
  40119a:	084b      	lsrs	r3, r1, #1
  40119c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4011a0:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  4011a4:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4011a6:	1e5c      	subs	r4, r3, #1
  4011a8:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4011ac:	428c      	cmp	r4, r1
  4011ae:	d8e5      	bhi.n	40117c <usart_set_async_baudrate+0x24>
  4011b0:	e7d7      	b.n	401162 <usart_set_async_baudrate+0xa>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
  4011b2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4011b6:	4770      	bx	lr

004011b8 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4011b8:	4b08      	ldr	r3, [pc, #32]	; (4011dc <usart_reset+0x24>)
  4011ba:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4011be:	2300      	movs	r3, #0
  4011c0:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  4011c2:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4011c4:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4011c6:	2388      	movs	r3, #136	; 0x88
  4011c8:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4011ca:	2324      	movs	r3, #36	; 0x24
  4011cc:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
  4011ce:	f44f 7380 	mov.w	r3, #256	; 0x100
  4011d2:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
  4011d4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4011d8:	6003      	str	r3, [r0, #0]
  4011da:	4770      	bx	lr
  4011dc:	55534100 	.word	0x55534100

004011e0 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4011e0:	b570      	push	{r4, r5, r6, lr}
  4011e2:	4605      	mov	r5, r0
  4011e4:	460c      	mov	r4, r1
  4011e6:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4011e8:	4b0f      	ldr	r3, [pc, #60]	; (401228 <usart_init_rs232+0x48>)
  4011ea:	4798      	blx	r3

	ul_reg_val = 0;
  4011ec:	2200      	movs	r2, #0
  4011ee:	4b0f      	ldr	r3, [pc, #60]	; (40122c <usart_init_rs232+0x4c>)
  4011f0:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4011f2:	b19c      	cbz	r4, 40121c <usart_init_rs232+0x3c>
  4011f4:	4632      	mov	r2, r6
  4011f6:	6821      	ldr	r1, [r4, #0]
  4011f8:	4628      	mov	r0, r5
  4011fa:	4b0d      	ldr	r3, [pc, #52]	; (401230 <usart_init_rs232+0x50>)
  4011fc:	4798      	blx	r3
  4011fe:	4602      	mov	r2, r0
  401200:	b970      	cbnz	r0, 401220 <usart_init_rs232+0x40>
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401202:	6861      	ldr	r1, [r4, #4]
  401204:	68a3      	ldr	r3, [r4, #8]
  401206:	4319      	orrs	r1, r3
  401208:	6923      	ldr	r3, [r4, #16]
  40120a:	4319      	orrs	r1, r3
  40120c:	68e3      	ldr	r3, [r4, #12]
  40120e:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401210:	4906      	ldr	r1, [pc, #24]	; (40122c <usart_init_rs232+0x4c>)
  401212:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
  401214:	6869      	ldr	r1, [r5, #4]
  401216:	430b      	orrs	r3, r1
  401218:	606b      	str	r3, [r5, #4]

	return 0;
  40121a:	e002      	b.n	401222 <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  40121c:	2201      	movs	r2, #1
  40121e:	e000      	b.n	401222 <usart_init_rs232+0x42>
  401220:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
  401222:	4610      	mov	r0, r2
  401224:	bd70      	pop	{r4, r5, r6, pc}
  401226:	bf00      	nop
  401228:	004011b9 	.word	0x004011b9
  40122c:	20400900 	.word	0x20400900
  401230:	00401159 	.word	0x00401159

00401234 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
  401234:	2340      	movs	r3, #64	; 0x40
  401236:	6003      	str	r3, [r0, #0]
  401238:	4770      	bx	lr
  40123a:	bf00      	nop

0040123c <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
  40123c:	2310      	movs	r3, #16
  40123e:	6003      	str	r3, [r0, #0]
  401240:	4770      	bx	lr
  401242:	bf00      	nop

00401244 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401244:	6943      	ldr	r3, [r0, #20]
  401246:	f013 0f02 	tst.w	r3, #2
  40124a:	d004      	beq.n	401256 <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40124c:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401250:	61c1      	str	r1, [r0, #28]
	return 0;
  401252:	2000      	movs	r0, #0
  401254:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  401256:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  401258:	4770      	bx	lr
  40125a:	bf00      	nop

0040125c <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40125c:	6943      	ldr	r3, [r0, #20]
  40125e:	f013 0f01 	tst.w	r3, #1
  401262:	d005      	beq.n	401270 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401264:	6983      	ldr	r3, [r0, #24]
  401266:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40126a:	600b      	str	r3, [r1, #0]

	return 0;
  40126c:	2000      	movs	r0, #0
  40126e:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  401270:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  401272:	4770      	bx	lr

00401274 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401274:	e7fe      	b.n	401274 <Dummy_Handler>
  401276:	bf00      	nop

00401278 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401278:	b500      	push	{lr}
  40127a:	b083      	sub	sp, #12

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  40127c:	4b27      	ldr	r3, [pc, #156]	; (40131c <Reset_Handler+0xa4>)
  40127e:	4a28      	ldr	r2, [pc, #160]	; (401320 <Reset_Handler+0xa8>)
  401280:	429a      	cmp	r2, r3
  401282:	d003      	beq.n	40128c <Reset_Handler+0x14>
                for (; pDest < &_erelocate;) {
  401284:	4b27      	ldr	r3, [pc, #156]	; (401324 <Reset_Handler+0xac>)
  401286:	4a25      	ldr	r2, [pc, #148]	; (40131c <Reset_Handler+0xa4>)
  401288:	429a      	cmp	r2, r3
  40128a:	d304      	bcc.n	401296 <Reset_Handler+0x1e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  40128c:	4b26      	ldr	r3, [pc, #152]	; (401328 <Reset_Handler+0xb0>)
  40128e:	4a27      	ldr	r2, [pc, #156]	; (40132c <Reset_Handler+0xb4>)
  401290:	429a      	cmp	r2, r3
  401292:	d30f      	bcc.n	4012b4 <Reset_Handler+0x3c>
  401294:	e01a      	b.n	4012cc <Reset_Handler+0x54>
  401296:	4921      	ldr	r1, [pc, #132]	; (40131c <Reset_Handler+0xa4>)
  401298:	4b25      	ldr	r3, [pc, #148]	; (401330 <Reset_Handler+0xb8>)
  40129a:	1a5b      	subs	r3, r3, r1
  40129c:	f023 0303 	bic.w	r3, r3, #3
  4012a0:	3304      	adds	r3, #4
  4012a2:	4a1f      	ldr	r2, [pc, #124]	; (401320 <Reset_Handler+0xa8>)
  4012a4:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  4012a6:	f852 0b04 	ldr.w	r0, [r2], #4
  4012aa:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  4012ae:	429a      	cmp	r2, r3
  4012b0:	d1f9      	bne.n	4012a6 <Reset_Handler+0x2e>
  4012b2:	e7eb      	b.n	40128c <Reset_Handler+0x14>
  4012b4:	4b1f      	ldr	r3, [pc, #124]	; (401334 <Reset_Handler+0xbc>)
  4012b6:	4a20      	ldr	r2, [pc, #128]	; (401338 <Reset_Handler+0xc0>)
  4012b8:	1ad2      	subs	r2, r2, r3
  4012ba:	f022 0203 	bic.w	r2, r2, #3
  4012be:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4012c0:	3b04      	subs	r3, #4
                *pDest++ = 0;
  4012c2:	2100      	movs	r1, #0
  4012c4:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4012c8:	4293      	cmp	r3, r2
  4012ca:	d1fb      	bne.n	4012c4 <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4012cc:	4a1b      	ldr	r2, [pc, #108]	; (40133c <Reset_Handler+0xc4>)
  4012ce:	4b1c      	ldr	r3, [pc, #112]	; (401340 <Reset_Handler+0xc8>)
  4012d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4012d4:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4012d6:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4012da:	fab3 f383 	clz	r3, r3
  4012de:	095b      	lsrs	r3, r3, #5
  4012e0:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4012e2:	b672      	cpsid	i
  4012e4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4012e8:	2200      	movs	r2, #0
  4012ea:	4b16      	ldr	r3, [pc, #88]	; (401344 <Reset_Handler+0xcc>)
  4012ec:	701a      	strb	r2, [r3, #0]
	return flags;
  4012ee:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4012f0:	4a15      	ldr	r2, [pc, #84]	; (401348 <Reset_Handler+0xd0>)
  4012f2:	6813      	ldr	r3, [r2, #0]
  4012f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4012f8:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4012fa:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4012fe:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401302:	b129      	cbz	r1, 401310 <Reset_Handler+0x98>
		cpu_irq_enable();
  401304:	2201      	movs	r2, #1
  401306:	4b0f      	ldr	r3, [pc, #60]	; (401344 <Reset_Handler+0xcc>)
  401308:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40130a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40130e:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401310:	4b0e      	ldr	r3, [pc, #56]	; (40134c <Reset_Handler+0xd4>)
  401312:	4798      	blx	r3

        /* Branch to main function */
        main();
  401314:	4b0e      	ldr	r3, [pc, #56]	; (401350 <Reset_Handler+0xd8>)
  401316:	4798      	blx	r3
  401318:	e7fe      	b.n	401318 <Reset_Handler+0xa0>
  40131a:	bf00      	nop
  40131c:	20400000 	.word	0x20400000
  401320:	0040471c 	.word	0x0040471c
  401324:	2040086c 	.word	0x2040086c
  401328:	204009d4 	.word	0x204009d4
  40132c:	2040086c 	.word	0x2040086c
  401330:	2040086b 	.word	0x2040086b
  401334:	20400870 	.word	0x20400870
  401338:	204009d7 	.word	0x204009d7
  40133c:	e000ed00 	.word	0xe000ed00
  401340:	00400000 	.word	0x00400000
  401344:	20400000 	.word	0x20400000
  401348:	e000ed88 	.word	0xe000ed88
  40134c:	00401541 	.word	0x00401541
  401350:	004004d9 	.word	0x004004d9

00401354 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401354:	4b3c      	ldr	r3, [pc, #240]	; (401448 <SystemCoreClockUpdate+0xf4>)
  401356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401358:	f003 0303 	and.w	r3, r3, #3
  40135c:	2b01      	cmp	r3, #1
  40135e:	d00f      	beq.n	401380 <SystemCoreClockUpdate+0x2c>
  401360:	b113      	cbz	r3, 401368 <SystemCoreClockUpdate+0x14>
  401362:	2b02      	cmp	r3, #2
  401364:	d029      	beq.n	4013ba <SystemCoreClockUpdate+0x66>
  401366:	e057      	b.n	401418 <SystemCoreClockUpdate+0xc4>
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401368:	4b38      	ldr	r3, [pc, #224]	; (40144c <SystemCoreClockUpdate+0xf8>)
  40136a:	695b      	ldr	r3, [r3, #20]
  40136c:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401370:	bf14      	ite	ne
  401372:	f44f 4200 	movne.w	r2, #32768	; 0x8000
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401376:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40137a:	4b35      	ldr	r3, [pc, #212]	; (401450 <SystemCoreClockUpdate+0xfc>)
  40137c:	601a      	str	r2, [r3, #0]
  40137e:	e04b      	b.n	401418 <SystemCoreClockUpdate+0xc4>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401380:	4b31      	ldr	r3, [pc, #196]	; (401448 <SystemCoreClockUpdate+0xf4>)
  401382:	6a1b      	ldr	r3, [r3, #32]
  401384:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401388:	d003      	beq.n	401392 <SystemCoreClockUpdate+0x3e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40138a:	4a32      	ldr	r2, [pc, #200]	; (401454 <SystemCoreClockUpdate+0x100>)
  40138c:	4b30      	ldr	r3, [pc, #192]	; (401450 <SystemCoreClockUpdate+0xfc>)
  40138e:	601a      	str	r2, [r3, #0]
  401390:	e042      	b.n	401418 <SystemCoreClockUpdate+0xc4>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401392:	4a31      	ldr	r2, [pc, #196]	; (401458 <SystemCoreClockUpdate+0x104>)
  401394:	4b2e      	ldr	r3, [pc, #184]	; (401450 <SystemCoreClockUpdate+0xfc>)
  401396:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401398:	4b2b      	ldr	r3, [pc, #172]	; (401448 <SystemCoreClockUpdate+0xf4>)
  40139a:	6a1b      	ldr	r3, [r3, #32]
  40139c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013a0:	2b10      	cmp	r3, #16
  4013a2:	d002      	beq.n	4013aa <SystemCoreClockUpdate+0x56>
  4013a4:	2b20      	cmp	r3, #32
  4013a6:	d004      	beq.n	4013b2 <SystemCoreClockUpdate+0x5e>
  4013a8:	e036      	b.n	401418 <SystemCoreClockUpdate+0xc4>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4013aa:	4a2c      	ldr	r2, [pc, #176]	; (40145c <SystemCoreClockUpdate+0x108>)
  4013ac:	4b28      	ldr	r3, [pc, #160]	; (401450 <SystemCoreClockUpdate+0xfc>)
  4013ae:	601a      	str	r2, [r3, #0]
          break;
  4013b0:	e032      	b.n	401418 <SystemCoreClockUpdate+0xc4>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4013b2:	4a28      	ldr	r2, [pc, #160]	; (401454 <SystemCoreClockUpdate+0x100>)
  4013b4:	4b26      	ldr	r3, [pc, #152]	; (401450 <SystemCoreClockUpdate+0xfc>)
  4013b6:	601a      	str	r2, [r3, #0]
          break;
  4013b8:	e02e      	b.n	401418 <SystemCoreClockUpdate+0xc4>
        }
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013ba:	4b23      	ldr	r3, [pc, #140]	; (401448 <SystemCoreClockUpdate+0xf4>)
  4013bc:	6a1b      	ldr	r3, [r3, #32]
  4013be:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013c2:	d003      	beq.n	4013cc <SystemCoreClockUpdate+0x78>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4013c4:	4a23      	ldr	r2, [pc, #140]	; (401454 <SystemCoreClockUpdate+0x100>)
  4013c6:	4b22      	ldr	r3, [pc, #136]	; (401450 <SystemCoreClockUpdate+0xfc>)
  4013c8:	601a      	str	r2, [r3, #0]
  4013ca:	e012      	b.n	4013f2 <SystemCoreClockUpdate+0x9e>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013cc:	4a22      	ldr	r2, [pc, #136]	; (401458 <SystemCoreClockUpdate+0x104>)
  4013ce:	4b20      	ldr	r3, [pc, #128]	; (401450 <SystemCoreClockUpdate+0xfc>)
  4013d0:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013d2:	4b1d      	ldr	r3, [pc, #116]	; (401448 <SystemCoreClockUpdate+0xf4>)
  4013d4:	6a1b      	ldr	r3, [r3, #32]
  4013d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013da:	2b10      	cmp	r3, #16
  4013dc:	d002      	beq.n	4013e4 <SystemCoreClockUpdate+0x90>
  4013de:	2b20      	cmp	r3, #32
  4013e0:	d004      	beq.n	4013ec <SystemCoreClockUpdate+0x98>
  4013e2:	e006      	b.n	4013f2 <SystemCoreClockUpdate+0x9e>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4013e4:	4a1d      	ldr	r2, [pc, #116]	; (40145c <SystemCoreClockUpdate+0x108>)
  4013e6:	4b1a      	ldr	r3, [pc, #104]	; (401450 <SystemCoreClockUpdate+0xfc>)
  4013e8:	601a      	str	r2, [r3, #0]
          break;
  4013ea:	e002      	b.n	4013f2 <SystemCoreClockUpdate+0x9e>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4013ec:	4a19      	ldr	r2, [pc, #100]	; (401454 <SystemCoreClockUpdate+0x100>)
  4013ee:	4b18      	ldr	r3, [pc, #96]	; (401450 <SystemCoreClockUpdate+0xfc>)
  4013f0:	601a      	str	r2, [r3, #0]
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4013f2:	4b15      	ldr	r3, [pc, #84]	; (401448 <SystemCoreClockUpdate+0xf4>)
  4013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013f6:	f003 0303 	and.w	r3, r3, #3
  4013fa:	2b02      	cmp	r3, #2
  4013fc:	d10c      	bne.n	401418 <SystemCoreClockUpdate+0xc4>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4013fe:	4a12      	ldr	r2, [pc, #72]	; (401448 <SystemCoreClockUpdate+0xf4>)
  401400:	6a93      	ldr	r3, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401402:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401404:	4812      	ldr	r0, [pc, #72]	; (401450 <SystemCoreClockUpdate+0xfc>)
  401406:	f3c3 410a 	ubfx	r1, r3, #16, #11
  40140a:	6803      	ldr	r3, [r0, #0]
  40140c:	fb01 3303 	mla	r3, r1, r3, r3
  401410:	b2d2      	uxtb	r2, r2
  401412:	fbb3 f3f2 	udiv	r3, r3, r2
  401416:	6003      	str	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401418:	4b0b      	ldr	r3, [pc, #44]	; (401448 <SystemCoreClockUpdate+0xf4>)
  40141a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40141c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401420:	2b70      	cmp	r3, #112	; 0x70
  401422:	d107      	bne.n	401434 <SystemCoreClockUpdate+0xe0>
  {
    SystemCoreClock /= 3U;
  401424:	4a0a      	ldr	r2, [pc, #40]	; (401450 <SystemCoreClockUpdate+0xfc>)
  401426:	6813      	ldr	r3, [r2, #0]
  401428:	490d      	ldr	r1, [pc, #52]	; (401460 <SystemCoreClockUpdate+0x10c>)
  40142a:	fba1 1303 	umull	r1, r3, r1, r3
  40142e:	085b      	lsrs	r3, r3, #1
  401430:	6013      	str	r3, [r2, #0]
  401432:	4770      	bx	lr
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401434:	4b04      	ldr	r3, [pc, #16]	; (401448 <SystemCoreClockUpdate+0xf4>)
  401436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401438:	4905      	ldr	r1, [pc, #20]	; (401450 <SystemCoreClockUpdate+0xfc>)
  40143a:	f3c3 1202 	ubfx	r2, r3, #4, #3
  40143e:	680b      	ldr	r3, [r1, #0]
  401440:	40d3      	lsrs	r3, r2
  401442:	600b      	str	r3, [r1, #0]
  401444:	4770      	bx	lr
  401446:	bf00      	nop
  401448:	400e0600 	.word	0x400e0600
  40144c:	400e1810 	.word	0x400e1810
  401450:	20400004 	.word	0x20400004
  401454:	00b71b00 	.word	0x00b71b00
  401458:	003d0900 	.word	0x003d0900
  40145c:	007a1200 	.word	0x007a1200
  401460:	aaaaaaab 	.word	0xaaaaaaab

00401464 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401464:	4b16      	ldr	r3, [pc, #88]	; (4014c0 <system_init_flash+0x5c>)
  401466:	4298      	cmp	r0, r3
  401468:	d804      	bhi.n	401474 <system_init_flash+0x10>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40146a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40146e:	4b15      	ldr	r3, [pc, #84]	; (4014c4 <system_init_flash+0x60>)
  401470:	601a      	str	r2, [r3, #0]
  401472:	4770      	bx	lr
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401474:	4b14      	ldr	r3, [pc, #80]	; (4014c8 <system_init_flash+0x64>)
  401476:	4298      	cmp	r0, r3
  401478:	d803      	bhi.n	401482 <system_init_flash+0x1e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40147a:	4a14      	ldr	r2, [pc, #80]	; (4014cc <system_init_flash+0x68>)
  40147c:	4b11      	ldr	r3, [pc, #68]	; (4014c4 <system_init_flash+0x60>)
  40147e:	601a      	str	r2, [r3, #0]
  401480:	4770      	bx	lr
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401482:	4b13      	ldr	r3, [pc, #76]	; (4014d0 <system_init_flash+0x6c>)
  401484:	4298      	cmp	r0, r3
  401486:	d803      	bhi.n	401490 <system_init_flash+0x2c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401488:	4a12      	ldr	r2, [pc, #72]	; (4014d4 <system_init_flash+0x70>)
  40148a:	4b0e      	ldr	r3, [pc, #56]	; (4014c4 <system_init_flash+0x60>)
  40148c:	601a      	str	r2, [r3, #0]
  40148e:	4770      	bx	lr
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401490:	4b11      	ldr	r3, [pc, #68]	; (4014d8 <system_init_flash+0x74>)
  401492:	4298      	cmp	r0, r3
  401494:	d803      	bhi.n	40149e <system_init_flash+0x3a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401496:	4a11      	ldr	r2, [pc, #68]	; (4014dc <system_init_flash+0x78>)
  401498:	4b0a      	ldr	r3, [pc, #40]	; (4014c4 <system_init_flash+0x60>)
  40149a:	601a      	str	r2, [r3, #0]
  40149c:	4770      	bx	lr
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40149e:	4b10      	ldr	r3, [pc, #64]	; (4014e0 <system_init_flash+0x7c>)
  4014a0:	4298      	cmp	r0, r3
  4014a2:	d804      	bhi.n	4014ae <system_init_flash+0x4a>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4014a4:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4014a8:	4b06      	ldr	r3, [pc, #24]	; (4014c4 <system_init_flash+0x60>)
  4014aa:	601a      	str	r2, [r3, #0]
  4014ac:	4770      	bx	lr
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4014ae:	4b0d      	ldr	r3, [pc, #52]	; (4014e4 <system_init_flash+0x80>)
  4014b0:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014b2:	bf94      	ite	ls
  4014b4:	4a0c      	ldrls	r2, [pc, #48]	; (4014e8 <system_init_flash+0x84>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4014b6:	4a0d      	ldrhi	r2, [pc, #52]	; (4014ec <system_init_flash+0x88>)
  4014b8:	4b02      	ldr	r3, [pc, #8]	; (4014c4 <system_init_flash+0x60>)
  4014ba:	601a      	str	r2, [r3, #0]
  4014bc:	4770      	bx	lr
  4014be:	bf00      	nop
  4014c0:	015ef3bf 	.word	0x015ef3bf
  4014c4:	400e0c00 	.word	0x400e0c00
  4014c8:	02bde77f 	.word	0x02bde77f
  4014cc:	04000100 	.word	0x04000100
  4014d0:	041cdb3f 	.word	0x041cdb3f
  4014d4:	04000200 	.word	0x04000200
  4014d8:	057bceff 	.word	0x057bceff
  4014dc:	04000300 	.word	0x04000300
  4014e0:	06dac2bf 	.word	0x06dac2bf
  4014e4:	0839b67f 	.word	0x0839b67f
  4014e8:	04000500 	.word	0x04000500
  4014ec:	04000600 	.word	0x04000600

004014f0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4014f0:	4b09      	ldr	r3, [pc, #36]	; (401518 <_sbrk+0x28>)
  4014f2:	681b      	ldr	r3, [r3, #0]
  4014f4:	b913      	cbnz	r3, 4014fc <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  4014f6:	4a09      	ldr	r2, [pc, #36]	; (40151c <_sbrk+0x2c>)
  4014f8:	4b07      	ldr	r3, [pc, #28]	; (401518 <_sbrk+0x28>)
  4014fa:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4014fc:	4b06      	ldr	r3, [pc, #24]	; (401518 <_sbrk+0x28>)
  4014fe:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401500:	181a      	adds	r2, r3, r0
  401502:	4907      	ldr	r1, [pc, #28]	; (401520 <_sbrk+0x30>)
  401504:	4291      	cmp	r1, r2
  401506:	db04      	blt.n	401512 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401508:	4610      	mov	r0, r2
  40150a:	4a03      	ldr	r2, [pc, #12]	; (401518 <_sbrk+0x28>)
  40150c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40150e:	4618      	mov	r0, r3
  401510:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  401512:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401516:	4770      	bx	lr
  401518:	20400904 	.word	0x20400904
  40151c:	20402bd8 	.word	0x20402bd8
  401520:	2045fffc 	.word	0x2045fffc

00401524 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401524:	f04f 30ff 	mov.w	r0, #4294967295
  401528:	4770      	bx	lr
  40152a:	bf00      	nop

0040152c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40152c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401530:	604b      	str	r3, [r1, #4]

	return 0;
}
  401532:	2000      	movs	r0, #0
  401534:	4770      	bx	lr
  401536:	bf00      	nop

00401538 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401538:	2001      	movs	r0, #1
  40153a:	4770      	bx	lr

0040153c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  40153c:	2000      	movs	r0, #0
  40153e:	4770      	bx	lr

00401540 <__libc_init_array>:
  401540:	b570      	push	{r4, r5, r6, lr}
  401542:	4e0f      	ldr	r6, [pc, #60]	; (401580 <__libc_init_array+0x40>)
  401544:	4d0f      	ldr	r5, [pc, #60]	; (401584 <__libc_init_array+0x44>)
  401546:	1b76      	subs	r6, r6, r5
  401548:	10b6      	asrs	r6, r6, #2
  40154a:	bf18      	it	ne
  40154c:	2400      	movne	r4, #0
  40154e:	d005      	beq.n	40155c <__libc_init_array+0x1c>
  401550:	3401      	adds	r4, #1
  401552:	f855 3b04 	ldr.w	r3, [r5], #4
  401556:	4798      	blx	r3
  401558:	42a6      	cmp	r6, r4
  40155a:	d1f9      	bne.n	401550 <__libc_init_array+0x10>
  40155c:	4e0a      	ldr	r6, [pc, #40]	; (401588 <__libc_init_array+0x48>)
  40155e:	4d0b      	ldr	r5, [pc, #44]	; (40158c <__libc_init_array+0x4c>)
  401560:	1b76      	subs	r6, r6, r5
  401562:	f003 f8c5 	bl	4046f0 <_init>
  401566:	10b6      	asrs	r6, r6, #2
  401568:	bf18      	it	ne
  40156a:	2400      	movne	r4, #0
  40156c:	d006      	beq.n	40157c <__libc_init_array+0x3c>
  40156e:	3401      	adds	r4, #1
  401570:	f855 3b04 	ldr.w	r3, [r5], #4
  401574:	4798      	blx	r3
  401576:	42a6      	cmp	r6, r4
  401578:	d1f9      	bne.n	40156e <__libc_init_array+0x2e>
  40157a:	bd70      	pop	{r4, r5, r6, pc}
  40157c:	bd70      	pop	{r4, r5, r6, pc}
  40157e:	bf00      	nop
  401580:	004046fc 	.word	0x004046fc
  401584:	004046fc 	.word	0x004046fc
  401588:	00404704 	.word	0x00404704
  40158c:	004046fc 	.word	0x004046fc

00401590 <iprintf>:
  401590:	b40f      	push	{r0, r1, r2, r3}
  401592:	b500      	push	{lr}
  401594:	4907      	ldr	r1, [pc, #28]	; (4015b4 <iprintf+0x24>)
  401596:	b083      	sub	sp, #12
  401598:	ab04      	add	r3, sp, #16
  40159a:	6808      	ldr	r0, [r1, #0]
  40159c:	f853 2b04 	ldr.w	r2, [r3], #4
  4015a0:	6881      	ldr	r1, [r0, #8]
  4015a2:	9301      	str	r3, [sp, #4]
  4015a4:	f000 f9f6 	bl	401994 <_vfiprintf_r>
  4015a8:	b003      	add	sp, #12
  4015aa:	f85d eb04 	ldr.w	lr, [sp], #4
  4015ae:	b004      	add	sp, #16
  4015b0:	4770      	bx	lr
  4015b2:	bf00      	nop
  4015b4:	20400430 	.word	0x20400430

004015b8 <memset>:
  4015b8:	b470      	push	{r4, r5, r6}
  4015ba:	0784      	lsls	r4, r0, #30
  4015bc:	d046      	beq.n	40164c <memset+0x94>
  4015be:	1e54      	subs	r4, r2, #1
  4015c0:	2a00      	cmp	r2, #0
  4015c2:	d041      	beq.n	401648 <memset+0x90>
  4015c4:	b2cd      	uxtb	r5, r1
  4015c6:	4603      	mov	r3, r0
  4015c8:	e002      	b.n	4015d0 <memset+0x18>
  4015ca:	1e62      	subs	r2, r4, #1
  4015cc:	b3e4      	cbz	r4, 401648 <memset+0x90>
  4015ce:	4614      	mov	r4, r2
  4015d0:	f803 5b01 	strb.w	r5, [r3], #1
  4015d4:	079a      	lsls	r2, r3, #30
  4015d6:	d1f8      	bne.n	4015ca <memset+0x12>
  4015d8:	2c03      	cmp	r4, #3
  4015da:	d92e      	bls.n	40163a <memset+0x82>
  4015dc:	b2cd      	uxtb	r5, r1
  4015de:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4015e2:	2c0f      	cmp	r4, #15
  4015e4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4015e8:	d919      	bls.n	40161e <memset+0x66>
  4015ea:	f103 0210 	add.w	r2, r3, #16
  4015ee:	4626      	mov	r6, r4
  4015f0:	3e10      	subs	r6, #16
  4015f2:	2e0f      	cmp	r6, #15
  4015f4:	f842 5c10 	str.w	r5, [r2, #-16]
  4015f8:	f842 5c0c 	str.w	r5, [r2, #-12]
  4015fc:	f842 5c08 	str.w	r5, [r2, #-8]
  401600:	f842 5c04 	str.w	r5, [r2, #-4]
  401604:	f102 0210 	add.w	r2, r2, #16
  401608:	d8f2      	bhi.n	4015f0 <memset+0x38>
  40160a:	f1a4 0210 	sub.w	r2, r4, #16
  40160e:	f022 020f 	bic.w	r2, r2, #15
  401612:	f004 040f 	and.w	r4, r4, #15
  401616:	3210      	adds	r2, #16
  401618:	2c03      	cmp	r4, #3
  40161a:	4413      	add	r3, r2
  40161c:	d90d      	bls.n	40163a <memset+0x82>
  40161e:	461e      	mov	r6, r3
  401620:	4622      	mov	r2, r4
  401622:	3a04      	subs	r2, #4
  401624:	2a03      	cmp	r2, #3
  401626:	f846 5b04 	str.w	r5, [r6], #4
  40162a:	d8fa      	bhi.n	401622 <memset+0x6a>
  40162c:	1f22      	subs	r2, r4, #4
  40162e:	f022 0203 	bic.w	r2, r2, #3
  401632:	3204      	adds	r2, #4
  401634:	4413      	add	r3, r2
  401636:	f004 0403 	and.w	r4, r4, #3
  40163a:	b12c      	cbz	r4, 401648 <memset+0x90>
  40163c:	b2c9      	uxtb	r1, r1
  40163e:	441c      	add	r4, r3
  401640:	f803 1b01 	strb.w	r1, [r3], #1
  401644:	42a3      	cmp	r3, r4
  401646:	d1fb      	bne.n	401640 <memset+0x88>
  401648:	bc70      	pop	{r4, r5, r6}
  40164a:	4770      	bx	lr
  40164c:	4614      	mov	r4, r2
  40164e:	4603      	mov	r3, r0
  401650:	e7c2      	b.n	4015d8 <memset+0x20>
  401652:	bf00      	nop

00401654 <_puts_r>:
  401654:	b5f0      	push	{r4, r5, r6, r7, lr}
  401656:	4605      	mov	r5, r0
  401658:	b089      	sub	sp, #36	; 0x24
  40165a:	4608      	mov	r0, r1
  40165c:	460c      	mov	r4, r1
  40165e:	f000 f8ef 	bl	401840 <strlen>
  401662:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401664:	4f14      	ldr	r7, [pc, #80]	; (4016b8 <_puts_r+0x64>)
  401666:	9404      	str	r4, [sp, #16]
  401668:	2601      	movs	r6, #1
  40166a:	1c44      	adds	r4, r0, #1
  40166c:	a904      	add	r1, sp, #16
  40166e:	2202      	movs	r2, #2
  401670:	9403      	str	r4, [sp, #12]
  401672:	9005      	str	r0, [sp, #20]
  401674:	68ac      	ldr	r4, [r5, #8]
  401676:	9706      	str	r7, [sp, #24]
  401678:	9607      	str	r6, [sp, #28]
  40167a:	9101      	str	r1, [sp, #4]
  40167c:	9202      	str	r2, [sp, #8]
  40167e:	b1b3      	cbz	r3, 4016ae <_puts_r+0x5a>
  401680:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401684:	049a      	lsls	r2, r3, #18
  401686:	d406      	bmi.n	401696 <_puts_r+0x42>
  401688:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40168a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40168e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401692:	81a3      	strh	r3, [r4, #12]
  401694:	6662      	str	r2, [r4, #100]	; 0x64
  401696:	4621      	mov	r1, r4
  401698:	4628      	mov	r0, r5
  40169a:	aa01      	add	r2, sp, #4
  40169c:	f001 fc0c 	bl	402eb8 <__sfvwrite_r>
  4016a0:	2800      	cmp	r0, #0
  4016a2:	bf14      	ite	ne
  4016a4:	f04f 30ff 	movne.w	r0, #4294967295
  4016a8:	200a      	moveq	r0, #10
  4016aa:	b009      	add	sp, #36	; 0x24
  4016ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4016ae:	4628      	mov	r0, r5
  4016b0:	f001 fa50 	bl	402b54 <__sinit>
  4016b4:	e7e4      	b.n	401680 <_puts_r+0x2c>
  4016b6:	bf00      	nop
  4016b8:	0040469c 	.word	0x0040469c

004016bc <puts>:
  4016bc:	4b02      	ldr	r3, [pc, #8]	; (4016c8 <puts+0xc>)
  4016be:	4601      	mov	r1, r0
  4016c0:	6818      	ldr	r0, [r3, #0]
  4016c2:	f7ff bfc7 	b.w	401654 <_puts_r>
  4016c6:	bf00      	nop
  4016c8:	20400430 	.word	0x20400430

004016cc <setbuf>:
  4016cc:	2900      	cmp	r1, #0
  4016ce:	bf0c      	ite	eq
  4016d0:	2202      	moveq	r2, #2
  4016d2:	2200      	movne	r2, #0
  4016d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4016d8:	f000 b800 	b.w	4016dc <setvbuf>

004016dc <setvbuf>:
  4016dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4016e0:	4c51      	ldr	r4, [pc, #324]	; (401828 <setvbuf+0x14c>)
  4016e2:	6825      	ldr	r5, [r4, #0]
  4016e4:	b083      	sub	sp, #12
  4016e6:	4604      	mov	r4, r0
  4016e8:	460f      	mov	r7, r1
  4016ea:	4690      	mov	r8, r2
  4016ec:	461e      	mov	r6, r3
  4016ee:	b115      	cbz	r5, 4016f6 <setvbuf+0x1a>
  4016f0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4016f2:	2b00      	cmp	r3, #0
  4016f4:	d079      	beq.n	4017ea <setvbuf+0x10e>
  4016f6:	f1b8 0f02 	cmp.w	r8, #2
  4016fa:	d004      	beq.n	401706 <setvbuf+0x2a>
  4016fc:	f1b8 0f01 	cmp.w	r8, #1
  401700:	d87f      	bhi.n	401802 <setvbuf+0x126>
  401702:	2e00      	cmp	r6, #0
  401704:	db7d      	blt.n	401802 <setvbuf+0x126>
  401706:	4621      	mov	r1, r4
  401708:	4628      	mov	r0, r5
  40170a:	f001 f98f 	bl	402a2c <_fflush_r>
  40170e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401710:	b141      	cbz	r1, 401724 <setvbuf+0x48>
  401712:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401716:	4299      	cmp	r1, r3
  401718:	d002      	beq.n	401720 <setvbuf+0x44>
  40171a:	4628      	mov	r0, r5
  40171c:	f001 fae4 	bl	402ce8 <_free_r>
  401720:	2300      	movs	r3, #0
  401722:	6323      	str	r3, [r4, #48]	; 0x30
  401724:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401728:	2200      	movs	r2, #0
  40172a:	61a2      	str	r2, [r4, #24]
  40172c:	6062      	str	r2, [r4, #4]
  40172e:	061a      	lsls	r2, r3, #24
  401730:	d454      	bmi.n	4017dc <setvbuf+0x100>
  401732:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401736:	f023 0303 	bic.w	r3, r3, #3
  40173a:	f1b8 0f02 	cmp.w	r8, #2
  40173e:	81a3      	strh	r3, [r4, #12]
  401740:	d039      	beq.n	4017b6 <setvbuf+0xda>
  401742:	ab01      	add	r3, sp, #4
  401744:	466a      	mov	r2, sp
  401746:	4621      	mov	r1, r4
  401748:	4628      	mov	r0, r5
  40174a:	f001 fd6b 	bl	403224 <__swhatbuf_r>
  40174e:	89a3      	ldrh	r3, [r4, #12]
  401750:	4318      	orrs	r0, r3
  401752:	81a0      	strh	r0, [r4, #12]
  401754:	b326      	cbz	r6, 4017a0 <setvbuf+0xc4>
  401756:	b327      	cbz	r7, 4017a2 <setvbuf+0xc6>
  401758:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40175a:	2b00      	cmp	r3, #0
  40175c:	d04d      	beq.n	4017fa <setvbuf+0x11e>
  40175e:	9b00      	ldr	r3, [sp, #0]
  401760:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  401764:	6027      	str	r7, [r4, #0]
  401766:	429e      	cmp	r6, r3
  401768:	bf1c      	itt	ne
  40176a:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  40176e:	81a0      	strhne	r0, [r4, #12]
  401770:	f1b8 0f01 	cmp.w	r8, #1
  401774:	bf08      	it	eq
  401776:	f040 0001 	orreq.w	r0, r0, #1
  40177a:	b283      	uxth	r3, r0
  40177c:	bf08      	it	eq
  40177e:	81a0      	strheq	r0, [r4, #12]
  401780:	f003 0008 	and.w	r0, r3, #8
  401784:	b280      	uxth	r0, r0
  401786:	6127      	str	r7, [r4, #16]
  401788:	6166      	str	r6, [r4, #20]
  40178a:	b318      	cbz	r0, 4017d4 <setvbuf+0xf8>
  40178c:	f013 0001 	ands.w	r0, r3, #1
  401790:	d02f      	beq.n	4017f2 <setvbuf+0x116>
  401792:	2000      	movs	r0, #0
  401794:	4276      	negs	r6, r6
  401796:	61a6      	str	r6, [r4, #24]
  401798:	60a0      	str	r0, [r4, #8]
  40179a:	b003      	add	sp, #12
  40179c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4017a0:	9e00      	ldr	r6, [sp, #0]
  4017a2:	4630      	mov	r0, r6
  4017a4:	f001 fdb2 	bl	40330c <malloc>
  4017a8:	4607      	mov	r7, r0
  4017aa:	b368      	cbz	r0, 401808 <setvbuf+0x12c>
  4017ac:	89a3      	ldrh	r3, [r4, #12]
  4017ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4017b2:	81a3      	strh	r3, [r4, #12]
  4017b4:	e7d0      	b.n	401758 <setvbuf+0x7c>
  4017b6:	2000      	movs	r0, #0
  4017b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4017bc:	f043 0302 	orr.w	r3, r3, #2
  4017c0:	2500      	movs	r5, #0
  4017c2:	2101      	movs	r1, #1
  4017c4:	81a3      	strh	r3, [r4, #12]
  4017c6:	60a5      	str	r5, [r4, #8]
  4017c8:	6022      	str	r2, [r4, #0]
  4017ca:	6122      	str	r2, [r4, #16]
  4017cc:	6161      	str	r1, [r4, #20]
  4017ce:	b003      	add	sp, #12
  4017d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4017d4:	60a0      	str	r0, [r4, #8]
  4017d6:	b003      	add	sp, #12
  4017d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4017dc:	6921      	ldr	r1, [r4, #16]
  4017de:	4628      	mov	r0, r5
  4017e0:	f001 fa82 	bl	402ce8 <_free_r>
  4017e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4017e8:	e7a3      	b.n	401732 <setvbuf+0x56>
  4017ea:	4628      	mov	r0, r5
  4017ec:	f001 f9b2 	bl	402b54 <__sinit>
  4017f0:	e781      	b.n	4016f6 <setvbuf+0x1a>
  4017f2:	60a6      	str	r6, [r4, #8]
  4017f4:	b003      	add	sp, #12
  4017f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4017fa:	4628      	mov	r0, r5
  4017fc:	f001 f9aa 	bl	402b54 <__sinit>
  401800:	e7ad      	b.n	40175e <setvbuf+0x82>
  401802:	f04f 30ff 	mov.w	r0, #4294967295
  401806:	e7e2      	b.n	4017ce <setvbuf+0xf2>
  401808:	f8dd 9000 	ldr.w	r9, [sp]
  40180c:	45b1      	cmp	r9, r6
  40180e:	d006      	beq.n	40181e <setvbuf+0x142>
  401810:	4648      	mov	r0, r9
  401812:	f001 fd7b 	bl	40330c <malloc>
  401816:	4607      	mov	r7, r0
  401818:	b108      	cbz	r0, 40181e <setvbuf+0x142>
  40181a:	464e      	mov	r6, r9
  40181c:	e7c6      	b.n	4017ac <setvbuf+0xd0>
  40181e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401822:	f04f 30ff 	mov.w	r0, #4294967295
  401826:	e7c7      	b.n	4017b8 <setvbuf+0xdc>
  401828:	20400430 	.word	0x20400430
	...

00401840 <strlen>:
  401840:	f890 f000 	pld	[r0]
  401844:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401848:	f020 0107 	bic.w	r1, r0, #7
  40184c:	f06f 0c00 	mvn.w	ip, #0
  401850:	f010 0407 	ands.w	r4, r0, #7
  401854:	f891 f020 	pld	[r1, #32]
  401858:	f040 8049 	bne.w	4018ee <strlen+0xae>
  40185c:	f04f 0400 	mov.w	r4, #0
  401860:	f06f 0007 	mvn.w	r0, #7
  401864:	e9d1 2300 	ldrd	r2, r3, [r1]
  401868:	f891 f040 	pld	[r1, #64]	; 0x40
  40186c:	f100 0008 	add.w	r0, r0, #8
  401870:	fa82 f24c 	uadd8	r2, r2, ip
  401874:	faa4 f28c 	sel	r2, r4, ip
  401878:	fa83 f34c 	uadd8	r3, r3, ip
  40187c:	faa2 f38c 	sel	r3, r2, ip
  401880:	bb4b      	cbnz	r3, 4018d6 <strlen+0x96>
  401882:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401886:	fa82 f24c 	uadd8	r2, r2, ip
  40188a:	f100 0008 	add.w	r0, r0, #8
  40188e:	faa4 f28c 	sel	r2, r4, ip
  401892:	fa83 f34c 	uadd8	r3, r3, ip
  401896:	faa2 f38c 	sel	r3, r2, ip
  40189a:	b9e3      	cbnz	r3, 4018d6 <strlen+0x96>
  40189c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4018a0:	fa82 f24c 	uadd8	r2, r2, ip
  4018a4:	f100 0008 	add.w	r0, r0, #8
  4018a8:	faa4 f28c 	sel	r2, r4, ip
  4018ac:	fa83 f34c 	uadd8	r3, r3, ip
  4018b0:	faa2 f38c 	sel	r3, r2, ip
  4018b4:	b97b      	cbnz	r3, 4018d6 <strlen+0x96>
  4018b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4018ba:	f101 0120 	add.w	r1, r1, #32
  4018be:	fa82 f24c 	uadd8	r2, r2, ip
  4018c2:	f100 0008 	add.w	r0, r0, #8
  4018c6:	faa4 f28c 	sel	r2, r4, ip
  4018ca:	fa83 f34c 	uadd8	r3, r3, ip
  4018ce:	faa2 f38c 	sel	r3, r2, ip
  4018d2:	2b00      	cmp	r3, #0
  4018d4:	d0c6      	beq.n	401864 <strlen+0x24>
  4018d6:	2a00      	cmp	r2, #0
  4018d8:	bf04      	itt	eq
  4018da:	3004      	addeq	r0, #4
  4018dc:	461a      	moveq	r2, r3
  4018de:	ba12      	rev	r2, r2
  4018e0:	fab2 f282 	clz	r2, r2
  4018e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4018e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4018ec:	4770      	bx	lr
  4018ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4018f2:	f004 0503 	and.w	r5, r4, #3
  4018f6:	f1c4 0000 	rsb	r0, r4, #0
  4018fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4018fe:	f014 0f04 	tst.w	r4, #4
  401902:	f891 f040 	pld	[r1, #64]	; 0x40
  401906:	fa0c f505 	lsl.w	r5, ip, r5
  40190a:	ea62 0205 	orn	r2, r2, r5
  40190e:	bf1c      	itt	ne
  401910:	ea63 0305 	ornne	r3, r3, r5
  401914:	4662      	movne	r2, ip
  401916:	f04f 0400 	mov.w	r4, #0
  40191a:	e7a9      	b.n	401870 <strlen+0x30>

0040191c <__sprint_r.part.0>:
  40191c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40191e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401922:	049c      	lsls	r4, r3, #18
  401924:	4692      	mov	sl, r2
  401926:	d52c      	bpl.n	401982 <__sprint_r.part.0+0x66>
  401928:	6893      	ldr	r3, [r2, #8]
  40192a:	6812      	ldr	r2, [r2, #0]
  40192c:	b33b      	cbz	r3, 40197e <__sprint_r.part.0+0x62>
  40192e:	460f      	mov	r7, r1
  401930:	4680      	mov	r8, r0
  401932:	f102 0908 	add.w	r9, r2, #8
  401936:	e919 0060 	ldmdb	r9, {r5, r6}
  40193a:	08b6      	lsrs	r6, r6, #2
  40193c:	d017      	beq.n	40196e <__sprint_r.part.0+0x52>
  40193e:	3d04      	subs	r5, #4
  401940:	2400      	movs	r4, #0
  401942:	e001      	b.n	401948 <__sprint_r.part.0+0x2c>
  401944:	42a6      	cmp	r6, r4
  401946:	d010      	beq.n	40196a <__sprint_r.part.0+0x4e>
  401948:	463a      	mov	r2, r7
  40194a:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40194e:	4640      	mov	r0, r8
  401950:	f001 f96a 	bl	402c28 <_fputwc_r>
  401954:	1c43      	adds	r3, r0, #1
  401956:	f104 0401 	add.w	r4, r4, #1
  40195a:	d1f3      	bne.n	401944 <__sprint_r.part.0+0x28>
  40195c:	2300      	movs	r3, #0
  40195e:	f8ca 3008 	str.w	r3, [sl, #8]
  401962:	f8ca 3004 	str.w	r3, [sl, #4]
  401966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40196a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40196e:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  401972:	f8ca 3008 	str.w	r3, [sl, #8]
  401976:	f109 0908 	add.w	r9, r9, #8
  40197a:	2b00      	cmp	r3, #0
  40197c:	d1db      	bne.n	401936 <__sprint_r.part.0+0x1a>
  40197e:	2000      	movs	r0, #0
  401980:	e7ec      	b.n	40195c <__sprint_r.part.0+0x40>
  401982:	f001 fa99 	bl	402eb8 <__sfvwrite_r>
  401986:	2300      	movs	r3, #0
  401988:	f8ca 3008 	str.w	r3, [sl, #8]
  40198c:	f8ca 3004 	str.w	r3, [sl, #4]
  401990:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00401994 <_vfiprintf_r>:
  401994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401998:	b0ab      	sub	sp, #172	; 0xac
  40199a:	461c      	mov	r4, r3
  40199c:	9100      	str	r1, [sp, #0]
  40199e:	4690      	mov	r8, r2
  4019a0:	9304      	str	r3, [sp, #16]
  4019a2:	9005      	str	r0, [sp, #20]
  4019a4:	b118      	cbz	r0, 4019ae <_vfiprintf_r+0x1a>
  4019a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4019a8:	2b00      	cmp	r3, #0
  4019aa:	f000 80de 	beq.w	401b6a <_vfiprintf_r+0x1d6>
  4019ae:	9800      	ldr	r0, [sp, #0]
  4019b0:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  4019b4:	b28a      	uxth	r2, r1
  4019b6:	0495      	lsls	r5, r2, #18
  4019b8:	d407      	bmi.n	4019ca <_vfiprintf_r+0x36>
  4019ba:	6e43      	ldr	r3, [r0, #100]	; 0x64
  4019bc:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  4019c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4019c4:	8182      	strh	r2, [r0, #12]
  4019c6:	6643      	str	r3, [r0, #100]	; 0x64
  4019c8:	b292      	uxth	r2, r2
  4019ca:	0711      	lsls	r1, r2, #28
  4019cc:	f140 80b1 	bpl.w	401b32 <_vfiprintf_r+0x19e>
  4019d0:	9b00      	ldr	r3, [sp, #0]
  4019d2:	691b      	ldr	r3, [r3, #16]
  4019d4:	2b00      	cmp	r3, #0
  4019d6:	f000 80ac 	beq.w	401b32 <_vfiprintf_r+0x19e>
  4019da:	f002 021a 	and.w	r2, r2, #26
  4019de:	2a0a      	cmp	r2, #10
  4019e0:	f000 80b5 	beq.w	401b4e <_vfiprintf_r+0x1ba>
  4019e4:	2300      	movs	r3, #0
  4019e6:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  4019ea:	9302      	str	r3, [sp, #8]
  4019ec:	930f      	str	r3, [sp, #60]	; 0x3c
  4019ee:	930e      	str	r3, [sp, #56]	; 0x38
  4019f0:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4019f4:	46da      	mov	sl, fp
  4019f6:	f898 3000 	ldrb.w	r3, [r8]
  4019fa:	4644      	mov	r4, r8
  4019fc:	b1fb      	cbz	r3, 401a3e <_vfiprintf_r+0xaa>
  4019fe:	2b25      	cmp	r3, #37	; 0x25
  401a00:	d102      	bne.n	401a08 <_vfiprintf_r+0x74>
  401a02:	e01c      	b.n	401a3e <_vfiprintf_r+0xaa>
  401a04:	2b25      	cmp	r3, #37	; 0x25
  401a06:	d003      	beq.n	401a10 <_vfiprintf_r+0x7c>
  401a08:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401a0c:	2b00      	cmp	r3, #0
  401a0e:	d1f9      	bne.n	401a04 <_vfiprintf_r+0x70>
  401a10:	ebc8 0504 	rsb	r5, r8, r4
  401a14:	b19d      	cbz	r5, 401a3e <_vfiprintf_r+0xaa>
  401a16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401a18:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401a1a:	f8ca 8000 	str.w	r8, [sl]
  401a1e:	3301      	adds	r3, #1
  401a20:	442a      	add	r2, r5
  401a22:	2b07      	cmp	r3, #7
  401a24:	f8ca 5004 	str.w	r5, [sl, #4]
  401a28:	920f      	str	r2, [sp, #60]	; 0x3c
  401a2a:	930e      	str	r3, [sp, #56]	; 0x38
  401a2c:	dd7b      	ble.n	401b26 <_vfiprintf_r+0x192>
  401a2e:	2a00      	cmp	r2, #0
  401a30:	f040 8528 	bne.w	402484 <_vfiprintf_r+0xaf0>
  401a34:	9b02      	ldr	r3, [sp, #8]
  401a36:	920e      	str	r2, [sp, #56]	; 0x38
  401a38:	442b      	add	r3, r5
  401a3a:	46da      	mov	sl, fp
  401a3c:	9302      	str	r3, [sp, #8]
  401a3e:	7823      	ldrb	r3, [r4, #0]
  401a40:	2b00      	cmp	r3, #0
  401a42:	f000 843e 	beq.w	4022c2 <_vfiprintf_r+0x92e>
  401a46:	2100      	movs	r1, #0
  401a48:	f04f 0300 	mov.w	r3, #0
  401a4c:	f04f 32ff 	mov.w	r2, #4294967295
  401a50:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401a54:	f104 0801 	add.w	r8, r4, #1
  401a58:	7863      	ldrb	r3, [r4, #1]
  401a5a:	9201      	str	r2, [sp, #4]
  401a5c:	4608      	mov	r0, r1
  401a5e:	460e      	mov	r6, r1
  401a60:	460c      	mov	r4, r1
  401a62:	f108 0801 	add.w	r8, r8, #1
  401a66:	f1a3 0220 	sub.w	r2, r3, #32
  401a6a:	2a58      	cmp	r2, #88	; 0x58
  401a6c:	f200 8393 	bhi.w	402196 <_vfiprintf_r+0x802>
  401a70:	e8df f012 	tbh	[pc, r2, lsl #1]
  401a74:	03910346 	.word	0x03910346
  401a78:	034e0391 	.word	0x034e0391
  401a7c:	03910391 	.word	0x03910391
  401a80:	03910391 	.word	0x03910391
  401a84:	03910391 	.word	0x03910391
  401a88:	02670289 	.word	0x02670289
  401a8c:	00800391 	.word	0x00800391
  401a90:	0391026c 	.word	0x0391026c
  401a94:	025901c6 	.word	0x025901c6
  401a98:	02590259 	.word	0x02590259
  401a9c:	02590259 	.word	0x02590259
  401aa0:	02590259 	.word	0x02590259
  401aa4:	02590259 	.word	0x02590259
  401aa8:	03910391 	.word	0x03910391
  401aac:	03910391 	.word	0x03910391
  401ab0:	03910391 	.word	0x03910391
  401ab4:	03910391 	.word	0x03910391
  401ab8:	03910391 	.word	0x03910391
  401abc:	039101cb 	.word	0x039101cb
  401ac0:	03910391 	.word	0x03910391
  401ac4:	03910391 	.word	0x03910391
  401ac8:	03910391 	.word	0x03910391
  401acc:	03910391 	.word	0x03910391
  401ad0:	02140391 	.word	0x02140391
  401ad4:	03910391 	.word	0x03910391
  401ad8:	03910391 	.word	0x03910391
  401adc:	02ee0391 	.word	0x02ee0391
  401ae0:	03910391 	.word	0x03910391
  401ae4:	03910311 	.word	0x03910311
  401ae8:	03910391 	.word	0x03910391
  401aec:	03910391 	.word	0x03910391
  401af0:	03910391 	.word	0x03910391
  401af4:	03910391 	.word	0x03910391
  401af8:	03340391 	.word	0x03340391
  401afc:	0391038a 	.word	0x0391038a
  401b00:	03910391 	.word	0x03910391
  401b04:	038a0367 	.word	0x038a0367
  401b08:	03910391 	.word	0x03910391
  401b0c:	0391036c 	.word	0x0391036c
  401b10:	02950379 	.word	0x02950379
  401b14:	02e90085 	.word	0x02e90085
  401b18:	029b0391 	.word	0x029b0391
  401b1c:	02ba0391 	.word	0x02ba0391
  401b20:	03910391 	.word	0x03910391
  401b24:	0353      	.short	0x0353
  401b26:	f10a 0a08 	add.w	sl, sl, #8
  401b2a:	9b02      	ldr	r3, [sp, #8]
  401b2c:	442b      	add	r3, r5
  401b2e:	9302      	str	r3, [sp, #8]
  401b30:	e785      	b.n	401a3e <_vfiprintf_r+0xaa>
  401b32:	9900      	ldr	r1, [sp, #0]
  401b34:	9805      	ldr	r0, [sp, #20]
  401b36:	f000 fe61 	bl	4027fc <__swsetup_r>
  401b3a:	2800      	cmp	r0, #0
  401b3c:	f040 8558 	bne.w	4025f0 <_vfiprintf_r+0xc5c>
  401b40:	9b00      	ldr	r3, [sp, #0]
  401b42:	899a      	ldrh	r2, [r3, #12]
  401b44:	f002 021a 	and.w	r2, r2, #26
  401b48:	2a0a      	cmp	r2, #10
  401b4a:	f47f af4b 	bne.w	4019e4 <_vfiprintf_r+0x50>
  401b4e:	9900      	ldr	r1, [sp, #0]
  401b50:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  401b54:	2b00      	cmp	r3, #0
  401b56:	f6ff af45 	blt.w	4019e4 <_vfiprintf_r+0x50>
  401b5a:	4623      	mov	r3, r4
  401b5c:	4642      	mov	r2, r8
  401b5e:	9805      	ldr	r0, [sp, #20]
  401b60:	f000 fe16 	bl	402790 <__sbprintf>
  401b64:	b02b      	add	sp, #172	; 0xac
  401b66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401b6a:	f000 fff3 	bl	402b54 <__sinit>
  401b6e:	e71e      	b.n	4019ae <_vfiprintf_r+0x1a>
  401b70:	4264      	negs	r4, r4
  401b72:	9304      	str	r3, [sp, #16]
  401b74:	f046 0604 	orr.w	r6, r6, #4
  401b78:	f898 3000 	ldrb.w	r3, [r8]
  401b7c:	e771      	b.n	401a62 <_vfiprintf_r+0xce>
  401b7e:	2130      	movs	r1, #48	; 0x30
  401b80:	9804      	ldr	r0, [sp, #16]
  401b82:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  401b86:	9901      	ldr	r1, [sp, #4]
  401b88:	9406      	str	r4, [sp, #24]
  401b8a:	f04f 0300 	mov.w	r3, #0
  401b8e:	2278      	movs	r2, #120	; 0x78
  401b90:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401b94:	2900      	cmp	r1, #0
  401b96:	4603      	mov	r3, r0
  401b98:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  401b9c:	6804      	ldr	r4, [r0, #0]
  401b9e:	f103 0304 	add.w	r3, r3, #4
  401ba2:	f04f 0500 	mov.w	r5, #0
  401ba6:	f046 0202 	orr.w	r2, r6, #2
  401baa:	f2c0 8525 	blt.w	4025f8 <_vfiprintf_r+0xc64>
  401bae:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401bb2:	ea54 0205 	orrs.w	r2, r4, r5
  401bb6:	f046 0602 	orr.w	r6, r6, #2
  401bba:	9304      	str	r3, [sp, #16]
  401bbc:	f040 84bf 	bne.w	40253e <_vfiprintf_r+0xbaa>
  401bc0:	48b3      	ldr	r0, [pc, #716]	; (401e90 <_vfiprintf_r+0x4fc>)
  401bc2:	9b01      	ldr	r3, [sp, #4]
  401bc4:	2b00      	cmp	r3, #0
  401bc6:	f040 841c 	bne.w	402402 <_vfiprintf_r+0xa6e>
  401bca:	4699      	mov	r9, r3
  401bcc:	2300      	movs	r3, #0
  401bce:	9301      	str	r3, [sp, #4]
  401bd0:	9303      	str	r3, [sp, #12]
  401bd2:	465f      	mov	r7, fp
  401bd4:	9b01      	ldr	r3, [sp, #4]
  401bd6:	9a03      	ldr	r2, [sp, #12]
  401bd8:	4293      	cmp	r3, r2
  401bda:	bfb8      	it	lt
  401bdc:	4613      	movlt	r3, r2
  401bde:	461d      	mov	r5, r3
  401be0:	f1b9 0f00 	cmp.w	r9, #0
  401be4:	d000      	beq.n	401be8 <_vfiprintf_r+0x254>
  401be6:	3501      	adds	r5, #1
  401be8:	f016 0302 	ands.w	r3, r6, #2
  401bec:	9307      	str	r3, [sp, #28]
  401bee:	bf18      	it	ne
  401bf0:	3502      	addne	r5, #2
  401bf2:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  401bf6:	9308      	str	r3, [sp, #32]
  401bf8:	f040 82f1 	bne.w	4021de <_vfiprintf_r+0x84a>
  401bfc:	9b06      	ldr	r3, [sp, #24]
  401bfe:	1b5c      	subs	r4, r3, r5
  401c00:	2c00      	cmp	r4, #0
  401c02:	f340 82ec 	ble.w	4021de <_vfiprintf_r+0x84a>
  401c06:	2c10      	cmp	r4, #16
  401c08:	f340 8556 	ble.w	4026b8 <_vfiprintf_r+0xd24>
  401c0c:	f8df 9284 	ldr.w	r9, [pc, #644]	; 401e94 <_vfiprintf_r+0x500>
  401c10:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  401c14:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c16:	46d4      	mov	ip, sl
  401c18:	2310      	movs	r3, #16
  401c1a:	46c2      	mov	sl, r8
  401c1c:	4670      	mov	r0, lr
  401c1e:	46a8      	mov	r8, r5
  401c20:	464d      	mov	r5, r9
  401c22:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401c26:	e007      	b.n	401c38 <_vfiprintf_r+0x2a4>
  401c28:	f100 0e02 	add.w	lr, r0, #2
  401c2c:	f10c 0c08 	add.w	ip, ip, #8
  401c30:	4608      	mov	r0, r1
  401c32:	3c10      	subs	r4, #16
  401c34:	2c10      	cmp	r4, #16
  401c36:	dd13      	ble.n	401c60 <_vfiprintf_r+0x2cc>
  401c38:	1c41      	adds	r1, r0, #1
  401c3a:	3210      	adds	r2, #16
  401c3c:	2907      	cmp	r1, #7
  401c3e:	920f      	str	r2, [sp, #60]	; 0x3c
  401c40:	f8cc 5000 	str.w	r5, [ip]
  401c44:	f8cc 3004 	str.w	r3, [ip, #4]
  401c48:	910e      	str	r1, [sp, #56]	; 0x38
  401c4a:	dded      	ble.n	401c28 <_vfiprintf_r+0x294>
  401c4c:	2a00      	cmp	r2, #0
  401c4e:	f040 82b7 	bne.w	4021c0 <_vfiprintf_r+0x82c>
  401c52:	3c10      	subs	r4, #16
  401c54:	2c10      	cmp	r4, #16
  401c56:	4610      	mov	r0, r2
  401c58:	f04f 0e01 	mov.w	lr, #1
  401c5c:	46dc      	mov	ip, fp
  401c5e:	dceb      	bgt.n	401c38 <_vfiprintf_r+0x2a4>
  401c60:	46a9      	mov	r9, r5
  401c62:	4670      	mov	r0, lr
  401c64:	4645      	mov	r5, r8
  401c66:	46d0      	mov	r8, sl
  401c68:	46e2      	mov	sl, ip
  401c6a:	4422      	add	r2, r4
  401c6c:	2807      	cmp	r0, #7
  401c6e:	920f      	str	r2, [sp, #60]	; 0x3c
  401c70:	f8ca 9000 	str.w	r9, [sl]
  401c74:	f8ca 4004 	str.w	r4, [sl, #4]
  401c78:	900e      	str	r0, [sp, #56]	; 0x38
  401c7a:	f300 8375 	bgt.w	402368 <_vfiprintf_r+0x9d4>
  401c7e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401c82:	f10a 0a08 	add.w	sl, sl, #8
  401c86:	f100 0e01 	add.w	lr, r0, #1
  401c8a:	2b00      	cmp	r3, #0
  401c8c:	f040 82b0 	bne.w	4021f0 <_vfiprintf_r+0x85c>
  401c90:	9b07      	ldr	r3, [sp, #28]
  401c92:	2b00      	cmp	r3, #0
  401c94:	f000 82c3 	beq.w	40221e <_vfiprintf_r+0x88a>
  401c98:	3202      	adds	r2, #2
  401c9a:	a90c      	add	r1, sp, #48	; 0x30
  401c9c:	2302      	movs	r3, #2
  401c9e:	f1be 0f07 	cmp.w	lr, #7
  401ca2:	920f      	str	r2, [sp, #60]	; 0x3c
  401ca4:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401ca8:	e88a 000a 	stmia.w	sl, {r1, r3}
  401cac:	f340 8378 	ble.w	4023a0 <_vfiprintf_r+0xa0c>
  401cb0:	2a00      	cmp	r2, #0
  401cb2:	f040 840a 	bne.w	4024ca <_vfiprintf_r+0xb36>
  401cb6:	9b08      	ldr	r3, [sp, #32]
  401cb8:	2b80      	cmp	r3, #128	; 0x80
  401cba:	f04f 0e01 	mov.w	lr, #1
  401cbe:	4610      	mov	r0, r2
  401cc0:	46da      	mov	sl, fp
  401cc2:	f040 82b0 	bne.w	402226 <_vfiprintf_r+0x892>
  401cc6:	9b06      	ldr	r3, [sp, #24]
  401cc8:	1b5c      	subs	r4, r3, r5
  401cca:	2c00      	cmp	r4, #0
  401ccc:	f340 82ab 	ble.w	402226 <_vfiprintf_r+0x892>
  401cd0:	2c10      	cmp	r4, #16
  401cd2:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 401e98 <_vfiprintf_r+0x504>
  401cd6:	f340 850b 	ble.w	4026f0 <_vfiprintf_r+0xd5c>
  401cda:	46d6      	mov	lr, sl
  401cdc:	2310      	movs	r3, #16
  401cde:	46c2      	mov	sl, r8
  401ce0:	46a8      	mov	r8, r5
  401ce2:	464d      	mov	r5, r9
  401ce4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401ce8:	e007      	b.n	401cfa <_vfiprintf_r+0x366>
  401cea:	f100 0c02 	add.w	ip, r0, #2
  401cee:	f10e 0e08 	add.w	lr, lr, #8
  401cf2:	4608      	mov	r0, r1
  401cf4:	3c10      	subs	r4, #16
  401cf6:	2c10      	cmp	r4, #16
  401cf8:	dd13      	ble.n	401d22 <_vfiprintf_r+0x38e>
  401cfa:	1c41      	adds	r1, r0, #1
  401cfc:	3210      	adds	r2, #16
  401cfe:	2907      	cmp	r1, #7
  401d00:	920f      	str	r2, [sp, #60]	; 0x3c
  401d02:	f8ce 5000 	str.w	r5, [lr]
  401d06:	f8ce 3004 	str.w	r3, [lr, #4]
  401d0a:	910e      	str	r1, [sp, #56]	; 0x38
  401d0c:	dded      	ble.n	401cea <_vfiprintf_r+0x356>
  401d0e:	2a00      	cmp	r2, #0
  401d10:	f040 8315 	bne.w	40233e <_vfiprintf_r+0x9aa>
  401d14:	3c10      	subs	r4, #16
  401d16:	2c10      	cmp	r4, #16
  401d18:	f04f 0c01 	mov.w	ip, #1
  401d1c:	4610      	mov	r0, r2
  401d1e:	46de      	mov	lr, fp
  401d20:	dceb      	bgt.n	401cfa <_vfiprintf_r+0x366>
  401d22:	46a9      	mov	r9, r5
  401d24:	4645      	mov	r5, r8
  401d26:	46d0      	mov	r8, sl
  401d28:	46f2      	mov	sl, lr
  401d2a:	4422      	add	r2, r4
  401d2c:	f1bc 0f07 	cmp.w	ip, #7
  401d30:	920f      	str	r2, [sp, #60]	; 0x3c
  401d32:	f8ca 9000 	str.w	r9, [sl]
  401d36:	f8ca 4004 	str.w	r4, [sl, #4]
  401d3a:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  401d3e:	f300 83d2 	bgt.w	4024e6 <_vfiprintf_r+0xb52>
  401d42:	9b01      	ldr	r3, [sp, #4]
  401d44:	9903      	ldr	r1, [sp, #12]
  401d46:	1a5c      	subs	r4, r3, r1
  401d48:	2c00      	cmp	r4, #0
  401d4a:	f10a 0a08 	add.w	sl, sl, #8
  401d4e:	f10c 0e01 	add.w	lr, ip, #1
  401d52:	4660      	mov	r0, ip
  401d54:	f300 826d 	bgt.w	402232 <_vfiprintf_r+0x89e>
  401d58:	9903      	ldr	r1, [sp, #12]
  401d5a:	f8ca 7000 	str.w	r7, [sl]
  401d5e:	440a      	add	r2, r1
  401d60:	f1be 0f07 	cmp.w	lr, #7
  401d64:	920f      	str	r2, [sp, #60]	; 0x3c
  401d66:	f8ca 1004 	str.w	r1, [sl, #4]
  401d6a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401d6e:	f340 82ce 	ble.w	40230e <_vfiprintf_r+0x97a>
  401d72:	2a00      	cmp	r2, #0
  401d74:	f040 833a 	bne.w	4023ec <_vfiprintf_r+0xa58>
  401d78:	0770      	lsls	r0, r6, #29
  401d7a:	920e      	str	r2, [sp, #56]	; 0x38
  401d7c:	d538      	bpl.n	401df0 <_vfiprintf_r+0x45c>
  401d7e:	9b06      	ldr	r3, [sp, #24]
  401d80:	1b5c      	subs	r4, r3, r5
  401d82:	2c00      	cmp	r4, #0
  401d84:	dd34      	ble.n	401df0 <_vfiprintf_r+0x45c>
  401d86:	46da      	mov	sl, fp
  401d88:	2c10      	cmp	r4, #16
  401d8a:	f340 84ab 	ble.w	4026e4 <_vfiprintf_r+0xd50>
  401d8e:	f8df 9104 	ldr.w	r9, [pc, #260]	; 401e94 <_vfiprintf_r+0x500>
  401d92:	990e      	ldr	r1, [sp, #56]	; 0x38
  401d94:	464f      	mov	r7, r9
  401d96:	2610      	movs	r6, #16
  401d98:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401d9c:	e006      	b.n	401dac <_vfiprintf_r+0x418>
  401d9e:	1c88      	adds	r0, r1, #2
  401da0:	f10a 0a08 	add.w	sl, sl, #8
  401da4:	4619      	mov	r1, r3
  401da6:	3c10      	subs	r4, #16
  401da8:	2c10      	cmp	r4, #16
  401daa:	dd13      	ble.n	401dd4 <_vfiprintf_r+0x440>
  401dac:	1c4b      	adds	r3, r1, #1
  401dae:	3210      	adds	r2, #16
  401db0:	2b07      	cmp	r3, #7
  401db2:	920f      	str	r2, [sp, #60]	; 0x3c
  401db4:	f8ca 7000 	str.w	r7, [sl]
  401db8:	f8ca 6004 	str.w	r6, [sl, #4]
  401dbc:	930e      	str	r3, [sp, #56]	; 0x38
  401dbe:	ddee      	ble.n	401d9e <_vfiprintf_r+0x40a>
  401dc0:	2a00      	cmp	r2, #0
  401dc2:	f040 828e 	bne.w	4022e2 <_vfiprintf_r+0x94e>
  401dc6:	3c10      	subs	r4, #16
  401dc8:	2c10      	cmp	r4, #16
  401dca:	f04f 0001 	mov.w	r0, #1
  401dce:	4611      	mov	r1, r2
  401dd0:	46da      	mov	sl, fp
  401dd2:	dceb      	bgt.n	401dac <_vfiprintf_r+0x418>
  401dd4:	46b9      	mov	r9, r7
  401dd6:	4422      	add	r2, r4
  401dd8:	2807      	cmp	r0, #7
  401dda:	920f      	str	r2, [sp, #60]	; 0x3c
  401ddc:	f8ca 9000 	str.w	r9, [sl]
  401de0:	f8ca 4004 	str.w	r4, [sl, #4]
  401de4:	900e      	str	r0, [sp, #56]	; 0x38
  401de6:	f340 829b 	ble.w	402320 <_vfiprintf_r+0x98c>
  401dea:	2a00      	cmp	r2, #0
  401dec:	f040 8425 	bne.w	40263a <_vfiprintf_r+0xca6>
  401df0:	9b02      	ldr	r3, [sp, #8]
  401df2:	9a06      	ldr	r2, [sp, #24]
  401df4:	42aa      	cmp	r2, r5
  401df6:	bfac      	ite	ge
  401df8:	189b      	addge	r3, r3, r2
  401dfa:	195b      	addlt	r3, r3, r5
  401dfc:	9302      	str	r3, [sp, #8]
  401dfe:	e299      	b.n	402334 <_vfiprintf_r+0x9a0>
  401e00:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  401e04:	f898 3000 	ldrb.w	r3, [r8]
  401e08:	e62b      	b.n	401a62 <_vfiprintf_r+0xce>
  401e0a:	9406      	str	r4, [sp, #24]
  401e0c:	2900      	cmp	r1, #0
  401e0e:	f040 84af 	bne.w	402770 <_vfiprintf_r+0xddc>
  401e12:	f046 0610 	orr.w	r6, r6, #16
  401e16:	06b3      	lsls	r3, r6, #26
  401e18:	f140 8312 	bpl.w	402440 <_vfiprintf_r+0xaac>
  401e1c:	9904      	ldr	r1, [sp, #16]
  401e1e:	3107      	adds	r1, #7
  401e20:	f021 0107 	bic.w	r1, r1, #7
  401e24:	e9d1 2300 	ldrd	r2, r3, [r1]
  401e28:	3108      	adds	r1, #8
  401e2a:	9104      	str	r1, [sp, #16]
  401e2c:	4614      	mov	r4, r2
  401e2e:	461d      	mov	r5, r3
  401e30:	2a00      	cmp	r2, #0
  401e32:	f173 0300 	sbcs.w	r3, r3, #0
  401e36:	f2c0 8386 	blt.w	402546 <_vfiprintf_r+0xbb2>
  401e3a:	9b01      	ldr	r3, [sp, #4]
  401e3c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  401e40:	2b00      	cmp	r3, #0
  401e42:	f2c0 831a 	blt.w	40247a <_vfiprintf_r+0xae6>
  401e46:	ea54 0305 	orrs.w	r3, r4, r5
  401e4a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401e4e:	f000 80ed 	beq.w	40202c <_vfiprintf_r+0x698>
  401e52:	2d00      	cmp	r5, #0
  401e54:	bf08      	it	eq
  401e56:	2c0a      	cmpeq	r4, #10
  401e58:	f0c0 80ed 	bcc.w	402036 <_vfiprintf_r+0x6a2>
  401e5c:	465f      	mov	r7, fp
  401e5e:	4620      	mov	r0, r4
  401e60:	4629      	mov	r1, r5
  401e62:	220a      	movs	r2, #10
  401e64:	2300      	movs	r3, #0
  401e66:	f002 fa47 	bl	4042f8 <__aeabi_uldivmod>
  401e6a:	3230      	adds	r2, #48	; 0x30
  401e6c:	f807 2d01 	strb.w	r2, [r7, #-1]!
  401e70:	4620      	mov	r0, r4
  401e72:	4629      	mov	r1, r5
  401e74:	2300      	movs	r3, #0
  401e76:	220a      	movs	r2, #10
  401e78:	f002 fa3e 	bl	4042f8 <__aeabi_uldivmod>
  401e7c:	4604      	mov	r4, r0
  401e7e:	460d      	mov	r5, r1
  401e80:	ea54 0305 	orrs.w	r3, r4, r5
  401e84:	d1eb      	bne.n	401e5e <_vfiprintf_r+0x4ca>
  401e86:	ebc7 030b 	rsb	r3, r7, fp
  401e8a:	9303      	str	r3, [sp, #12]
  401e8c:	e6a2      	b.n	401bd4 <_vfiprintf_r+0x240>
  401e8e:	bf00      	nop
  401e90:	004046c4 	.word	0x004046c4
  401e94:	004046e0 	.word	0x004046e0
  401e98:	004046a0 	.word	0x004046a0
  401e9c:	9406      	str	r4, [sp, #24]
  401e9e:	2900      	cmp	r1, #0
  401ea0:	f040 8462 	bne.w	402768 <_vfiprintf_r+0xdd4>
  401ea4:	f046 0610 	orr.w	r6, r6, #16
  401ea8:	f016 0320 	ands.w	r3, r6, #32
  401eac:	f000 82ae 	beq.w	40240c <_vfiprintf_r+0xa78>
  401eb0:	9b04      	ldr	r3, [sp, #16]
  401eb2:	3307      	adds	r3, #7
  401eb4:	f023 0307 	bic.w	r3, r3, #7
  401eb8:	f04f 0200 	mov.w	r2, #0
  401ebc:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  401ec0:	e9d3 4500 	ldrd	r4, r5, [r3]
  401ec4:	f103 0208 	add.w	r2, r3, #8
  401ec8:	9b01      	ldr	r3, [sp, #4]
  401eca:	9204      	str	r2, [sp, #16]
  401ecc:	2b00      	cmp	r3, #0
  401ece:	f2c0 8174 	blt.w	4021ba <_vfiprintf_r+0x826>
  401ed2:	ea54 0305 	orrs.w	r3, r4, r5
  401ed6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401eda:	f040 816e 	bne.w	4021ba <_vfiprintf_r+0x826>
  401ede:	9b01      	ldr	r3, [sp, #4]
  401ee0:	2b00      	cmp	r3, #0
  401ee2:	f000 8430 	beq.w	402746 <_vfiprintf_r+0xdb2>
  401ee6:	f04f 0900 	mov.w	r9, #0
  401eea:	2400      	movs	r4, #0
  401eec:	2500      	movs	r5, #0
  401eee:	465f      	mov	r7, fp
  401ef0:	08e2      	lsrs	r2, r4, #3
  401ef2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  401ef6:	08e9      	lsrs	r1, r5, #3
  401ef8:	f004 0307 	and.w	r3, r4, #7
  401efc:	460d      	mov	r5, r1
  401efe:	4614      	mov	r4, r2
  401f00:	3330      	adds	r3, #48	; 0x30
  401f02:	ea54 0205 	orrs.w	r2, r4, r5
  401f06:	f807 3d01 	strb.w	r3, [r7, #-1]!
  401f0a:	d1f1      	bne.n	401ef0 <_vfiprintf_r+0x55c>
  401f0c:	07f4      	lsls	r4, r6, #31
  401f0e:	d5ba      	bpl.n	401e86 <_vfiprintf_r+0x4f2>
  401f10:	2b30      	cmp	r3, #48	; 0x30
  401f12:	d0b8      	beq.n	401e86 <_vfiprintf_r+0x4f2>
  401f14:	2230      	movs	r2, #48	; 0x30
  401f16:	1e7b      	subs	r3, r7, #1
  401f18:	f807 2c01 	strb.w	r2, [r7, #-1]
  401f1c:	ebc3 020b 	rsb	r2, r3, fp
  401f20:	9203      	str	r2, [sp, #12]
  401f22:	461f      	mov	r7, r3
  401f24:	e656      	b.n	401bd4 <_vfiprintf_r+0x240>
  401f26:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401f2a:	2400      	movs	r4, #0
  401f2c:	f818 3b01 	ldrb.w	r3, [r8], #1
  401f30:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401f34:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  401f38:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401f3c:	2a09      	cmp	r2, #9
  401f3e:	d9f5      	bls.n	401f2c <_vfiprintf_r+0x598>
  401f40:	e591      	b.n	401a66 <_vfiprintf_r+0xd2>
  401f42:	f898 3000 	ldrb.w	r3, [r8]
  401f46:	2101      	movs	r1, #1
  401f48:	202b      	movs	r0, #43	; 0x2b
  401f4a:	e58a      	b.n	401a62 <_vfiprintf_r+0xce>
  401f4c:	f898 3000 	ldrb.w	r3, [r8]
  401f50:	2b2a      	cmp	r3, #42	; 0x2a
  401f52:	f108 0501 	add.w	r5, r8, #1
  401f56:	f000 83dd 	beq.w	402714 <_vfiprintf_r+0xd80>
  401f5a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401f5e:	2a09      	cmp	r2, #9
  401f60:	46a8      	mov	r8, r5
  401f62:	bf98      	it	ls
  401f64:	2500      	movls	r5, #0
  401f66:	f200 83ce 	bhi.w	402706 <_vfiprintf_r+0xd72>
  401f6a:	f818 3b01 	ldrb.w	r3, [r8], #1
  401f6e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  401f72:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  401f76:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401f7a:	2a09      	cmp	r2, #9
  401f7c:	d9f5      	bls.n	401f6a <_vfiprintf_r+0x5d6>
  401f7e:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  401f82:	9201      	str	r2, [sp, #4]
  401f84:	e56f      	b.n	401a66 <_vfiprintf_r+0xd2>
  401f86:	9a04      	ldr	r2, [sp, #16]
  401f88:	6814      	ldr	r4, [r2, #0]
  401f8a:	4613      	mov	r3, r2
  401f8c:	2c00      	cmp	r4, #0
  401f8e:	f103 0304 	add.w	r3, r3, #4
  401f92:	f6ff aded 	blt.w	401b70 <_vfiprintf_r+0x1dc>
  401f96:	9304      	str	r3, [sp, #16]
  401f98:	f898 3000 	ldrb.w	r3, [r8]
  401f9c:	e561      	b.n	401a62 <_vfiprintf_r+0xce>
  401f9e:	9406      	str	r4, [sp, #24]
  401fa0:	2900      	cmp	r1, #0
  401fa2:	d081      	beq.n	401ea8 <_vfiprintf_r+0x514>
  401fa4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  401fa8:	e77e      	b.n	401ea8 <_vfiprintf_r+0x514>
  401faa:	9a04      	ldr	r2, [sp, #16]
  401fac:	9406      	str	r4, [sp, #24]
  401fae:	6817      	ldr	r7, [r2, #0]
  401fb0:	f04f 0300 	mov.w	r3, #0
  401fb4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401fb8:	1d14      	adds	r4, r2, #4
  401fba:	9b01      	ldr	r3, [sp, #4]
  401fbc:	2f00      	cmp	r7, #0
  401fbe:	f000 8386 	beq.w	4026ce <_vfiprintf_r+0xd3a>
  401fc2:	2b00      	cmp	r3, #0
  401fc4:	f2c0 835f 	blt.w	402686 <_vfiprintf_r+0xcf2>
  401fc8:	461a      	mov	r2, r3
  401fca:	2100      	movs	r1, #0
  401fcc:	4638      	mov	r0, r7
  401fce:	f001 fc5f 	bl	403890 <memchr>
  401fd2:	2800      	cmp	r0, #0
  401fd4:	f000 838f 	beq.w	4026f6 <_vfiprintf_r+0xd62>
  401fd8:	1bc3      	subs	r3, r0, r7
  401fda:	9303      	str	r3, [sp, #12]
  401fdc:	2300      	movs	r3, #0
  401fde:	9404      	str	r4, [sp, #16]
  401fe0:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  401fe4:	9301      	str	r3, [sp, #4]
  401fe6:	e5f5      	b.n	401bd4 <_vfiprintf_r+0x240>
  401fe8:	9406      	str	r4, [sp, #24]
  401fea:	2900      	cmp	r1, #0
  401fec:	f040 83b9 	bne.w	402762 <_vfiprintf_r+0xdce>
  401ff0:	f016 0920 	ands.w	r9, r6, #32
  401ff4:	d135      	bne.n	402062 <_vfiprintf_r+0x6ce>
  401ff6:	f016 0310 	ands.w	r3, r6, #16
  401ffa:	d103      	bne.n	402004 <_vfiprintf_r+0x670>
  401ffc:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  402000:	f040 832a 	bne.w	402658 <_vfiprintf_r+0xcc4>
  402004:	9a04      	ldr	r2, [sp, #16]
  402006:	4613      	mov	r3, r2
  402008:	6814      	ldr	r4, [r2, #0]
  40200a:	9a01      	ldr	r2, [sp, #4]
  40200c:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402010:	2a00      	cmp	r2, #0
  402012:	f103 0304 	add.w	r3, r3, #4
  402016:	f04f 0500 	mov.w	r5, #0
  40201a:	f2c0 8332 	blt.w	402682 <_vfiprintf_r+0xcee>
  40201e:	ea54 0205 	orrs.w	r2, r4, r5
  402022:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402026:	9304      	str	r3, [sp, #16]
  402028:	f47f af13 	bne.w	401e52 <_vfiprintf_r+0x4be>
  40202c:	9b01      	ldr	r3, [sp, #4]
  40202e:	2b00      	cmp	r3, #0
  402030:	f43f adcc 	beq.w	401bcc <_vfiprintf_r+0x238>
  402034:	2400      	movs	r4, #0
  402036:	af2a      	add	r7, sp, #168	; 0xa8
  402038:	3430      	adds	r4, #48	; 0x30
  40203a:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40203e:	ebc7 030b 	rsb	r3, r7, fp
  402042:	9303      	str	r3, [sp, #12]
  402044:	e5c6      	b.n	401bd4 <_vfiprintf_r+0x240>
  402046:	f046 0620 	orr.w	r6, r6, #32
  40204a:	f898 3000 	ldrb.w	r3, [r8]
  40204e:	e508      	b.n	401a62 <_vfiprintf_r+0xce>
  402050:	9406      	str	r4, [sp, #24]
  402052:	2900      	cmp	r1, #0
  402054:	f040 836e 	bne.w	402734 <_vfiprintf_r+0xda0>
  402058:	f046 0610 	orr.w	r6, r6, #16
  40205c:	f016 0920 	ands.w	r9, r6, #32
  402060:	d0c9      	beq.n	401ff6 <_vfiprintf_r+0x662>
  402062:	9b04      	ldr	r3, [sp, #16]
  402064:	3307      	adds	r3, #7
  402066:	f023 0307 	bic.w	r3, r3, #7
  40206a:	f04f 0200 	mov.w	r2, #0
  40206e:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402072:	e9d3 4500 	ldrd	r4, r5, [r3]
  402076:	f103 0208 	add.w	r2, r3, #8
  40207a:	9b01      	ldr	r3, [sp, #4]
  40207c:	9204      	str	r2, [sp, #16]
  40207e:	2b00      	cmp	r3, #0
  402080:	f2c0 81f9 	blt.w	402476 <_vfiprintf_r+0xae2>
  402084:	ea54 0305 	orrs.w	r3, r4, r5
  402088:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40208c:	f04f 0900 	mov.w	r9, #0
  402090:	f47f aedf 	bne.w	401e52 <_vfiprintf_r+0x4be>
  402094:	e7ca      	b.n	40202c <_vfiprintf_r+0x698>
  402096:	9406      	str	r4, [sp, #24]
  402098:	2900      	cmp	r1, #0
  40209a:	f040 8351 	bne.w	402740 <_vfiprintf_r+0xdac>
  40209e:	06b2      	lsls	r2, r6, #26
  4020a0:	48ae      	ldr	r0, [pc, #696]	; (40235c <_vfiprintf_r+0x9c8>)
  4020a2:	d541      	bpl.n	402128 <_vfiprintf_r+0x794>
  4020a4:	9a04      	ldr	r2, [sp, #16]
  4020a6:	3207      	adds	r2, #7
  4020a8:	f022 0207 	bic.w	r2, r2, #7
  4020ac:	e9d2 4500 	ldrd	r4, r5, [r2]
  4020b0:	f102 0108 	add.w	r1, r2, #8
  4020b4:	9104      	str	r1, [sp, #16]
  4020b6:	f016 0901 	ands.w	r9, r6, #1
  4020ba:	f000 8177 	beq.w	4023ac <_vfiprintf_r+0xa18>
  4020be:	ea54 0205 	orrs.w	r2, r4, r5
  4020c2:	f040 8226 	bne.w	402512 <_vfiprintf_r+0xb7e>
  4020c6:	f04f 0300 	mov.w	r3, #0
  4020ca:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4020ce:	9b01      	ldr	r3, [sp, #4]
  4020d0:	2b00      	cmp	r3, #0
  4020d2:	f2c0 8196 	blt.w	402402 <_vfiprintf_r+0xa6e>
  4020d6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4020da:	e572      	b.n	401bc2 <_vfiprintf_r+0x22e>
  4020dc:	9a04      	ldr	r2, [sp, #16]
  4020de:	9406      	str	r4, [sp, #24]
  4020e0:	6813      	ldr	r3, [r2, #0]
  4020e2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  4020e6:	4613      	mov	r3, r2
  4020e8:	f04f 0100 	mov.w	r1, #0
  4020ec:	2501      	movs	r5, #1
  4020ee:	3304      	adds	r3, #4
  4020f0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4020f4:	9304      	str	r3, [sp, #16]
  4020f6:	9503      	str	r5, [sp, #12]
  4020f8:	af10      	add	r7, sp, #64	; 0x40
  4020fa:	2300      	movs	r3, #0
  4020fc:	9301      	str	r3, [sp, #4]
  4020fe:	e573      	b.n	401be8 <_vfiprintf_r+0x254>
  402100:	f898 3000 	ldrb.w	r3, [r8]
  402104:	2800      	cmp	r0, #0
  402106:	f47f acac 	bne.w	401a62 <_vfiprintf_r+0xce>
  40210a:	2101      	movs	r1, #1
  40210c:	2020      	movs	r0, #32
  40210e:	e4a8      	b.n	401a62 <_vfiprintf_r+0xce>
  402110:	f046 0601 	orr.w	r6, r6, #1
  402114:	f898 3000 	ldrb.w	r3, [r8]
  402118:	e4a3      	b.n	401a62 <_vfiprintf_r+0xce>
  40211a:	9406      	str	r4, [sp, #24]
  40211c:	2900      	cmp	r1, #0
  40211e:	f040 830c 	bne.w	40273a <_vfiprintf_r+0xda6>
  402122:	06b2      	lsls	r2, r6, #26
  402124:	488e      	ldr	r0, [pc, #568]	; (402360 <_vfiprintf_r+0x9cc>)
  402126:	d4bd      	bmi.n	4020a4 <_vfiprintf_r+0x710>
  402128:	9904      	ldr	r1, [sp, #16]
  40212a:	06f7      	lsls	r7, r6, #27
  40212c:	460a      	mov	r2, r1
  40212e:	f100 819d 	bmi.w	40246c <_vfiprintf_r+0xad8>
  402132:	0675      	lsls	r5, r6, #25
  402134:	f140 819a 	bpl.w	40246c <_vfiprintf_r+0xad8>
  402138:	3204      	adds	r2, #4
  40213a:	880c      	ldrh	r4, [r1, #0]
  40213c:	9204      	str	r2, [sp, #16]
  40213e:	2500      	movs	r5, #0
  402140:	e7b9      	b.n	4020b6 <_vfiprintf_r+0x722>
  402142:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  402146:	f898 3000 	ldrb.w	r3, [r8]
  40214a:	e48a      	b.n	401a62 <_vfiprintf_r+0xce>
  40214c:	f898 3000 	ldrb.w	r3, [r8]
  402150:	2b6c      	cmp	r3, #108	; 0x6c
  402152:	bf03      	ittte	eq
  402154:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  402158:	f046 0620 	orreq.w	r6, r6, #32
  40215c:	f108 0801 	addeq.w	r8, r8, #1
  402160:	f046 0610 	orrne.w	r6, r6, #16
  402164:	e47d      	b.n	401a62 <_vfiprintf_r+0xce>
  402166:	2900      	cmp	r1, #0
  402168:	f040 8309 	bne.w	40277e <_vfiprintf_r+0xdea>
  40216c:	06b4      	lsls	r4, r6, #26
  40216e:	f140 821c 	bpl.w	4025aa <_vfiprintf_r+0xc16>
  402172:	9a04      	ldr	r2, [sp, #16]
  402174:	9902      	ldr	r1, [sp, #8]
  402176:	6813      	ldr	r3, [r2, #0]
  402178:	17cd      	asrs	r5, r1, #31
  40217a:	4608      	mov	r0, r1
  40217c:	3204      	adds	r2, #4
  40217e:	4629      	mov	r1, r5
  402180:	9204      	str	r2, [sp, #16]
  402182:	e9c3 0100 	strd	r0, r1, [r3]
  402186:	e436      	b.n	4019f6 <_vfiprintf_r+0x62>
  402188:	9406      	str	r4, [sp, #24]
  40218a:	2900      	cmp	r1, #0
  40218c:	f43f ae43 	beq.w	401e16 <_vfiprintf_r+0x482>
  402190:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402194:	e63f      	b.n	401e16 <_vfiprintf_r+0x482>
  402196:	9406      	str	r4, [sp, #24]
  402198:	2900      	cmp	r1, #0
  40219a:	f040 82ed 	bne.w	402778 <_vfiprintf_r+0xde4>
  40219e:	2b00      	cmp	r3, #0
  4021a0:	f000 808f 	beq.w	4022c2 <_vfiprintf_r+0x92e>
  4021a4:	2501      	movs	r5, #1
  4021a6:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  4021aa:	f04f 0300 	mov.w	r3, #0
  4021ae:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4021b2:	9503      	str	r5, [sp, #12]
  4021b4:	af10      	add	r7, sp, #64	; 0x40
  4021b6:	e7a0      	b.n	4020fa <_vfiprintf_r+0x766>
  4021b8:	9304      	str	r3, [sp, #16]
  4021ba:	f04f 0900 	mov.w	r9, #0
  4021be:	e696      	b.n	401eee <_vfiprintf_r+0x55a>
  4021c0:	aa0d      	add	r2, sp, #52	; 0x34
  4021c2:	9900      	ldr	r1, [sp, #0]
  4021c4:	9309      	str	r3, [sp, #36]	; 0x24
  4021c6:	4648      	mov	r0, r9
  4021c8:	f7ff fba8 	bl	40191c <__sprint_r.part.0>
  4021cc:	2800      	cmp	r0, #0
  4021ce:	d17f      	bne.n	4022d0 <_vfiprintf_r+0x93c>
  4021d0:	980e      	ldr	r0, [sp, #56]	; 0x38
  4021d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4021d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4021d6:	f100 0e01 	add.w	lr, r0, #1
  4021da:	46dc      	mov	ip, fp
  4021dc:	e529      	b.n	401c32 <_vfiprintf_r+0x29e>
  4021de:	980e      	ldr	r0, [sp, #56]	; 0x38
  4021e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4021e2:	f100 0e01 	add.w	lr, r0, #1
  4021e6:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4021ea:	2b00      	cmp	r3, #0
  4021ec:	f43f ad50 	beq.w	401c90 <_vfiprintf_r+0x2fc>
  4021f0:	3201      	adds	r2, #1
  4021f2:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  4021f6:	2301      	movs	r3, #1
  4021f8:	f1be 0f07 	cmp.w	lr, #7
  4021fc:	920f      	str	r2, [sp, #60]	; 0x3c
  4021fe:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402202:	e88a 000a 	stmia.w	sl, {r1, r3}
  402206:	f340 80bf 	ble.w	402388 <_vfiprintf_r+0x9f4>
  40220a:	2a00      	cmp	r2, #0
  40220c:	f040 814e 	bne.w	4024ac <_vfiprintf_r+0xb18>
  402210:	9907      	ldr	r1, [sp, #28]
  402212:	2900      	cmp	r1, #0
  402214:	f040 80be 	bne.w	402394 <_vfiprintf_r+0xa00>
  402218:	469e      	mov	lr, r3
  40221a:	4610      	mov	r0, r2
  40221c:	46da      	mov	sl, fp
  40221e:	9b08      	ldr	r3, [sp, #32]
  402220:	2b80      	cmp	r3, #128	; 0x80
  402222:	f43f ad50 	beq.w	401cc6 <_vfiprintf_r+0x332>
  402226:	9b01      	ldr	r3, [sp, #4]
  402228:	9903      	ldr	r1, [sp, #12]
  40222a:	1a5c      	subs	r4, r3, r1
  40222c:	2c00      	cmp	r4, #0
  40222e:	f77f ad93 	ble.w	401d58 <_vfiprintf_r+0x3c4>
  402232:	2c10      	cmp	r4, #16
  402234:	f8df 912c 	ldr.w	r9, [pc, #300]	; 402364 <_vfiprintf_r+0x9d0>
  402238:	dd25      	ble.n	402286 <_vfiprintf_r+0x8f2>
  40223a:	46d4      	mov	ip, sl
  40223c:	2310      	movs	r3, #16
  40223e:	46c2      	mov	sl, r8
  402240:	46a8      	mov	r8, r5
  402242:	464d      	mov	r5, r9
  402244:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402248:	e007      	b.n	40225a <_vfiprintf_r+0x8c6>
  40224a:	f100 0e02 	add.w	lr, r0, #2
  40224e:	f10c 0c08 	add.w	ip, ip, #8
  402252:	4608      	mov	r0, r1
  402254:	3c10      	subs	r4, #16
  402256:	2c10      	cmp	r4, #16
  402258:	dd11      	ble.n	40227e <_vfiprintf_r+0x8ea>
  40225a:	1c41      	adds	r1, r0, #1
  40225c:	3210      	adds	r2, #16
  40225e:	2907      	cmp	r1, #7
  402260:	920f      	str	r2, [sp, #60]	; 0x3c
  402262:	f8cc 5000 	str.w	r5, [ip]
  402266:	f8cc 3004 	str.w	r3, [ip, #4]
  40226a:	910e      	str	r1, [sp, #56]	; 0x38
  40226c:	dded      	ble.n	40224a <_vfiprintf_r+0x8b6>
  40226e:	b9d2      	cbnz	r2, 4022a6 <_vfiprintf_r+0x912>
  402270:	3c10      	subs	r4, #16
  402272:	2c10      	cmp	r4, #16
  402274:	f04f 0e01 	mov.w	lr, #1
  402278:	4610      	mov	r0, r2
  40227a:	46dc      	mov	ip, fp
  40227c:	dced      	bgt.n	40225a <_vfiprintf_r+0x8c6>
  40227e:	46a9      	mov	r9, r5
  402280:	4645      	mov	r5, r8
  402282:	46d0      	mov	r8, sl
  402284:	46e2      	mov	sl, ip
  402286:	4422      	add	r2, r4
  402288:	f1be 0f07 	cmp.w	lr, #7
  40228c:	920f      	str	r2, [sp, #60]	; 0x3c
  40228e:	f8ca 9000 	str.w	r9, [sl]
  402292:	f8ca 4004 	str.w	r4, [sl, #4]
  402296:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40229a:	dc2e      	bgt.n	4022fa <_vfiprintf_r+0x966>
  40229c:	f10a 0a08 	add.w	sl, sl, #8
  4022a0:	f10e 0e01 	add.w	lr, lr, #1
  4022a4:	e558      	b.n	401d58 <_vfiprintf_r+0x3c4>
  4022a6:	aa0d      	add	r2, sp, #52	; 0x34
  4022a8:	9900      	ldr	r1, [sp, #0]
  4022aa:	9301      	str	r3, [sp, #4]
  4022ac:	4648      	mov	r0, r9
  4022ae:	f7ff fb35 	bl	40191c <__sprint_r.part.0>
  4022b2:	b968      	cbnz	r0, 4022d0 <_vfiprintf_r+0x93c>
  4022b4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4022b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4022b8:	9b01      	ldr	r3, [sp, #4]
  4022ba:	f100 0e01 	add.w	lr, r0, #1
  4022be:	46dc      	mov	ip, fp
  4022c0:	e7c8      	b.n	402254 <_vfiprintf_r+0x8c0>
  4022c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4022c4:	b123      	cbz	r3, 4022d0 <_vfiprintf_r+0x93c>
  4022c6:	9805      	ldr	r0, [sp, #20]
  4022c8:	9900      	ldr	r1, [sp, #0]
  4022ca:	aa0d      	add	r2, sp, #52	; 0x34
  4022cc:	f7ff fb26 	bl	40191c <__sprint_r.part.0>
  4022d0:	9b00      	ldr	r3, [sp, #0]
  4022d2:	899b      	ldrh	r3, [r3, #12]
  4022d4:	065a      	lsls	r2, r3, #25
  4022d6:	f100 818b 	bmi.w	4025f0 <_vfiprintf_r+0xc5c>
  4022da:	9802      	ldr	r0, [sp, #8]
  4022dc:	b02b      	add	sp, #172	; 0xac
  4022de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4022e2:	aa0d      	add	r2, sp, #52	; 0x34
  4022e4:	9900      	ldr	r1, [sp, #0]
  4022e6:	4648      	mov	r0, r9
  4022e8:	f7ff fb18 	bl	40191c <__sprint_r.part.0>
  4022ec:	2800      	cmp	r0, #0
  4022ee:	d1ef      	bne.n	4022d0 <_vfiprintf_r+0x93c>
  4022f0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4022f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4022f4:	1c48      	adds	r0, r1, #1
  4022f6:	46da      	mov	sl, fp
  4022f8:	e555      	b.n	401da6 <_vfiprintf_r+0x412>
  4022fa:	2a00      	cmp	r2, #0
  4022fc:	f040 80fb 	bne.w	4024f6 <_vfiprintf_r+0xb62>
  402300:	9a03      	ldr	r2, [sp, #12]
  402302:	921b      	str	r2, [sp, #108]	; 0x6c
  402304:	2301      	movs	r3, #1
  402306:	920f      	str	r2, [sp, #60]	; 0x3c
  402308:	971a      	str	r7, [sp, #104]	; 0x68
  40230a:	930e      	str	r3, [sp, #56]	; 0x38
  40230c:	46da      	mov	sl, fp
  40230e:	f10a 0a08 	add.w	sl, sl, #8
  402312:	0771      	lsls	r1, r6, #29
  402314:	d504      	bpl.n	402320 <_vfiprintf_r+0x98c>
  402316:	9b06      	ldr	r3, [sp, #24]
  402318:	1b5c      	subs	r4, r3, r5
  40231a:	2c00      	cmp	r4, #0
  40231c:	f73f ad34 	bgt.w	401d88 <_vfiprintf_r+0x3f4>
  402320:	9b02      	ldr	r3, [sp, #8]
  402322:	9906      	ldr	r1, [sp, #24]
  402324:	42a9      	cmp	r1, r5
  402326:	bfac      	ite	ge
  402328:	185b      	addge	r3, r3, r1
  40232a:	195b      	addlt	r3, r3, r5
  40232c:	9302      	str	r3, [sp, #8]
  40232e:	2a00      	cmp	r2, #0
  402330:	f040 80b3 	bne.w	40249a <_vfiprintf_r+0xb06>
  402334:	2300      	movs	r3, #0
  402336:	930e      	str	r3, [sp, #56]	; 0x38
  402338:	46da      	mov	sl, fp
  40233a:	f7ff bb5c 	b.w	4019f6 <_vfiprintf_r+0x62>
  40233e:	aa0d      	add	r2, sp, #52	; 0x34
  402340:	9900      	ldr	r1, [sp, #0]
  402342:	9307      	str	r3, [sp, #28]
  402344:	4648      	mov	r0, r9
  402346:	f7ff fae9 	bl	40191c <__sprint_r.part.0>
  40234a:	2800      	cmp	r0, #0
  40234c:	d1c0      	bne.n	4022d0 <_vfiprintf_r+0x93c>
  40234e:	980e      	ldr	r0, [sp, #56]	; 0x38
  402350:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402352:	9b07      	ldr	r3, [sp, #28]
  402354:	f100 0c01 	add.w	ip, r0, #1
  402358:	46de      	mov	lr, fp
  40235a:	e4cb      	b.n	401cf4 <_vfiprintf_r+0x360>
  40235c:	004046b0 	.word	0x004046b0
  402360:	004046c4 	.word	0x004046c4
  402364:	004046a0 	.word	0x004046a0
  402368:	2a00      	cmp	r2, #0
  40236a:	f040 8133 	bne.w	4025d4 <_vfiprintf_r+0xc40>
  40236e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  402372:	2b00      	cmp	r3, #0
  402374:	f000 80f5 	beq.w	402562 <_vfiprintf_r+0xbce>
  402378:	2301      	movs	r3, #1
  40237a:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40237e:	461a      	mov	r2, r3
  402380:	931b      	str	r3, [sp, #108]	; 0x6c
  402382:	469e      	mov	lr, r3
  402384:	911a      	str	r1, [sp, #104]	; 0x68
  402386:	46da      	mov	sl, fp
  402388:	4670      	mov	r0, lr
  40238a:	f10a 0a08 	add.w	sl, sl, #8
  40238e:	f10e 0e01 	add.w	lr, lr, #1
  402392:	e47d      	b.n	401c90 <_vfiprintf_r+0x2fc>
  402394:	a90c      	add	r1, sp, #48	; 0x30
  402396:	2202      	movs	r2, #2
  402398:	469e      	mov	lr, r3
  40239a:	911a      	str	r1, [sp, #104]	; 0x68
  40239c:	921b      	str	r2, [sp, #108]	; 0x6c
  40239e:	46da      	mov	sl, fp
  4023a0:	4670      	mov	r0, lr
  4023a2:	f10a 0a08 	add.w	sl, sl, #8
  4023a6:	f10e 0e01 	add.w	lr, lr, #1
  4023aa:	e738      	b.n	40221e <_vfiprintf_r+0x88a>
  4023ac:	9b01      	ldr	r3, [sp, #4]
  4023ae:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4023b2:	2b00      	cmp	r3, #0
  4023b4:	f2c0 812a 	blt.w	40260c <_vfiprintf_r+0xc78>
  4023b8:	ea54 0305 	orrs.w	r3, r4, r5
  4023bc:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4023c0:	f43f abff 	beq.w	401bc2 <_vfiprintf_r+0x22e>
  4023c4:	465f      	mov	r7, fp
  4023c6:	0923      	lsrs	r3, r4, #4
  4023c8:	f004 010f 	and.w	r1, r4, #15
  4023cc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4023d0:	092a      	lsrs	r2, r5, #4
  4023d2:	461c      	mov	r4, r3
  4023d4:	4615      	mov	r5, r2
  4023d6:	5c43      	ldrb	r3, [r0, r1]
  4023d8:	f807 3d01 	strb.w	r3, [r7, #-1]!
  4023dc:	ea54 0305 	orrs.w	r3, r4, r5
  4023e0:	d1f1      	bne.n	4023c6 <_vfiprintf_r+0xa32>
  4023e2:	ebc7 030b 	rsb	r3, r7, fp
  4023e6:	9303      	str	r3, [sp, #12]
  4023e8:	f7ff bbf4 	b.w	401bd4 <_vfiprintf_r+0x240>
  4023ec:	aa0d      	add	r2, sp, #52	; 0x34
  4023ee:	9900      	ldr	r1, [sp, #0]
  4023f0:	9805      	ldr	r0, [sp, #20]
  4023f2:	f7ff fa93 	bl	40191c <__sprint_r.part.0>
  4023f6:	2800      	cmp	r0, #0
  4023f8:	f47f af6a 	bne.w	4022d0 <_vfiprintf_r+0x93c>
  4023fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023fe:	46da      	mov	sl, fp
  402400:	e787      	b.n	402312 <_vfiprintf_r+0x97e>
  402402:	f04f 0900 	mov.w	r9, #0
  402406:	2400      	movs	r4, #0
  402408:	2500      	movs	r5, #0
  40240a:	e7db      	b.n	4023c4 <_vfiprintf_r+0xa30>
  40240c:	f016 0210 	ands.w	r2, r6, #16
  402410:	f000 80b2 	beq.w	402578 <_vfiprintf_r+0xbe4>
  402414:	9904      	ldr	r1, [sp, #16]
  402416:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40241a:	460a      	mov	r2, r1
  40241c:	680c      	ldr	r4, [r1, #0]
  40241e:	9901      	ldr	r1, [sp, #4]
  402420:	2900      	cmp	r1, #0
  402422:	f102 0204 	add.w	r2, r2, #4
  402426:	f04f 0500 	mov.w	r5, #0
  40242a:	f2c0 8159 	blt.w	4026e0 <_vfiprintf_r+0xd4c>
  40242e:	ea54 0105 	orrs.w	r1, r4, r5
  402432:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402436:	9204      	str	r2, [sp, #16]
  402438:	f43f ad51 	beq.w	401ede <_vfiprintf_r+0x54a>
  40243c:	4699      	mov	r9, r3
  40243e:	e556      	b.n	401eee <_vfiprintf_r+0x55a>
  402440:	06f7      	lsls	r7, r6, #27
  402442:	d40a      	bmi.n	40245a <_vfiprintf_r+0xac6>
  402444:	0675      	lsls	r5, r6, #25
  402446:	d508      	bpl.n	40245a <_vfiprintf_r+0xac6>
  402448:	9904      	ldr	r1, [sp, #16]
  40244a:	f9b1 4000 	ldrsh.w	r4, [r1]
  40244e:	3104      	adds	r1, #4
  402450:	17e5      	asrs	r5, r4, #31
  402452:	4622      	mov	r2, r4
  402454:	462b      	mov	r3, r5
  402456:	9104      	str	r1, [sp, #16]
  402458:	e4ea      	b.n	401e30 <_vfiprintf_r+0x49c>
  40245a:	9a04      	ldr	r2, [sp, #16]
  40245c:	6814      	ldr	r4, [r2, #0]
  40245e:	4613      	mov	r3, r2
  402460:	3304      	adds	r3, #4
  402462:	17e5      	asrs	r5, r4, #31
  402464:	9304      	str	r3, [sp, #16]
  402466:	4622      	mov	r2, r4
  402468:	462b      	mov	r3, r5
  40246a:	e4e1      	b.n	401e30 <_vfiprintf_r+0x49c>
  40246c:	6814      	ldr	r4, [r2, #0]
  40246e:	3204      	adds	r2, #4
  402470:	9204      	str	r2, [sp, #16]
  402472:	2500      	movs	r5, #0
  402474:	e61f      	b.n	4020b6 <_vfiprintf_r+0x722>
  402476:	f04f 0900 	mov.w	r9, #0
  40247a:	ea54 0305 	orrs.w	r3, r4, r5
  40247e:	f47f ace8 	bne.w	401e52 <_vfiprintf_r+0x4be>
  402482:	e5d8      	b.n	402036 <_vfiprintf_r+0x6a2>
  402484:	aa0d      	add	r2, sp, #52	; 0x34
  402486:	9900      	ldr	r1, [sp, #0]
  402488:	9805      	ldr	r0, [sp, #20]
  40248a:	f7ff fa47 	bl	40191c <__sprint_r.part.0>
  40248e:	2800      	cmp	r0, #0
  402490:	f47f af1e 	bne.w	4022d0 <_vfiprintf_r+0x93c>
  402494:	46da      	mov	sl, fp
  402496:	f7ff bb48 	b.w	401b2a <_vfiprintf_r+0x196>
  40249a:	aa0d      	add	r2, sp, #52	; 0x34
  40249c:	9900      	ldr	r1, [sp, #0]
  40249e:	9805      	ldr	r0, [sp, #20]
  4024a0:	f7ff fa3c 	bl	40191c <__sprint_r.part.0>
  4024a4:	2800      	cmp	r0, #0
  4024a6:	f43f af45 	beq.w	402334 <_vfiprintf_r+0x9a0>
  4024aa:	e711      	b.n	4022d0 <_vfiprintf_r+0x93c>
  4024ac:	aa0d      	add	r2, sp, #52	; 0x34
  4024ae:	9900      	ldr	r1, [sp, #0]
  4024b0:	9805      	ldr	r0, [sp, #20]
  4024b2:	f7ff fa33 	bl	40191c <__sprint_r.part.0>
  4024b6:	2800      	cmp	r0, #0
  4024b8:	f47f af0a 	bne.w	4022d0 <_vfiprintf_r+0x93c>
  4024bc:	980e      	ldr	r0, [sp, #56]	; 0x38
  4024be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4024c0:	f100 0e01 	add.w	lr, r0, #1
  4024c4:	46da      	mov	sl, fp
  4024c6:	f7ff bbe3 	b.w	401c90 <_vfiprintf_r+0x2fc>
  4024ca:	aa0d      	add	r2, sp, #52	; 0x34
  4024cc:	9900      	ldr	r1, [sp, #0]
  4024ce:	9805      	ldr	r0, [sp, #20]
  4024d0:	f7ff fa24 	bl	40191c <__sprint_r.part.0>
  4024d4:	2800      	cmp	r0, #0
  4024d6:	f47f aefb 	bne.w	4022d0 <_vfiprintf_r+0x93c>
  4024da:	980e      	ldr	r0, [sp, #56]	; 0x38
  4024dc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4024de:	f100 0e01 	add.w	lr, r0, #1
  4024e2:	46da      	mov	sl, fp
  4024e4:	e69b      	b.n	40221e <_vfiprintf_r+0x88a>
  4024e6:	2a00      	cmp	r2, #0
  4024e8:	f040 80d8 	bne.w	40269c <_vfiprintf_r+0xd08>
  4024ec:	f04f 0e01 	mov.w	lr, #1
  4024f0:	4610      	mov	r0, r2
  4024f2:	46da      	mov	sl, fp
  4024f4:	e697      	b.n	402226 <_vfiprintf_r+0x892>
  4024f6:	aa0d      	add	r2, sp, #52	; 0x34
  4024f8:	9900      	ldr	r1, [sp, #0]
  4024fa:	9805      	ldr	r0, [sp, #20]
  4024fc:	f7ff fa0e 	bl	40191c <__sprint_r.part.0>
  402500:	2800      	cmp	r0, #0
  402502:	f47f aee5 	bne.w	4022d0 <_vfiprintf_r+0x93c>
  402506:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402508:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40250a:	f103 0e01 	add.w	lr, r3, #1
  40250e:	46da      	mov	sl, fp
  402510:	e422      	b.n	401d58 <_vfiprintf_r+0x3c4>
  402512:	2230      	movs	r2, #48	; 0x30
  402514:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  402518:	9a01      	ldr	r2, [sp, #4]
  40251a:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  40251e:	2a00      	cmp	r2, #0
  402520:	f04f 0300 	mov.w	r3, #0
  402524:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402528:	f046 0302 	orr.w	r3, r6, #2
  40252c:	f2c0 80cb 	blt.w	4026c6 <_vfiprintf_r+0xd32>
  402530:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402534:	f046 0602 	orr.w	r6, r6, #2
  402538:	f04f 0900 	mov.w	r9, #0
  40253c:	e742      	b.n	4023c4 <_vfiprintf_r+0xa30>
  40253e:	f04f 0900 	mov.w	r9, #0
  402542:	4890      	ldr	r0, [pc, #576]	; (402784 <_vfiprintf_r+0xdf0>)
  402544:	e73e      	b.n	4023c4 <_vfiprintf_r+0xa30>
  402546:	9b01      	ldr	r3, [sp, #4]
  402548:	4264      	negs	r4, r4
  40254a:	f04f 092d 	mov.w	r9, #45	; 0x2d
  40254e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402552:	2b00      	cmp	r3, #0
  402554:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402558:	f6ff ac7b 	blt.w	401e52 <_vfiprintf_r+0x4be>
  40255c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402560:	e477      	b.n	401e52 <_vfiprintf_r+0x4be>
  402562:	9b07      	ldr	r3, [sp, #28]
  402564:	2b00      	cmp	r3, #0
  402566:	d072      	beq.n	40264e <_vfiprintf_r+0xcba>
  402568:	ab0c      	add	r3, sp, #48	; 0x30
  40256a:	2202      	movs	r2, #2
  40256c:	931a      	str	r3, [sp, #104]	; 0x68
  40256e:	921b      	str	r2, [sp, #108]	; 0x6c
  402570:	f04f 0e01 	mov.w	lr, #1
  402574:	46da      	mov	sl, fp
  402576:	e713      	b.n	4023a0 <_vfiprintf_r+0xa0c>
  402578:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  40257c:	d048      	beq.n	402610 <_vfiprintf_r+0xc7c>
  40257e:	9904      	ldr	r1, [sp, #16]
  402580:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402584:	460b      	mov	r3, r1
  402586:	880c      	ldrh	r4, [r1, #0]
  402588:	9901      	ldr	r1, [sp, #4]
  40258a:	2900      	cmp	r1, #0
  40258c:	f103 0304 	add.w	r3, r3, #4
  402590:	f04f 0500 	mov.w	r5, #0
  402594:	f6ff ae10 	blt.w	4021b8 <_vfiprintf_r+0x824>
  402598:	ea54 0105 	orrs.w	r1, r4, r5
  40259c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4025a0:	9304      	str	r3, [sp, #16]
  4025a2:	f43f ac9c 	beq.w	401ede <_vfiprintf_r+0x54a>
  4025a6:	4691      	mov	r9, r2
  4025a8:	e4a1      	b.n	401eee <_vfiprintf_r+0x55a>
  4025aa:	06f0      	lsls	r0, r6, #27
  4025ac:	d40a      	bmi.n	4025c4 <_vfiprintf_r+0xc30>
  4025ae:	0671      	lsls	r1, r6, #25
  4025b0:	d508      	bpl.n	4025c4 <_vfiprintf_r+0xc30>
  4025b2:	9a04      	ldr	r2, [sp, #16]
  4025b4:	6813      	ldr	r3, [r2, #0]
  4025b6:	3204      	adds	r2, #4
  4025b8:	9204      	str	r2, [sp, #16]
  4025ba:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  4025be:	801a      	strh	r2, [r3, #0]
  4025c0:	f7ff ba19 	b.w	4019f6 <_vfiprintf_r+0x62>
  4025c4:	9a04      	ldr	r2, [sp, #16]
  4025c6:	6813      	ldr	r3, [r2, #0]
  4025c8:	3204      	adds	r2, #4
  4025ca:	9204      	str	r2, [sp, #16]
  4025cc:	9a02      	ldr	r2, [sp, #8]
  4025ce:	601a      	str	r2, [r3, #0]
  4025d0:	f7ff ba11 	b.w	4019f6 <_vfiprintf_r+0x62>
  4025d4:	aa0d      	add	r2, sp, #52	; 0x34
  4025d6:	9900      	ldr	r1, [sp, #0]
  4025d8:	9805      	ldr	r0, [sp, #20]
  4025da:	f7ff f99f 	bl	40191c <__sprint_r.part.0>
  4025de:	2800      	cmp	r0, #0
  4025e0:	f47f ae76 	bne.w	4022d0 <_vfiprintf_r+0x93c>
  4025e4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4025e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4025e8:	f100 0e01 	add.w	lr, r0, #1
  4025ec:	46da      	mov	sl, fp
  4025ee:	e5fa      	b.n	4021e6 <_vfiprintf_r+0x852>
  4025f0:	f04f 30ff 	mov.w	r0, #4294967295
  4025f4:	f7ff bab6 	b.w	401b64 <_vfiprintf_r+0x1d0>
  4025f8:	4862      	ldr	r0, [pc, #392]	; (402784 <_vfiprintf_r+0xdf0>)
  4025fa:	4616      	mov	r6, r2
  4025fc:	ea54 0205 	orrs.w	r2, r4, r5
  402600:	9304      	str	r3, [sp, #16]
  402602:	f04f 0900 	mov.w	r9, #0
  402606:	f47f aedd 	bne.w	4023c4 <_vfiprintf_r+0xa30>
  40260a:	e6fc      	b.n	402406 <_vfiprintf_r+0xa72>
  40260c:	9b04      	ldr	r3, [sp, #16]
  40260e:	e7f5      	b.n	4025fc <_vfiprintf_r+0xc68>
  402610:	9a04      	ldr	r2, [sp, #16]
  402612:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402616:	4613      	mov	r3, r2
  402618:	6814      	ldr	r4, [r2, #0]
  40261a:	9a01      	ldr	r2, [sp, #4]
  40261c:	2a00      	cmp	r2, #0
  40261e:	f103 0304 	add.w	r3, r3, #4
  402622:	f04f 0500 	mov.w	r5, #0
  402626:	f6ff adc7 	blt.w	4021b8 <_vfiprintf_r+0x824>
  40262a:	ea54 0205 	orrs.w	r2, r4, r5
  40262e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402632:	9304      	str	r3, [sp, #16]
  402634:	f47f ac5b 	bne.w	401eee <_vfiprintf_r+0x55a>
  402638:	e451      	b.n	401ede <_vfiprintf_r+0x54a>
  40263a:	aa0d      	add	r2, sp, #52	; 0x34
  40263c:	9900      	ldr	r1, [sp, #0]
  40263e:	9805      	ldr	r0, [sp, #20]
  402640:	f7ff f96c 	bl	40191c <__sprint_r.part.0>
  402644:	2800      	cmp	r0, #0
  402646:	f47f ae43 	bne.w	4022d0 <_vfiprintf_r+0x93c>
  40264a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40264c:	e668      	b.n	402320 <_vfiprintf_r+0x98c>
  40264e:	4610      	mov	r0, r2
  402650:	f04f 0e01 	mov.w	lr, #1
  402654:	46da      	mov	sl, fp
  402656:	e5e6      	b.n	402226 <_vfiprintf_r+0x892>
  402658:	9904      	ldr	r1, [sp, #16]
  40265a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40265e:	460a      	mov	r2, r1
  402660:	880c      	ldrh	r4, [r1, #0]
  402662:	9901      	ldr	r1, [sp, #4]
  402664:	2900      	cmp	r1, #0
  402666:	f102 0204 	add.w	r2, r2, #4
  40266a:	f04f 0500 	mov.w	r5, #0
  40266e:	db4e      	blt.n	40270e <_vfiprintf_r+0xd7a>
  402670:	ea54 0105 	orrs.w	r1, r4, r5
  402674:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402678:	9204      	str	r2, [sp, #16]
  40267a:	4699      	mov	r9, r3
  40267c:	f47f abe9 	bne.w	401e52 <_vfiprintf_r+0x4be>
  402680:	e4d4      	b.n	40202c <_vfiprintf_r+0x698>
  402682:	9304      	str	r3, [sp, #16]
  402684:	e6f9      	b.n	40247a <_vfiprintf_r+0xae6>
  402686:	4638      	mov	r0, r7
  402688:	9404      	str	r4, [sp, #16]
  40268a:	f7ff f8d9 	bl	401840 <strlen>
  40268e:	2300      	movs	r3, #0
  402690:	9003      	str	r0, [sp, #12]
  402692:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  402696:	9301      	str	r3, [sp, #4]
  402698:	f7ff ba9c 	b.w	401bd4 <_vfiprintf_r+0x240>
  40269c:	aa0d      	add	r2, sp, #52	; 0x34
  40269e:	9900      	ldr	r1, [sp, #0]
  4026a0:	9805      	ldr	r0, [sp, #20]
  4026a2:	f7ff f93b 	bl	40191c <__sprint_r.part.0>
  4026a6:	2800      	cmp	r0, #0
  4026a8:	f47f ae12 	bne.w	4022d0 <_vfiprintf_r+0x93c>
  4026ac:	980e      	ldr	r0, [sp, #56]	; 0x38
  4026ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4026b0:	f100 0e01 	add.w	lr, r0, #1
  4026b4:	46da      	mov	sl, fp
  4026b6:	e5b6      	b.n	402226 <_vfiprintf_r+0x892>
  4026b8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4026ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4026bc:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 40278c <_vfiprintf_r+0xdf8>
  4026c0:	3001      	adds	r0, #1
  4026c2:	f7ff bad2 	b.w	401c6a <_vfiprintf_r+0x2d6>
  4026c6:	461e      	mov	r6, r3
  4026c8:	f04f 0900 	mov.w	r9, #0
  4026cc:	e67a      	b.n	4023c4 <_vfiprintf_r+0xa30>
  4026ce:	2b06      	cmp	r3, #6
  4026d0:	bf28      	it	cs
  4026d2:	2306      	movcs	r3, #6
  4026d4:	9303      	str	r3, [sp, #12]
  4026d6:	9404      	str	r4, [sp, #16]
  4026d8:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  4026dc:	4f2a      	ldr	r7, [pc, #168]	; (402788 <_vfiprintf_r+0xdf4>)
  4026de:	e50c      	b.n	4020fa <_vfiprintf_r+0x766>
  4026e0:	9204      	str	r2, [sp, #16]
  4026e2:	e56a      	b.n	4021ba <_vfiprintf_r+0x826>
  4026e4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4026e6:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40278c <_vfiprintf_r+0xdf8>
  4026ea:	3001      	adds	r0, #1
  4026ec:	f7ff bb73 	b.w	401dd6 <_vfiprintf_r+0x442>
  4026f0:	46f4      	mov	ip, lr
  4026f2:	f7ff bb1a 	b.w	401d2a <_vfiprintf_r+0x396>
  4026f6:	9b01      	ldr	r3, [sp, #4]
  4026f8:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4026fc:	9303      	str	r3, [sp, #12]
  4026fe:	9404      	str	r4, [sp, #16]
  402700:	9001      	str	r0, [sp, #4]
  402702:	f7ff ba67 	b.w	401bd4 <_vfiprintf_r+0x240>
  402706:	2200      	movs	r2, #0
  402708:	9201      	str	r2, [sp, #4]
  40270a:	f7ff b9ac 	b.w	401a66 <_vfiprintf_r+0xd2>
  40270e:	9204      	str	r2, [sp, #16]
  402710:	4699      	mov	r9, r3
  402712:	e6b2      	b.n	40247a <_vfiprintf_r+0xae6>
  402714:	9a04      	ldr	r2, [sp, #16]
  402716:	6813      	ldr	r3, [r2, #0]
  402718:	9301      	str	r3, [sp, #4]
  40271a:	3204      	adds	r2, #4
  40271c:	2b00      	cmp	r3, #0
  40271e:	9204      	str	r2, [sp, #16]
  402720:	f898 3001 	ldrb.w	r3, [r8, #1]
  402724:	46a8      	mov	r8, r5
  402726:	f6bf a99c 	bge.w	401a62 <_vfiprintf_r+0xce>
  40272a:	f04f 32ff 	mov.w	r2, #4294967295
  40272e:	9201      	str	r2, [sp, #4]
  402730:	f7ff b997 	b.w	401a62 <_vfiprintf_r+0xce>
  402734:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402738:	e48e      	b.n	402058 <_vfiprintf_r+0x6c4>
  40273a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40273e:	e4f0      	b.n	402122 <_vfiprintf_r+0x78e>
  402740:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402744:	e4ab      	b.n	40209e <_vfiprintf_r+0x70a>
  402746:	4699      	mov	r9, r3
  402748:	07f3      	lsls	r3, r6, #31
  40274a:	d505      	bpl.n	402758 <_vfiprintf_r+0xdc4>
  40274c:	af2a      	add	r7, sp, #168	; 0xa8
  40274e:	2330      	movs	r3, #48	; 0x30
  402750:	f807 3d41 	strb.w	r3, [r7, #-65]!
  402754:	f7ff bb97 	b.w	401e86 <_vfiprintf_r+0x4f2>
  402758:	9b01      	ldr	r3, [sp, #4]
  40275a:	9303      	str	r3, [sp, #12]
  40275c:	465f      	mov	r7, fp
  40275e:	f7ff ba39 	b.w	401bd4 <_vfiprintf_r+0x240>
  402762:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402766:	e443      	b.n	401ff0 <_vfiprintf_r+0x65c>
  402768:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40276c:	f7ff bb9a 	b.w	401ea4 <_vfiprintf_r+0x510>
  402770:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402774:	f7ff bb4d 	b.w	401e12 <_vfiprintf_r+0x47e>
  402778:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40277c:	e50f      	b.n	40219e <_vfiprintf_r+0x80a>
  40277e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402782:	e4f3      	b.n	40216c <_vfiprintf_r+0x7d8>
  402784:	004046c4 	.word	0x004046c4
  402788:	004046d8 	.word	0x004046d8
  40278c:	004046e0 	.word	0x004046e0

00402790 <__sbprintf>:
  402790:	b5f0      	push	{r4, r5, r6, r7, lr}
  402792:	460c      	mov	r4, r1
  402794:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  402798:	8989      	ldrh	r1, [r1, #12]
  40279a:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40279c:	89e5      	ldrh	r5, [r4, #14]
  40279e:	9619      	str	r6, [sp, #100]	; 0x64
  4027a0:	f021 0102 	bic.w	r1, r1, #2
  4027a4:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4027a6:	f8ad 500e 	strh.w	r5, [sp, #14]
  4027aa:	2500      	movs	r5, #0
  4027ac:	69e7      	ldr	r7, [r4, #28]
  4027ae:	f8ad 100c 	strh.w	r1, [sp, #12]
  4027b2:	9609      	str	r6, [sp, #36]	; 0x24
  4027b4:	9506      	str	r5, [sp, #24]
  4027b6:	ae1a      	add	r6, sp, #104	; 0x68
  4027b8:	f44f 6580 	mov.w	r5, #1024	; 0x400
  4027bc:	4669      	mov	r1, sp
  4027be:	9600      	str	r6, [sp, #0]
  4027c0:	9604      	str	r6, [sp, #16]
  4027c2:	9502      	str	r5, [sp, #8]
  4027c4:	9505      	str	r5, [sp, #20]
  4027c6:	9707      	str	r7, [sp, #28]
  4027c8:	4606      	mov	r6, r0
  4027ca:	f7ff f8e3 	bl	401994 <_vfiprintf_r>
  4027ce:	1e05      	subs	r5, r0, #0
  4027d0:	db07      	blt.n	4027e2 <__sbprintf+0x52>
  4027d2:	4630      	mov	r0, r6
  4027d4:	4669      	mov	r1, sp
  4027d6:	f000 f929 	bl	402a2c <_fflush_r>
  4027da:	2800      	cmp	r0, #0
  4027dc:	bf18      	it	ne
  4027de:	f04f 35ff 	movne.w	r5, #4294967295
  4027e2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4027e6:	065b      	lsls	r3, r3, #25
  4027e8:	d503      	bpl.n	4027f2 <__sbprintf+0x62>
  4027ea:	89a3      	ldrh	r3, [r4, #12]
  4027ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4027f0:	81a3      	strh	r3, [r4, #12]
  4027f2:	4628      	mov	r0, r5
  4027f4:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  4027f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4027fa:	bf00      	nop

004027fc <__swsetup_r>:
  4027fc:	b538      	push	{r3, r4, r5, lr}
  4027fe:	4b30      	ldr	r3, [pc, #192]	; (4028c0 <__swsetup_r+0xc4>)
  402800:	681b      	ldr	r3, [r3, #0]
  402802:	4605      	mov	r5, r0
  402804:	460c      	mov	r4, r1
  402806:	b113      	cbz	r3, 40280e <__swsetup_r+0x12>
  402808:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40280a:	2a00      	cmp	r2, #0
  40280c:	d038      	beq.n	402880 <__swsetup_r+0x84>
  40280e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402812:	b293      	uxth	r3, r2
  402814:	0718      	lsls	r0, r3, #28
  402816:	d50c      	bpl.n	402832 <__swsetup_r+0x36>
  402818:	6920      	ldr	r0, [r4, #16]
  40281a:	b1a8      	cbz	r0, 402848 <__swsetup_r+0x4c>
  40281c:	f013 0201 	ands.w	r2, r3, #1
  402820:	d01e      	beq.n	402860 <__swsetup_r+0x64>
  402822:	6963      	ldr	r3, [r4, #20]
  402824:	2200      	movs	r2, #0
  402826:	425b      	negs	r3, r3
  402828:	61a3      	str	r3, [r4, #24]
  40282a:	60a2      	str	r2, [r4, #8]
  40282c:	b1f0      	cbz	r0, 40286c <__swsetup_r+0x70>
  40282e:	2000      	movs	r0, #0
  402830:	bd38      	pop	{r3, r4, r5, pc}
  402832:	06d9      	lsls	r1, r3, #27
  402834:	d53c      	bpl.n	4028b0 <__swsetup_r+0xb4>
  402836:	0758      	lsls	r0, r3, #29
  402838:	d426      	bmi.n	402888 <__swsetup_r+0x8c>
  40283a:	6920      	ldr	r0, [r4, #16]
  40283c:	f042 0308 	orr.w	r3, r2, #8
  402840:	81a3      	strh	r3, [r4, #12]
  402842:	b29b      	uxth	r3, r3
  402844:	2800      	cmp	r0, #0
  402846:	d1e9      	bne.n	40281c <__swsetup_r+0x20>
  402848:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40284c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402850:	d0e4      	beq.n	40281c <__swsetup_r+0x20>
  402852:	4628      	mov	r0, r5
  402854:	4621      	mov	r1, r4
  402856:	f000 fd15 	bl	403284 <__smakebuf_r>
  40285a:	89a3      	ldrh	r3, [r4, #12]
  40285c:	6920      	ldr	r0, [r4, #16]
  40285e:	e7dd      	b.n	40281c <__swsetup_r+0x20>
  402860:	0799      	lsls	r1, r3, #30
  402862:	bf58      	it	pl
  402864:	6962      	ldrpl	r2, [r4, #20]
  402866:	60a2      	str	r2, [r4, #8]
  402868:	2800      	cmp	r0, #0
  40286a:	d1e0      	bne.n	40282e <__swsetup_r+0x32>
  40286c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402870:	061a      	lsls	r2, r3, #24
  402872:	d5dd      	bpl.n	402830 <__swsetup_r+0x34>
  402874:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402878:	81a3      	strh	r3, [r4, #12]
  40287a:	f04f 30ff 	mov.w	r0, #4294967295
  40287e:	bd38      	pop	{r3, r4, r5, pc}
  402880:	4618      	mov	r0, r3
  402882:	f000 f967 	bl	402b54 <__sinit>
  402886:	e7c2      	b.n	40280e <__swsetup_r+0x12>
  402888:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40288a:	b151      	cbz	r1, 4028a2 <__swsetup_r+0xa6>
  40288c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402890:	4299      	cmp	r1, r3
  402892:	d004      	beq.n	40289e <__swsetup_r+0xa2>
  402894:	4628      	mov	r0, r5
  402896:	f000 fa27 	bl	402ce8 <_free_r>
  40289a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40289e:	2300      	movs	r3, #0
  4028a0:	6323      	str	r3, [r4, #48]	; 0x30
  4028a2:	2300      	movs	r3, #0
  4028a4:	6920      	ldr	r0, [r4, #16]
  4028a6:	6063      	str	r3, [r4, #4]
  4028a8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4028ac:	6020      	str	r0, [r4, #0]
  4028ae:	e7c5      	b.n	40283c <__swsetup_r+0x40>
  4028b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4028b4:	2309      	movs	r3, #9
  4028b6:	602b      	str	r3, [r5, #0]
  4028b8:	f04f 30ff 	mov.w	r0, #4294967295
  4028bc:	81a2      	strh	r2, [r4, #12]
  4028be:	bd38      	pop	{r3, r4, r5, pc}
  4028c0:	20400430 	.word	0x20400430

004028c4 <register_fini>:
  4028c4:	4b02      	ldr	r3, [pc, #8]	; (4028d0 <register_fini+0xc>)
  4028c6:	b113      	cbz	r3, 4028ce <register_fini+0xa>
  4028c8:	4802      	ldr	r0, [pc, #8]	; (4028d4 <register_fini+0x10>)
  4028ca:	f000 b805 	b.w	4028d8 <atexit>
  4028ce:	4770      	bx	lr
  4028d0:	00000000 	.word	0x00000000
  4028d4:	00402b69 	.word	0x00402b69

004028d8 <atexit>:
  4028d8:	2300      	movs	r3, #0
  4028da:	4601      	mov	r1, r0
  4028dc:	461a      	mov	r2, r3
  4028de:	4618      	mov	r0, r3
  4028e0:	f001 bc12 	b.w	404108 <__register_exitproc>

004028e4 <__sflush_r>:
  4028e4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4028e8:	b29a      	uxth	r2, r3
  4028ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4028ee:	460d      	mov	r5, r1
  4028f0:	0711      	lsls	r1, r2, #28
  4028f2:	4680      	mov	r8, r0
  4028f4:	d43c      	bmi.n	402970 <__sflush_r+0x8c>
  4028f6:	686a      	ldr	r2, [r5, #4]
  4028f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4028fc:	2a00      	cmp	r2, #0
  4028fe:	81ab      	strh	r3, [r5, #12]
  402900:	dd73      	ble.n	4029ea <__sflush_r+0x106>
  402902:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402904:	2c00      	cmp	r4, #0
  402906:	d04b      	beq.n	4029a0 <__sflush_r+0xbc>
  402908:	b29b      	uxth	r3, r3
  40290a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40290e:	2100      	movs	r1, #0
  402910:	b292      	uxth	r2, r2
  402912:	f8d8 6000 	ldr.w	r6, [r8]
  402916:	f8c8 1000 	str.w	r1, [r8]
  40291a:	2a00      	cmp	r2, #0
  40291c:	d069      	beq.n	4029f2 <__sflush_r+0x10e>
  40291e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402920:	075f      	lsls	r7, r3, #29
  402922:	d505      	bpl.n	402930 <__sflush_r+0x4c>
  402924:	6869      	ldr	r1, [r5, #4]
  402926:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402928:	1a52      	subs	r2, r2, r1
  40292a:	b10b      	cbz	r3, 402930 <__sflush_r+0x4c>
  40292c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40292e:	1ad2      	subs	r2, r2, r3
  402930:	2300      	movs	r3, #0
  402932:	69e9      	ldr	r1, [r5, #28]
  402934:	4640      	mov	r0, r8
  402936:	47a0      	blx	r4
  402938:	1c44      	adds	r4, r0, #1
  40293a:	d03c      	beq.n	4029b6 <__sflush_r+0xd2>
  40293c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402940:	692a      	ldr	r2, [r5, #16]
  402942:	602a      	str	r2, [r5, #0]
  402944:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402948:	2200      	movs	r2, #0
  40294a:	81ab      	strh	r3, [r5, #12]
  40294c:	04db      	lsls	r3, r3, #19
  40294e:	606a      	str	r2, [r5, #4]
  402950:	d449      	bmi.n	4029e6 <__sflush_r+0x102>
  402952:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402954:	f8c8 6000 	str.w	r6, [r8]
  402958:	b311      	cbz	r1, 4029a0 <__sflush_r+0xbc>
  40295a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40295e:	4299      	cmp	r1, r3
  402960:	d002      	beq.n	402968 <__sflush_r+0x84>
  402962:	4640      	mov	r0, r8
  402964:	f000 f9c0 	bl	402ce8 <_free_r>
  402968:	2000      	movs	r0, #0
  40296a:	6328      	str	r0, [r5, #48]	; 0x30
  40296c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402970:	692e      	ldr	r6, [r5, #16]
  402972:	b1ae      	cbz	r6, 4029a0 <__sflush_r+0xbc>
  402974:	682c      	ldr	r4, [r5, #0]
  402976:	602e      	str	r6, [r5, #0]
  402978:	0790      	lsls	r0, r2, #30
  40297a:	bf0c      	ite	eq
  40297c:	696b      	ldreq	r3, [r5, #20]
  40297e:	2300      	movne	r3, #0
  402980:	1ba4      	subs	r4, r4, r6
  402982:	60ab      	str	r3, [r5, #8]
  402984:	e00a      	b.n	40299c <__sflush_r+0xb8>
  402986:	4623      	mov	r3, r4
  402988:	4632      	mov	r2, r6
  40298a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40298c:	69e9      	ldr	r1, [r5, #28]
  40298e:	4640      	mov	r0, r8
  402990:	47b8      	blx	r7
  402992:	2800      	cmp	r0, #0
  402994:	eba4 0400 	sub.w	r4, r4, r0
  402998:	4406      	add	r6, r0
  40299a:	dd04      	ble.n	4029a6 <__sflush_r+0xc2>
  40299c:	2c00      	cmp	r4, #0
  40299e:	dcf2      	bgt.n	402986 <__sflush_r+0xa2>
  4029a0:	2000      	movs	r0, #0
  4029a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4029a6:	89ab      	ldrh	r3, [r5, #12]
  4029a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4029ac:	81ab      	strh	r3, [r5, #12]
  4029ae:	f04f 30ff 	mov.w	r0, #4294967295
  4029b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4029b6:	f8d8 2000 	ldr.w	r2, [r8]
  4029ba:	2a1d      	cmp	r2, #29
  4029bc:	d8f3      	bhi.n	4029a6 <__sflush_r+0xc2>
  4029be:	4b1a      	ldr	r3, [pc, #104]	; (402a28 <__sflush_r+0x144>)
  4029c0:	40d3      	lsrs	r3, r2
  4029c2:	f003 0301 	and.w	r3, r3, #1
  4029c6:	f083 0401 	eor.w	r4, r3, #1
  4029ca:	2b00      	cmp	r3, #0
  4029cc:	d0eb      	beq.n	4029a6 <__sflush_r+0xc2>
  4029ce:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4029d2:	6929      	ldr	r1, [r5, #16]
  4029d4:	6029      	str	r1, [r5, #0]
  4029d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4029da:	04d9      	lsls	r1, r3, #19
  4029dc:	606c      	str	r4, [r5, #4]
  4029de:	81ab      	strh	r3, [r5, #12]
  4029e0:	d5b7      	bpl.n	402952 <__sflush_r+0x6e>
  4029e2:	2a00      	cmp	r2, #0
  4029e4:	d1b5      	bne.n	402952 <__sflush_r+0x6e>
  4029e6:	6528      	str	r0, [r5, #80]	; 0x50
  4029e8:	e7b3      	b.n	402952 <__sflush_r+0x6e>
  4029ea:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4029ec:	2a00      	cmp	r2, #0
  4029ee:	dc88      	bgt.n	402902 <__sflush_r+0x1e>
  4029f0:	e7d6      	b.n	4029a0 <__sflush_r+0xbc>
  4029f2:	2301      	movs	r3, #1
  4029f4:	69e9      	ldr	r1, [r5, #28]
  4029f6:	4640      	mov	r0, r8
  4029f8:	47a0      	blx	r4
  4029fa:	1c43      	adds	r3, r0, #1
  4029fc:	4602      	mov	r2, r0
  4029fe:	d002      	beq.n	402a06 <__sflush_r+0x122>
  402a00:	89ab      	ldrh	r3, [r5, #12]
  402a02:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402a04:	e78c      	b.n	402920 <__sflush_r+0x3c>
  402a06:	f8d8 3000 	ldr.w	r3, [r8]
  402a0a:	2b00      	cmp	r3, #0
  402a0c:	d0f8      	beq.n	402a00 <__sflush_r+0x11c>
  402a0e:	2b1d      	cmp	r3, #29
  402a10:	d001      	beq.n	402a16 <__sflush_r+0x132>
  402a12:	2b16      	cmp	r3, #22
  402a14:	d102      	bne.n	402a1c <__sflush_r+0x138>
  402a16:	f8c8 6000 	str.w	r6, [r8]
  402a1a:	e7c1      	b.n	4029a0 <__sflush_r+0xbc>
  402a1c:	89ab      	ldrh	r3, [r5, #12]
  402a1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402a22:	81ab      	strh	r3, [r5, #12]
  402a24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402a28:	20400001 	.word	0x20400001

00402a2c <_fflush_r>:
  402a2c:	b510      	push	{r4, lr}
  402a2e:	4604      	mov	r4, r0
  402a30:	b082      	sub	sp, #8
  402a32:	b108      	cbz	r0, 402a38 <_fflush_r+0xc>
  402a34:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402a36:	b153      	cbz	r3, 402a4e <_fflush_r+0x22>
  402a38:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  402a3c:	b908      	cbnz	r0, 402a42 <_fflush_r+0x16>
  402a3e:	b002      	add	sp, #8
  402a40:	bd10      	pop	{r4, pc}
  402a42:	4620      	mov	r0, r4
  402a44:	b002      	add	sp, #8
  402a46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402a4a:	f7ff bf4b 	b.w	4028e4 <__sflush_r>
  402a4e:	9101      	str	r1, [sp, #4]
  402a50:	f000 f880 	bl	402b54 <__sinit>
  402a54:	9901      	ldr	r1, [sp, #4]
  402a56:	e7ef      	b.n	402a38 <_fflush_r+0xc>

00402a58 <_cleanup_r>:
  402a58:	4901      	ldr	r1, [pc, #4]	; (402a60 <_cleanup_r+0x8>)
  402a5a:	f000 bbaf 	b.w	4031bc <_fwalk_reent>
  402a5e:	bf00      	nop
  402a60:	004041d1 	.word	0x004041d1

00402a64 <__sinit.part.1>:
  402a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402a68:	4b35      	ldr	r3, [pc, #212]	; (402b40 <__sinit.part.1+0xdc>)
  402a6a:	6845      	ldr	r5, [r0, #4]
  402a6c:	63c3      	str	r3, [r0, #60]	; 0x3c
  402a6e:	2400      	movs	r4, #0
  402a70:	4607      	mov	r7, r0
  402a72:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  402a76:	2304      	movs	r3, #4
  402a78:	2103      	movs	r1, #3
  402a7a:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  402a7e:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  402a82:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  402a86:	b083      	sub	sp, #12
  402a88:	602c      	str	r4, [r5, #0]
  402a8a:	606c      	str	r4, [r5, #4]
  402a8c:	60ac      	str	r4, [r5, #8]
  402a8e:	666c      	str	r4, [r5, #100]	; 0x64
  402a90:	81ec      	strh	r4, [r5, #14]
  402a92:	612c      	str	r4, [r5, #16]
  402a94:	616c      	str	r4, [r5, #20]
  402a96:	61ac      	str	r4, [r5, #24]
  402a98:	81ab      	strh	r3, [r5, #12]
  402a9a:	4621      	mov	r1, r4
  402a9c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402aa0:	2208      	movs	r2, #8
  402aa2:	f7fe fd89 	bl	4015b8 <memset>
  402aa6:	68be      	ldr	r6, [r7, #8]
  402aa8:	f8df b098 	ldr.w	fp, [pc, #152]	; 402b44 <__sinit.part.1+0xe0>
  402aac:	f8df a098 	ldr.w	sl, [pc, #152]	; 402b48 <__sinit.part.1+0xe4>
  402ab0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 402b4c <__sinit.part.1+0xe8>
  402ab4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 402b50 <__sinit.part.1+0xec>
  402ab8:	f8c5 b020 	str.w	fp, [r5, #32]
  402abc:	2301      	movs	r3, #1
  402abe:	2209      	movs	r2, #9
  402ac0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402ac4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402ac8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402acc:	61ed      	str	r5, [r5, #28]
  402ace:	4621      	mov	r1, r4
  402ad0:	81f3      	strh	r3, [r6, #14]
  402ad2:	81b2      	strh	r2, [r6, #12]
  402ad4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  402ad8:	6034      	str	r4, [r6, #0]
  402ada:	6074      	str	r4, [r6, #4]
  402adc:	60b4      	str	r4, [r6, #8]
  402ade:	6674      	str	r4, [r6, #100]	; 0x64
  402ae0:	6134      	str	r4, [r6, #16]
  402ae2:	6174      	str	r4, [r6, #20]
  402ae4:	61b4      	str	r4, [r6, #24]
  402ae6:	2208      	movs	r2, #8
  402ae8:	9301      	str	r3, [sp, #4]
  402aea:	f7fe fd65 	bl	4015b8 <memset>
  402aee:	68fd      	ldr	r5, [r7, #12]
  402af0:	61f6      	str	r6, [r6, #28]
  402af2:	2012      	movs	r0, #18
  402af4:	2202      	movs	r2, #2
  402af6:	f8c6 b020 	str.w	fp, [r6, #32]
  402afa:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  402afe:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  402b02:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  402b06:	4621      	mov	r1, r4
  402b08:	81a8      	strh	r0, [r5, #12]
  402b0a:	81ea      	strh	r2, [r5, #14]
  402b0c:	602c      	str	r4, [r5, #0]
  402b0e:	606c      	str	r4, [r5, #4]
  402b10:	60ac      	str	r4, [r5, #8]
  402b12:	666c      	str	r4, [r5, #100]	; 0x64
  402b14:	612c      	str	r4, [r5, #16]
  402b16:	616c      	str	r4, [r5, #20]
  402b18:	61ac      	str	r4, [r5, #24]
  402b1a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402b1e:	2208      	movs	r2, #8
  402b20:	f7fe fd4a 	bl	4015b8 <memset>
  402b24:	9b01      	ldr	r3, [sp, #4]
  402b26:	61ed      	str	r5, [r5, #28]
  402b28:	f8c5 b020 	str.w	fp, [r5, #32]
  402b2c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402b30:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402b34:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402b38:	63bb      	str	r3, [r7, #56]	; 0x38
  402b3a:	b003      	add	sp, #12
  402b3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b40:	00402a59 	.word	0x00402a59
  402b44:	00403f39 	.word	0x00403f39
  402b48:	00403f5d 	.word	0x00403f5d
  402b4c:	00403f99 	.word	0x00403f99
  402b50:	00403fb9 	.word	0x00403fb9

00402b54 <__sinit>:
  402b54:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402b56:	b103      	cbz	r3, 402b5a <__sinit+0x6>
  402b58:	4770      	bx	lr
  402b5a:	f7ff bf83 	b.w	402a64 <__sinit.part.1>
  402b5e:	bf00      	nop

00402b60 <__sfp_lock_acquire>:
  402b60:	4770      	bx	lr
  402b62:	bf00      	nop

00402b64 <__sfp_lock_release>:
  402b64:	4770      	bx	lr
  402b66:	bf00      	nop

00402b68 <__libc_fini_array>:
  402b68:	b538      	push	{r3, r4, r5, lr}
  402b6a:	4d07      	ldr	r5, [pc, #28]	; (402b88 <__libc_fini_array+0x20>)
  402b6c:	4c07      	ldr	r4, [pc, #28]	; (402b8c <__libc_fini_array+0x24>)
  402b6e:	1b2c      	subs	r4, r5, r4
  402b70:	10a4      	asrs	r4, r4, #2
  402b72:	d005      	beq.n	402b80 <__libc_fini_array+0x18>
  402b74:	3c01      	subs	r4, #1
  402b76:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  402b7a:	4798      	blx	r3
  402b7c:	2c00      	cmp	r4, #0
  402b7e:	d1f9      	bne.n	402b74 <__libc_fini_array+0xc>
  402b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402b84:	f001 bdbe 	b.w	404704 <_fini>
  402b88:	00404714 	.word	0x00404714
  402b8c:	00404710 	.word	0x00404710

00402b90 <__fputwc>:
  402b90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402b94:	b082      	sub	sp, #8
  402b96:	4680      	mov	r8, r0
  402b98:	4689      	mov	r9, r1
  402b9a:	4614      	mov	r4, r2
  402b9c:	f000 fb3c 	bl	403218 <__locale_mb_cur_max>
  402ba0:	2801      	cmp	r0, #1
  402ba2:	d033      	beq.n	402c0c <__fputwc+0x7c>
  402ba4:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402ba8:	464a      	mov	r2, r9
  402baa:	a901      	add	r1, sp, #4
  402bac:	4640      	mov	r0, r8
  402bae:	f001 fa5d 	bl	40406c <_wcrtomb_r>
  402bb2:	f1b0 3fff 	cmp.w	r0, #4294967295
  402bb6:	4682      	mov	sl, r0
  402bb8:	d021      	beq.n	402bfe <__fputwc+0x6e>
  402bba:	b388      	cbz	r0, 402c20 <__fputwc+0x90>
  402bbc:	f89d 6004 	ldrb.w	r6, [sp, #4]
  402bc0:	2500      	movs	r5, #0
  402bc2:	e008      	b.n	402bd6 <__fputwc+0x46>
  402bc4:	6823      	ldr	r3, [r4, #0]
  402bc6:	1c5a      	adds	r2, r3, #1
  402bc8:	6022      	str	r2, [r4, #0]
  402bca:	701e      	strb	r6, [r3, #0]
  402bcc:	3501      	adds	r5, #1
  402bce:	4555      	cmp	r5, sl
  402bd0:	d226      	bcs.n	402c20 <__fputwc+0x90>
  402bd2:	ab01      	add	r3, sp, #4
  402bd4:	5d5e      	ldrb	r6, [r3, r5]
  402bd6:	68a3      	ldr	r3, [r4, #8]
  402bd8:	3b01      	subs	r3, #1
  402bda:	2b00      	cmp	r3, #0
  402bdc:	60a3      	str	r3, [r4, #8]
  402bde:	daf1      	bge.n	402bc4 <__fputwc+0x34>
  402be0:	69a7      	ldr	r7, [r4, #24]
  402be2:	42bb      	cmp	r3, r7
  402be4:	4631      	mov	r1, r6
  402be6:	4622      	mov	r2, r4
  402be8:	4640      	mov	r0, r8
  402bea:	db01      	blt.n	402bf0 <__fputwc+0x60>
  402bec:	2e0a      	cmp	r6, #10
  402bee:	d1e9      	bne.n	402bc4 <__fputwc+0x34>
  402bf0:	f001 f9e6 	bl	403fc0 <__swbuf_r>
  402bf4:	1c43      	adds	r3, r0, #1
  402bf6:	d1e9      	bne.n	402bcc <__fputwc+0x3c>
  402bf8:	b002      	add	sp, #8
  402bfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402bfe:	89a3      	ldrh	r3, [r4, #12]
  402c00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402c04:	81a3      	strh	r3, [r4, #12]
  402c06:	b002      	add	sp, #8
  402c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402c0c:	f109 33ff 	add.w	r3, r9, #4294967295
  402c10:	2bfe      	cmp	r3, #254	; 0xfe
  402c12:	d8c7      	bhi.n	402ba4 <__fputwc+0x14>
  402c14:	fa5f f689 	uxtb.w	r6, r9
  402c18:	4682      	mov	sl, r0
  402c1a:	f88d 6004 	strb.w	r6, [sp, #4]
  402c1e:	e7cf      	b.n	402bc0 <__fputwc+0x30>
  402c20:	4648      	mov	r0, r9
  402c22:	b002      	add	sp, #8
  402c24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00402c28 <_fputwc_r>:
  402c28:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402c2c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  402c30:	d10a      	bne.n	402c48 <_fputwc_r+0x20>
  402c32:	b410      	push	{r4}
  402c34:	6e54      	ldr	r4, [r2, #100]	; 0x64
  402c36:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402c3a:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  402c3e:	6654      	str	r4, [r2, #100]	; 0x64
  402c40:	8193      	strh	r3, [r2, #12]
  402c42:	bc10      	pop	{r4}
  402c44:	f7ff bfa4 	b.w	402b90 <__fputwc>
  402c48:	f7ff bfa2 	b.w	402b90 <__fputwc>

00402c4c <_malloc_trim_r>:
  402c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402c4e:	4f23      	ldr	r7, [pc, #140]	; (402cdc <_malloc_trim_r+0x90>)
  402c50:	460c      	mov	r4, r1
  402c52:	4606      	mov	r6, r0
  402c54:	f000 ff6a 	bl	403b2c <__malloc_lock>
  402c58:	68bb      	ldr	r3, [r7, #8]
  402c5a:	685d      	ldr	r5, [r3, #4]
  402c5c:	f025 0503 	bic.w	r5, r5, #3
  402c60:	1b29      	subs	r1, r5, r4
  402c62:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  402c66:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402c6a:	f021 010f 	bic.w	r1, r1, #15
  402c6e:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402c72:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402c76:	db07      	blt.n	402c88 <_malloc_trim_r+0x3c>
  402c78:	2100      	movs	r1, #0
  402c7a:	4630      	mov	r0, r6
  402c7c:	f001 f94a 	bl	403f14 <_sbrk_r>
  402c80:	68bb      	ldr	r3, [r7, #8]
  402c82:	442b      	add	r3, r5
  402c84:	4298      	cmp	r0, r3
  402c86:	d004      	beq.n	402c92 <_malloc_trim_r+0x46>
  402c88:	4630      	mov	r0, r6
  402c8a:	f000 ff51 	bl	403b30 <__malloc_unlock>
  402c8e:	2000      	movs	r0, #0
  402c90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402c92:	4261      	negs	r1, r4
  402c94:	4630      	mov	r0, r6
  402c96:	f001 f93d 	bl	403f14 <_sbrk_r>
  402c9a:	3001      	adds	r0, #1
  402c9c:	d00d      	beq.n	402cba <_malloc_trim_r+0x6e>
  402c9e:	4b10      	ldr	r3, [pc, #64]	; (402ce0 <_malloc_trim_r+0x94>)
  402ca0:	68ba      	ldr	r2, [r7, #8]
  402ca2:	6819      	ldr	r1, [r3, #0]
  402ca4:	1b2d      	subs	r5, r5, r4
  402ca6:	f045 0501 	orr.w	r5, r5, #1
  402caa:	4630      	mov	r0, r6
  402cac:	1b09      	subs	r1, r1, r4
  402cae:	6055      	str	r5, [r2, #4]
  402cb0:	6019      	str	r1, [r3, #0]
  402cb2:	f000 ff3d 	bl	403b30 <__malloc_unlock>
  402cb6:	2001      	movs	r0, #1
  402cb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402cba:	2100      	movs	r1, #0
  402cbc:	4630      	mov	r0, r6
  402cbe:	f001 f929 	bl	403f14 <_sbrk_r>
  402cc2:	68ba      	ldr	r2, [r7, #8]
  402cc4:	1a83      	subs	r3, r0, r2
  402cc6:	2b0f      	cmp	r3, #15
  402cc8:	ddde      	ble.n	402c88 <_malloc_trim_r+0x3c>
  402cca:	4c06      	ldr	r4, [pc, #24]	; (402ce4 <_malloc_trim_r+0x98>)
  402ccc:	4904      	ldr	r1, [pc, #16]	; (402ce0 <_malloc_trim_r+0x94>)
  402cce:	6824      	ldr	r4, [r4, #0]
  402cd0:	f043 0301 	orr.w	r3, r3, #1
  402cd4:	1b00      	subs	r0, r0, r4
  402cd6:	6053      	str	r3, [r2, #4]
  402cd8:	6008      	str	r0, [r1, #0]
  402cda:	e7d5      	b.n	402c88 <_malloc_trim_r+0x3c>
  402cdc:	20400458 	.word	0x20400458
  402ce0:	20400914 	.word	0x20400914
  402ce4:	20400864 	.word	0x20400864

00402ce8 <_free_r>:
  402ce8:	2900      	cmp	r1, #0
  402cea:	d045      	beq.n	402d78 <_free_r+0x90>
  402cec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402cf0:	460d      	mov	r5, r1
  402cf2:	4680      	mov	r8, r0
  402cf4:	f000 ff1a 	bl	403b2c <__malloc_lock>
  402cf8:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402cfc:	496a      	ldr	r1, [pc, #424]	; (402ea8 <_free_r+0x1c0>)
  402cfe:	f027 0301 	bic.w	r3, r7, #1
  402d02:	f1a5 0408 	sub.w	r4, r5, #8
  402d06:	18e2      	adds	r2, r4, r3
  402d08:	688e      	ldr	r6, [r1, #8]
  402d0a:	6850      	ldr	r0, [r2, #4]
  402d0c:	42b2      	cmp	r2, r6
  402d0e:	f020 0003 	bic.w	r0, r0, #3
  402d12:	d062      	beq.n	402dda <_free_r+0xf2>
  402d14:	07fe      	lsls	r6, r7, #31
  402d16:	6050      	str	r0, [r2, #4]
  402d18:	d40b      	bmi.n	402d32 <_free_r+0x4a>
  402d1a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402d1e:	1be4      	subs	r4, r4, r7
  402d20:	f101 0e08 	add.w	lr, r1, #8
  402d24:	68a5      	ldr	r5, [r4, #8]
  402d26:	4575      	cmp	r5, lr
  402d28:	443b      	add	r3, r7
  402d2a:	d06f      	beq.n	402e0c <_free_r+0x124>
  402d2c:	68e7      	ldr	r7, [r4, #12]
  402d2e:	60ef      	str	r7, [r5, #12]
  402d30:	60bd      	str	r5, [r7, #8]
  402d32:	1815      	adds	r5, r2, r0
  402d34:	686d      	ldr	r5, [r5, #4]
  402d36:	07ed      	lsls	r5, r5, #31
  402d38:	d542      	bpl.n	402dc0 <_free_r+0xd8>
  402d3a:	f043 0201 	orr.w	r2, r3, #1
  402d3e:	6062      	str	r2, [r4, #4]
  402d40:	50e3      	str	r3, [r4, r3]
  402d42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402d46:	d218      	bcs.n	402d7a <_free_r+0x92>
  402d48:	08db      	lsrs	r3, r3, #3
  402d4a:	1c5a      	adds	r2, r3, #1
  402d4c:	684d      	ldr	r5, [r1, #4]
  402d4e:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  402d52:	60a7      	str	r7, [r4, #8]
  402d54:	2001      	movs	r0, #1
  402d56:	109b      	asrs	r3, r3, #2
  402d58:	fa00 f303 	lsl.w	r3, r0, r3
  402d5c:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  402d60:	431d      	orrs	r5, r3
  402d62:	3808      	subs	r0, #8
  402d64:	60e0      	str	r0, [r4, #12]
  402d66:	604d      	str	r5, [r1, #4]
  402d68:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  402d6c:	60fc      	str	r4, [r7, #12]
  402d6e:	4640      	mov	r0, r8
  402d70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402d74:	f000 bedc 	b.w	403b30 <__malloc_unlock>
  402d78:	4770      	bx	lr
  402d7a:	0a5a      	lsrs	r2, r3, #9
  402d7c:	2a04      	cmp	r2, #4
  402d7e:	d853      	bhi.n	402e28 <_free_r+0x140>
  402d80:	099a      	lsrs	r2, r3, #6
  402d82:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402d86:	007f      	lsls	r7, r7, #1
  402d88:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402d8c:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  402d90:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  402d94:	4944      	ldr	r1, [pc, #272]	; (402ea8 <_free_r+0x1c0>)
  402d96:	3808      	subs	r0, #8
  402d98:	4290      	cmp	r0, r2
  402d9a:	d04d      	beq.n	402e38 <_free_r+0x150>
  402d9c:	6851      	ldr	r1, [r2, #4]
  402d9e:	f021 0103 	bic.w	r1, r1, #3
  402da2:	428b      	cmp	r3, r1
  402da4:	d202      	bcs.n	402dac <_free_r+0xc4>
  402da6:	6892      	ldr	r2, [r2, #8]
  402da8:	4290      	cmp	r0, r2
  402daa:	d1f7      	bne.n	402d9c <_free_r+0xb4>
  402dac:	68d0      	ldr	r0, [r2, #12]
  402dae:	60e0      	str	r0, [r4, #12]
  402db0:	60a2      	str	r2, [r4, #8]
  402db2:	6084      	str	r4, [r0, #8]
  402db4:	60d4      	str	r4, [r2, #12]
  402db6:	4640      	mov	r0, r8
  402db8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402dbc:	f000 beb8 	b.w	403b30 <__malloc_unlock>
  402dc0:	6895      	ldr	r5, [r2, #8]
  402dc2:	4f3a      	ldr	r7, [pc, #232]	; (402eac <_free_r+0x1c4>)
  402dc4:	42bd      	cmp	r5, r7
  402dc6:	4403      	add	r3, r0
  402dc8:	d03f      	beq.n	402e4a <_free_r+0x162>
  402dca:	68d0      	ldr	r0, [r2, #12]
  402dcc:	60e8      	str	r0, [r5, #12]
  402dce:	f043 0201 	orr.w	r2, r3, #1
  402dd2:	6085      	str	r5, [r0, #8]
  402dd4:	6062      	str	r2, [r4, #4]
  402dd6:	50e3      	str	r3, [r4, r3]
  402dd8:	e7b3      	b.n	402d42 <_free_r+0x5a>
  402dda:	07ff      	lsls	r7, r7, #31
  402ddc:	4403      	add	r3, r0
  402dde:	d407      	bmi.n	402df0 <_free_r+0x108>
  402de0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402de4:	1aa4      	subs	r4, r4, r2
  402de6:	4413      	add	r3, r2
  402de8:	68a0      	ldr	r0, [r4, #8]
  402dea:	68e2      	ldr	r2, [r4, #12]
  402dec:	60c2      	str	r2, [r0, #12]
  402dee:	6090      	str	r0, [r2, #8]
  402df0:	4a2f      	ldr	r2, [pc, #188]	; (402eb0 <_free_r+0x1c8>)
  402df2:	6812      	ldr	r2, [r2, #0]
  402df4:	f043 0001 	orr.w	r0, r3, #1
  402df8:	4293      	cmp	r3, r2
  402dfa:	6060      	str	r0, [r4, #4]
  402dfc:	608c      	str	r4, [r1, #8]
  402dfe:	d3b6      	bcc.n	402d6e <_free_r+0x86>
  402e00:	4b2c      	ldr	r3, [pc, #176]	; (402eb4 <_free_r+0x1cc>)
  402e02:	4640      	mov	r0, r8
  402e04:	6819      	ldr	r1, [r3, #0]
  402e06:	f7ff ff21 	bl	402c4c <_malloc_trim_r>
  402e0a:	e7b0      	b.n	402d6e <_free_r+0x86>
  402e0c:	1811      	adds	r1, r2, r0
  402e0e:	6849      	ldr	r1, [r1, #4]
  402e10:	07c9      	lsls	r1, r1, #31
  402e12:	d444      	bmi.n	402e9e <_free_r+0x1b6>
  402e14:	6891      	ldr	r1, [r2, #8]
  402e16:	68d2      	ldr	r2, [r2, #12]
  402e18:	60ca      	str	r2, [r1, #12]
  402e1a:	4403      	add	r3, r0
  402e1c:	f043 0001 	orr.w	r0, r3, #1
  402e20:	6091      	str	r1, [r2, #8]
  402e22:	6060      	str	r0, [r4, #4]
  402e24:	50e3      	str	r3, [r4, r3]
  402e26:	e7a2      	b.n	402d6e <_free_r+0x86>
  402e28:	2a14      	cmp	r2, #20
  402e2a:	d817      	bhi.n	402e5c <_free_r+0x174>
  402e2c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402e30:	007f      	lsls	r7, r7, #1
  402e32:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402e36:	e7a9      	b.n	402d8c <_free_r+0xa4>
  402e38:	10aa      	asrs	r2, r5, #2
  402e3a:	684b      	ldr	r3, [r1, #4]
  402e3c:	2501      	movs	r5, #1
  402e3e:	fa05 f202 	lsl.w	r2, r5, r2
  402e42:	4313      	orrs	r3, r2
  402e44:	604b      	str	r3, [r1, #4]
  402e46:	4602      	mov	r2, r0
  402e48:	e7b1      	b.n	402dae <_free_r+0xc6>
  402e4a:	f043 0201 	orr.w	r2, r3, #1
  402e4e:	614c      	str	r4, [r1, #20]
  402e50:	610c      	str	r4, [r1, #16]
  402e52:	60e5      	str	r5, [r4, #12]
  402e54:	60a5      	str	r5, [r4, #8]
  402e56:	6062      	str	r2, [r4, #4]
  402e58:	50e3      	str	r3, [r4, r3]
  402e5a:	e788      	b.n	402d6e <_free_r+0x86>
  402e5c:	2a54      	cmp	r2, #84	; 0x54
  402e5e:	d806      	bhi.n	402e6e <_free_r+0x186>
  402e60:	0b1a      	lsrs	r2, r3, #12
  402e62:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402e66:	007f      	lsls	r7, r7, #1
  402e68:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402e6c:	e78e      	b.n	402d8c <_free_r+0xa4>
  402e6e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402e72:	d806      	bhi.n	402e82 <_free_r+0x19a>
  402e74:	0bda      	lsrs	r2, r3, #15
  402e76:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402e7a:	007f      	lsls	r7, r7, #1
  402e7c:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402e80:	e784      	b.n	402d8c <_free_r+0xa4>
  402e82:	f240 5054 	movw	r0, #1364	; 0x554
  402e86:	4282      	cmp	r2, r0
  402e88:	d806      	bhi.n	402e98 <_free_r+0x1b0>
  402e8a:	0c9a      	lsrs	r2, r3, #18
  402e8c:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402e90:	007f      	lsls	r7, r7, #1
  402e92:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402e96:	e779      	b.n	402d8c <_free_r+0xa4>
  402e98:	27fe      	movs	r7, #254	; 0xfe
  402e9a:	257e      	movs	r5, #126	; 0x7e
  402e9c:	e776      	b.n	402d8c <_free_r+0xa4>
  402e9e:	f043 0201 	orr.w	r2, r3, #1
  402ea2:	6062      	str	r2, [r4, #4]
  402ea4:	50e3      	str	r3, [r4, r3]
  402ea6:	e762      	b.n	402d6e <_free_r+0x86>
  402ea8:	20400458 	.word	0x20400458
  402eac:	20400460 	.word	0x20400460
  402eb0:	20400860 	.word	0x20400860
  402eb4:	20400910 	.word	0x20400910

00402eb8 <__sfvwrite_r>:
  402eb8:	6893      	ldr	r3, [r2, #8]
  402eba:	2b00      	cmp	r3, #0
  402ebc:	d076      	beq.n	402fac <__sfvwrite_r+0xf4>
  402ebe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402ec2:	898b      	ldrh	r3, [r1, #12]
  402ec4:	b085      	sub	sp, #20
  402ec6:	460c      	mov	r4, r1
  402ec8:	0719      	lsls	r1, r3, #28
  402eca:	9001      	str	r0, [sp, #4]
  402ecc:	4616      	mov	r6, r2
  402ece:	d529      	bpl.n	402f24 <__sfvwrite_r+0x6c>
  402ed0:	6922      	ldr	r2, [r4, #16]
  402ed2:	b33a      	cbz	r2, 402f24 <__sfvwrite_r+0x6c>
  402ed4:	f003 0802 	and.w	r8, r3, #2
  402ed8:	fa1f f088 	uxth.w	r0, r8
  402edc:	6835      	ldr	r5, [r6, #0]
  402ede:	2800      	cmp	r0, #0
  402ee0:	d02f      	beq.n	402f42 <__sfvwrite_r+0x8a>
  402ee2:	f04f 0900 	mov.w	r9, #0
  402ee6:	4fb4      	ldr	r7, [pc, #720]	; (4031b8 <__sfvwrite_r+0x300>)
  402ee8:	46c8      	mov	r8, r9
  402eea:	46b2      	mov	sl, r6
  402eec:	45b8      	cmp	r8, r7
  402eee:	4643      	mov	r3, r8
  402ef0:	464a      	mov	r2, r9
  402ef2:	bf28      	it	cs
  402ef4:	463b      	movcs	r3, r7
  402ef6:	9801      	ldr	r0, [sp, #4]
  402ef8:	f1b8 0f00 	cmp.w	r8, #0
  402efc:	d050      	beq.n	402fa0 <__sfvwrite_r+0xe8>
  402efe:	69e1      	ldr	r1, [r4, #28]
  402f00:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402f02:	47b0      	blx	r6
  402f04:	2800      	cmp	r0, #0
  402f06:	dd71      	ble.n	402fec <__sfvwrite_r+0x134>
  402f08:	f8da 3008 	ldr.w	r3, [sl, #8]
  402f0c:	1a1b      	subs	r3, r3, r0
  402f0e:	4481      	add	r9, r0
  402f10:	ebc0 0808 	rsb	r8, r0, r8
  402f14:	f8ca 3008 	str.w	r3, [sl, #8]
  402f18:	2b00      	cmp	r3, #0
  402f1a:	d1e7      	bne.n	402eec <__sfvwrite_r+0x34>
  402f1c:	2000      	movs	r0, #0
  402f1e:	b005      	add	sp, #20
  402f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f24:	4621      	mov	r1, r4
  402f26:	9801      	ldr	r0, [sp, #4]
  402f28:	f7ff fc68 	bl	4027fc <__swsetup_r>
  402f2c:	2800      	cmp	r0, #0
  402f2e:	f040 813a 	bne.w	4031a6 <__sfvwrite_r+0x2ee>
  402f32:	89a3      	ldrh	r3, [r4, #12]
  402f34:	6835      	ldr	r5, [r6, #0]
  402f36:	f003 0802 	and.w	r8, r3, #2
  402f3a:	fa1f f088 	uxth.w	r0, r8
  402f3e:	2800      	cmp	r0, #0
  402f40:	d1cf      	bne.n	402ee2 <__sfvwrite_r+0x2a>
  402f42:	f013 0901 	ands.w	r9, r3, #1
  402f46:	d15b      	bne.n	403000 <__sfvwrite_r+0x148>
  402f48:	464f      	mov	r7, r9
  402f4a:	9602      	str	r6, [sp, #8]
  402f4c:	b31f      	cbz	r7, 402f96 <__sfvwrite_r+0xde>
  402f4e:	059a      	lsls	r2, r3, #22
  402f50:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402f54:	d52c      	bpl.n	402fb0 <__sfvwrite_r+0xf8>
  402f56:	4547      	cmp	r7, r8
  402f58:	46c2      	mov	sl, r8
  402f5a:	f0c0 80a4 	bcc.w	4030a6 <__sfvwrite_r+0x1ee>
  402f5e:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402f62:	f040 80b1 	bne.w	4030c8 <__sfvwrite_r+0x210>
  402f66:	6820      	ldr	r0, [r4, #0]
  402f68:	4652      	mov	r2, sl
  402f6a:	4649      	mov	r1, r9
  402f6c:	f000 fd7a 	bl	403a64 <memmove>
  402f70:	68a0      	ldr	r0, [r4, #8]
  402f72:	6823      	ldr	r3, [r4, #0]
  402f74:	ebc8 0000 	rsb	r0, r8, r0
  402f78:	4453      	add	r3, sl
  402f7a:	60a0      	str	r0, [r4, #8]
  402f7c:	6023      	str	r3, [r4, #0]
  402f7e:	4638      	mov	r0, r7
  402f80:	9a02      	ldr	r2, [sp, #8]
  402f82:	6893      	ldr	r3, [r2, #8]
  402f84:	1a1b      	subs	r3, r3, r0
  402f86:	4481      	add	r9, r0
  402f88:	1a3f      	subs	r7, r7, r0
  402f8a:	6093      	str	r3, [r2, #8]
  402f8c:	2b00      	cmp	r3, #0
  402f8e:	d0c5      	beq.n	402f1c <__sfvwrite_r+0x64>
  402f90:	89a3      	ldrh	r3, [r4, #12]
  402f92:	2f00      	cmp	r7, #0
  402f94:	d1db      	bne.n	402f4e <__sfvwrite_r+0x96>
  402f96:	f8d5 9000 	ldr.w	r9, [r5]
  402f9a:	686f      	ldr	r7, [r5, #4]
  402f9c:	3508      	adds	r5, #8
  402f9e:	e7d5      	b.n	402f4c <__sfvwrite_r+0x94>
  402fa0:	f8d5 9000 	ldr.w	r9, [r5]
  402fa4:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402fa8:	3508      	adds	r5, #8
  402faa:	e79f      	b.n	402eec <__sfvwrite_r+0x34>
  402fac:	2000      	movs	r0, #0
  402fae:	4770      	bx	lr
  402fb0:	6820      	ldr	r0, [r4, #0]
  402fb2:	6923      	ldr	r3, [r4, #16]
  402fb4:	4298      	cmp	r0, r3
  402fb6:	d803      	bhi.n	402fc0 <__sfvwrite_r+0x108>
  402fb8:	6961      	ldr	r1, [r4, #20]
  402fba:	428f      	cmp	r7, r1
  402fbc:	f080 80b7 	bcs.w	40312e <__sfvwrite_r+0x276>
  402fc0:	45b8      	cmp	r8, r7
  402fc2:	bf28      	it	cs
  402fc4:	46b8      	movcs	r8, r7
  402fc6:	4642      	mov	r2, r8
  402fc8:	4649      	mov	r1, r9
  402fca:	f000 fd4b 	bl	403a64 <memmove>
  402fce:	68a3      	ldr	r3, [r4, #8]
  402fd0:	6822      	ldr	r2, [r4, #0]
  402fd2:	ebc8 0303 	rsb	r3, r8, r3
  402fd6:	4442      	add	r2, r8
  402fd8:	60a3      	str	r3, [r4, #8]
  402fda:	6022      	str	r2, [r4, #0]
  402fdc:	2b00      	cmp	r3, #0
  402fde:	d149      	bne.n	403074 <__sfvwrite_r+0x1bc>
  402fe0:	4621      	mov	r1, r4
  402fe2:	9801      	ldr	r0, [sp, #4]
  402fe4:	f7ff fd22 	bl	402a2c <_fflush_r>
  402fe8:	2800      	cmp	r0, #0
  402fea:	d043      	beq.n	403074 <__sfvwrite_r+0x1bc>
  402fec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ff0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402ff4:	f04f 30ff 	mov.w	r0, #4294967295
  402ff8:	81a3      	strh	r3, [r4, #12]
  402ffa:	b005      	add	sp, #20
  402ffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403000:	4680      	mov	r8, r0
  403002:	9002      	str	r0, [sp, #8]
  403004:	4682      	mov	sl, r0
  403006:	4681      	mov	r9, r0
  403008:	f1b9 0f00 	cmp.w	r9, #0
  40300c:	d02a      	beq.n	403064 <__sfvwrite_r+0x1ac>
  40300e:	9b02      	ldr	r3, [sp, #8]
  403010:	2b00      	cmp	r3, #0
  403012:	d04c      	beq.n	4030ae <__sfvwrite_r+0x1f6>
  403014:	6820      	ldr	r0, [r4, #0]
  403016:	6923      	ldr	r3, [r4, #16]
  403018:	6962      	ldr	r2, [r4, #20]
  40301a:	45c8      	cmp	r8, r9
  40301c:	46c3      	mov	fp, r8
  40301e:	bf28      	it	cs
  403020:	46cb      	movcs	fp, r9
  403022:	4298      	cmp	r0, r3
  403024:	465f      	mov	r7, fp
  403026:	d904      	bls.n	403032 <__sfvwrite_r+0x17a>
  403028:	68a3      	ldr	r3, [r4, #8]
  40302a:	4413      	add	r3, r2
  40302c:	459b      	cmp	fp, r3
  40302e:	f300 8090 	bgt.w	403152 <__sfvwrite_r+0x29a>
  403032:	4593      	cmp	fp, r2
  403034:	db20      	blt.n	403078 <__sfvwrite_r+0x1c0>
  403036:	4613      	mov	r3, r2
  403038:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40303a:	69e1      	ldr	r1, [r4, #28]
  40303c:	9801      	ldr	r0, [sp, #4]
  40303e:	4652      	mov	r2, sl
  403040:	47b8      	blx	r7
  403042:	1e07      	subs	r7, r0, #0
  403044:	ddd2      	ble.n	402fec <__sfvwrite_r+0x134>
  403046:	ebb8 0807 	subs.w	r8, r8, r7
  40304a:	d023      	beq.n	403094 <__sfvwrite_r+0x1dc>
  40304c:	68b3      	ldr	r3, [r6, #8]
  40304e:	1bdb      	subs	r3, r3, r7
  403050:	44ba      	add	sl, r7
  403052:	ebc7 0909 	rsb	r9, r7, r9
  403056:	60b3      	str	r3, [r6, #8]
  403058:	2b00      	cmp	r3, #0
  40305a:	f43f af5f 	beq.w	402f1c <__sfvwrite_r+0x64>
  40305e:	f1b9 0f00 	cmp.w	r9, #0
  403062:	d1d4      	bne.n	40300e <__sfvwrite_r+0x156>
  403064:	2300      	movs	r3, #0
  403066:	f8d5 a000 	ldr.w	sl, [r5]
  40306a:	f8d5 9004 	ldr.w	r9, [r5, #4]
  40306e:	9302      	str	r3, [sp, #8]
  403070:	3508      	adds	r5, #8
  403072:	e7c9      	b.n	403008 <__sfvwrite_r+0x150>
  403074:	4640      	mov	r0, r8
  403076:	e783      	b.n	402f80 <__sfvwrite_r+0xc8>
  403078:	465a      	mov	r2, fp
  40307a:	4651      	mov	r1, sl
  40307c:	f000 fcf2 	bl	403a64 <memmove>
  403080:	68a2      	ldr	r2, [r4, #8]
  403082:	6823      	ldr	r3, [r4, #0]
  403084:	ebcb 0202 	rsb	r2, fp, r2
  403088:	445b      	add	r3, fp
  40308a:	ebb8 0807 	subs.w	r8, r8, r7
  40308e:	60a2      	str	r2, [r4, #8]
  403090:	6023      	str	r3, [r4, #0]
  403092:	d1db      	bne.n	40304c <__sfvwrite_r+0x194>
  403094:	4621      	mov	r1, r4
  403096:	9801      	ldr	r0, [sp, #4]
  403098:	f7ff fcc8 	bl	402a2c <_fflush_r>
  40309c:	2800      	cmp	r0, #0
  40309e:	d1a5      	bne.n	402fec <__sfvwrite_r+0x134>
  4030a0:	f8cd 8008 	str.w	r8, [sp, #8]
  4030a4:	e7d2      	b.n	40304c <__sfvwrite_r+0x194>
  4030a6:	6820      	ldr	r0, [r4, #0]
  4030a8:	46b8      	mov	r8, r7
  4030aa:	46ba      	mov	sl, r7
  4030ac:	e75c      	b.n	402f68 <__sfvwrite_r+0xb0>
  4030ae:	464a      	mov	r2, r9
  4030b0:	210a      	movs	r1, #10
  4030b2:	4650      	mov	r0, sl
  4030b4:	f000 fbec 	bl	403890 <memchr>
  4030b8:	2800      	cmp	r0, #0
  4030ba:	d06f      	beq.n	40319c <__sfvwrite_r+0x2e4>
  4030bc:	3001      	adds	r0, #1
  4030be:	2301      	movs	r3, #1
  4030c0:	ebca 0800 	rsb	r8, sl, r0
  4030c4:	9302      	str	r3, [sp, #8]
  4030c6:	e7a5      	b.n	403014 <__sfvwrite_r+0x15c>
  4030c8:	6962      	ldr	r2, [r4, #20]
  4030ca:	6820      	ldr	r0, [r4, #0]
  4030cc:	6921      	ldr	r1, [r4, #16]
  4030ce:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4030d2:	ebc1 0a00 	rsb	sl, r1, r0
  4030d6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4030da:	f10a 0001 	add.w	r0, sl, #1
  4030de:	ea4f 0868 	mov.w	r8, r8, asr #1
  4030e2:	4438      	add	r0, r7
  4030e4:	4540      	cmp	r0, r8
  4030e6:	4642      	mov	r2, r8
  4030e8:	bf84      	itt	hi
  4030ea:	4680      	movhi	r8, r0
  4030ec:	4642      	movhi	r2, r8
  4030ee:	055b      	lsls	r3, r3, #21
  4030f0:	d542      	bpl.n	403178 <__sfvwrite_r+0x2c0>
  4030f2:	4611      	mov	r1, r2
  4030f4:	9801      	ldr	r0, [sp, #4]
  4030f6:	f000 f911 	bl	40331c <_malloc_r>
  4030fa:	4683      	mov	fp, r0
  4030fc:	2800      	cmp	r0, #0
  4030fe:	d055      	beq.n	4031ac <__sfvwrite_r+0x2f4>
  403100:	4652      	mov	r2, sl
  403102:	6921      	ldr	r1, [r4, #16]
  403104:	f000 fc14 	bl	403930 <memcpy>
  403108:	89a3      	ldrh	r3, [r4, #12]
  40310a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40310e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403112:	81a3      	strh	r3, [r4, #12]
  403114:	ebca 0308 	rsb	r3, sl, r8
  403118:	eb0b 000a 	add.w	r0, fp, sl
  40311c:	f8c4 8014 	str.w	r8, [r4, #20]
  403120:	f8c4 b010 	str.w	fp, [r4, #16]
  403124:	6020      	str	r0, [r4, #0]
  403126:	60a3      	str	r3, [r4, #8]
  403128:	46b8      	mov	r8, r7
  40312a:	46ba      	mov	sl, r7
  40312c:	e71c      	b.n	402f68 <__sfvwrite_r+0xb0>
  40312e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  403132:	42bb      	cmp	r3, r7
  403134:	bf28      	it	cs
  403136:	463b      	movcs	r3, r7
  403138:	464a      	mov	r2, r9
  40313a:	fb93 f3f1 	sdiv	r3, r3, r1
  40313e:	9801      	ldr	r0, [sp, #4]
  403140:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403142:	fb01 f303 	mul.w	r3, r1, r3
  403146:	69e1      	ldr	r1, [r4, #28]
  403148:	47b0      	blx	r6
  40314a:	2800      	cmp	r0, #0
  40314c:	f73f af18 	bgt.w	402f80 <__sfvwrite_r+0xc8>
  403150:	e74c      	b.n	402fec <__sfvwrite_r+0x134>
  403152:	461a      	mov	r2, r3
  403154:	4651      	mov	r1, sl
  403156:	9303      	str	r3, [sp, #12]
  403158:	f000 fc84 	bl	403a64 <memmove>
  40315c:	6822      	ldr	r2, [r4, #0]
  40315e:	9b03      	ldr	r3, [sp, #12]
  403160:	9801      	ldr	r0, [sp, #4]
  403162:	441a      	add	r2, r3
  403164:	6022      	str	r2, [r4, #0]
  403166:	4621      	mov	r1, r4
  403168:	f7ff fc60 	bl	402a2c <_fflush_r>
  40316c:	9b03      	ldr	r3, [sp, #12]
  40316e:	2800      	cmp	r0, #0
  403170:	f47f af3c 	bne.w	402fec <__sfvwrite_r+0x134>
  403174:	461f      	mov	r7, r3
  403176:	e766      	b.n	403046 <__sfvwrite_r+0x18e>
  403178:	9801      	ldr	r0, [sp, #4]
  40317a:	f000 fcdb 	bl	403b34 <_realloc_r>
  40317e:	4683      	mov	fp, r0
  403180:	2800      	cmp	r0, #0
  403182:	d1c7      	bne.n	403114 <__sfvwrite_r+0x25c>
  403184:	9d01      	ldr	r5, [sp, #4]
  403186:	6921      	ldr	r1, [r4, #16]
  403188:	4628      	mov	r0, r5
  40318a:	f7ff fdad 	bl	402ce8 <_free_r>
  40318e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403192:	220c      	movs	r2, #12
  403194:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403198:	602a      	str	r2, [r5, #0]
  40319a:	e729      	b.n	402ff0 <__sfvwrite_r+0x138>
  40319c:	2301      	movs	r3, #1
  40319e:	f109 0801 	add.w	r8, r9, #1
  4031a2:	9302      	str	r3, [sp, #8]
  4031a4:	e736      	b.n	403014 <__sfvwrite_r+0x15c>
  4031a6:	f04f 30ff 	mov.w	r0, #4294967295
  4031aa:	e6b8      	b.n	402f1e <__sfvwrite_r+0x66>
  4031ac:	9a01      	ldr	r2, [sp, #4]
  4031ae:	230c      	movs	r3, #12
  4031b0:	6013      	str	r3, [r2, #0]
  4031b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4031b6:	e71b      	b.n	402ff0 <__sfvwrite_r+0x138>
  4031b8:	7ffffc00 	.word	0x7ffffc00

004031bc <_fwalk_reent>:
  4031bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4031c0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4031c4:	d01f      	beq.n	403206 <_fwalk_reent+0x4a>
  4031c6:	4688      	mov	r8, r1
  4031c8:	4606      	mov	r6, r0
  4031ca:	f04f 0900 	mov.w	r9, #0
  4031ce:	687d      	ldr	r5, [r7, #4]
  4031d0:	68bc      	ldr	r4, [r7, #8]
  4031d2:	3d01      	subs	r5, #1
  4031d4:	d411      	bmi.n	4031fa <_fwalk_reent+0x3e>
  4031d6:	89a3      	ldrh	r3, [r4, #12]
  4031d8:	2b01      	cmp	r3, #1
  4031da:	f105 35ff 	add.w	r5, r5, #4294967295
  4031de:	d908      	bls.n	4031f2 <_fwalk_reent+0x36>
  4031e0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4031e4:	3301      	adds	r3, #1
  4031e6:	4621      	mov	r1, r4
  4031e8:	4630      	mov	r0, r6
  4031ea:	d002      	beq.n	4031f2 <_fwalk_reent+0x36>
  4031ec:	47c0      	blx	r8
  4031ee:	ea49 0900 	orr.w	r9, r9, r0
  4031f2:	1c6b      	adds	r3, r5, #1
  4031f4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4031f8:	d1ed      	bne.n	4031d6 <_fwalk_reent+0x1a>
  4031fa:	683f      	ldr	r7, [r7, #0]
  4031fc:	2f00      	cmp	r7, #0
  4031fe:	d1e6      	bne.n	4031ce <_fwalk_reent+0x12>
  403200:	4648      	mov	r0, r9
  403202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403206:	46b9      	mov	r9, r7
  403208:	4648      	mov	r0, r9
  40320a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40320e:	bf00      	nop

00403210 <__locale_charset>:
  403210:	4800      	ldr	r0, [pc, #0]	; (403214 <__locale_charset+0x4>)
  403212:	4770      	bx	lr
  403214:	20400434 	.word	0x20400434

00403218 <__locale_mb_cur_max>:
  403218:	4b01      	ldr	r3, [pc, #4]	; (403220 <__locale_mb_cur_max+0x8>)
  40321a:	6818      	ldr	r0, [r3, #0]
  40321c:	4770      	bx	lr
  40321e:	bf00      	nop
  403220:	20400454 	.word	0x20400454

00403224 <__swhatbuf_r>:
  403224:	b570      	push	{r4, r5, r6, lr}
  403226:	460d      	mov	r5, r1
  403228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40322c:	2900      	cmp	r1, #0
  40322e:	b090      	sub	sp, #64	; 0x40
  403230:	4614      	mov	r4, r2
  403232:	461e      	mov	r6, r3
  403234:	db14      	blt.n	403260 <__swhatbuf_r+0x3c>
  403236:	aa01      	add	r2, sp, #4
  403238:	f001 f80c 	bl	404254 <_fstat_r>
  40323c:	2800      	cmp	r0, #0
  40323e:	db0f      	blt.n	403260 <__swhatbuf_r+0x3c>
  403240:	9a02      	ldr	r2, [sp, #8]
  403242:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  403246:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40324a:	fab2 f282 	clz	r2, r2
  40324e:	0952      	lsrs	r2, r2, #5
  403250:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403254:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403258:	6032      	str	r2, [r6, #0]
  40325a:	6023      	str	r3, [r4, #0]
  40325c:	b010      	add	sp, #64	; 0x40
  40325e:	bd70      	pop	{r4, r5, r6, pc}
  403260:	89a8      	ldrh	r0, [r5, #12]
  403262:	f000 0080 	and.w	r0, r0, #128	; 0x80
  403266:	b282      	uxth	r2, r0
  403268:	2000      	movs	r0, #0
  40326a:	6030      	str	r0, [r6, #0]
  40326c:	b11a      	cbz	r2, 403276 <__swhatbuf_r+0x52>
  40326e:	2340      	movs	r3, #64	; 0x40
  403270:	6023      	str	r3, [r4, #0]
  403272:	b010      	add	sp, #64	; 0x40
  403274:	bd70      	pop	{r4, r5, r6, pc}
  403276:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40327a:	4610      	mov	r0, r2
  40327c:	6023      	str	r3, [r4, #0]
  40327e:	b010      	add	sp, #64	; 0x40
  403280:	bd70      	pop	{r4, r5, r6, pc}
  403282:	bf00      	nop

00403284 <__smakebuf_r>:
  403284:	898a      	ldrh	r2, [r1, #12]
  403286:	0792      	lsls	r2, r2, #30
  403288:	460b      	mov	r3, r1
  40328a:	d506      	bpl.n	40329a <__smakebuf_r+0x16>
  40328c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  403290:	2101      	movs	r1, #1
  403292:	601a      	str	r2, [r3, #0]
  403294:	611a      	str	r2, [r3, #16]
  403296:	6159      	str	r1, [r3, #20]
  403298:	4770      	bx	lr
  40329a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40329c:	b083      	sub	sp, #12
  40329e:	ab01      	add	r3, sp, #4
  4032a0:	466a      	mov	r2, sp
  4032a2:	460c      	mov	r4, r1
  4032a4:	4605      	mov	r5, r0
  4032a6:	f7ff ffbd 	bl	403224 <__swhatbuf_r>
  4032aa:	9900      	ldr	r1, [sp, #0]
  4032ac:	4606      	mov	r6, r0
  4032ae:	4628      	mov	r0, r5
  4032b0:	f000 f834 	bl	40331c <_malloc_r>
  4032b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4032b8:	b1d0      	cbz	r0, 4032f0 <__smakebuf_r+0x6c>
  4032ba:	9a01      	ldr	r2, [sp, #4]
  4032bc:	4f12      	ldr	r7, [pc, #72]	; (403308 <__smakebuf_r+0x84>)
  4032be:	9900      	ldr	r1, [sp, #0]
  4032c0:	63ef      	str	r7, [r5, #60]	; 0x3c
  4032c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4032c6:	81a3      	strh	r3, [r4, #12]
  4032c8:	6020      	str	r0, [r4, #0]
  4032ca:	6120      	str	r0, [r4, #16]
  4032cc:	6161      	str	r1, [r4, #20]
  4032ce:	b91a      	cbnz	r2, 4032d8 <__smakebuf_r+0x54>
  4032d0:	4333      	orrs	r3, r6
  4032d2:	81a3      	strh	r3, [r4, #12]
  4032d4:	b003      	add	sp, #12
  4032d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4032d8:	4628      	mov	r0, r5
  4032da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4032de:	f000 ffcd 	bl	40427c <_isatty_r>
  4032e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4032e6:	2800      	cmp	r0, #0
  4032e8:	d0f2      	beq.n	4032d0 <__smakebuf_r+0x4c>
  4032ea:	f043 0301 	orr.w	r3, r3, #1
  4032ee:	e7ef      	b.n	4032d0 <__smakebuf_r+0x4c>
  4032f0:	059a      	lsls	r2, r3, #22
  4032f2:	d4ef      	bmi.n	4032d4 <__smakebuf_r+0x50>
  4032f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4032f8:	f043 0302 	orr.w	r3, r3, #2
  4032fc:	2101      	movs	r1, #1
  4032fe:	81a3      	strh	r3, [r4, #12]
  403300:	6022      	str	r2, [r4, #0]
  403302:	6122      	str	r2, [r4, #16]
  403304:	6161      	str	r1, [r4, #20]
  403306:	e7e5      	b.n	4032d4 <__smakebuf_r+0x50>
  403308:	00402a59 	.word	0x00402a59

0040330c <malloc>:
  40330c:	4b02      	ldr	r3, [pc, #8]	; (403318 <malloc+0xc>)
  40330e:	4601      	mov	r1, r0
  403310:	6818      	ldr	r0, [r3, #0]
  403312:	f000 b803 	b.w	40331c <_malloc_r>
  403316:	bf00      	nop
  403318:	20400430 	.word	0x20400430

0040331c <_malloc_r>:
  40331c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403320:	f101 050b 	add.w	r5, r1, #11
  403324:	2d16      	cmp	r5, #22
  403326:	b083      	sub	sp, #12
  403328:	4606      	mov	r6, r0
  40332a:	f240 809f 	bls.w	40346c <_malloc_r+0x150>
  40332e:	f035 0507 	bics.w	r5, r5, #7
  403332:	f100 80bf 	bmi.w	4034b4 <_malloc_r+0x198>
  403336:	42a9      	cmp	r1, r5
  403338:	f200 80bc 	bhi.w	4034b4 <_malloc_r+0x198>
  40333c:	f000 fbf6 	bl	403b2c <__malloc_lock>
  403340:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  403344:	f0c0 829c 	bcc.w	403880 <_malloc_r+0x564>
  403348:	0a6b      	lsrs	r3, r5, #9
  40334a:	f000 80ba 	beq.w	4034c2 <_malloc_r+0x1a6>
  40334e:	2b04      	cmp	r3, #4
  403350:	f200 8183 	bhi.w	40365a <_malloc_r+0x33e>
  403354:	09a8      	lsrs	r0, r5, #6
  403356:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  40335a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40335e:	3038      	adds	r0, #56	; 0x38
  403360:	4fc4      	ldr	r7, [pc, #784]	; (403674 <_malloc_r+0x358>)
  403362:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  403366:	f1a3 0108 	sub.w	r1, r3, #8
  40336a:	685c      	ldr	r4, [r3, #4]
  40336c:	42a1      	cmp	r1, r4
  40336e:	d107      	bne.n	403380 <_malloc_r+0x64>
  403370:	e0ac      	b.n	4034cc <_malloc_r+0x1b0>
  403372:	2a00      	cmp	r2, #0
  403374:	f280 80ac 	bge.w	4034d0 <_malloc_r+0x1b4>
  403378:	68e4      	ldr	r4, [r4, #12]
  40337a:	42a1      	cmp	r1, r4
  40337c:	f000 80a6 	beq.w	4034cc <_malloc_r+0x1b0>
  403380:	6863      	ldr	r3, [r4, #4]
  403382:	f023 0303 	bic.w	r3, r3, #3
  403386:	1b5a      	subs	r2, r3, r5
  403388:	2a0f      	cmp	r2, #15
  40338a:	ddf2      	ble.n	403372 <_malloc_r+0x56>
  40338c:	49b9      	ldr	r1, [pc, #740]	; (403674 <_malloc_r+0x358>)
  40338e:	693c      	ldr	r4, [r7, #16]
  403390:	f101 0e08 	add.w	lr, r1, #8
  403394:	4574      	cmp	r4, lr
  403396:	f000 81b3 	beq.w	403700 <_malloc_r+0x3e4>
  40339a:	6863      	ldr	r3, [r4, #4]
  40339c:	f023 0303 	bic.w	r3, r3, #3
  4033a0:	1b5a      	subs	r2, r3, r5
  4033a2:	2a0f      	cmp	r2, #15
  4033a4:	f300 8199 	bgt.w	4036da <_malloc_r+0x3be>
  4033a8:	2a00      	cmp	r2, #0
  4033aa:	f8c1 e014 	str.w	lr, [r1, #20]
  4033ae:	f8c1 e010 	str.w	lr, [r1, #16]
  4033b2:	f280 809e 	bge.w	4034f2 <_malloc_r+0x1d6>
  4033b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4033ba:	f080 8167 	bcs.w	40368c <_malloc_r+0x370>
  4033be:	08db      	lsrs	r3, r3, #3
  4033c0:	f103 0c01 	add.w	ip, r3, #1
  4033c4:	2201      	movs	r2, #1
  4033c6:	109b      	asrs	r3, r3, #2
  4033c8:	fa02 f303 	lsl.w	r3, r2, r3
  4033cc:	684a      	ldr	r2, [r1, #4]
  4033ce:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  4033d2:	f8c4 8008 	str.w	r8, [r4, #8]
  4033d6:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  4033da:	431a      	orrs	r2, r3
  4033dc:	f1a9 0308 	sub.w	r3, r9, #8
  4033e0:	60e3      	str	r3, [r4, #12]
  4033e2:	604a      	str	r2, [r1, #4]
  4033e4:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  4033e8:	f8c8 400c 	str.w	r4, [r8, #12]
  4033ec:	1083      	asrs	r3, r0, #2
  4033ee:	2401      	movs	r4, #1
  4033f0:	409c      	lsls	r4, r3
  4033f2:	4294      	cmp	r4, r2
  4033f4:	f200 808a 	bhi.w	40350c <_malloc_r+0x1f0>
  4033f8:	4214      	tst	r4, r2
  4033fa:	d106      	bne.n	40340a <_malloc_r+0xee>
  4033fc:	f020 0003 	bic.w	r0, r0, #3
  403400:	0064      	lsls	r4, r4, #1
  403402:	4214      	tst	r4, r2
  403404:	f100 0004 	add.w	r0, r0, #4
  403408:	d0fa      	beq.n	403400 <_malloc_r+0xe4>
  40340a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40340e:	46cc      	mov	ip, r9
  403410:	4680      	mov	r8, r0
  403412:	f8dc 100c 	ldr.w	r1, [ip, #12]
  403416:	458c      	cmp	ip, r1
  403418:	d107      	bne.n	40342a <_malloc_r+0x10e>
  40341a:	e173      	b.n	403704 <_malloc_r+0x3e8>
  40341c:	2a00      	cmp	r2, #0
  40341e:	f280 8181 	bge.w	403724 <_malloc_r+0x408>
  403422:	68c9      	ldr	r1, [r1, #12]
  403424:	458c      	cmp	ip, r1
  403426:	f000 816d 	beq.w	403704 <_malloc_r+0x3e8>
  40342a:	684b      	ldr	r3, [r1, #4]
  40342c:	f023 0303 	bic.w	r3, r3, #3
  403430:	1b5a      	subs	r2, r3, r5
  403432:	2a0f      	cmp	r2, #15
  403434:	ddf2      	ble.n	40341c <_malloc_r+0x100>
  403436:	460c      	mov	r4, r1
  403438:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40343c:	f854 8f08 	ldr.w	r8, [r4, #8]!
  403440:	194b      	adds	r3, r1, r5
  403442:	f045 0501 	orr.w	r5, r5, #1
  403446:	604d      	str	r5, [r1, #4]
  403448:	f042 0101 	orr.w	r1, r2, #1
  40344c:	f8c8 c00c 	str.w	ip, [r8, #12]
  403450:	4630      	mov	r0, r6
  403452:	f8cc 8008 	str.w	r8, [ip, #8]
  403456:	617b      	str	r3, [r7, #20]
  403458:	613b      	str	r3, [r7, #16]
  40345a:	f8c3 e00c 	str.w	lr, [r3, #12]
  40345e:	f8c3 e008 	str.w	lr, [r3, #8]
  403462:	6059      	str	r1, [r3, #4]
  403464:	509a      	str	r2, [r3, r2]
  403466:	f000 fb63 	bl	403b30 <__malloc_unlock>
  40346a:	e01f      	b.n	4034ac <_malloc_r+0x190>
  40346c:	2910      	cmp	r1, #16
  40346e:	d821      	bhi.n	4034b4 <_malloc_r+0x198>
  403470:	f000 fb5c 	bl	403b2c <__malloc_lock>
  403474:	2510      	movs	r5, #16
  403476:	2306      	movs	r3, #6
  403478:	2002      	movs	r0, #2
  40347a:	4f7e      	ldr	r7, [pc, #504]	; (403674 <_malloc_r+0x358>)
  40347c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  403480:	f1a3 0208 	sub.w	r2, r3, #8
  403484:	685c      	ldr	r4, [r3, #4]
  403486:	4294      	cmp	r4, r2
  403488:	f000 8145 	beq.w	403716 <_malloc_r+0x3fa>
  40348c:	6863      	ldr	r3, [r4, #4]
  40348e:	68e1      	ldr	r1, [r4, #12]
  403490:	68a5      	ldr	r5, [r4, #8]
  403492:	f023 0303 	bic.w	r3, r3, #3
  403496:	4423      	add	r3, r4
  403498:	4630      	mov	r0, r6
  40349a:	685a      	ldr	r2, [r3, #4]
  40349c:	60e9      	str	r1, [r5, #12]
  40349e:	f042 0201 	orr.w	r2, r2, #1
  4034a2:	608d      	str	r5, [r1, #8]
  4034a4:	605a      	str	r2, [r3, #4]
  4034a6:	f000 fb43 	bl	403b30 <__malloc_unlock>
  4034aa:	3408      	adds	r4, #8
  4034ac:	4620      	mov	r0, r4
  4034ae:	b003      	add	sp, #12
  4034b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034b4:	2400      	movs	r4, #0
  4034b6:	230c      	movs	r3, #12
  4034b8:	4620      	mov	r0, r4
  4034ba:	6033      	str	r3, [r6, #0]
  4034bc:	b003      	add	sp, #12
  4034be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034c2:	2380      	movs	r3, #128	; 0x80
  4034c4:	f04f 0e40 	mov.w	lr, #64	; 0x40
  4034c8:	203f      	movs	r0, #63	; 0x3f
  4034ca:	e749      	b.n	403360 <_malloc_r+0x44>
  4034cc:	4670      	mov	r0, lr
  4034ce:	e75d      	b.n	40338c <_malloc_r+0x70>
  4034d0:	4423      	add	r3, r4
  4034d2:	68e1      	ldr	r1, [r4, #12]
  4034d4:	685a      	ldr	r2, [r3, #4]
  4034d6:	68a5      	ldr	r5, [r4, #8]
  4034d8:	f042 0201 	orr.w	r2, r2, #1
  4034dc:	60e9      	str	r1, [r5, #12]
  4034de:	4630      	mov	r0, r6
  4034e0:	608d      	str	r5, [r1, #8]
  4034e2:	605a      	str	r2, [r3, #4]
  4034e4:	f000 fb24 	bl	403b30 <__malloc_unlock>
  4034e8:	3408      	adds	r4, #8
  4034ea:	4620      	mov	r0, r4
  4034ec:	b003      	add	sp, #12
  4034ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034f2:	4423      	add	r3, r4
  4034f4:	4630      	mov	r0, r6
  4034f6:	685a      	ldr	r2, [r3, #4]
  4034f8:	f042 0201 	orr.w	r2, r2, #1
  4034fc:	605a      	str	r2, [r3, #4]
  4034fe:	f000 fb17 	bl	403b30 <__malloc_unlock>
  403502:	3408      	adds	r4, #8
  403504:	4620      	mov	r0, r4
  403506:	b003      	add	sp, #12
  403508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40350c:	68bc      	ldr	r4, [r7, #8]
  40350e:	6863      	ldr	r3, [r4, #4]
  403510:	f023 0803 	bic.w	r8, r3, #3
  403514:	45a8      	cmp	r8, r5
  403516:	d304      	bcc.n	403522 <_malloc_r+0x206>
  403518:	ebc5 0308 	rsb	r3, r5, r8
  40351c:	2b0f      	cmp	r3, #15
  40351e:	f300 808c 	bgt.w	40363a <_malloc_r+0x31e>
  403522:	4b55      	ldr	r3, [pc, #340]	; (403678 <_malloc_r+0x35c>)
  403524:	f8df 9160 	ldr.w	r9, [pc, #352]	; 403688 <_malloc_r+0x36c>
  403528:	681a      	ldr	r2, [r3, #0]
  40352a:	f8d9 3000 	ldr.w	r3, [r9]
  40352e:	3301      	adds	r3, #1
  403530:	442a      	add	r2, r5
  403532:	eb04 0a08 	add.w	sl, r4, r8
  403536:	f000 8160 	beq.w	4037fa <_malloc_r+0x4de>
  40353a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40353e:	320f      	adds	r2, #15
  403540:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  403544:	f022 020f 	bic.w	r2, r2, #15
  403548:	4611      	mov	r1, r2
  40354a:	4630      	mov	r0, r6
  40354c:	9201      	str	r2, [sp, #4]
  40354e:	f000 fce1 	bl	403f14 <_sbrk_r>
  403552:	f1b0 3fff 	cmp.w	r0, #4294967295
  403556:	4683      	mov	fp, r0
  403558:	9a01      	ldr	r2, [sp, #4]
  40355a:	f000 8158 	beq.w	40380e <_malloc_r+0x4f2>
  40355e:	4582      	cmp	sl, r0
  403560:	f200 80fc 	bhi.w	40375c <_malloc_r+0x440>
  403564:	4b45      	ldr	r3, [pc, #276]	; (40367c <_malloc_r+0x360>)
  403566:	6819      	ldr	r1, [r3, #0]
  403568:	45da      	cmp	sl, fp
  40356a:	4411      	add	r1, r2
  40356c:	6019      	str	r1, [r3, #0]
  40356e:	f000 8153 	beq.w	403818 <_malloc_r+0x4fc>
  403572:	f8d9 0000 	ldr.w	r0, [r9]
  403576:	f8df e110 	ldr.w	lr, [pc, #272]	; 403688 <_malloc_r+0x36c>
  40357a:	3001      	adds	r0, #1
  40357c:	bf1b      	ittet	ne
  40357e:	ebca 0a0b 	rsbne	sl, sl, fp
  403582:	4451      	addne	r1, sl
  403584:	f8ce b000 	streq.w	fp, [lr]
  403588:	6019      	strne	r1, [r3, #0]
  40358a:	f01b 0107 	ands.w	r1, fp, #7
  40358e:	f000 8117 	beq.w	4037c0 <_malloc_r+0x4a4>
  403592:	f1c1 0008 	rsb	r0, r1, #8
  403596:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40359a:	4483      	add	fp, r0
  40359c:	3108      	adds	r1, #8
  40359e:	445a      	add	r2, fp
  4035a0:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4035a4:	ebc2 0901 	rsb	r9, r2, r1
  4035a8:	4649      	mov	r1, r9
  4035aa:	4630      	mov	r0, r6
  4035ac:	9301      	str	r3, [sp, #4]
  4035ae:	f000 fcb1 	bl	403f14 <_sbrk_r>
  4035b2:	1c43      	adds	r3, r0, #1
  4035b4:	9b01      	ldr	r3, [sp, #4]
  4035b6:	f000 813f 	beq.w	403838 <_malloc_r+0x51c>
  4035ba:	ebcb 0200 	rsb	r2, fp, r0
  4035be:	444a      	add	r2, r9
  4035c0:	f042 0201 	orr.w	r2, r2, #1
  4035c4:	6819      	ldr	r1, [r3, #0]
  4035c6:	f8c7 b008 	str.w	fp, [r7, #8]
  4035ca:	4449      	add	r1, r9
  4035cc:	42bc      	cmp	r4, r7
  4035ce:	f8cb 2004 	str.w	r2, [fp, #4]
  4035d2:	6019      	str	r1, [r3, #0]
  4035d4:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40367c <_malloc_r+0x360>
  4035d8:	d016      	beq.n	403608 <_malloc_r+0x2ec>
  4035da:	f1b8 0f0f 	cmp.w	r8, #15
  4035de:	f240 80fd 	bls.w	4037dc <_malloc_r+0x4c0>
  4035e2:	6862      	ldr	r2, [r4, #4]
  4035e4:	f1a8 030c 	sub.w	r3, r8, #12
  4035e8:	f023 0307 	bic.w	r3, r3, #7
  4035ec:	18e0      	adds	r0, r4, r3
  4035ee:	f002 0201 	and.w	r2, r2, #1
  4035f2:	f04f 0e05 	mov.w	lr, #5
  4035f6:	431a      	orrs	r2, r3
  4035f8:	2b0f      	cmp	r3, #15
  4035fa:	6062      	str	r2, [r4, #4]
  4035fc:	f8c0 e004 	str.w	lr, [r0, #4]
  403600:	f8c0 e008 	str.w	lr, [r0, #8]
  403604:	f200 811c 	bhi.w	403840 <_malloc_r+0x524>
  403608:	4b1d      	ldr	r3, [pc, #116]	; (403680 <_malloc_r+0x364>)
  40360a:	68bc      	ldr	r4, [r7, #8]
  40360c:	681a      	ldr	r2, [r3, #0]
  40360e:	4291      	cmp	r1, r2
  403610:	bf88      	it	hi
  403612:	6019      	strhi	r1, [r3, #0]
  403614:	4b1b      	ldr	r3, [pc, #108]	; (403684 <_malloc_r+0x368>)
  403616:	681a      	ldr	r2, [r3, #0]
  403618:	4291      	cmp	r1, r2
  40361a:	6862      	ldr	r2, [r4, #4]
  40361c:	bf88      	it	hi
  40361e:	6019      	strhi	r1, [r3, #0]
  403620:	f022 0203 	bic.w	r2, r2, #3
  403624:	4295      	cmp	r5, r2
  403626:	eba2 0305 	sub.w	r3, r2, r5
  40362a:	d801      	bhi.n	403630 <_malloc_r+0x314>
  40362c:	2b0f      	cmp	r3, #15
  40362e:	dc04      	bgt.n	40363a <_malloc_r+0x31e>
  403630:	4630      	mov	r0, r6
  403632:	f000 fa7d 	bl	403b30 <__malloc_unlock>
  403636:	2400      	movs	r4, #0
  403638:	e738      	b.n	4034ac <_malloc_r+0x190>
  40363a:	1962      	adds	r2, r4, r5
  40363c:	f043 0301 	orr.w	r3, r3, #1
  403640:	f045 0501 	orr.w	r5, r5, #1
  403644:	6065      	str	r5, [r4, #4]
  403646:	4630      	mov	r0, r6
  403648:	60ba      	str	r2, [r7, #8]
  40364a:	6053      	str	r3, [r2, #4]
  40364c:	f000 fa70 	bl	403b30 <__malloc_unlock>
  403650:	3408      	adds	r4, #8
  403652:	4620      	mov	r0, r4
  403654:	b003      	add	sp, #12
  403656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40365a:	2b14      	cmp	r3, #20
  40365c:	d971      	bls.n	403742 <_malloc_r+0x426>
  40365e:	2b54      	cmp	r3, #84	; 0x54
  403660:	f200 80a4 	bhi.w	4037ac <_malloc_r+0x490>
  403664:	0b28      	lsrs	r0, r5, #12
  403666:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  40366a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40366e:	306e      	adds	r0, #110	; 0x6e
  403670:	e676      	b.n	403360 <_malloc_r+0x44>
  403672:	bf00      	nop
  403674:	20400458 	.word	0x20400458
  403678:	20400910 	.word	0x20400910
  40367c:	20400914 	.word	0x20400914
  403680:	2040090c 	.word	0x2040090c
  403684:	20400908 	.word	0x20400908
  403688:	20400864 	.word	0x20400864
  40368c:	0a5a      	lsrs	r2, r3, #9
  40368e:	2a04      	cmp	r2, #4
  403690:	d95e      	bls.n	403750 <_malloc_r+0x434>
  403692:	2a14      	cmp	r2, #20
  403694:	f200 80b3 	bhi.w	4037fe <_malloc_r+0x4e2>
  403698:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40369c:	0049      	lsls	r1, r1, #1
  40369e:	325b      	adds	r2, #91	; 0x5b
  4036a0:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  4036a4:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  4036a8:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 403888 <_malloc_r+0x56c>
  4036ac:	f1ac 0c08 	sub.w	ip, ip, #8
  4036b0:	458c      	cmp	ip, r1
  4036b2:	f000 8088 	beq.w	4037c6 <_malloc_r+0x4aa>
  4036b6:	684a      	ldr	r2, [r1, #4]
  4036b8:	f022 0203 	bic.w	r2, r2, #3
  4036bc:	4293      	cmp	r3, r2
  4036be:	d202      	bcs.n	4036c6 <_malloc_r+0x3aa>
  4036c0:	6889      	ldr	r1, [r1, #8]
  4036c2:	458c      	cmp	ip, r1
  4036c4:	d1f7      	bne.n	4036b6 <_malloc_r+0x39a>
  4036c6:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4036ca:	687a      	ldr	r2, [r7, #4]
  4036cc:	f8c4 c00c 	str.w	ip, [r4, #12]
  4036d0:	60a1      	str	r1, [r4, #8]
  4036d2:	f8cc 4008 	str.w	r4, [ip, #8]
  4036d6:	60cc      	str	r4, [r1, #12]
  4036d8:	e688      	b.n	4033ec <_malloc_r+0xd0>
  4036da:	1963      	adds	r3, r4, r5
  4036dc:	f042 0701 	orr.w	r7, r2, #1
  4036e0:	f045 0501 	orr.w	r5, r5, #1
  4036e4:	6065      	str	r5, [r4, #4]
  4036e6:	4630      	mov	r0, r6
  4036e8:	614b      	str	r3, [r1, #20]
  4036ea:	610b      	str	r3, [r1, #16]
  4036ec:	f8c3 e00c 	str.w	lr, [r3, #12]
  4036f0:	f8c3 e008 	str.w	lr, [r3, #8]
  4036f4:	605f      	str	r7, [r3, #4]
  4036f6:	509a      	str	r2, [r3, r2]
  4036f8:	3408      	adds	r4, #8
  4036fa:	f000 fa19 	bl	403b30 <__malloc_unlock>
  4036fe:	e6d5      	b.n	4034ac <_malloc_r+0x190>
  403700:	684a      	ldr	r2, [r1, #4]
  403702:	e673      	b.n	4033ec <_malloc_r+0xd0>
  403704:	f108 0801 	add.w	r8, r8, #1
  403708:	f018 0f03 	tst.w	r8, #3
  40370c:	f10c 0c08 	add.w	ip, ip, #8
  403710:	f47f ae7f 	bne.w	403412 <_malloc_r+0xf6>
  403714:	e030      	b.n	403778 <_malloc_r+0x45c>
  403716:	68dc      	ldr	r4, [r3, #12]
  403718:	42a3      	cmp	r3, r4
  40371a:	bf08      	it	eq
  40371c:	3002      	addeq	r0, #2
  40371e:	f43f ae35 	beq.w	40338c <_malloc_r+0x70>
  403722:	e6b3      	b.n	40348c <_malloc_r+0x170>
  403724:	440b      	add	r3, r1
  403726:	460c      	mov	r4, r1
  403728:	685a      	ldr	r2, [r3, #4]
  40372a:	68c9      	ldr	r1, [r1, #12]
  40372c:	f854 5f08 	ldr.w	r5, [r4, #8]!
  403730:	f042 0201 	orr.w	r2, r2, #1
  403734:	605a      	str	r2, [r3, #4]
  403736:	4630      	mov	r0, r6
  403738:	60e9      	str	r1, [r5, #12]
  40373a:	608d      	str	r5, [r1, #8]
  40373c:	f000 f9f8 	bl	403b30 <__malloc_unlock>
  403740:	e6b4      	b.n	4034ac <_malloc_r+0x190>
  403742:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  403746:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  40374a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40374e:	e607      	b.n	403360 <_malloc_r+0x44>
  403750:	099a      	lsrs	r2, r3, #6
  403752:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403756:	0049      	lsls	r1, r1, #1
  403758:	3238      	adds	r2, #56	; 0x38
  40375a:	e7a1      	b.n	4036a0 <_malloc_r+0x384>
  40375c:	42bc      	cmp	r4, r7
  40375e:	4b4a      	ldr	r3, [pc, #296]	; (403888 <_malloc_r+0x56c>)
  403760:	f43f af00 	beq.w	403564 <_malloc_r+0x248>
  403764:	689c      	ldr	r4, [r3, #8]
  403766:	6862      	ldr	r2, [r4, #4]
  403768:	f022 0203 	bic.w	r2, r2, #3
  40376c:	e75a      	b.n	403624 <_malloc_r+0x308>
  40376e:	f859 3908 	ldr.w	r3, [r9], #-8
  403772:	4599      	cmp	r9, r3
  403774:	f040 8082 	bne.w	40387c <_malloc_r+0x560>
  403778:	f010 0f03 	tst.w	r0, #3
  40377c:	f100 30ff 	add.w	r0, r0, #4294967295
  403780:	d1f5      	bne.n	40376e <_malloc_r+0x452>
  403782:	687b      	ldr	r3, [r7, #4]
  403784:	ea23 0304 	bic.w	r3, r3, r4
  403788:	607b      	str	r3, [r7, #4]
  40378a:	0064      	lsls	r4, r4, #1
  40378c:	429c      	cmp	r4, r3
  40378e:	f63f aebd 	bhi.w	40350c <_malloc_r+0x1f0>
  403792:	2c00      	cmp	r4, #0
  403794:	f43f aeba 	beq.w	40350c <_malloc_r+0x1f0>
  403798:	421c      	tst	r4, r3
  40379a:	4640      	mov	r0, r8
  40379c:	f47f ae35 	bne.w	40340a <_malloc_r+0xee>
  4037a0:	0064      	lsls	r4, r4, #1
  4037a2:	421c      	tst	r4, r3
  4037a4:	f100 0004 	add.w	r0, r0, #4
  4037a8:	d0fa      	beq.n	4037a0 <_malloc_r+0x484>
  4037aa:	e62e      	b.n	40340a <_malloc_r+0xee>
  4037ac:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4037b0:	d818      	bhi.n	4037e4 <_malloc_r+0x4c8>
  4037b2:	0be8      	lsrs	r0, r5, #15
  4037b4:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  4037b8:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4037bc:	3077      	adds	r0, #119	; 0x77
  4037be:	e5cf      	b.n	403360 <_malloc_r+0x44>
  4037c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4037c4:	e6eb      	b.n	40359e <_malloc_r+0x282>
  4037c6:	2101      	movs	r1, #1
  4037c8:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4037cc:	1092      	asrs	r2, r2, #2
  4037ce:	fa01 f202 	lsl.w	r2, r1, r2
  4037d2:	431a      	orrs	r2, r3
  4037d4:	f8c8 2004 	str.w	r2, [r8, #4]
  4037d8:	4661      	mov	r1, ip
  4037da:	e777      	b.n	4036cc <_malloc_r+0x3b0>
  4037dc:	2301      	movs	r3, #1
  4037de:	f8cb 3004 	str.w	r3, [fp, #4]
  4037e2:	e725      	b.n	403630 <_malloc_r+0x314>
  4037e4:	f240 5254 	movw	r2, #1364	; 0x554
  4037e8:	4293      	cmp	r3, r2
  4037ea:	d820      	bhi.n	40382e <_malloc_r+0x512>
  4037ec:	0ca8      	lsrs	r0, r5, #18
  4037ee:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  4037f2:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4037f6:	307c      	adds	r0, #124	; 0x7c
  4037f8:	e5b2      	b.n	403360 <_malloc_r+0x44>
  4037fa:	3210      	adds	r2, #16
  4037fc:	e6a4      	b.n	403548 <_malloc_r+0x22c>
  4037fe:	2a54      	cmp	r2, #84	; 0x54
  403800:	d826      	bhi.n	403850 <_malloc_r+0x534>
  403802:	0b1a      	lsrs	r2, r3, #12
  403804:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403808:	0049      	lsls	r1, r1, #1
  40380a:	326e      	adds	r2, #110	; 0x6e
  40380c:	e748      	b.n	4036a0 <_malloc_r+0x384>
  40380e:	68bc      	ldr	r4, [r7, #8]
  403810:	6862      	ldr	r2, [r4, #4]
  403812:	f022 0203 	bic.w	r2, r2, #3
  403816:	e705      	b.n	403624 <_malloc_r+0x308>
  403818:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40381c:	2800      	cmp	r0, #0
  40381e:	f47f aea8 	bne.w	403572 <_malloc_r+0x256>
  403822:	4442      	add	r2, r8
  403824:	68bb      	ldr	r3, [r7, #8]
  403826:	f042 0201 	orr.w	r2, r2, #1
  40382a:	605a      	str	r2, [r3, #4]
  40382c:	e6ec      	b.n	403608 <_malloc_r+0x2ec>
  40382e:	23fe      	movs	r3, #254	; 0xfe
  403830:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  403834:	207e      	movs	r0, #126	; 0x7e
  403836:	e593      	b.n	403360 <_malloc_r+0x44>
  403838:	2201      	movs	r2, #1
  40383a:	f04f 0900 	mov.w	r9, #0
  40383e:	e6c1      	b.n	4035c4 <_malloc_r+0x2a8>
  403840:	f104 0108 	add.w	r1, r4, #8
  403844:	4630      	mov	r0, r6
  403846:	f7ff fa4f 	bl	402ce8 <_free_r>
  40384a:	f8d9 1000 	ldr.w	r1, [r9]
  40384e:	e6db      	b.n	403608 <_malloc_r+0x2ec>
  403850:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403854:	d805      	bhi.n	403862 <_malloc_r+0x546>
  403856:	0bda      	lsrs	r2, r3, #15
  403858:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40385c:	0049      	lsls	r1, r1, #1
  40385e:	3277      	adds	r2, #119	; 0x77
  403860:	e71e      	b.n	4036a0 <_malloc_r+0x384>
  403862:	f240 5154 	movw	r1, #1364	; 0x554
  403866:	428a      	cmp	r2, r1
  403868:	d805      	bhi.n	403876 <_malloc_r+0x55a>
  40386a:	0c9a      	lsrs	r2, r3, #18
  40386c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403870:	0049      	lsls	r1, r1, #1
  403872:	327c      	adds	r2, #124	; 0x7c
  403874:	e714      	b.n	4036a0 <_malloc_r+0x384>
  403876:	21fe      	movs	r1, #254	; 0xfe
  403878:	227e      	movs	r2, #126	; 0x7e
  40387a:	e711      	b.n	4036a0 <_malloc_r+0x384>
  40387c:	687b      	ldr	r3, [r7, #4]
  40387e:	e784      	b.n	40378a <_malloc_r+0x46e>
  403880:	08e8      	lsrs	r0, r5, #3
  403882:	1c43      	adds	r3, r0, #1
  403884:	005b      	lsls	r3, r3, #1
  403886:	e5f8      	b.n	40347a <_malloc_r+0x15e>
  403888:	20400458 	.word	0x20400458
  40388c:	00000000 	.word	0x00000000

00403890 <memchr>:
  403890:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403894:	2a10      	cmp	r2, #16
  403896:	db2b      	blt.n	4038f0 <memchr+0x60>
  403898:	f010 0f07 	tst.w	r0, #7
  40389c:	d008      	beq.n	4038b0 <memchr+0x20>
  40389e:	f810 3b01 	ldrb.w	r3, [r0], #1
  4038a2:	3a01      	subs	r2, #1
  4038a4:	428b      	cmp	r3, r1
  4038a6:	d02d      	beq.n	403904 <memchr+0x74>
  4038a8:	f010 0f07 	tst.w	r0, #7
  4038ac:	b342      	cbz	r2, 403900 <memchr+0x70>
  4038ae:	d1f6      	bne.n	40389e <memchr+0xe>
  4038b0:	b4f0      	push	{r4, r5, r6, r7}
  4038b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4038b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4038ba:	f022 0407 	bic.w	r4, r2, #7
  4038be:	f07f 0700 	mvns.w	r7, #0
  4038c2:	2300      	movs	r3, #0
  4038c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4038c8:	3c08      	subs	r4, #8
  4038ca:	ea85 0501 	eor.w	r5, r5, r1
  4038ce:	ea86 0601 	eor.w	r6, r6, r1
  4038d2:	fa85 f547 	uadd8	r5, r5, r7
  4038d6:	faa3 f587 	sel	r5, r3, r7
  4038da:	fa86 f647 	uadd8	r6, r6, r7
  4038de:	faa5 f687 	sel	r6, r5, r7
  4038e2:	b98e      	cbnz	r6, 403908 <memchr+0x78>
  4038e4:	d1ee      	bne.n	4038c4 <memchr+0x34>
  4038e6:	bcf0      	pop	{r4, r5, r6, r7}
  4038e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4038ec:	f002 0207 	and.w	r2, r2, #7
  4038f0:	b132      	cbz	r2, 403900 <memchr+0x70>
  4038f2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4038f6:	3a01      	subs	r2, #1
  4038f8:	ea83 0301 	eor.w	r3, r3, r1
  4038fc:	b113      	cbz	r3, 403904 <memchr+0x74>
  4038fe:	d1f8      	bne.n	4038f2 <memchr+0x62>
  403900:	2000      	movs	r0, #0
  403902:	4770      	bx	lr
  403904:	3801      	subs	r0, #1
  403906:	4770      	bx	lr
  403908:	2d00      	cmp	r5, #0
  40390a:	bf06      	itte	eq
  40390c:	4635      	moveq	r5, r6
  40390e:	3803      	subeq	r0, #3
  403910:	3807      	subne	r0, #7
  403912:	f015 0f01 	tst.w	r5, #1
  403916:	d107      	bne.n	403928 <memchr+0x98>
  403918:	3001      	adds	r0, #1
  40391a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40391e:	bf02      	ittt	eq
  403920:	3001      	addeq	r0, #1
  403922:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403926:	3001      	addeq	r0, #1
  403928:	bcf0      	pop	{r4, r5, r6, r7}
  40392a:	3801      	subs	r0, #1
  40392c:	4770      	bx	lr
  40392e:	bf00      	nop

00403930 <memcpy>:
  403930:	4684      	mov	ip, r0
  403932:	ea41 0300 	orr.w	r3, r1, r0
  403936:	f013 0303 	ands.w	r3, r3, #3
  40393a:	d16d      	bne.n	403a18 <memcpy+0xe8>
  40393c:	3a40      	subs	r2, #64	; 0x40
  40393e:	d341      	bcc.n	4039c4 <memcpy+0x94>
  403940:	f851 3b04 	ldr.w	r3, [r1], #4
  403944:	f840 3b04 	str.w	r3, [r0], #4
  403948:	f851 3b04 	ldr.w	r3, [r1], #4
  40394c:	f840 3b04 	str.w	r3, [r0], #4
  403950:	f851 3b04 	ldr.w	r3, [r1], #4
  403954:	f840 3b04 	str.w	r3, [r0], #4
  403958:	f851 3b04 	ldr.w	r3, [r1], #4
  40395c:	f840 3b04 	str.w	r3, [r0], #4
  403960:	f851 3b04 	ldr.w	r3, [r1], #4
  403964:	f840 3b04 	str.w	r3, [r0], #4
  403968:	f851 3b04 	ldr.w	r3, [r1], #4
  40396c:	f840 3b04 	str.w	r3, [r0], #4
  403970:	f851 3b04 	ldr.w	r3, [r1], #4
  403974:	f840 3b04 	str.w	r3, [r0], #4
  403978:	f851 3b04 	ldr.w	r3, [r1], #4
  40397c:	f840 3b04 	str.w	r3, [r0], #4
  403980:	f851 3b04 	ldr.w	r3, [r1], #4
  403984:	f840 3b04 	str.w	r3, [r0], #4
  403988:	f851 3b04 	ldr.w	r3, [r1], #4
  40398c:	f840 3b04 	str.w	r3, [r0], #4
  403990:	f851 3b04 	ldr.w	r3, [r1], #4
  403994:	f840 3b04 	str.w	r3, [r0], #4
  403998:	f851 3b04 	ldr.w	r3, [r1], #4
  40399c:	f840 3b04 	str.w	r3, [r0], #4
  4039a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4039a4:	f840 3b04 	str.w	r3, [r0], #4
  4039a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4039ac:	f840 3b04 	str.w	r3, [r0], #4
  4039b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4039b4:	f840 3b04 	str.w	r3, [r0], #4
  4039b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4039bc:	f840 3b04 	str.w	r3, [r0], #4
  4039c0:	3a40      	subs	r2, #64	; 0x40
  4039c2:	d2bd      	bcs.n	403940 <memcpy+0x10>
  4039c4:	3230      	adds	r2, #48	; 0x30
  4039c6:	d311      	bcc.n	4039ec <memcpy+0xbc>
  4039c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4039cc:	f840 3b04 	str.w	r3, [r0], #4
  4039d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4039d4:	f840 3b04 	str.w	r3, [r0], #4
  4039d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4039dc:	f840 3b04 	str.w	r3, [r0], #4
  4039e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4039e4:	f840 3b04 	str.w	r3, [r0], #4
  4039e8:	3a10      	subs	r2, #16
  4039ea:	d2ed      	bcs.n	4039c8 <memcpy+0x98>
  4039ec:	320c      	adds	r2, #12
  4039ee:	d305      	bcc.n	4039fc <memcpy+0xcc>
  4039f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4039f4:	f840 3b04 	str.w	r3, [r0], #4
  4039f8:	3a04      	subs	r2, #4
  4039fa:	d2f9      	bcs.n	4039f0 <memcpy+0xc0>
  4039fc:	3204      	adds	r2, #4
  4039fe:	d008      	beq.n	403a12 <memcpy+0xe2>
  403a00:	07d2      	lsls	r2, r2, #31
  403a02:	bf1c      	itt	ne
  403a04:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403a08:	f800 3b01 	strbne.w	r3, [r0], #1
  403a0c:	d301      	bcc.n	403a12 <memcpy+0xe2>
  403a0e:	880b      	ldrh	r3, [r1, #0]
  403a10:	8003      	strh	r3, [r0, #0]
  403a12:	4660      	mov	r0, ip
  403a14:	4770      	bx	lr
  403a16:	bf00      	nop
  403a18:	2a08      	cmp	r2, #8
  403a1a:	d313      	bcc.n	403a44 <memcpy+0x114>
  403a1c:	078b      	lsls	r3, r1, #30
  403a1e:	d08d      	beq.n	40393c <memcpy+0xc>
  403a20:	f010 0303 	ands.w	r3, r0, #3
  403a24:	d08a      	beq.n	40393c <memcpy+0xc>
  403a26:	f1c3 0304 	rsb	r3, r3, #4
  403a2a:	1ad2      	subs	r2, r2, r3
  403a2c:	07db      	lsls	r3, r3, #31
  403a2e:	bf1c      	itt	ne
  403a30:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403a34:	f800 3b01 	strbne.w	r3, [r0], #1
  403a38:	d380      	bcc.n	40393c <memcpy+0xc>
  403a3a:	f831 3b02 	ldrh.w	r3, [r1], #2
  403a3e:	f820 3b02 	strh.w	r3, [r0], #2
  403a42:	e77b      	b.n	40393c <memcpy+0xc>
  403a44:	3a04      	subs	r2, #4
  403a46:	d3d9      	bcc.n	4039fc <memcpy+0xcc>
  403a48:	3a01      	subs	r2, #1
  403a4a:	f811 3b01 	ldrb.w	r3, [r1], #1
  403a4e:	f800 3b01 	strb.w	r3, [r0], #1
  403a52:	d2f9      	bcs.n	403a48 <memcpy+0x118>
  403a54:	780b      	ldrb	r3, [r1, #0]
  403a56:	7003      	strb	r3, [r0, #0]
  403a58:	784b      	ldrb	r3, [r1, #1]
  403a5a:	7043      	strb	r3, [r0, #1]
  403a5c:	788b      	ldrb	r3, [r1, #2]
  403a5e:	7083      	strb	r3, [r0, #2]
  403a60:	4660      	mov	r0, ip
  403a62:	4770      	bx	lr

00403a64 <memmove>:
  403a64:	4288      	cmp	r0, r1
  403a66:	b5f0      	push	{r4, r5, r6, r7, lr}
  403a68:	d90d      	bls.n	403a86 <memmove+0x22>
  403a6a:	188b      	adds	r3, r1, r2
  403a6c:	4298      	cmp	r0, r3
  403a6e:	d20a      	bcs.n	403a86 <memmove+0x22>
  403a70:	1881      	adds	r1, r0, r2
  403a72:	2a00      	cmp	r2, #0
  403a74:	d051      	beq.n	403b1a <memmove+0xb6>
  403a76:	1a9a      	subs	r2, r3, r2
  403a78:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403a7c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  403a80:	4293      	cmp	r3, r2
  403a82:	d1f9      	bne.n	403a78 <memmove+0x14>
  403a84:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403a86:	2a0f      	cmp	r2, #15
  403a88:	d948      	bls.n	403b1c <memmove+0xb8>
  403a8a:	ea41 0300 	orr.w	r3, r1, r0
  403a8e:	079b      	lsls	r3, r3, #30
  403a90:	d146      	bne.n	403b20 <memmove+0xbc>
  403a92:	f100 0410 	add.w	r4, r0, #16
  403a96:	f101 0310 	add.w	r3, r1, #16
  403a9a:	4615      	mov	r5, r2
  403a9c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403aa0:	f844 6c10 	str.w	r6, [r4, #-16]
  403aa4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403aa8:	f844 6c0c 	str.w	r6, [r4, #-12]
  403aac:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403ab0:	f844 6c08 	str.w	r6, [r4, #-8]
  403ab4:	3d10      	subs	r5, #16
  403ab6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  403aba:	f844 6c04 	str.w	r6, [r4, #-4]
  403abe:	2d0f      	cmp	r5, #15
  403ac0:	f103 0310 	add.w	r3, r3, #16
  403ac4:	f104 0410 	add.w	r4, r4, #16
  403ac8:	d8e8      	bhi.n	403a9c <memmove+0x38>
  403aca:	f1a2 0310 	sub.w	r3, r2, #16
  403ace:	f023 030f 	bic.w	r3, r3, #15
  403ad2:	f002 0e0f 	and.w	lr, r2, #15
  403ad6:	3310      	adds	r3, #16
  403ad8:	f1be 0f03 	cmp.w	lr, #3
  403adc:	4419      	add	r1, r3
  403ade:	4403      	add	r3, r0
  403ae0:	d921      	bls.n	403b26 <memmove+0xc2>
  403ae2:	1f1e      	subs	r6, r3, #4
  403ae4:	460d      	mov	r5, r1
  403ae6:	4674      	mov	r4, lr
  403ae8:	3c04      	subs	r4, #4
  403aea:	f855 7b04 	ldr.w	r7, [r5], #4
  403aee:	f846 7f04 	str.w	r7, [r6, #4]!
  403af2:	2c03      	cmp	r4, #3
  403af4:	d8f8      	bhi.n	403ae8 <memmove+0x84>
  403af6:	f1ae 0404 	sub.w	r4, lr, #4
  403afa:	f024 0403 	bic.w	r4, r4, #3
  403afe:	3404      	adds	r4, #4
  403b00:	4423      	add	r3, r4
  403b02:	4421      	add	r1, r4
  403b04:	f002 0203 	and.w	r2, r2, #3
  403b08:	b162      	cbz	r2, 403b24 <memmove+0xc0>
  403b0a:	3b01      	subs	r3, #1
  403b0c:	440a      	add	r2, r1
  403b0e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403b12:	f803 4f01 	strb.w	r4, [r3, #1]!
  403b16:	428a      	cmp	r2, r1
  403b18:	d1f9      	bne.n	403b0e <memmove+0xaa>
  403b1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403b1c:	4603      	mov	r3, r0
  403b1e:	e7f3      	b.n	403b08 <memmove+0xa4>
  403b20:	4603      	mov	r3, r0
  403b22:	e7f2      	b.n	403b0a <memmove+0xa6>
  403b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403b26:	4672      	mov	r2, lr
  403b28:	e7ee      	b.n	403b08 <memmove+0xa4>
  403b2a:	bf00      	nop

00403b2c <__malloc_lock>:
  403b2c:	4770      	bx	lr
  403b2e:	bf00      	nop

00403b30 <__malloc_unlock>:
  403b30:	4770      	bx	lr
  403b32:	bf00      	nop

00403b34 <_realloc_r>:
  403b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403b38:	4617      	mov	r7, r2
  403b3a:	b083      	sub	sp, #12
  403b3c:	2900      	cmp	r1, #0
  403b3e:	f000 80c1 	beq.w	403cc4 <_realloc_r+0x190>
  403b42:	460e      	mov	r6, r1
  403b44:	4681      	mov	r9, r0
  403b46:	f107 050b 	add.w	r5, r7, #11
  403b4a:	f7ff ffef 	bl	403b2c <__malloc_lock>
  403b4e:	f856 ec04 	ldr.w	lr, [r6, #-4]
  403b52:	2d16      	cmp	r5, #22
  403b54:	f02e 0403 	bic.w	r4, lr, #3
  403b58:	f1a6 0808 	sub.w	r8, r6, #8
  403b5c:	d840      	bhi.n	403be0 <_realloc_r+0xac>
  403b5e:	2210      	movs	r2, #16
  403b60:	4615      	mov	r5, r2
  403b62:	42af      	cmp	r7, r5
  403b64:	d841      	bhi.n	403bea <_realloc_r+0xb6>
  403b66:	4294      	cmp	r4, r2
  403b68:	da75      	bge.n	403c56 <_realloc_r+0x122>
  403b6a:	4bc9      	ldr	r3, [pc, #804]	; (403e90 <_realloc_r+0x35c>)
  403b6c:	6899      	ldr	r1, [r3, #8]
  403b6e:	eb08 0004 	add.w	r0, r8, r4
  403b72:	4288      	cmp	r0, r1
  403b74:	6841      	ldr	r1, [r0, #4]
  403b76:	f000 80d9 	beq.w	403d2c <_realloc_r+0x1f8>
  403b7a:	f021 0301 	bic.w	r3, r1, #1
  403b7e:	4403      	add	r3, r0
  403b80:	685b      	ldr	r3, [r3, #4]
  403b82:	07db      	lsls	r3, r3, #31
  403b84:	d57d      	bpl.n	403c82 <_realloc_r+0x14e>
  403b86:	f01e 0f01 	tst.w	lr, #1
  403b8a:	d035      	beq.n	403bf8 <_realloc_r+0xc4>
  403b8c:	4639      	mov	r1, r7
  403b8e:	4648      	mov	r0, r9
  403b90:	f7ff fbc4 	bl	40331c <_malloc_r>
  403b94:	4607      	mov	r7, r0
  403b96:	b1e0      	cbz	r0, 403bd2 <_realloc_r+0x9e>
  403b98:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403b9c:	f023 0301 	bic.w	r3, r3, #1
  403ba0:	4443      	add	r3, r8
  403ba2:	f1a0 0208 	sub.w	r2, r0, #8
  403ba6:	429a      	cmp	r2, r3
  403ba8:	f000 8144 	beq.w	403e34 <_realloc_r+0x300>
  403bac:	1f22      	subs	r2, r4, #4
  403bae:	2a24      	cmp	r2, #36	; 0x24
  403bb0:	f200 8131 	bhi.w	403e16 <_realloc_r+0x2e2>
  403bb4:	2a13      	cmp	r2, #19
  403bb6:	f200 8104 	bhi.w	403dc2 <_realloc_r+0x28e>
  403bba:	4603      	mov	r3, r0
  403bbc:	4632      	mov	r2, r6
  403bbe:	6811      	ldr	r1, [r2, #0]
  403bc0:	6019      	str	r1, [r3, #0]
  403bc2:	6851      	ldr	r1, [r2, #4]
  403bc4:	6059      	str	r1, [r3, #4]
  403bc6:	6892      	ldr	r2, [r2, #8]
  403bc8:	609a      	str	r2, [r3, #8]
  403bca:	4631      	mov	r1, r6
  403bcc:	4648      	mov	r0, r9
  403bce:	f7ff f88b 	bl	402ce8 <_free_r>
  403bd2:	4648      	mov	r0, r9
  403bd4:	f7ff ffac 	bl	403b30 <__malloc_unlock>
  403bd8:	4638      	mov	r0, r7
  403bda:	b003      	add	sp, #12
  403bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403be0:	f025 0507 	bic.w	r5, r5, #7
  403be4:	2d00      	cmp	r5, #0
  403be6:	462a      	mov	r2, r5
  403be8:	dabb      	bge.n	403b62 <_realloc_r+0x2e>
  403bea:	230c      	movs	r3, #12
  403bec:	2000      	movs	r0, #0
  403bee:	f8c9 3000 	str.w	r3, [r9]
  403bf2:	b003      	add	sp, #12
  403bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403bf8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403bfc:	ebc3 0a08 	rsb	sl, r3, r8
  403c00:	f8da 3004 	ldr.w	r3, [sl, #4]
  403c04:	f023 0c03 	bic.w	ip, r3, #3
  403c08:	eb04 030c 	add.w	r3, r4, ip
  403c0c:	4293      	cmp	r3, r2
  403c0e:	dbbd      	blt.n	403b8c <_realloc_r+0x58>
  403c10:	4657      	mov	r7, sl
  403c12:	f8da 100c 	ldr.w	r1, [sl, #12]
  403c16:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403c1a:	1f22      	subs	r2, r4, #4
  403c1c:	2a24      	cmp	r2, #36	; 0x24
  403c1e:	60c1      	str	r1, [r0, #12]
  403c20:	6088      	str	r0, [r1, #8]
  403c22:	f200 8117 	bhi.w	403e54 <_realloc_r+0x320>
  403c26:	2a13      	cmp	r2, #19
  403c28:	f240 8112 	bls.w	403e50 <_realloc_r+0x31c>
  403c2c:	6831      	ldr	r1, [r6, #0]
  403c2e:	f8ca 1008 	str.w	r1, [sl, #8]
  403c32:	6871      	ldr	r1, [r6, #4]
  403c34:	f8ca 100c 	str.w	r1, [sl, #12]
  403c38:	2a1b      	cmp	r2, #27
  403c3a:	f200 812b 	bhi.w	403e94 <_realloc_r+0x360>
  403c3e:	3608      	adds	r6, #8
  403c40:	f10a 0210 	add.w	r2, sl, #16
  403c44:	6831      	ldr	r1, [r6, #0]
  403c46:	6011      	str	r1, [r2, #0]
  403c48:	6871      	ldr	r1, [r6, #4]
  403c4a:	6051      	str	r1, [r2, #4]
  403c4c:	68b1      	ldr	r1, [r6, #8]
  403c4e:	6091      	str	r1, [r2, #8]
  403c50:	463e      	mov	r6, r7
  403c52:	461c      	mov	r4, r3
  403c54:	46d0      	mov	r8, sl
  403c56:	1b63      	subs	r3, r4, r5
  403c58:	2b0f      	cmp	r3, #15
  403c5a:	d81d      	bhi.n	403c98 <_realloc_r+0x164>
  403c5c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  403c60:	f003 0301 	and.w	r3, r3, #1
  403c64:	4323      	orrs	r3, r4
  403c66:	4444      	add	r4, r8
  403c68:	f8c8 3004 	str.w	r3, [r8, #4]
  403c6c:	6863      	ldr	r3, [r4, #4]
  403c6e:	f043 0301 	orr.w	r3, r3, #1
  403c72:	6063      	str	r3, [r4, #4]
  403c74:	4648      	mov	r0, r9
  403c76:	f7ff ff5b 	bl	403b30 <__malloc_unlock>
  403c7a:	4630      	mov	r0, r6
  403c7c:	b003      	add	sp, #12
  403c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c82:	f021 0103 	bic.w	r1, r1, #3
  403c86:	4421      	add	r1, r4
  403c88:	4291      	cmp	r1, r2
  403c8a:	db21      	blt.n	403cd0 <_realloc_r+0x19c>
  403c8c:	68c3      	ldr	r3, [r0, #12]
  403c8e:	6882      	ldr	r2, [r0, #8]
  403c90:	460c      	mov	r4, r1
  403c92:	60d3      	str	r3, [r2, #12]
  403c94:	609a      	str	r2, [r3, #8]
  403c96:	e7de      	b.n	403c56 <_realloc_r+0x122>
  403c98:	f8d8 2004 	ldr.w	r2, [r8, #4]
  403c9c:	eb08 0105 	add.w	r1, r8, r5
  403ca0:	f002 0201 	and.w	r2, r2, #1
  403ca4:	4315      	orrs	r5, r2
  403ca6:	f043 0201 	orr.w	r2, r3, #1
  403caa:	440b      	add	r3, r1
  403cac:	f8c8 5004 	str.w	r5, [r8, #4]
  403cb0:	604a      	str	r2, [r1, #4]
  403cb2:	685a      	ldr	r2, [r3, #4]
  403cb4:	f042 0201 	orr.w	r2, r2, #1
  403cb8:	3108      	adds	r1, #8
  403cba:	605a      	str	r2, [r3, #4]
  403cbc:	4648      	mov	r0, r9
  403cbe:	f7ff f813 	bl	402ce8 <_free_r>
  403cc2:	e7d7      	b.n	403c74 <_realloc_r+0x140>
  403cc4:	4611      	mov	r1, r2
  403cc6:	b003      	add	sp, #12
  403cc8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ccc:	f7ff bb26 	b.w	40331c <_malloc_r>
  403cd0:	f01e 0f01 	tst.w	lr, #1
  403cd4:	f47f af5a 	bne.w	403b8c <_realloc_r+0x58>
  403cd8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403cdc:	ebc3 0a08 	rsb	sl, r3, r8
  403ce0:	f8da 3004 	ldr.w	r3, [sl, #4]
  403ce4:	f023 0c03 	bic.w	ip, r3, #3
  403ce8:	eb01 0e0c 	add.w	lr, r1, ip
  403cec:	4596      	cmp	lr, r2
  403cee:	db8b      	blt.n	403c08 <_realloc_r+0xd4>
  403cf0:	68c3      	ldr	r3, [r0, #12]
  403cf2:	6882      	ldr	r2, [r0, #8]
  403cf4:	4657      	mov	r7, sl
  403cf6:	60d3      	str	r3, [r2, #12]
  403cf8:	609a      	str	r2, [r3, #8]
  403cfa:	f857 1f08 	ldr.w	r1, [r7, #8]!
  403cfe:	f8da 300c 	ldr.w	r3, [sl, #12]
  403d02:	60cb      	str	r3, [r1, #12]
  403d04:	1f22      	subs	r2, r4, #4
  403d06:	2a24      	cmp	r2, #36	; 0x24
  403d08:	6099      	str	r1, [r3, #8]
  403d0a:	f200 8099 	bhi.w	403e40 <_realloc_r+0x30c>
  403d0e:	2a13      	cmp	r2, #19
  403d10:	d962      	bls.n	403dd8 <_realloc_r+0x2a4>
  403d12:	6833      	ldr	r3, [r6, #0]
  403d14:	f8ca 3008 	str.w	r3, [sl, #8]
  403d18:	6873      	ldr	r3, [r6, #4]
  403d1a:	f8ca 300c 	str.w	r3, [sl, #12]
  403d1e:	2a1b      	cmp	r2, #27
  403d20:	f200 80a0 	bhi.w	403e64 <_realloc_r+0x330>
  403d24:	3608      	adds	r6, #8
  403d26:	f10a 0310 	add.w	r3, sl, #16
  403d2a:	e056      	b.n	403dda <_realloc_r+0x2a6>
  403d2c:	f021 0b03 	bic.w	fp, r1, #3
  403d30:	44a3      	add	fp, r4
  403d32:	f105 0010 	add.w	r0, r5, #16
  403d36:	4583      	cmp	fp, r0
  403d38:	da59      	bge.n	403dee <_realloc_r+0x2ba>
  403d3a:	f01e 0f01 	tst.w	lr, #1
  403d3e:	f47f af25 	bne.w	403b8c <_realloc_r+0x58>
  403d42:	f856 1c08 	ldr.w	r1, [r6, #-8]
  403d46:	ebc1 0a08 	rsb	sl, r1, r8
  403d4a:	f8da 1004 	ldr.w	r1, [sl, #4]
  403d4e:	f021 0c03 	bic.w	ip, r1, #3
  403d52:	44e3      	add	fp, ip
  403d54:	4558      	cmp	r0, fp
  403d56:	f73f af57 	bgt.w	403c08 <_realloc_r+0xd4>
  403d5a:	4657      	mov	r7, sl
  403d5c:	f8da 100c 	ldr.w	r1, [sl, #12]
  403d60:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403d64:	1f22      	subs	r2, r4, #4
  403d66:	2a24      	cmp	r2, #36	; 0x24
  403d68:	60c1      	str	r1, [r0, #12]
  403d6a:	6088      	str	r0, [r1, #8]
  403d6c:	f200 80b4 	bhi.w	403ed8 <_realloc_r+0x3a4>
  403d70:	2a13      	cmp	r2, #19
  403d72:	f240 80a5 	bls.w	403ec0 <_realloc_r+0x38c>
  403d76:	6831      	ldr	r1, [r6, #0]
  403d78:	f8ca 1008 	str.w	r1, [sl, #8]
  403d7c:	6871      	ldr	r1, [r6, #4]
  403d7e:	f8ca 100c 	str.w	r1, [sl, #12]
  403d82:	2a1b      	cmp	r2, #27
  403d84:	f200 80af 	bhi.w	403ee6 <_realloc_r+0x3b2>
  403d88:	3608      	adds	r6, #8
  403d8a:	f10a 0210 	add.w	r2, sl, #16
  403d8e:	6831      	ldr	r1, [r6, #0]
  403d90:	6011      	str	r1, [r2, #0]
  403d92:	6871      	ldr	r1, [r6, #4]
  403d94:	6051      	str	r1, [r2, #4]
  403d96:	68b1      	ldr	r1, [r6, #8]
  403d98:	6091      	str	r1, [r2, #8]
  403d9a:	eb0a 0105 	add.w	r1, sl, r5
  403d9e:	ebc5 020b 	rsb	r2, r5, fp
  403da2:	f042 0201 	orr.w	r2, r2, #1
  403da6:	6099      	str	r1, [r3, #8]
  403da8:	604a      	str	r2, [r1, #4]
  403daa:	f8da 3004 	ldr.w	r3, [sl, #4]
  403dae:	f003 0301 	and.w	r3, r3, #1
  403db2:	431d      	orrs	r5, r3
  403db4:	4648      	mov	r0, r9
  403db6:	f8ca 5004 	str.w	r5, [sl, #4]
  403dba:	f7ff feb9 	bl	403b30 <__malloc_unlock>
  403dbe:	4638      	mov	r0, r7
  403dc0:	e75c      	b.n	403c7c <_realloc_r+0x148>
  403dc2:	6833      	ldr	r3, [r6, #0]
  403dc4:	6003      	str	r3, [r0, #0]
  403dc6:	6873      	ldr	r3, [r6, #4]
  403dc8:	6043      	str	r3, [r0, #4]
  403dca:	2a1b      	cmp	r2, #27
  403dcc:	d827      	bhi.n	403e1e <_realloc_r+0x2ea>
  403dce:	f100 0308 	add.w	r3, r0, #8
  403dd2:	f106 0208 	add.w	r2, r6, #8
  403dd6:	e6f2      	b.n	403bbe <_realloc_r+0x8a>
  403dd8:	463b      	mov	r3, r7
  403dda:	6832      	ldr	r2, [r6, #0]
  403ddc:	601a      	str	r2, [r3, #0]
  403dde:	6872      	ldr	r2, [r6, #4]
  403de0:	605a      	str	r2, [r3, #4]
  403de2:	68b2      	ldr	r2, [r6, #8]
  403de4:	609a      	str	r2, [r3, #8]
  403de6:	463e      	mov	r6, r7
  403de8:	4674      	mov	r4, lr
  403dea:	46d0      	mov	r8, sl
  403dec:	e733      	b.n	403c56 <_realloc_r+0x122>
  403dee:	eb08 0105 	add.w	r1, r8, r5
  403df2:	ebc5 0b0b 	rsb	fp, r5, fp
  403df6:	f04b 0201 	orr.w	r2, fp, #1
  403dfa:	6099      	str	r1, [r3, #8]
  403dfc:	604a      	str	r2, [r1, #4]
  403dfe:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403e02:	f003 0301 	and.w	r3, r3, #1
  403e06:	431d      	orrs	r5, r3
  403e08:	4648      	mov	r0, r9
  403e0a:	f846 5c04 	str.w	r5, [r6, #-4]
  403e0e:	f7ff fe8f 	bl	403b30 <__malloc_unlock>
  403e12:	4630      	mov	r0, r6
  403e14:	e732      	b.n	403c7c <_realloc_r+0x148>
  403e16:	4631      	mov	r1, r6
  403e18:	f7ff fe24 	bl	403a64 <memmove>
  403e1c:	e6d5      	b.n	403bca <_realloc_r+0x96>
  403e1e:	68b3      	ldr	r3, [r6, #8]
  403e20:	6083      	str	r3, [r0, #8]
  403e22:	68f3      	ldr	r3, [r6, #12]
  403e24:	60c3      	str	r3, [r0, #12]
  403e26:	2a24      	cmp	r2, #36	; 0x24
  403e28:	d028      	beq.n	403e7c <_realloc_r+0x348>
  403e2a:	f100 0310 	add.w	r3, r0, #16
  403e2e:	f106 0210 	add.w	r2, r6, #16
  403e32:	e6c4      	b.n	403bbe <_realloc_r+0x8a>
  403e34:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403e38:	f023 0303 	bic.w	r3, r3, #3
  403e3c:	441c      	add	r4, r3
  403e3e:	e70a      	b.n	403c56 <_realloc_r+0x122>
  403e40:	4631      	mov	r1, r6
  403e42:	4638      	mov	r0, r7
  403e44:	4674      	mov	r4, lr
  403e46:	46d0      	mov	r8, sl
  403e48:	f7ff fe0c 	bl	403a64 <memmove>
  403e4c:	463e      	mov	r6, r7
  403e4e:	e702      	b.n	403c56 <_realloc_r+0x122>
  403e50:	463a      	mov	r2, r7
  403e52:	e6f7      	b.n	403c44 <_realloc_r+0x110>
  403e54:	4631      	mov	r1, r6
  403e56:	4638      	mov	r0, r7
  403e58:	461c      	mov	r4, r3
  403e5a:	46d0      	mov	r8, sl
  403e5c:	f7ff fe02 	bl	403a64 <memmove>
  403e60:	463e      	mov	r6, r7
  403e62:	e6f8      	b.n	403c56 <_realloc_r+0x122>
  403e64:	68b3      	ldr	r3, [r6, #8]
  403e66:	f8ca 3010 	str.w	r3, [sl, #16]
  403e6a:	68f3      	ldr	r3, [r6, #12]
  403e6c:	f8ca 3014 	str.w	r3, [sl, #20]
  403e70:	2a24      	cmp	r2, #36	; 0x24
  403e72:	d01b      	beq.n	403eac <_realloc_r+0x378>
  403e74:	3610      	adds	r6, #16
  403e76:	f10a 0318 	add.w	r3, sl, #24
  403e7a:	e7ae      	b.n	403dda <_realloc_r+0x2a6>
  403e7c:	6933      	ldr	r3, [r6, #16]
  403e7e:	6103      	str	r3, [r0, #16]
  403e80:	6973      	ldr	r3, [r6, #20]
  403e82:	6143      	str	r3, [r0, #20]
  403e84:	f106 0218 	add.w	r2, r6, #24
  403e88:	f100 0318 	add.w	r3, r0, #24
  403e8c:	e697      	b.n	403bbe <_realloc_r+0x8a>
  403e8e:	bf00      	nop
  403e90:	20400458 	.word	0x20400458
  403e94:	68b1      	ldr	r1, [r6, #8]
  403e96:	f8ca 1010 	str.w	r1, [sl, #16]
  403e9a:	68f1      	ldr	r1, [r6, #12]
  403e9c:	f8ca 1014 	str.w	r1, [sl, #20]
  403ea0:	2a24      	cmp	r2, #36	; 0x24
  403ea2:	d00f      	beq.n	403ec4 <_realloc_r+0x390>
  403ea4:	3610      	adds	r6, #16
  403ea6:	f10a 0218 	add.w	r2, sl, #24
  403eaa:	e6cb      	b.n	403c44 <_realloc_r+0x110>
  403eac:	6933      	ldr	r3, [r6, #16]
  403eae:	f8ca 3018 	str.w	r3, [sl, #24]
  403eb2:	6973      	ldr	r3, [r6, #20]
  403eb4:	f8ca 301c 	str.w	r3, [sl, #28]
  403eb8:	3618      	adds	r6, #24
  403eba:	f10a 0320 	add.w	r3, sl, #32
  403ebe:	e78c      	b.n	403dda <_realloc_r+0x2a6>
  403ec0:	463a      	mov	r2, r7
  403ec2:	e764      	b.n	403d8e <_realloc_r+0x25a>
  403ec4:	6932      	ldr	r2, [r6, #16]
  403ec6:	f8ca 2018 	str.w	r2, [sl, #24]
  403eca:	6972      	ldr	r2, [r6, #20]
  403ecc:	f8ca 201c 	str.w	r2, [sl, #28]
  403ed0:	3618      	adds	r6, #24
  403ed2:	f10a 0220 	add.w	r2, sl, #32
  403ed6:	e6b5      	b.n	403c44 <_realloc_r+0x110>
  403ed8:	4631      	mov	r1, r6
  403eda:	4638      	mov	r0, r7
  403edc:	9301      	str	r3, [sp, #4]
  403ede:	f7ff fdc1 	bl	403a64 <memmove>
  403ee2:	9b01      	ldr	r3, [sp, #4]
  403ee4:	e759      	b.n	403d9a <_realloc_r+0x266>
  403ee6:	68b1      	ldr	r1, [r6, #8]
  403ee8:	f8ca 1010 	str.w	r1, [sl, #16]
  403eec:	68f1      	ldr	r1, [r6, #12]
  403eee:	f8ca 1014 	str.w	r1, [sl, #20]
  403ef2:	2a24      	cmp	r2, #36	; 0x24
  403ef4:	d003      	beq.n	403efe <_realloc_r+0x3ca>
  403ef6:	3610      	adds	r6, #16
  403ef8:	f10a 0218 	add.w	r2, sl, #24
  403efc:	e747      	b.n	403d8e <_realloc_r+0x25a>
  403efe:	6932      	ldr	r2, [r6, #16]
  403f00:	f8ca 2018 	str.w	r2, [sl, #24]
  403f04:	6972      	ldr	r2, [r6, #20]
  403f06:	f8ca 201c 	str.w	r2, [sl, #28]
  403f0a:	3618      	adds	r6, #24
  403f0c:	f10a 0220 	add.w	r2, sl, #32
  403f10:	e73d      	b.n	403d8e <_realloc_r+0x25a>
  403f12:	bf00      	nop

00403f14 <_sbrk_r>:
  403f14:	b538      	push	{r3, r4, r5, lr}
  403f16:	4c07      	ldr	r4, [pc, #28]	; (403f34 <_sbrk_r+0x20>)
  403f18:	2300      	movs	r3, #0
  403f1a:	4605      	mov	r5, r0
  403f1c:	4608      	mov	r0, r1
  403f1e:	6023      	str	r3, [r4, #0]
  403f20:	f7fd fae6 	bl	4014f0 <_sbrk>
  403f24:	1c43      	adds	r3, r0, #1
  403f26:	d000      	beq.n	403f2a <_sbrk_r+0x16>
  403f28:	bd38      	pop	{r3, r4, r5, pc}
  403f2a:	6823      	ldr	r3, [r4, #0]
  403f2c:	2b00      	cmp	r3, #0
  403f2e:	d0fb      	beq.n	403f28 <_sbrk_r+0x14>
  403f30:	602b      	str	r3, [r5, #0]
  403f32:	bd38      	pop	{r3, r4, r5, pc}
  403f34:	204009d0 	.word	0x204009d0

00403f38 <__sread>:
  403f38:	b510      	push	{r4, lr}
  403f3a:	460c      	mov	r4, r1
  403f3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403f40:	f000 f9c4 	bl	4042cc <_read_r>
  403f44:	2800      	cmp	r0, #0
  403f46:	db03      	blt.n	403f50 <__sread+0x18>
  403f48:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403f4a:	4403      	add	r3, r0
  403f4c:	6523      	str	r3, [r4, #80]	; 0x50
  403f4e:	bd10      	pop	{r4, pc}
  403f50:	89a3      	ldrh	r3, [r4, #12]
  403f52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403f56:	81a3      	strh	r3, [r4, #12]
  403f58:	bd10      	pop	{r4, pc}
  403f5a:	bf00      	nop

00403f5c <__swrite>:
  403f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403f60:	4616      	mov	r6, r2
  403f62:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403f66:	461f      	mov	r7, r3
  403f68:	05d3      	lsls	r3, r2, #23
  403f6a:	460c      	mov	r4, r1
  403f6c:	4605      	mov	r5, r0
  403f6e:	d507      	bpl.n	403f80 <__swrite+0x24>
  403f70:	2200      	movs	r2, #0
  403f72:	2302      	movs	r3, #2
  403f74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403f78:	f000 f992 	bl	4042a0 <_lseek_r>
  403f7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403f80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403f84:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403f88:	81a2      	strh	r2, [r4, #12]
  403f8a:	463b      	mov	r3, r7
  403f8c:	4632      	mov	r2, r6
  403f8e:	4628      	mov	r0, r5
  403f90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403f94:	f000 b8a2 	b.w	4040dc <_write_r>

00403f98 <__sseek>:
  403f98:	b510      	push	{r4, lr}
  403f9a:	460c      	mov	r4, r1
  403f9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403fa0:	f000 f97e 	bl	4042a0 <_lseek_r>
  403fa4:	89a3      	ldrh	r3, [r4, #12]
  403fa6:	1c42      	adds	r2, r0, #1
  403fa8:	bf0e      	itee	eq
  403faa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403fae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403fb2:	6520      	strne	r0, [r4, #80]	; 0x50
  403fb4:	81a3      	strh	r3, [r4, #12]
  403fb6:	bd10      	pop	{r4, pc}

00403fb8 <__sclose>:
  403fb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403fbc:	f000 b8f6 	b.w	4041ac <_close_r>

00403fc0 <__swbuf_r>:
  403fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403fc2:	460e      	mov	r6, r1
  403fc4:	4614      	mov	r4, r2
  403fc6:	4607      	mov	r7, r0
  403fc8:	b110      	cbz	r0, 403fd0 <__swbuf_r+0x10>
  403fca:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403fcc:	2b00      	cmp	r3, #0
  403fce:	d04a      	beq.n	404066 <__swbuf_r+0xa6>
  403fd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403fd4:	69a3      	ldr	r3, [r4, #24]
  403fd6:	60a3      	str	r3, [r4, #8]
  403fd8:	b291      	uxth	r1, r2
  403fda:	0708      	lsls	r0, r1, #28
  403fdc:	d538      	bpl.n	404050 <__swbuf_r+0x90>
  403fde:	6923      	ldr	r3, [r4, #16]
  403fe0:	2b00      	cmp	r3, #0
  403fe2:	d035      	beq.n	404050 <__swbuf_r+0x90>
  403fe4:	0489      	lsls	r1, r1, #18
  403fe6:	b2f5      	uxtb	r5, r6
  403fe8:	d515      	bpl.n	404016 <__swbuf_r+0x56>
  403fea:	6822      	ldr	r2, [r4, #0]
  403fec:	6961      	ldr	r1, [r4, #20]
  403fee:	1ad3      	subs	r3, r2, r3
  403ff0:	428b      	cmp	r3, r1
  403ff2:	da1c      	bge.n	40402e <__swbuf_r+0x6e>
  403ff4:	3301      	adds	r3, #1
  403ff6:	68a1      	ldr	r1, [r4, #8]
  403ff8:	1c50      	adds	r0, r2, #1
  403ffa:	3901      	subs	r1, #1
  403ffc:	60a1      	str	r1, [r4, #8]
  403ffe:	6020      	str	r0, [r4, #0]
  404000:	7016      	strb	r6, [r2, #0]
  404002:	6962      	ldr	r2, [r4, #20]
  404004:	429a      	cmp	r2, r3
  404006:	d01a      	beq.n	40403e <__swbuf_r+0x7e>
  404008:	89a3      	ldrh	r3, [r4, #12]
  40400a:	07db      	lsls	r3, r3, #31
  40400c:	d501      	bpl.n	404012 <__swbuf_r+0x52>
  40400e:	2d0a      	cmp	r5, #10
  404010:	d015      	beq.n	40403e <__swbuf_r+0x7e>
  404012:	4628      	mov	r0, r5
  404014:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404016:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404018:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40401c:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  404020:	81a2      	strh	r2, [r4, #12]
  404022:	6822      	ldr	r2, [r4, #0]
  404024:	6661      	str	r1, [r4, #100]	; 0x64
  404026:	6961      	ldr	r1, [r4, #20]
  404028:	1ad3      	subs	r3, r2, r3
  40402a:	428b      	cmp	r3, r1
  40402c:	dbe2      	blt.n	403ff4 <__swbuf_r+0x34>
  40402e:	4621      	mov	r1, r4
  404030:	4638      	mov	r0, r7
  404032:	f7fe fcfb 	bl	402a2c <_fflush_r>
  404036:	b940      	cbnz	r0, 40404a <__swbuf_r+0x8a>
  404038:	6822      	ldr	r2, [r4, #0]
  40403a:	2301      	movs	r3, #1
  40403c:	e7db      	b.n	403ff6 <__swbuf_r+0x36>
  40403e:	4621      	mov	r1, r4
  404040:	4638      	mov	r0, r7
  404042:	f7fe fcf3 	bl	402a2c <_fflush_r>
  404046:	2800      	cmp	r0, #0
  404048:	d0e3      	beq.n	404012 <__swbuf_r+0x52>
  40404a:	f04f 30ff 	mov.w	r0, #4294967295
  40404e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404050:	4621      	mov	r1, r4
  404052:	4638      	mov	r0, r7
  404054:	f7fe fbd2 	bl	4027fc <__swsetup_r>
  404058:	2800      	cmp	r0, #0
  40405a:	d1f6      	bne.n	40404a <__swbuf_r+0x8a>
  40405c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404060:	6923      	ldr	r3, [r4, #16]
  404062:	b291      	uxth	r1, r2
  404064:	e7be      	b.n	403fe4 <__swbuf_r+0x24>
  404066:	f7fe fd75 	bl	402b54 <__sinit>
  40406a:	e7b1      	b.n	403fd0 <__swbuf_r+0x10>

0040406c <_wcrtomb_r>:
  40406c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404070:	4605      	mov	r5, r0
  404072:	b086      	sub	sp, #24
  404074:	461e      	mov	r6, r3
  404076:	460c      	mov	r4, r1
  404078:	b1a1      	cbz	r1, 4040a4 <_wcrtomb_r+0x38>
  40407a:	4b10      	ldr	r3, [pc, #64]	; (4040bc <_wcrtomb_r+0x50>)
  40407c:	4617      	mov	r7, r2
  40407e:	f8d3 8000 	ldr.w	r8, [r3]
  404082:	f7ff f8c5 	bl	403210 <__locale_charset>
  404086:	9600      	str	r6, [sp, #0]
  404088:	4603      	mov	r3, r0
  40408a:	463a      	mov	r2, r7
  40408c:	4621      	mov	r1, r4
  40408e:	4628      	mov	r0, r5
  404090:	47c0      	blx	r8
  404092:	1c43      	adds	r3, r0, #1
  404094:	d103      	bne.n	40409e <_wcrtomb_r+0x32>
  404096:	2200      	movs	r2, #0
  404098:	238a      	movs	r3, #138	; 0x8a
  40409a:	6032      	str	r2, [r6, #0]
  40409c:	602b      	str	r3, [r5, #0]
  40409e:	b006      	add	sp, #24
  4040a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4040a4:	4b05      	ldr	r3, [pc, #20]	; (4040bc <_wcrtomb_r+0x50>)
  4040a6:	681f      	ldr	r7, [r3, #0]
  4040a8:	f7ff f8b2 	bl	403210 <__locale_charset>
  4040ac:	9600      	str	r6, [sp, #0]
  4040ae:	4603      	mov	r3, r0
  4040b0:	4622      	mov	r2, r4
  4040b2:	a903      	add	r1, sp, #12
  4040b4:	4628      	mov	r0, r5
  4040b6:	47b8      	blx	r7
  4040b8:	e7eb      	b.n	404092 <_wcrtomb_r+0x26>
  4040ba:	bf00      	nop
  4040bc:	20400868 	.word	0x20400868

004040c0 <__ascii_wctomb>:
  4040c0:	b121      	cbz	r1, 4040cc <__ascii_wctomb+0xc>
  4040c2:	2aff      	cmp	r2, #255	; 0xff
  4040c4:	d804      	bhi.n	4040d0 <__ascii_wctomb+0x10>
  4040c6:	700a      	strb	r2, [r1, #0]
  4040c8:	2001      	movs	r0, #1
  4040ca:	4770      	bx	lr
  4040cc:	4608      	mov	r0, r1
  4040ce:	4770      	bx	lr
  4040d0:	238a      	movs	r3, #138	; 0x8a
  4040d2:	6003      	str	r3, [r0, #0]
  4040d4:	f04f 30ff 	mov.w	r0, #4294967295
  4040d8:	4770      	bx	lr
  4040da:	bf00      	nop

004040dc <_write_r>:
  4040dc:	b570      	push	{r4, r5, r6, lr}
  4040de:	460d      	mov	r5, r1
  4040e0:	4c08      	ldr	r4, [pc, #32]	; (404104 <_write_r+0x28>)
  4040e2:	4611      	mov	r1, r2
  4040e4:	4606      	mov	r6, r0
  4040e6:	461a      	mov	r2, r3
  4040e8:	4628      	mov	r0, r5
  4040ea:	2300      	movs	r3, #0
  4040ec:	6023      	str	r3, [r4, #0]
  4040ee:	f7fc fc9d 	bl	400a2c <_write>
  4040f2:	1c43      	adds	r3, r0, #1
  4040f4:	d000      	beq.n	4040f8 <_write_r+0x1c>
  4040f6:	bd70      	pop	{r4, r5, r6, pc}
  4040f8:	6823      	ldr	r3, [r4, #0]
  4040fa:	2b00      	cmp	r3, #0
  4040fc:	d0fb      	beq.n	4040f6 <_write_r+0x1a>
  4040fe:	6033      	str	r3, [r6, #0]
  404100:	bd70      	pop	{r4, r5, r6, pc}
  404102:	bf00      	nop
  404104:	204009d0 	.word	0x204009d0

00404108 <__register_exitproc>:
  404108:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40410c:	4c25      	ldr	r4, [pc, #148]	; (4041a4 <__register_exitproc+0x9c>)
  40410e:	6825      	ldr	r5, [r4, #0]
  404110:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  404114:	4606      	mov	r6, r0
  404116:	4688      	mov	r8, r1
  404118:	4692      	mov	sl, r2
  40411a:	4699      	mov	r9, r3
  40411c:	b3c4      	cbz	r4, 404190 <__register_exitproc+0x88>
  40411e:	6860      	ldr	r0, [r4, #4]
  404120:	281f      	cmp	r0, #31
  404122:	dc17      	bgt.n	404154 <__register_exitproc+0x4c>
  404124:	1c43      	adds	r3, r0, #1
  404126:	b176      	cbz	r6, 404146 <__register_exitproc+0x3e>
  404128:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40412c:	2201      	movs	r2, #1
  40412e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  404132:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  404136:	4082      	lsls	r2, r0
  404138:	4311      	orrs	r1, r2
  40413a:	2e02      	cmp	r6, #2
  40413c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  404140:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  404144:	d01e      	beq.n	404184 <__register_exitproc+0x7c>
  404146:	3002      	adds	r0, #2
  404148:	6063      	str	r3, [r4, #4]
  40414a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40414e:	2000      	movs	r0, #0
  404150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404154:	4b14      	ldr	r3, [pc, #80]	; (4041a8 <__register_exitproc+0xa0>)
  404156:	b303      	cbz	r3, 40419a <__register_exitproc+0x92>
  404158:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40415c:	f7ff f8d6 	bl	40330c <malloc>
  404160:	4604      	mov	r4, r0
  404162:	b1d0      	cbz	r0, 40419a <__register_exitproc+0x92>
  404164:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  404168:	2700      	movs	r7, #0
  40416a:	e880 0088 	stmia.w	r0, {r3, r7}
  40416e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404172:	4638      	mov	r0, r7
  404174:	2301      	movs	r3, #1
  404176:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40417a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40417e:	2e00      	cmp	r6, #0
  404180:	d0e1      	beq.n	404146 <__register_exitproc+0x3e>
  404182:	e7d1      	b.n	404128 <__register_exitproc+0x20>
  404184:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  404188:	430a      	orrs	r2, r1
  40418a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40418e:	e7da      	b.n	404146 <__register_exitproc+0x3e>
  404190:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  404194:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404198:	e7c1      	b.n	40411e <__register_exitproc+0x16>
  40419a:	f04f 30ff 	mov.w	r0, #4294967295
  40419e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4041a2:	bf00      	nop
  4041a4:	00404698 	.word	0x00404698
  4041a8:	0040330d 	.word	0x0040330d

004041ac <_close_r>:
  4041ac:	b538      	push	{r3, r4, r5, lr}
  4041ae:	4c07      	ldr	r4, [pc, #28]	; (4041cc <_close_r+0x20>)
  4041b0:	2300      	movs	r3, #0
  4041b2:	4605      	mov	r5, r0
  4041b4:	4608      	mov	r0, r1
  4041b6:	6023      	str	r3, [r4, #0]
  4041b8:	f7fd f9b4 	bl	401524 <_close>
  4041bc:	1c43      	adds	r3, r0, #1
  4041be:	d000      	beq.n	4041c2 <_close_r+0x16>
  4041c0:	bd38      	pop	{r3, r4, r5, pc}
  4041c2:	6823      	ldr	r3, [r4, #0]
  4041c4:	2b00      	cmp	r3, #0
  4041c6:	d0fb      	beq.n	4041c0 <_close_r+0x14>
  4041c8:	602b      	str	r3, [r5, #0]
  4041ca:	bd38      	pop	{r3, r4, r5, pc}
  4041cc:	204009d0 	.word	0x204009d0

004041d0 <_fclose_r>:
  4041d0:	2900      	cmp	r1, #0
  4041d2:	d03d      	beq.n	404250 <_fclose_r+0x80>
  4041d4:	b570      	push	{r4, r5, r6, lr}
  4041d6:	4605      	mov	r5, r0
  4041d8:	460c      	mov	r4, r1
  4041da:	b108      	cbz	r0, 4041e0 <_fclose_r+0x10>
  4041dc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4041de:	b37b      	cbz	r3, 404240 <_fclose_r+0x70>
  4041e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4041e4:	b90b      	cbnz	r3, 4041ea <_fclose_r+0x1a>
  4041e6:	2000      	movs	r0, #0
  4041e8:	bd70      	pop	{r4, r5, r6, pc}
  4041ea:	4621      	mov	r1, r4
  4041ec:	4628      	mov	r0, r5
  4041ee:	f7fe fb79 	bl	4028e4 <__sflush_r>
  4041f2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4041f4:	4606      	mov	r6, r0
  4041f6:	b133      	cbz	r3, 404206 <_fclose_r+0x36>
  4041f8:	69e1      	ldr	r1, [r4, #28]
  4041fa:	4628      	mov	r0, r5
  4041fc:	4798      	blx	r3
  4041fe:	2800      	cmp	r0, #0
  404200:	bfb8      	it	lt
  404202:	f04f 36ff 	movlt.w	r6, #4294967295
  404206:	89a3      	ldrh	r3, [r4, #12]
  404208:	061b      	lsls	r3, r3, #24
  40420a:	d41c      	bmi.n	404246 <_fclose_r+0x76>
  40420c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40420e:	b141      	cbz	r1, 404222 <_fclose_r+0x52>
  404210:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404214:	4299      	cmp	r1, r3
  404216:	d002      	beq.n	40421e <_fclose_r+0x4e>
  404218:	4628      	mov	r0, r5
  40421a:	f7fe fd65 	bl	402ce8 <_free_r>
  40421e:	2300      	movs	r3, #0
  404220:	6323      	str	r3, [r4, #48]	; 0x30
  404222:	6c61      	ldr	r1, [r4, #68]	; 0x44
  404224:	b121      	cbz	r1, 404230 <_fclose_r+0x60>
  404226:	4628      	mov	r0, r5
  404228:	f7fe fd5e 	bl	402ce8 <_free_r>
  40422c:	2300      	movs	r3, #0
  40422e:	6463      	str	r3, [r4, #68]	; 0x44
  404230:	f7fe fc96 	bl	402b60 <__sfp_lock_acquire>
  404234:	2300      	movs	r3, #0
  404236:	81a3      	strh	r3, [r4, #12]
  404238:	f7fe fc94 	bl	402b64 <__sfp_lock_release>
  40423c:	4630      	mov	r0, r6
  40423e:	bd70      	pop	{r4, r5, r6, pc}
  404240:	f7fe fc88 	bl	402b54 <__sinit>
  404244:	e7cc      	b.n	4041e0 <_fclose_r+0x10>
  404246:	6921      	ldr	r1, [r4, #16]
  404248:	4628      	mov	r0, r5
  40424a:	f7fe fd4d 	bl	402ce8 <_free_r>
  40424e:	e7dd      	b.n	40420c <_fclose_r+0x3c>
  404250:	2000      	movs	r0, #0
  404252:	4770      	bx	lr

00404254 <_fstat_r>:
  404254:	b538      	push	{r3, r4, r5, lr}
  404256:	460b      	mov	r3, r1
  404258:	4c07      	ldr	r4, [pc, #28]	; (404278 <_fstat_r+0x24>)
  40425a:	4605      	mov	r5, r0
  40425c:	4611      	mov	r1, r2
  40425e:	4618      	mov	r0, r3
  404260:	2300      	movs	r3, #0
  404262:	6023      	str	r3, [r4, #0]
  404264:	f7fd f962 	bl	40152c <_fstat>
  404268:	1c43      	adds	r3, r0, #1
  40426a:	d000      	beq.n	40426e <_fstat_r+0x1a>
  40426c:	bd38      	pop	{r3, r4, r5, pc}
  40426e:	6823      	ldr	r3, [r4, #0]
  404270:	2b00      	cmp	r3, #0
  404272:	d0fb      	beq.n	40426c <_fstat_r+0x18>
  404274:	602b      	str	r3, [r5, #0]
  404276:	bd38      	pop	{r3, r4, r5, pc}
  404278:	204009d0 	.word	0x204009d0

0040427c <_isatty_r>:
  40427c:	b538      	push	{r3, r4, r5, lr}
  40427e:	4c07      	ldr	r4, [pc, #28]	; (40429c <_isatty_r+0x20>)
  404280:	2300      	movs	r3, #0
  404282:	4605      	mov	r5, r0
  404284:	4608      	mov	r0, r1
  404286:	6023      	str	r3, [r4, #0]
  404288:	f7fd f956 	bl	401538 <_isatty>
  40428c:	1c43      	adds	r3, r0, #1
  40428e:	d000      	beq.n	404292 <_isatty_r+0x16>
  404290:	bd38      	pop	{r3, r4, r5, pc}
  404292:	6823      	ldr	r3, [r4, #0]
  404294:	2b00      	cmp	r3, #0
  404296:	d0fb      	beq.n	404290 <_isatty_r+0x14>
  404298:	602b      	str	r3, [r5, #0]
  40429a:	bd38      	pop	{r3, r4, r5, pc}
  40429c:	204009d0 	.word	0x204009d0

004042a0 <_lseek_r>:
  4042a0:	b570      	push	{r4, r5, r6, lr}
  4042a2:	460d      	mov	r5, r1
  4042a4:	4c08      	ldr	r4, [pc, #32]	; (4042c8 <_lseek_r+0x28>)
  4042a6:	4611      	mov	r1, r2
  4042a8:	4606      	mov	r6, r0
  4042aa:	461a      	mov	r2, r3
  4042ac:	4628      	mov	r0, r5
  4042ae:	2300      	movs	r3, #0
  4042b0:	6023      	str	r3, [r4, #0]
  4042b2:	f7fd f943 	bl	40153c <_lseek>
  4042b6:	1c43      	adds	r3, r0, #1
  4042b8:	d000      	beq.n	4042bc <_lseek_r+0x1c>
  4042ba:	bd70      	pop	{r4, r5, r6, pc}
  4042bc:	6823      	ldr	r3, [r4, #0]
  4042be:	2b00      	cmp	r3, #0
  4042c0:	d0fb      	beq.n	4042ba <_lseek_r+0x1a>
  4042c2:	6033      	str	r3, [r6, #0]
  4042c4:	bd70      	pop	{r4, r5, r6, pc}
  4042c6:	bf00      	nop
  4042c8:	204009d0 	.word	0x204009d0

004042cc <_read_r>:
  4042cc:	b570      	push	{r4, r5, r6, lr}
  4042ce:	460d      	mov	r5, r1
  4042d0:	4c08      	ldr	r4, [pc, #32]	; (4042f4 <_read_r+0x28>)
  4042d2:	4611      	mov	r1, r2
  4042d4:	4606      	mov	r6, r0
  4042d6:	461a      	mov	r2, r3
  4042d8:	4628      	mov	r0, r5
  4042da:	2300      	movs	r3, #0
  4042dc:	6023      	str	r3, [r4, #0]
  4042de:	f7fc fb87 	bl	4009f0 <_read>
  4042e2:	1c43      	adds	r3, r0, #1
  4042e4:	d000      	beq.n	4042e8 <_read_r+0x1c>
  4042e6:	bd70      	pop	{r4, r5, r6, pc}
  4042e8:	6823      	ldr	r3, [r4, #0]
  4042ea:	2b00      	cmp	r3, #0
  4042ec:	d0fb      	beq.n	4042e6 <_read_r+0x1a>
  4042ee:	6033      	str	r3, [r6, #0]
  4042f0:	bd70      	pop	{r4, r5, r6, pc}
  4042f2:	bf00      	nop
  4042f4:	204009d0 	.word	0x204009d0

004042f8 <__aeabi_uldivmod>:
  4042f8:	b953      	cbnz	r3, 404310 <__aeabi_uldivmod+0x18>
  4042fa:	b94a      	cbnz	r2, 404310 <__aeabi_uldivmod+0x18>
  4042fc:	2900      	cmp	r1, #0
  4042fe:	bf08      	it	eq
  404300:	2800      	cmpeq	r0, #0
  404302:	bf1c      	itt	ne
  404304:	f04f 31ff 	movne.w	r1, #4294967295
  404308:	f04f 30ff 	movne.w	r0, #4294967295
  40430c:	f000 b97e 	b.w	40460c <__aeabi_idiv0>
  404310:	f1ad 0c08 	sub.w	ip, sp, #8
  404314:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404318:	f000 f806 	bl	404328 <__udivmoddi4>
  40431c:	f8dd e004 	ldr.w	lr, [sp, #4]
  404320:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404324:	b004      	add	sp, #16
  404326:	4770      	bx	lr

00404328 <__udivmoddi4>:
  404328:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40432c:	468c      	mov	ip, r1
  40432e:	460e      	mov	r6, r1
  404330:	4604      	mov	r4, r0
  404332:	9d08      	ldr	r5, [sp, #32]
  404334:	2b00      	cmp	r3, #0
  404336:	d150      	bne.n	4043da <__udivmoddi4+0xb2>
  404338:	428a      	cmp	r2, r1
  40433a:	4617      	mov	r7, r2
  40433c:	d96c      	bls.n	404418 <__udivmoddi4+0xf0>
  40433e:	fab2 fe82 	clz	lr, r2
  404342:	f1be 0f00 	cmp.w	lr, #0
  404346:	d00b      	beq.n	404360 <__udivmoddi4+0x38>
  404348:	f1ce 0420 	rsb	r4, lr, #32
  40434c:	fa20 f404 	lsr.w	r4, r0, r4
  404350:	fa01 f60e 	lsl.w	r6, r1, lr
  404354:	ea44 0c06 	orr.w	ip, r4, r6
  404358:	fa02 f70e 	lsl.w	r7, r2, lr
  40435c:	fa00 f40e 	lsl.w	r4, r0, lr
  404360:	ea4f 4917 	mov.w	r9, r7, lsr #16
  404364:	0c22      	lsrs	r2, r4, #16
  404366:	fbbc f0f9 	udiv	r0, ip, r9
  40436a:	fa1f f887 	uxth.w	r8, r7
  40436e:	fb09 c610 	mls	r6, r9, r0, ip
  404372:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  404376:	fb00 f308 	mul.w	r3, r0, r8
  40437a:	42b3      	cmp	r3, r6
  40437c:	d909      	bls.n	404392 <__udivmoddi4+0x6a>
  40437e:	19f6      	adds	r6, r6, r7
  404380:	f100 32ff 	add.w	r2, r0, #4294967295
  404384:	f080 8122 	bcs.w	4045cc <__udivmoddi4+0x2a4>
  404388:	42b3      	cmp	r3, r6
  40438a:	f240 811f 	bls.w	4045cc <__udivmoddi4+0x2a4>
  40438e:	3802      	subs	r0, #2
  404390:	443e      	add	r6, r7
  404392:	1af6      	subs	r6, r6, r3
  404394:	b2a2      	uxth	r2, r4
  404396:	fbb6 f3f9 	udiv	r3, r6, r9
  40439a:	fb09 6613 	mls	r6, r9, r3, r6
  40439e:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4043a2:	fb03 f808 	mul.w	r8, r3, r8
  4043a6:	45a0      	cmp	r8, r4
  4043a8:	d909      	bls.n	4043be <__udivmoddi4+0x96>
  4043aa:	19e4      	adds	r4, r4, r7
  4043ac:	f103 32ff 	add.w	r2, r3, #4294967295
  4043b0:	f080 810a 	bcs.w	4045c8 <__udivmoddi4+0x2a0>
  4043b4:	45a0      	cmp	r8, r4
  4043b6:	f240 8107 	bls.w	4045c8 <__udivmoddi4+0x2a0>
  4043ba:	3b02      	subs	r3, #2
  4043bc:	443c      	add	r4, r7
  4043be:	ebc8 0404 	rsb	r4, r8, r4
  4043c2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4043c6:	2100      	movs	r1, #0
  4043c8:	2d00      	cmp	r5, #0
  4043ca:	d062      	beq.n	404492 <__udivmoddi4+0x16a>
  4043cc:	fa24 f40e 	lsr.w	r4, r4, lr
  4043d0:	2300      	movs	r3, #0
  4043d2:	602c      	str	r4, [r5, #0]
  4043d4:	606b      	str	r3, [r5, #4]
  4043d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4043da:	428b      	cmp	r3, r1
  4043dc:	d907      	bls.n	4043ee <__udivmoddi4+0xc6>
  4043de:	2d00      	cmp	r5, #0
  4043e0:	d055      	beq.n	40448e <__udivmoddi4+0x166>
  4043e2:	2100      	movs	r1, #0
  4043e4:	e885 0041 	stmia.w	r5, {r0, r6}
  4043e8:	4608      	mov	r0, r1
  4043ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4043ee:	fab3 f183 	clz	r1, r3
  4043f2:	2900      	cmp	r1, #0
  4043f4:	f040 8090 	bne.w	404518 <__udivmoddi4+0x1f0>
  4043f8:	42b3      	cmp	r3, r6
  4043fa:	d302      	bcc.n	404402 <__udivmoddi4+0xda>
  4043fc:	4282      	cmp	r2, r0
  4043fe:	f200 80f8 	bhi.w	4045f2 <__udivmoddi4+0x2ca>
  404402:	1a84      	subs	r4, r0, r2
  404404:	eb66 0603 	sbc.w	r6, r6, r3
  404408:	2001      	movs	r0, #1
  40440a:	46b4      	mov	ip, r6
  40440c:	2d00      	cmp	r5, #0
  40440e:	d040      	beq.n	404492 <__udivmoddi4+0x16a>
  404410:	e885 1010 	stmia.w	r5, {r4, ip}
  404414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404418:	b912      	cbnz	r2, 404420 <__udivmoddi4+0xf8>
  40441a:	2701      	movs	r7, #1
  40441c:	fbb7 f7f2 	udiv	r7, r7, r2
  404420:	fab7 fe87 	clz	lr, r7
  404424:	f1be 0f00 	cmp.w	lr, #0
  404428:	d135      	bne.n	404496 <__udivmoddi4+0x16e>
  40442a:	1bf3      	subs	r3, r6, r7
  40442c:	ea4f 4817 	mov.w	r8, r7, lsr #16
  404430:	fa1f fc87 	uxth.w	ip, r7
  404434:	2101      	movs	r1, #1
  404436:	fbb3 f0f8 	udiv	r0, r3, r8
  40443a:	0c22      	lsrs	r2, r4, #16
  40443c:	fb08 3610 	mls	r6, r8, r0, r3
  404440:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  404444:	fb0c f300 	mul.w	r3, ip, r0
  404448:	42b3      	cmp	r3, r6
  40444a:	d907      	bls.n	40445c <__udivmoddi4+0x134>
  40444c:	19f6      	adds	r6, r6, r7
  40444e:	f100 32ff 	add.w	r2, r0, #4294967295
  404452:	d202      	bcs.n	40445a <__udivmoddi4+0x132>
  404454:	42b3      	cmp	r3, r6
  404456:	f200 80ce 	bhi.w	4045f6 <__udivmoddi4+0x2ce>
  40445a:	4610      	mov	r0, r2
  40445c:	1af6      	subs	r6, r6, r3
  40445e:	b2a2      	uxth	r2, r4
  404460:	fbb6 f3f8 	udiv	r3, r6, r8
  404464:	fb08 6613 	mls	r6, r8, r3, r6
  404468:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  40446c:	fb0c fc03 	mul.w	ip, ip, r3
  404470:	45a4      	cmp	ip, r4
  404472:	d907      	bls.n	404484 <__udivmoddi4+0x15c>
  404474:	19e4      	adds	r4, r4, r7
  404476:	f103 32ff 	add.w	r2, r3, #4294967295
  40447a:	d202      	bcs.n	404482 <__udivmoddi4+0x15a>
  40447c:	45a4      	cmp	ip, r4
  40447e:	f200 80b5 	bhi.w	4045ec <__udivmoddi4+0x2c4>
  404482:	4613      	mov	r3, r2
  404484:	ebcc 0404 	rsb	r4, ip, r4
  404488:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40448c:	e79c      	b.n	4043c8 <__udivmoddi4+0xa0>
  40448e:	4629      	mov	r1, r5
  404490:	4628      	mov	r0, r5
  404492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404496:	f1ce 0120 	rsb	r1, lr, #32
  40449a:	fa06 f30e 	lsl.w	r3, r6, lr
  40449e:	fa07 f70e 	lsl.w	r7, r7, lr
  4044a2:	fa20 f901 	lsr.w	r9, r0, r1
  4044a6:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4044aa:	40ce      	lsrs	r6, r1
  4044ac:	ea49 0903 	orr.w	r9, r9, r3
  4044b0:	fbb6 faf8 	udiv	sl, r6, r8
  4044b4:	ea4f 4419 	mov.w	r4, r9, lsr #16
  4044b8:	fb08 661a 	mls	r6, r8, sl, r6
  4044bc:	fa1f fc87 	uxth.w	ip, r7
  4044c0:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  4044c4:	fb0a f20c 	mul.w	r2, sl, ip
  4044c8:	429a      	cmp	r2, r3
  4044ca:	fa00 f40e 	lsl.w	r4, r0, lr
  4044ce:	d90a      	bls.n	4044e6 <__udivmoddi4+0x1be>
  4044d0:	19db      	adds	r3, r3, r7
  4044d2:	f10a 31ff 	add.w	r1, sl, #4294967295
  4044d6:	f080 8087 	bcs.w	4045e8 <__udivmoddi4+0x2c0>
  4044da:	429a      	cmp	r2, r3
  4044dc:	f240 8084 	bls.w	4045e8 <__udivmoddi4+0x2c0>
  4044e0:	f1aa 0a02 	sub.w	sl, sl, #2
  4044e4:	443b      	add	r3, r7
  4044e6:	1a9b      	subs	r3, r3, r2
  4044e8:	fa1f f989 	uxth.w	r9, r9
  4044ec:	fbb3 f1f8 	udiv	r1, r3, r8
  4044f0:	fb08 3311 	mls	r3, r8, r1, r3
  4044f4:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  4044f8:	fb01 f60c 	mul.w	r6, r1, ip
  4044fc:	429e      	cmp	r6, r3
  4044fe:	d907      	bls.n	404510 <__udivmoddi4+0x1e8>
  404500:	19db      	adds	r3, r3, r7
  404502:	f101 32ff 	add.w	r2, r1, #4294967295
  404506:	d26b      	bcs.n	4045e0 <__udivmoddi4+0x2b8>
  404508:	429e      	cmp	r6, r3
  40450a:	d969      	bls.n	4045e0 <__udivmoddi4+0x2b8>
  40450c:	3902      	subs	r1, #2
  40450e:	443b      	add	r3, r7
  404510:	1b9b      	subs	r3, r3, r6
  404512:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  404516:	e78e      	b.n	404436 <__udivmoddi4+0x10e>
  404518:	f1c1 0e20 	rsb	lr, r1, #32
  40451c:	fa22 f40e 	lsr.w	r4, r2, lr
  404520:	408b      	lsls	r3, r1
  404522:	4323      	orrs	r3, r4
  404524:	fa20 f70e 	lsr.w	r7, r0, lr
  404528:	fa06 f401 	lsl.w	r4, r6, r1
  40452c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  404530:	fa26 f60e 	lsr.w	r6, r6, lr
  404534:	433c      	orrs	r4, r7
  404536:	fbb6 f9fc 	udiv	r9, r6, ip
  40453a:	0c27      	lsrs	r7, r4, #16
  40453c:	fb0c 6619 	mls	r6, ip, r9, r6
  404540:	fa1f f883 	uxth.w	r8, r3
  404544:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  404548:	fb09 f708 	mul.w	r7, r9, r8
  40454c:	42b7      	cmp	r7, r6
  40454e:	fa02 f201 	lsl.w	r2, r2, r1
  404552:	fa00 fa01 	lsl.w	sl, r0, r1
  404556:	d908      	bls.n	40456a <__udivmoddi4+0x242>
  404558:	18f6      	adds	r6, r6, r3
  40455a:	f109 30ff 	add.w	r0, r9, #4294967295
  40455e:	d241      	bcs.n	4045e4 <__udivmoddi4+0x2bc>
  404560:	42b7      	cmp	r7, r6
  404562:	d93f      	bls.n	4045e4 <__udivmoddi4+0x2bc>
  404564:	f1a9 0902 	sub.w	r9, r9, #2
  404568:	441e      	add	r6, r3
  40456a:	1bf6      	subs	r6, r6, r7
  40456c:	b2a0      	uxth	r0, r4
  40456e:	fbb6 f4fc 	udiv	r4, r6, ip
  404572:	fb0c 6614 	mls	r6, ip, r4, r6
  404576:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  40457a:	fb04 f808 	mul.w	r8, r4, r8
  40457e:	45b8      	cmp	r8, r7
  404580:	d907      	bls.n	404592 <__udivmoddi4+0x26a>
  404582:	18ff      	adds	r7, r7, r3
  404584:	f104 30ff 	add.w	r0, r4, #4294967295
  404588:	d228      	bcs.n	4045dc <__udivmoddi4+0x2b4>
  40458a:	45b8      	cmp	r8, r7
  40458c:	d926      	bls.n	4045dc <__udivmoddi4+0x2b4>
  40458e:	3c02      	subs	r4, #2
  404590:	441f      	add	r7, r3
  404592:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  404596:	ebc8 0707 	rsb	r7, r8, r7
  40459a:	fba0 8902 	umull	r8, r9, r0, r2
  40459e:	454f      	cmp	r7, r9
  4045a0:	4644      	mov	r4, r8
  4045a2:	464e      	mov	r6, r9
  4045a4:	d314      	bcc.n	4045d0 <__udivmoddi4+0x2a8>
  4045a6:	d029      	beq.n	4045fc <__udivmoddi4+0x2d4>
  4045a8:	b365      	cbz	r5, 404604 <__udivmoddi4+0x2dc>
  4045aa:	ebba 0304 	subs.w	r3, sl, r4
  4045ae:	eb67 0706 	sbc.w	r7, r7, r6
  4045b2:	fa07 fe0e 	lsl.w	lr, r7, lr
  4045b6:	40cb      	lsrs	r3, r1
  4045b8:	40cf      	lsrs	r7, r1
  4045ba:	ea4e 0303 	orr.w	r3, lr, r3
  4045be:	e885 0088 	stmia.w	r5, {r3, r7}
  4045c2:	2100      	movs	r1, #0
  4045c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4045c8:	4613      	mov	r3, r2
  4045ca:	e6f8      	b.n	4043be <__udivmoddi4+0x96>
  4045cc:	4610      	mov	r0, r2
  4045ce:	e6e0      	b.n	404392 <__udivmoddi4+0x6a>
  4045d0:	ebb8 0402 	subs.w	r4, r8, r2
  4045d4:	eb69 0603 	sbc.w	r6, r9, r3
  4045d8:	3801      	subs	r0, #1
  4045da:	e7e5      	b.n	4045a8 <__udivmoddi4+0x280>
  4045dc:	4604      	mov	r4, r0
  4045de:	e7d8      	b.n	404592 <__udivmoddi4+0x26a>
  4045e0:	4611      	mov	r1, r2
  4045e2:	e795      	b.n	404510 <__udivmoddi4+0x1e8>
  4045e4:	4681      	mov	r9, r0
  4045e6:	e7c0      	b.n	40456a <__udivmoddi4+0x242>
  4045e8:	468a      	mov	sl, r1
  4045ea:	e77c      	b.n	4044e6 <__udivmoddi4+0x1be>
  4045ec:	3b02      	subs	r3, #2
  4045ee:	443c      	add	r4, r7
  4045f0:	e748      	b.n	404484 <__udivmoddi4+0x15c>
  4045f2:	4608      	mov	r0, r1
  4045f4:	e70a      	b.n	40440c <__udivmoddi4+0xe4>
  4045f6:	3802      	subs	r0, #2
  4045f8:	443e      	add	r6, r7
  4045fa:	e72f      	b.n	40445c <__udivmoddi4+0x134>
  4045fc:	45c2      	cmp	sl, r8
  4045fe:	d3e7      	bcc.n	4045d0 <__udivmoddi4+0x2a8>
  404600:	463e      	mov	r6, r7
  404602:	e7d1      	b.n	4045a8 <__udivmoddi4+0x280>
  404604:	4629      	mov	r1, r5
  404606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40460a:	bf00      	nop

0040460c <__aeabi_idiv0>:
  40460c:	4770      	bx	lr
  40460e:	bf00      	nop
  404610:	252f6425 	.word	0x252f6425
  404614:	64252f64 	.word	0x64252f64
  404618:	25202d20 	.word	0x25202d20
  40461c:	64253a64 	.word	0x64253a64
  404620:	2064253a 	.word	0x2064253a
  404624:	6554202d 	.word	0x6554202d
  404628:	3a20706d 	.word	0x3a20706d
  40462c:	20642520 	.word	0x20642520
  404630:	00000a0d 	.word	0x00000a0d
  404634:	41202d2d 	.word	0x41202d2d
  404638:	20434546 	.word	0x20434546
  40463c:	706d6554 	.word	0x706d6554
  404640:	74617265 	.word	0x74617265
  404644:	20657275 	.word	0x20657275
  404648:	736e6553 	.word	0x736e6553
  40464c:	4520726f 	.word	0x4520726f
  404650:	706d6178 	.word	0x706d6178
  404654:	2d20656c 	.word	0x2d20656c
  404658:	2d0a0d2d 	.word	0x2d0a0d2d
  40465c:	4153202d 	.word	0x4153202d
  404660:	3037454d 	.word	0x3037454d
  404664:	4c50582d 	.word	0x4c50582d
  404668:	2d2d2044 	.word	0x2d2d2044
  40466c:	2d2d0a0d 	.word	0x2d2d0a0d
  404670:	6d6f4320 	.word	0x6d6f4320
  404674:	656c6970 	.word	0x656c6970
  404678:	41203a64 	.word	0x41203a64
  40467c:	31207270 	.word	0x31207270
  404680:	30322037 	.word	0x30322037
  404684:	32203731 	.word	0x32203731
  404688:	32343a30 	.word	0x32343a30
  40468c:	2039333a 	.word	0x2039333a
  404690:	000d2d2d 	.word	0x000d2d2d
  404694:	00000043 	.word	0x00000043

00404698 <_global_impure_ptr>:
  404698:	20400008 0000000a                       ..@ ....

004046a0 <zeroes.6993>:
  4046a0:	30303030 30303030 30303030 30303030     0000000000000000
  4046b0:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  4046c0:	00000000 33323130 37363534 62613938     ....0123456789ab
  4046d0:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

004046e0 <blanks.6992>:
  4046e0:	20202020 20202020 20202020 20202020                     

004046f0 <_init>:
  4046f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4046f2:	bf00      	nop
  4046f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4046f6:	bc08      	pop	{r3}
  4046f8:	469e      	mov	lr, r3
  4046fa:	4770      	bx	lr

004046fc <__init_array_start>:
  4046fc:	004028c5 	.word	0x004028c5

00404700 <__frame_dummy_init_array_entry>:
  404700:	00400165                                e.@.

00404704 <_fini>:
  404704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404706:	bf00      	nop
  404708:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40470a:	bc08      	pop	{r3}
  40470c:	469e      	mov	lr, r3
  40470e:	4770      	bx	lr

00404710 <__fini_array_start>:
  404710:	00400141 	.word	0x00400141
