<!DOCTYPE html>
<html lang="en" dir="ltr">

<head>
  <meta charset="utf-8">
  <title>Personal Portfolio</title>
  <link rel="stylesheet" href="styles.css">
</head>

<body>
  <div class="hero">
    <nav>
      <img src="logo.png" class="logo">
      <ul>
        <li><a href="#">HOME</a></li>
        <li><a href="#about">ABOUT</a></li>
        <li><a target="_blank"
            href="https://drive.google.com/file/d/1M6-ZrXX-gtvTIfNoo_cQXvctwPcDjbpw/view?usp=sharing">RESUME</a></li>
        <li><a href="#contact">CONTACT</a></li>
        <li><a target="_blank" href="PD/index.html">PHYSICAL DESIGN</a></li>
      </ul>
    </nav>
    <div class="detel">
      <h1>I'm <span>Aparna Lakshmi</span> Gangasani</h1>
      <p>This is my official portfolio website which showcases all my skills and abilities.</p>
      <a target="_blank" href="https://drive.google.com/file/d/1KamJhoO6YcI6T-dnSJnHblLL74YDkBNS/view?usp=sharing">My
        CV </a>
       
        <div class="images">
          <div class="image-hover">
            <img src="shape.png" class="shape">
            <video class="shape-video" src="video.mp4" autoplay muted loop playsinline></video>
            <img src="me.png" class="girl">
          </div>
        </div>

    </div>
  </div>
  <section id="about" class="about">
    <div style="width:100%" class="main">
      <img src="about.png" class="aboutimg">
      <div class="about-txt">
        <h2>About Me</h2>
        <h5>Aspiring VLSI Engineer</h5>
        <p>
          I am <strong>G. Aparna Lakshmi</strong>, an aspiring 
          <strong>VLSI Physical Design Engineer</strong> with a strong academic foundation in 
          Electronics and Communication Engineering (B.Tech, JNTUH ‚Äì CGPA 9.03) and specialized 
          training at <strong>VLSI FIRST, Hyderabad</strong>. My hands-on experience includes working on 
          advanced <strong>14nm chip design projects</strong> using Synopsys ICC2, covering the full 
          RTL-to-GDSII flow: Floorplanning, Placement, Clock Tree Synthesis (CTS), Routing, 
          Static Timing Analysis (STA), and Physical Verification. These projects strengthened my 
          expertise in CMOS fundamentals, timing optimization, and digital electronics, while refining 
          my problem-solving and precision-driven design approach.
          Alongside VLSI, I have developed innovative projects such as an 
          <em>Automatic Light-Indicating System for EVs</em>, a <em>Line Follower Robot</em>, 
          and a <em>Gesture-Controlled Gadget</em>, which expanded my skills in IoT, embedded systems, 
          and sensor integration. My leadership as <strong>Executive Chair of SAE</strong> and consistent 
          achievements in <strong>national-level competitions</strong> highlight my adaptability, teamwork, 
          and innovative thinking.
          Passionate about <strong>semiconductor design and chip innovation</strong>, I am eager to contribute 
          to high-performance, energy-efficient solutions that advance technology in the VLSI domain.
        </p>
        <a href="mailto:gangasaniaparna19@gmail.com"><button type="button">Let's Talk</button></a>

      </div>

    </div>
  </section>
  <div class="service">
    <!-- ================= MY WORK SECTION ================= -->
<section class="work-section" id="work">
  <h2 class="work-title">My Work</h2>

  <div class="work-container">
    <!-- Projects Card -->
    <div class="work-card">
      <h3><span class="icon">‚ö°</span> Projects</h3>
      <ul>
        <li><strong>Automatic Light Indicator Turn Off System</strong> ‚Äì Smart EV signaling using motion & ultrasonic sensors.</li>
        <li><strong>Gesture Controlled Gadget</strong> ‚Äì Hand-gesture-based control for devices using Bluetooth & sensors.</li>
        <li><strong>Line Follower Robot</strong> ‚Äì Autonomous robot with 95% path accuracy using IR sensors.</li>
      </ul>
      <p><em>Skills:</em> IoT, Embedded C, Embedded Systems, Python, Html, CSS</p>
    </div>

    <!-- VLSI Card -->
    <div class="work-card">
      <h3><span class="icon">üñ•Ô∏è</span> VLSI - Physical Design</h3>
      
        <strong>CHIP_TOP (14nm)</strong>
        <ul>
      <li>High-performance 14nm chip with 4 macros and 17,000 standard cells at 1000‚ÄØMHz; floorplan optimized using fly line analysis and hierarchical exploration.</li>
    </ul>


  <strong>ORCA_TOP (14nm)</strong>
<ul>
  <li>14nm chip with 38 macros across 9 layers, 7,000 standard cells at 416‚ÄØMHz; resolved critical routing shorts and opens for a verified, error-free design.</li>
</ul>
      <p><em>Skills:</em> RTL-to-GDSII, STA, timing closure</p>
      <p><em>Tools:</em> Synopsys ICC2, PrimeTime</p>
    </div>

    <!-- SAE Card -->
    <div class="work-card">
      <h3><span class="icon">üèÜ</span> SAE India</h3>
      <ul>
        <li><strong>Executive Chair</strong> ‚Äì SAE at CMR College of Engineering & Technology.</li>
        <li><strong>IoT Competition</strong> ‚Äì Winner, SAE Hyderabad Division (2022‚Äì23).</li>
        <li><strong>Mobile Robotics</strong> ‚Äì Winner, SAE Hyderabad Division (2023‚Äì24).</li>
        <li><strong>National Convention (IoT)</strong> ‚Äì Runner-up, SAE (2022‚Äì23).</li>
      </ul>
      <p><em>Skills:</em> Leadership, teamwork, event organization</p>
    </div>
  </div>
  <section id="contact"></section>

  <!-- Footer links -->
  
  <div class="bottom-container">
    <a class="footer-link" href="https://www.linkedin.com/in/aparna-lakshmi-968480227/">LinkedIn</a>
    <a class="footer-link" href="https://twitter.com/">Twitter</a>
    <a class="footer-link" href="mailto:gangasaniaparna19@gmail.com">Gmail</a>

  </div>
</section>
    
    <p style="text-align:center" style="padding-bottom:0px;" class="copyright">¬© 2025 Aparna Lakshmi Gangasani.</p>

  </div>
</body>

</html>
