Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 07:24:39 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned/post_route_timing.rpt
| Design       : td_fused_top_tdf1_writeOutputs_unaligned
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
outputCount_1_reg[2]/C         icmp_ln88_reg_307_reg[0]/D     5.679         
outputCount_1_reg[2]/C         empty_reg_87_reg[1]/CE         5.859         
outputCount_1_reg[2]/C         empty_reg_87_reg[2]/CE         5.859         
outputCount_1_reg[2]/C         empty_reg_87_reg[3]/CE         5.859         
outputCount_1_reg[2]/C         empty_reg_87_reg[4]/CE         5.859         
outputCount_1_reg[2]/C         empty_reg_87_reg[13]/CE        5.874         
outputCount_1_reg[2]/C         empty_reg_87_reg[14]/CE        5.874         
outputCount_1_reg[2]/C         empty_reg_87_reg[15]/CE        5.874         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[0]/R       5.879         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[1]/R       5.879         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[2]/R       5.879         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[3]/R       5.879         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[4]/R       5.879         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[5]/R       5.879         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[6]/R       5.879         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[7]/R       5.879         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[12]/R      5.888         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[13]/R      5.888         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[14]/R      5.888         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[15]/R      5.888         
outputCount_1_reg[2]/C         empty_reg_87_reg[10]/CE        5.954         
outputCount_1_reg[2]/C         empty_reg_87_reg[11]/CE        5.954         
outputCount_1_reg[2]/C         empty_reg_87_reg[12]/CE        5.954         
outputCount_1_reg[2]/C         empty_reg_87_reg[9]/CE         5.954         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[0]/CE      5.961         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[1]/CE      5.961         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[2]/CE      5.961         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[3]/CE      5.961         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[10]/R      5.979         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[11]/R      5.979         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[8]/R       5.979         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[9]/R       5.979         
outputCount_1_reg[2]/C         empty_reg_87_reg[5]/CE         5.989         
outputCount_1_reg[2]/C         empty_reg_87_reg[6]/CE         5.989         
outputCount_1_reg[2]/C         empty_reg_87_reg[7]/CE         5.989         
outputCount_1_reg[2]/C         empty_reg_87_reg[8]/CE         5.989         
outputCount_1_reg[2]/C         empty_reg_87_reg[0]/CE         6.035         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[4]/CE      6.058         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[5]/CE      6.058         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[6]/CE      6.058         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[7]/CE      6.058         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[12]/CE     6.149         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[13]/CE     6.149         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[14]/CE     6.149         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[15]/CE     6.149         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[10]/CE     6.162         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[11]/CE     6.162         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[8]/CE      6.162         
outputCount_1_reg[2]/C         outputChanIdx_1_reg[9]/CE      6.162         
ap_CS_fsm_reg[1]/C             outputRow_8_2_reg[0]/CE        6.782         
ap_CS_fsm_reg[1]/C             outputRow_8_2_reg[1]/CE        6.782         
ap_CS_fsm_reg[1]/C             outputRow_8_2_reg[8]/CE        6.782         
ap_CS_fsm_reg[1]/C             outputRow_8_2_reg[12]/CE       6.838         
ap_CS_fsm_reg[1]/C             outputRow_8_2_reg[2]/CE        6.838         
ap_CS_fsm_reg[1]/C             outputRow_8_2_reg[4]/CE        6.838         
ap_CS_fsm_reg[1]/C             outputRow_8_2_reg[11]/CE       6.877         
ap_CS_fsm_reg[1]/C             outputRow_8_2_reg[15]/CE       6.877         
ap_CS_fsm_reg[1]/C             outputRow_8_2_reg[6]/CE        6.877         
ap_CS_fsm_reg[1]/C             outputRow_8_2_reg[9]/CE        6.877         
ap_CS_fsm_reg[1]/C             outputRow_8_2_reg[10]/CE       6.905         
ap_CS_fsm_reg[1]/C             outputRow_8_2_reg[3]/CE        6.905         
ap_CS_fsm_reg[1]/C             outputRow_8_2_reg[7]/CE        6.905         
ap_CS_fsm_reg[1]/C             outputRow_8_2_reg[13]/CE       6.928         
ap_CS_fsm_reg[1]/C             outputRow_8_2_reg[14]/CE       6.928         
ap_CS_fsm_reg[1]/C             outputRow_8_2_reg[5]/CE        6.928         
ap_CS_fsm_reg[1]/C             outputRow_8_1_reg[3]/CE        7.399         
ap_CS_fsm_reg[1]/C             outputRow_8_1_reg[4]/CE        7.399         
ap_CS_fsm_reg[1]/C             outputRow_8_1_reg[11]/CE       7.489         
ap_CS_fsm_reg[1]/C             outputRow_8_1_reg[12]/CE       7.489         
ap_CS_fsm_reg[1]/C             outputRow_8_1_reg[13]/CE       7.489         
ap_CS_fsm_reg[1]/C             outputRow_8_1_reg[9]/CE        7.489         
icmp_ln88_reg_307_reg[0]/C     empty_reg_87_reg[1]/R          7.586         
icmp_ln88_reg_307_reg[0]/C     empty_reg_87_reg[2]/R          7.586         
icmp_ln88_reg_307_reg[0]/C     empty_reg_87_reg[3]/R          7.586         
icmp_ln88_reg_307_reg[0]/C     empty_reg_87_reg[4]/R          7.586         
ap_CS_fsm_reg[1]/C             outputRow_8_1_reg[0]/CE        7.594         
ap_CS_fsm_reg[1]/C             outputRow_8_1_reg[10]/CE       7.594         
ap_CS_fsm_reg[1]/C             outputRow_8_1_reg[5]/CE        7.594         
ap_CS_fsm_reg[1]/C             outputRow_8_1_reg[7]/CE        7.594         
ap_CS_fsm_reg[1]/C             outputRow_8_1_reg[1]/CE        7.608         
ap_CS_fsm_reg[1]/C             outputRow_8_1_reg[8]/CE        7.608         
ap_CS_fsm_reg[1]/C             outputRow_8_0_reg[5]/CE        7.640         
ap_CS_fsm_reg[1]/C             outputRow_8_0_reg[7]/CE        7.640         
ap_CS_fsm_reg[1]/C             outputRow_8_0_reg[0]/CE        7.652         
ap_CS_fsm_reg[1]/C             outputRow_8_0_reg[6]/CE        7.703         
ap_CS_fsm_reg[1]/C             outputRow_8_0_reg[12]/CE       7.768         
ap_CS_fsm_reg[1]/C             outputRow_8_1_reg[14]/CE       7.784         
ap_CS_fsm_reg[1]/C             outputRow_8_1_reg[15]/CE       7.784         
ap_CS_fsm_reg[1]/C             outputRow_8_1_reg[6]/CE        7.784         
icmp_ln88_reg_307_reg[0]/C     empty_reg_87_reg[13]/R         7.789         
icmp_ln88_reg_307_reg[0]/C     empty_reg_87_reg[14]/R         7.789         
icmp_ln88_reg_307_reg[0]/C     empty_reg_87_reg[15]/R         7.789         
ap_CS_fsm_reg[1]/C             outputRow_8_0_reg[13]/CE       7.790         
ap_CS_fsm_reg[1]/C             outputRow_8_0_reg[14]/CE       7.790         
ap_CS_fsm_reg[1]/C             outputRow_8_0_reg[15]/CE       7.790         
ap_CS_fsm_reg[1]/C             outputRow_8_0_reg[4]/CE        7.790         
ap_CS_fsm_reg[1]/C             outputRow_8_0_reg[11]/CE       7.790         
ap_CS_fsm_reg[1]/C             outputRow_8_0_reg[2]/CE        7.790         
ap_CS_fsm_reg[1]/C             outputRow_8_0_reg[3]/CE        7.790         
ap_CS_fsm_reg[1]/C             outputRow_8_0_reg[9]/CE        7.790         



