{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 12 23:11:57 2018 " "Info: Processing started: Fri Jan 12 23:11:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off my_memory -c my_memory --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off my_memory -c my_memory --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "memory.v" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/memory.v" 49 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register memory scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|a_fefifo_s7f:fifo_state\|b_non_empty scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a9~portb_address_reg0 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source register \"scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|a_fefifo_s7f:fifo_state\|b_non_empty\" and destination memory \"scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a9~portb_address_reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.745 ns + Longest register memory " "Info: + Longest register to memory delay is 1.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|a_fefifo_s7f:fifo_state\|b_non_empty 1 REG LCFF_X15_Y1_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N21; Fanout = 4; REG Node = 'scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|a_fefifo_s7f:fifo_state\|b_non_empty'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty } "NODE_NAME" } } { "db/a_fefifo_s7f.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/a_fefifo_s7f.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 0.266 ns scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|valid_rreq 2 COMB LCCOMB_X15_Y1_N24 46 " "Info: 2: + IC(0.213 ns) + CELL(0.053 ns) = 0.266 ns; Loc. = LCCOMB_X15_Y1_N24; Fanout = 46; COMB Node = 'scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|valid_rreq'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|valid_rreq } "NODE_NAME" } } { "db/a_dpfifo_tm31.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/a_dpfifo_tm31.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.443 ns) 1.745 ns scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a9~portb_address_reg0 3 MEM M4K_X8_Y2 9 " "Info: 3: + IC(1.036 ns) + CELL(0.443 ns) = 1.745 ns; Loc. = M4K_X8_Y2; Fanout = 9; MEM Node = 'scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a9~portb_address_reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|valid_rreq scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c0k1.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/altsyncram_c0k1.tdf" 300 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.496 ns ( 28.42 % ) " "Info: Total cell delay = 0.496 ns ( 28.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.249 ns ( 71.58 % ) " "Info: Total interconnect delay = 1.249 ns ( 71.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|valid_rreq scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.745 ns" { scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|valid_rreq {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0 {} } { 0.000ns 0.213ns 1.036ns } { 0.000ns 0.053ns 0.443ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.132 ns - Smallest " "Info: - Smallest clock skew is -0.132 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.342 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "memory.v" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/memory.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 169 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "memory.v" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/memory.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.467 ns) 2.342 ns scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a9~portb_address_reg0 3 MEM M4K_X8_Y2 9 " "Info: 3: + IC(0.678 ns) + CELL(0.467 ns) = 2.342 ns; Loc. = M4K_X8_Y2; Fanout = 9; MEM Node = 'scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a9~portb_address_reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { clock~clkctrl scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c0k1.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/altsyncram_c0k1.tdf" 300 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.321 ns ( 56.40 % ) " "Info: Total cell delay = 1.321 ns ( 56.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.021 ns ( 43.60 % ) " "Info: Total interconnect delay = 1.021 ns ( 43.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clock clock~clkctrl scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { clock {} clock~combout {} clock~clkctrl {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.474 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "memory.v" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/memory.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 169 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "memory.v" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/memory.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|a_fefifo_s7f:fifo_state\|b_non_empty 3 REG LCFF_X15_Y1_N21 4 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X15_Y1_N21; Fanout = 4; REG Node = 'scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|a_fefifo_s7f:fifo_state\|b_non_empty'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clock~clkctrl scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty } "NODE_NAME" } } { "db/a_fefifo_s7f.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/a_fefifo_s7f.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clock clock~clkctrl scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clock {} clock~combout {} clock~clkctrl {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clock clock~clkctrl scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { clock {} clock~combout {} clock~clkctrl {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clock clock~clkctrl scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clock {} clock~combout {} clock~clkctrl {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/a_fefifo_s7f.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/a_fefifo_s7f.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_c0k1.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/altsyncram_c0k1.tdf" 300 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|valid_rreq scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.745 ns" { scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|valid_rreq {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0 {} } { 0.000ns 0.213ns 1.036ns } { 0.000ns 0.053ns 0.443ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clock clock~clkctrl scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { clock {} clock~combout {} clock~clkctrl {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clock clock~clkctrl scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clock {} clock~combout {} clock~clkctrl {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|a_fefifo_s7f:fifo_state|b_non_empty {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a9~portb_address_reg0 {} } {  } {  } "" } } { "db/altsyncram_c0k1.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/altsyncram_c0k1.tdf" 300 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a0~porta_we_reg wrreq clock 4.317 ns memory " "Info: tsu for memory \"scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a0~porta_we_reg\" (data pin = \"wrreq\", clock pin = \"clock\") is 4.317 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.639 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns wrreq 1 PIN PIN_W12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 3; PIN Node = 'wrreq'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrreq } "NODE_NAME" } } { "memory.v" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/memory.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.964 ns) + CELL(0.366 ns) 5.157 ns scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|valid_wreq 2 COMB LCCOMB_X15_Y1_N22 101 " "Info: 2: + IC(3.964 ns) + CELL(0.366 ns) = 5.157 ns; Loc. = LCCOMB_X15_Y1_N22; Fanout = 101; COMB Node = 'scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|valid_wreq'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { wrreq scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|valid_wreq } "NODE_NAME" } } { "db/a_dpfifo_tm31.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/a_dpfifo_tm31.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.457 ns) 6.639 ns scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a0~porta_we_reg 3 MEM M4K_X20_Y2 0 " "Info: 3: + IC(1.025 ns) + CELL(0.457 ns) = 6.639 ns; Loc. = M4K_X20_Y2; Fanout = 0; MEM Node = 'scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a0~porta_we_reg'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|valid_wreq scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_c0k1.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/altsyncram_c0k1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 24.85 % ) " "Info: Total cell delay = 1.650 ns ( 24.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.989 ns ( 75.15 % ) " "Info: Total interconnect delay = 4.989 ns ( 75.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { wrreq scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|valid_wreq scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { wrreq {} wrreq~combout {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|valid_wreq {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_we_reg {} } { 0.000ns 0.000ns 3.964ns 1.025ns } { 0.000ns 0.827ns 0.366ns 0.457ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_c0k1.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/altsyncram_c0k1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.344 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "memory.v" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/memory.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 169 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "memory.v" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/memory.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.481 ns) 2.344 ns scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a0~porta_we_reg 3 MEM M4K_X20_Y2 0 " "Info: 3: + IC(0.666 ns) + CELL(0.481 ns) = 2.344 ns; Loc. = M4K_X20_Y2; Fanout = 0; MEM Node = 'scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a0~porta_we_reg'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { clock~clkctrl scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_c0k1.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/altsyncram_c0k1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.95 % ) " "Info: Total cell delay = 1.335 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.009 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { clock clock~clkctrl scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { clock {} clock~combout {} clock~clkctrl {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { wrreq scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|valid_wreq scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { wrreq {} wrreq~combout {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|valid_wreq {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_we_reg {} } { 0.000ns 0.000ns 3.964ns 1.025ns } { 0.000ns 0.827ns 0.366ns 0.457ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { clock clock~clkctrl scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { clock {} clock~combout {} clock~clkctrl {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock q\[3\] scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a0~portb_address_reg0 8.829 ns memory " "Info: tco from clock \"clock\" to destination pin \"q\[3\]\" through memory \"scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a0~portb_address_reg0\" is 8.829 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.330 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "memory.v" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/memory.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 169 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "memory.v" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/memory.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.467 ns) 2.330 ns scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a0~portb_address_reg0 3 MEM M4K_X20_Y2 9 " "Info: 3: + IC(0.666 ns) + CELL(0.467 ns) = 2.330 ns; Loc. = M4K_X20_Y2; Fanout = 9; MEM Node = 'scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { clock~clkctrl scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c0k1.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/altsyncram_c0k1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.321 ns ( 56.70 % ) " "Info: Total cell delay = 1.321 ns ( 56.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 43.30 % ) " "Info: Total interconnect delay = 1.009 ns ( 43.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { clock clock~clkctrl scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { clock {} clock~combout {} clock~clkctrl {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_c0k1.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/altsyncram_c0k1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.363 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a0~portb_address_reg0 1 MEM M4K_X20_Y2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y2; Fanout = 9; MEM Node = 'scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c0k1.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/altsyncram_c0k1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|q_b\[3\] 2 MEM M4K_X20_Y2 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y2; Fanout = 1; MEM Node = 'scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|q_b\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0 scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|q_b[3] } "NODE_NAME" } } { "db/altsyncram_c0k1.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/altsyncram_c0k1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.515 ns) + CELL(1.998 ns) 6.363 ns q\[3\] 3 PIN PIN_B11 0 " "Info: 3: + IC(2.515 ns) + CELL(1.998 ns) = 6.363 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'q\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.513 ns" { scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|q_b[3] q[3] } "NODE_NAME" } } { "memory.v" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/memory.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.848 ns ( 60.47 % ) " "Info: Total cell delay = 3.848 ns ( 60.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.515 ns ( 39.53 % ) " "Info: Total interconnect delay = 2.515 ns ( 39.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.363 ns" { scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0 scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|q_b[3] q[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.363 ns" { scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0 {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|q_b[3] {} q[3] {} } { 0.000ns 0.000ns 2.515ns } { 0.000ns 1.850ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { clock clock~clkctrl scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { clock {} clock~combout {} clock~clkctrl {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.363 ns" { scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0 scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|q_b[3] q[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.363 ns" { scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a0~portb_address_reg0 {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|q_b[3] {} q[3] {} } { 0.000ns 0.000ns 2.515ns } { 0.000ns 1.850ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a27~porta_datain_reg1 data\[28\] clock -2.123 ns memory " "Info: th for memory \"scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a27~porta_datain_reg1\" (data pin = \"data\[28\]\", clock pin = \"clock\") is -2.123 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.359 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "memory.v" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/memory.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 169 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "memory.v" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/memory.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.481 ns) 2.359 ns scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a27~porta_datain_reg1 3 MEM M4K_X8_Y1 1 " "Info: 3: + IC(0.681 ns) + CELL(0.481 ns) = 2.359 ns; Loc. = M4K_X8_Y1; Fanout = 1; MEM Node = 'scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a27~porta_datain_reg1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { clock~clkctrl scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_c0k1.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/altsyncram_c0k1.tdf" 822 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.59 % ) " "Info: Total cell delay = 1.335 ns ( 56.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 43.41 % ) " "Info: Total interconnect delay = 1.024 ns ( 43.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { clock clock~clkctrl scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { clock {} clock~combout {} clock~clkctrl {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_c0k1.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/altsyncram_c0k1.tdf" 822 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.685 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns data\[28\] 1 PIN PIN_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 1; PIN Node = 'data\[28\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[28] } "NODE_NAME" } } { "memory.v" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/memory.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.752 ns) + CELL(0.096 ns) 4.685 ns scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a27~porta_datain_reg1 2 MEM M4K_X8_Y1 1 " "Info: 2: + IC(3.752 ns) + CELL(0.096 ns) = 4.685 ns; Loc. = M4K_X8_Y1; Fanout = 1; MEM Node = 'scfifo:scfifo_component\|scfifo_mg31:auto_generated\|a_dpfifo_tm31:dpfifo\|dpram_i111:FIFOram\|altsyncram_c0k1:altsyncram2\|ram_block3a27~porta_datain_reg1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.848 ns" { data[28] scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_c0k1.tdf" "" { Text "D:/OneDrive/106-1/VLSI/Hw6/code/db/altsyncram_c0k1.tdf" 822 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.933 ns ( 19.91 % ) " "Info: Total cell delay = 0.933 ns ( 19.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.752 ns ( 80.09 % ) " "Info: Total interconnect delay = 3.752 ns ( 80.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.685 ns" { data[28] scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.685 ns" { data[28] {} data[28]~combout {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1 {} } { 0.000ns 0.000ns 3.752ns } { 0.000ns 0.837ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { clock clock~clkctrl scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { clock {} clock~combout {} clock~clkctrl {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.685 ns" { data[28] scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.685 ns" { data[28] {} data[28]~combout {} scfifo:scfifo_component|scfifo_mg31:auto_generated|a_dpfifo_tm31:dpfifo|dpram_i111:FIFOram|altsyncram_c0k1:altsyncram2|ram_block3a27~porta_datain_reg1 {} } { 0.000ns 0.000ns 3.752ns } { 0.000ns 0.837ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 12 23:11:57 2018 " "Info: Processing ended: Fri Jan 12 23:11:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
