// Seed: 1409176109
module module_0;
  assign id_1 = 1;
  wire id_2, id_3;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input uwire id_2,
    input supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input tri id_8,
    input tri1 id_9,
    output tri1 id_10,
    input supply1 id_11,
    input wor id_12,
    output uwire id_13
);
  wire id_15, id_16;
  wire id_17;
  module_0();
endmodule
