{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "v/sdram_pll.v v/sdram_pll.BAK.v " "Backing up file \"v/sdram_pll.v\" to \"v/sdram_pll.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1744848339804 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_pll v/sdram_pll.v " "Started upgrading IP component altera_pll with file \"v/sdram_pll.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1744848339935 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "v/Line_Buffer1.v v/Line_Buffer1.BAK.v " "Backing up file \"v/Line_Buffer1.v\" to \"v/Line_Buffer1.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1744848357242 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Shift register (RAM-based) v/Line_Buffer1.v " "Started upgrading IP component Shift register (RAM-based) with file \"v/Line_Buffer1.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1744848357297 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Sdram_Control/Sdram_RD_FIFO.v Sdram_Control/Sdram_RD_FIFO.BAK.v " "Backing up file \"Sdram_Control/Sdram_RD_FIFO.v\" to \"Sdram_Control/Sdram_RD_FIFO.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1744848359907 ""}
{ "Info" "IIPMAN_IPRGEN_START" "FIFO Sdram_Control/Sdram_RD_FIFO.v " "Started upgrading IP component FIFO with file \"Sdram_Control/Sdram_RD_FIFO.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1744848359975 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Sdram_Control/Sdram_WR_FIFO.v Sdram_Control/Sdram_WR_FIFO.BAK.v " "Backing up file \"Sdram_Control/Sdram_WR_FIFO.v\" to \"Sdram_Control/Sdram_WR_FIFO.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1744848361871 ""}
{ "Info" "IIPMAN_IPRGEN_START" "FIFO Sdram_Control/Sdram_WR_FIFO.v " "Started upgrading IP component FIFO with file \"Sdram_Control/Sdram_WR_FIFO.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1744848361938 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_pll v/sdram_pll.v " "Completed upgrading IP component altera_pll with file \"v/sdram_pll.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1744848363671 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Shift register (RAM-based) v/Line_Buffer1.v " "Completed upgrading IP component Shift register (RAM-based) with file \"v/Line_Buffer1.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1744848363737 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "FIFO Sdram_Control/Sdram_RD_FIFO.v " "Completed upgrading IP component FIFO with file \"Sdram_Control/Sdram_RD_FIFO.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1744848363801 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "FIFO Sdram_Control/Sdram_WR_FIFO.v " "Completed upgrading IP component FIFO with file \"Sdram_Control/Sdram_WR_FIFO.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1744848363862 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1744848366188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744848366188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 16 19:06:06 2025 " "Processing ended: Wed Apr 16 19:06:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744848366188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744848366188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744848366188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1744848366188 ""}
