 <h1 align="center">Hello ğŸ‘‹, I'm Anupam Tiwari</h1>
<h3 align="center">VLSI enthusiast , always keen to learn beyond my limits </h3>

[![](https://visitcount.itsvg.in/api?id=Tiwari-anupam&label=Profile%20Views&color=2&icon=1&pretty=false)](https://visitcount.itsvg.in)

- ğŸ”­ Iâ€™m currently working on **RTL designing using Verilog & System Verilog**

- ğŸŒ± Iâ€™m currently learning **System Verilog**

- ğŸ‘¯ Iâ€™m looking to share knowledge on **Digital Design Logics**

- ğŸ¤ Iâ€™m looking collaborate and guide on **Electronics projects**

- ğŸ’¬ Ask me about **Hardware DEsigning OF circuits**

- ğŸ“« How to reach me: *anupamtiwari14102003@gmail.com**

- âš¡ Fun fact **if you no me then no need to ask **

- <h3 align="left">Connect with me:</h3>
<p align="left">

<a href="https://www.linkedin.com/in/anupam-Tiwari-/"><img src="https://img.shields.io/badge/LinkedIn-blue?logo=LinkedIn&logoColor=white" alt="LinkedIn"></a>
</P>

<h3 align="left">Languages and Tools:</h3>
<p>
<img src="https://img.shields.io/badge/Verilog-8fce00?" alt="Verilog">  <img src="https://img.shields.io/badge/System_Verilog-8a6309?" alt="System Verilog">
<img src="https://img.shields.io/badge/Git-white?logo=git" alt="Git"> 
</p> 



